{
  "module_name": "sdma1_4_0_default.h",
  "hash_id": "fb4cd370ef4643d9da7fb02211830ebb3c9a8d89dd36a3bf6662aca88f32e469",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/sdma1/sdma1_4_0_default.h",
  "human_readable_source": " \n#ifndef _sdma1_4_0_DEFAULT_HEADER\n#define _sdma1_4_0_DEFAULT_HEADER\n\n\n\n#define mmSDMA1_UCODE_ADDR_DEFAULT\t0x00000000\n#define mmSDMA1_UCODE_DATA_DEFAULT\t0x00000000\n#define mmSDMA1_VM_CNTL_DEFAULT\t0x00000000\n#define mmSDMA1_VM_CTX_LO_DEFAULT\t0x00000000\n#define mmSDMA1_VM_CTX_HI_DEFAULT\t0x00000000\n#define mmSDMA1_ACTIVE_FCN_ID_DEFAULT\t0x00000000\n#define mmSDMA1_VM_CTX_CNTL_DEFAULT\t0x00000000\n#define mmSDMA1_VIRT_RESET_REQ_DEFAULT\t0x00000000\n#define mmSDMA1_VF_ENABLE_DEFAULT\t0x00000000\n#define mmSDMA1_CONTEXT_REG_TYPE0_DEFAULT\t0xfffdf79f\n#define mmSDMA1_CONTEXT_REG_TYPE1_DEFAULT\t0x003fbcff\n#define mmSDMA1_CONTEXT_REG_TYPE2_DEFAULT\t0x000003ff\n#define mmSDMA1_CONTEXT_REG_TYPE3_DEFAULT\t0x00000000\n#define mmSDMA1_PUB_REG_TYPE0_DEFAULT\t0x3c000000\n#define mmSDMA1_PUB_REG_TYPE1_DEFAULT\t0x30003882\n#define mmSDMA1_PUB_REG_TYPE2_DEFAULT\t0x0fc6e880\n#define mmSDMA1_PUB_REG_TYPE3_DEFAULT\t0x00000000\n#define mmSDMA1_MMHUB_CNTL_DEFAULT\t0x00000000\n#define mmSDMA1_CONTEXT_GROUP_BOUNDARY_DEFAULT\t0x00000000\n#define mmSDMA1_POWER_CNTL_DEFAULT\t0x0003c000\n#define mmSDMA1_CLK_CTRL_DEFAULT\t0xff000100\n#define mmSDMA1_CNTL_DEFAULT\t0x00000002\n#define mmSDMA1_CHICKEN_BITS_DEFAULT\t0x00831f07\n#define mmSDMA1_GB_ADDR_CONFIG_DEFAULT\t0x00100012\n#define mmSDMA1_GB_ADDR_CONFIG_READ_DEFAULT\t0x00100012\n#define mmSDMA1_RB_RPTR_FETCH_HI_DEFAULT\t0x00000000\n#define mmSDMA1_SEM_WAIT_FAIL_TIMER_CNTL_DEFAULT\t0x00000000\n#define mmSDMA1_RB_RPTR_FETCH_DEFAULT\t0x00000000\n#define mmSDMA1_IB_OFFSET_FETCH_DEFAULT\t0x00000000\n#define mmSDMA1_PROGRAM_DEFAULT\t0x00000000\n#define mmSDMA1_STATUS_REG_DEFAULT\t0x46dee557\n#define mmSDMA1_STATUS1_REG_DEFAULT\t0x000003ff\n#define mmSDMA1_RD_BURST_CNTL_DEFAULT\t0x00000003\n#define mmSDMA1_HBM_PAGE_CONFIG_DEFAULT\t0x00000000\n#define mmSDMA1_UCODE_CHECKSUM_DEFAULT\t0x00000000\n#define mmSDMA1_F32_CNTL_DEFAULT\t0x00000001\n#define mmSDMA1_FREEZE_DEFAULT\t0x00000000\n#define mmSDMA1_PHASE0_QUANTUM_DEFAULT\t0x00010002\n#define mmSDMA1_PHASE1_QUANTUM_DEFAULT\t0x00010002\n#define mmSDMA1_EDC_CONFIG_DEFAULT\t0x00000002\n#define mmSDMA1_BA_THRESHOLD_DEFAULT\t0x03ff03ff\n#define mmSDMA1_ID_DEFAULT\t0x00000001\n#define mmSDMA1_VERSION_DEFAULT\t0x00000400\n#define mmSDMA1_EDC_COUNTER_DEFAULT\t0x00000000\n#define mmSDMA1_EDC_COUNTER_CLEAR_DEFAULT\t0x00000000\n#define mmSDMA1_STATUS2_REG_DEFAULT\t0x00000001\n#define mmSDMA1_ATOMIC_CNTL_DEFAULT\t0x00000200\n#define mmSDMA1_ATOMIC_PREOP_LO_DEFAULT\t0x00000000\n#define mmSDMA1_ATOMIC_PREOP_HI_DEFAULT\t0x00000000\n#define mmSDMA1_UTCL1_CNTL_DEFAULT\t0xd0003019\n#define mmSDMA1_UTCL1_WATERMK_DEFAULT\t0xfffbe1fe\n#define mmSDMA1_UTCL1_RD_STATUS_DEFAULT\t0x201001ff\n#define mmSDMA1_UTCL1_WR_STATUS_DEFAULT\t0x503001ff\n#define mmSDMA1_UTCL1_INV0_DEFAULT\t0x00000600\n#define mmSDMA1_UTCL1_INV1_DEFAULT\t0x00000000\n#define mmSDMA1_UTCL1_INV2_DEFAULT\t0x00000000\n#define mmSDMA1_UTCL1_RD_XNACK0_DEFAULT\t0x00000000\n#define mmSDMA1_UTCL1_RD_XNACK1_DEFAULT\t0x00000000\n#define mmSDMA1_UTCL1_WR_XNACK0_DEFAULT\t0x00000000\n#define mmSDMA1_UTCL1_WR_XNACK1_DEFAULT\t0x00000000\n#define mmSDMA1_UTCL1_TIMEOUT_DEFAULT\t0x00010001\n#define mmSDMA1_UTCL1_PAGE_DEFAULT\t0x000003e0\n#define mmSDMA1_POWER_CNTL_IDLE_DEFAULT\t0x06060200\n#define mmSDMA1_RELAX_ORDERING_LUT_DEFAULT\t0xc0000006\n#define mmSDMA1_CHICKEN_BITS_2_DEFAULT\t0x00000005\n#define mmSDMA1_STATUS3_REG_DEFAULT\t0x00100000\n#define mmSDMA1_PHYSICAL_ADDR_LO_DEFAULT\t0x00000000\n#define mmSDMA1_PHYSICAL_ADDR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_PHASE2_QUANTUM_DEFAULT\t0x00010002\n#define mmSDMA1_ERROR_LOG_DEFAULT\t0x0000000f\n#define mmSDMA1_PUB_DUMMY_REG0_DEFAULT\t0x00000000\n#define mmSDMA1_PUB_DUMMY_REG1_DEFAULT\t0x00000000\n#define mmSDMA1_PUB_DUMMY_REG2_DEFAULT\t0x00000000\n#define mmSDMA1_PUB_DUMMY_REG3_DEFAULT\t0x00000000\n#define mmSDMA1_F32_COUNTER_DEFAULT\t0x00000000\n#define mmSDMA1_UNBREAKABLE_DEFAULT\t0x00000000\n#define mmSDMA1_PERFMON_CNTL_DEFAULT\t0x000ff7fd\n#define mmSDMA1_PERFCOUNTER0_RESULT_DEFAULT\t0x00000000\n#define mmSDMA1_PERFCOUNTER1_RESULT_DEFAULT\t0x00000000\n#define mmSDMA1_PERFCOUNTER_TAG_DELAY_RANGE_DEFAULT\t0x00640000\n#define mmSDMA1_CRD_CNTL_DEFAULT\t0x000085c0\n#define mmSDMA1_MMHUB_TRUSTLVL_DEFAULT\t0x00000000\n#define mmSDMA1_GPU_IOV_VIOLATION_LOG_DEFAULT\t0x00000000\n#define mmSDMA1_ULV_CNTL_DEFAULT\t0x00000000\n#define mmSDMA1_EA_DBIT_ADDR_DATA_DEFAULT\t0x00000000\n#define mmSDMA1_EA_DBIT_ADDR_INDEX_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_RB_CNTL_DEFAULT\t0x00040000\n#define mmSDMA1_GFX_RB_BASE_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_RB_BASE_HI_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_RB_RPTR_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_RB_RPTR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_RB_WPTR_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_RB_WPTR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_RB_WPTR_POLL_CNTL_DEFAULT\t0x00401000\n#define mmSDMA1_GFX_RB_RPTR_ADDR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_RB_RPTR_ADDR_LO_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_IB_CNTL_DEFAULT\t0x00000100\n#define mmSDMA1_GFX_IB_RPTR_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_IB_OFFSET_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_IB_BASE_LO_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_IB_BASE_HI_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_IB_SIZE_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_SKIP_CNTL_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_CONTEXT_STATUS_DEFAULT\t0x00000005\n#define mmSDMA1_GFX_DOORBELL_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_CONTEXT_CNTL_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_STATUS_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_DOORBELL_LOG_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_WATERMARK_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_DOORBELL_OFFSET_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_CSA_ADDR_LO_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_CSA_ADDR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_IB_SUB_REMAIN_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_PREEMPT_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_DUMMY_REG_DEFAULT\t0x0000000f\n#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_LO_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_RB_AQL_CNTL_DEFAULT\t0x00004000\n#define mmSDMA1_GFX_MINOR_PTR_UPDATE_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_MIDCMD_DATA0_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_MIDCMD_DATA1_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_MIDCMD_DATA2_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_MIDCMD_DATA3_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_MIDCMD_DATA4_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_MIDCMD_DATA5_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_MIDCMD_DATA6_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_MIDCMD_DATA7_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_MIDCMD_DATA8_DEFAULT\t0x00000000\n#define mmSDMA1_GFX_MIDCMD_CNTL_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_RB_CNTL_DEFAULT\t0x00040000\n#define mmSDMA1_PAGE_RB_BASE_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_RB_BASE_HI_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_RB_RPTR_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_RB_RPTR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_RB_WPTR_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_RB_WPTR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_RB_WPTR_POLL_CNTL_DEFAULT\t0x00401000\n#define mmSDMA1_PAGE_RB_RPTR_ADDR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_RB_RPTR_ADDR_LO_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_IB_CNTL_DEFAULT\t0x00000100\n#define mmSDMA1_PAGE_IB_RPTR_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_IB_OFFSET_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_IB_BASE_LO_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_IB_BASE_HI_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_IB_SIZE_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_SKIP_CNTL_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_CONTEXT_STATUS_DEFAULT\t0x00000004\n#define mmSDMA1_PAGE_DOORBELL_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_STATUS_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_DOORBELL_LOG_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_WATERMARK_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_DOORBELL_OFFSET_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_CSA_ADDR_LO_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_CSA_ADDR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_IB_SUB_REMAIN_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_PREEMPT_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_DUMMY_REG_DEFAULT\t0x0000000f\n#define mmSDMA1_PAGE_RB_WPTR_POLL_ADDR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_RB_WPTR_POLL_ADDR_LO_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_RB_AQL_CNTL_DEFAULT\t0x00004000\n#define mmSDMA1_PAGE_MINOR_PTR_UPDATE_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_MIDCMD_DATA0_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_MIDCMD_DATA1_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_MIDCMD_DATA2_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_MIDCMD_DATA3_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_MIDCMD_DATA4_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_MIDCMD_DATA5_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_MIDCMD_DATA6_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_MIDCMD_DATA7_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_MIDCMD_DATA8_DEFAULT\t0x00000000\n#define mmSDMA1_PAGE_MIDCMD_CNTL_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_RB_CNTL_DEFAULT\t0x00040000\n#define mmSDMA1_RLC0_RB_BASE_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_RB_BASE_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_RB_RPTR_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_RB_RPTR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_RB_WPTR_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_RB_WPTR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_RB_WPTR_POLL_CNTL_DEFAULT\t0x00401000\n#define mmSDMA1_RLC0_RB_RPTR_ADDR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_RB_RPTR_ADDR_LO_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_IB_CNTL_DEFAULT\t0x00000100\n#define mmSDMA1_RLC0_IB_RPTR_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_IB_OFFSET_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_IB_BASE_LO_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_IB_BASE_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_IB_SIZE_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_SKIP_CNTL_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_CONTEXT_STATUS_DEFAULT\t0x00000004\n#define mmSDMA1_RLC0_DOORBELL_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_STATUS_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_DOORBELL_LOG_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_WATERMARK_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_DOORBELL_OFFSET_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_CSA_ADDR_LO_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_CSA_ADDR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_IB_SUB_REMAIN_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_PREEMPT_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_DUMMY_REG_DEFAULT\t0x0000000f\n#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_LO_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_RB_AQL_CNTL_DEFAULT\t0x00004000\n#define mmSDMA1_RLC0_MINOR_PTR_UPDATE_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_MIDCMD_DATA0_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_MIDCMD_DATA1_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_MIDCMD_DATA2_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_MIDCMD_DATA3_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_MIDCMD_DATA4_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_MIDCMD_DATA5_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_MIDCMD_DATA6_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_MIDCMD_DATA7_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_MIDCMD_DATA8_DEFAULT\t0x00000000\n#define mmSDMA1_RLC0_MIDCMD_CNTL_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_RB_CNTL_DEFAULT\t0x00040000\n#define mmSDMA1_RLC1_RB_BASE_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_RB_BASE_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_RB_RPTR_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_RB_RPTR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_RB_WPTR_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_RB_WPTR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL_DEFAULT\t0x00401000\n#define mmSDMA1_RLC1_RB_RPTR_ADDR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_RB_RPTR_ADDR_LO_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_IB_CNTL_DEFAULT\t0x00000100\n#define mmSDMA1_RLC1_IB_RPTR_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_IB_OFFSET_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_IB_BASE_LO_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_IB_BASE_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_IB_SIZE_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_SKIP_CNTL_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_CONTEXT_STATUS_DEFAULT\t0x00000004\n#define mmSDMA1_RLC1_DOORBELL_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_STATUS_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_DOORBELL_LOG_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_WATERMARK_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_DOORBELL_OFFSET_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_CSA_ADDR_LO_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_CSA_ADDR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_IB_SUB_REMAIN_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_PREEMPT_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_DUMMY_REG_DEFAULT\t0x0000000f\n#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_HI_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_LO_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_RB_AQL_CNTL_DEFAULT\t0x00004000\n#define mmSDMA1_RLC1_MINOR_PTR_UPDATE_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_MIDCMD_DATA0_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_MIDCMD_DATA1_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_MIDCMD_DATA2_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_MIDCMD_DATA3_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_MIDCMD_DATA4_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_MIDCMD_DATA5_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_MIDCMD_DATA6_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_MIDCMD_DATA7_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_MIDCMD_DATA8_DEFAULT\t0x00000000\n#define mmSDMA1_RLC1_MIDCMD_CNTL_DEFAULT\t0x00000000\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}