Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b57051d9a0234faa8b7aa60d64303af2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DAC_test_behav xil_defaultlib.DAC_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DAC_En' [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/DAC.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'clk_mode' [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/DDS_Addr_Generator.v:125]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.m_ser
Compiling module xil_defaultlib.trans_coding
Compiling module xil_defaultlib.Clk_Division
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.Sin_Rom
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.digital_modulation
Compiling module xil_defaultlib.DAC_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DAC_test_behav
