Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 16 12:47:44 2020
| Host         : LAPTOP-UVARK3GI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            2 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |            8 |
| No           | No                    | Yes                    |              15 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------+------------------+------------------+----------------+
|    Clock Signal   |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+-------------------+------------------+------------------+----------------+
|  u2/cont_reg[0]_0 |                   | rst_t_IBUF       |                1 |              3 |
|  u1/ns            |                   |                  |                1 |              3 |
|  u2/CLK           | u4/ACC[7]_i_1_n_0 |                  |                2 |              8 |
|  u2/CLK           |                   | rst_t_IBUF       |                4 |             12 |
|  clk_t_IBUF_BUFG  |                   |                  |                7 |             27 |
+-------------------+-------------------+------------------+------------------+----------------+


