#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022dd21fca90 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000022dd228ec60_0 .net "PC", 31 0, L_0000022dd231b700;  1 drivers
v0000022dd228eee0_0 .net "cycles_consumed", 31 0, v0000022dd228e620_0;  1 drivers
v0000022dd228f020_0 .var "input_clk", 0 0;
v0000022dd228f0c0_0 .var "rst", 0 0;
S_0000022dd1f99f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000022dd21fca90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000022dd21d13f0 .functor NOR 1, v0000022dd228f020_0, v0000022dd227f8b0_0, C4<0>, C4<0>;
L_0000022dd21d2030 .functor AND 1, v0000022dd2265930_0, v0000022dd2264a30_0, C4<1>, C4<1>;
L_0000022dd21d0f20 .functor AND 1, L_0000022dd21d2030, L_0000022dd228f160, C4<1>, C4<1>;
L_0000022dd21d0f90 .functor AND 1, v0000022dd2255790_0, v0000022dd2254f70_0, C4<1>, C4<1>;
L_0000022dd21d1070 .functor AND 1, L_0000022dd21d0f90, L_0000022dd228d5e0, C4<1>, C4<1>;
L_0000022dd21d0820 .functor AND 1, v0000022dd227f590_0, v0000022dd227f4f0_0, C4<1>, C4<1>;
L_0000022dd21d14d0 .functor AND 1, L_0000022dd21d0820, L_0000022dd228d680, C4<1>, C4<1>;
L_0000022dd21d1850 .functor AND 1, v0000022dd2265930_0, v0000022dd2264a30_0, C4<1>, C4<1>;
L_0000022dd21d0ba0 .functor AND 1, L_0000022dd21d1850, L_0000022dd228d720, C4<1>, C4<1>;
L_0000022dd21d18c0 .functor AND 1, v0000022dd2255790_0, v0000022dd2254f70_0, C4<1>, C4<1>;
L_0000022dd21d1cb0 .functor AND 1, L_0000022dd21d18c0, L_0000022dd228d7c0, C4<1>, C4<1>;
L_0000022dd21d0890 .functor AND 1, v0000022dd227f590_0, v0000022dd227f4f0_0, C4<1>, C4<1>;
L_0000022dd21d1f50 .functor AND 1, L_0000022dd21d0890, L_0000022dd228da40, C4<1>, C4<1>;
L_0000022dd2295b30 .functor NOT 1, L_0000022dd21d13f0, C4<0>, C4<0>, C4<0>;
L_0000022dd2296d90 .functor NOT 1, L_0000022dd21d13f0, C4<0>, C4<0>, C4<0>;
L_0000022dd22ff5e0 .functor NOT 1, L_0000022dd21d13f0, C4<0>, C4<0>, C4<0>;
L_0000022dd23001b0 .functor NOT 1, L_0000022dd21d13f0, C4<0>, C4<0>, C4<0>;
L_0000022dd23000d0 .functor NOT 1, L_0000022dd21d13f0, C4<0>, C4<0>, C4<0>;
L_0000022dd231b700 .functor BUFZ 32, v0000022dd227c250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022dd22817f0_0 .net "EX1_ALU_OPER1", 31 0, L_0000022dd2297340;  1 drivers
v0000022dd2280030_0 .net "EX1_ALU_OPER2", 31 0, L_0000022dd22fe690;  1 drivers
v0000022dd2281cf0_0 .net "EX1_PC", 31 0, v0000022dd2262910_0;  1 drivers
v0000022dd2281570_0 .net "EX1_PFC", 31 0, v0000022dd2262ff0_0;  1 drivers
v0000022dd2281e30_0 .net "EX1_PFC_to_IF", 31 0, L_0000022dd22947a0;  1 drivers
v0000022dd2281a70_0 .net "EX1_forward_to_B", 31 0, v0000022dd2264490_0;  1 drivers
v0000022dd2282650_0 .net "EX1_is_beq", 0 0, v0000022dd2263450_0;  1 drivers
v0000022dd22800d0_0 .net "EX1_is_bne", 0 0, v0000022dd22622d0_0;  1 drivers
v0000022dd2281ed0_0 .net "EX1_is_jal", 0 0, v0000022dd2262e10_0;  1 drivers
v0000022dd2281c50_0 .net "EX1_is_jr", 0 0, v0000022dd2263950_0;  1 drivers
v0000022dd2280710_0 .net "EX1_is_oper2_immed", 0 0, v0000022dd2262eb0_0;  1 drivers
v0000022dd2280c10_0 .net "EX1_memread", 0 0, v0000022dd2264350_0;  1 drivers
v0000022dd227fef0_0 .net "EX1_memwrite", 0 0, v0000022dd2263e50_0;  1 drivers
v0000022dd2281b10_0 .net "EX1_opcode", 11 0, v0000022dd2263ef0_0;  1 drivers
v0000022dd2280530_0 .net "EX1_predicted", 0 0, v0000022dd2262a50_0;  1 drivers
v0000022dd2280350_0 .net "EX1_rd_ind", 4 0, v0000022dd2261dd0_0;  1 drivers
v0000022dd2280e90_0 .net "EX1_rd_indzero", 0 0, v0000022dd2262af0_0;  1 drivers
v0000022dd2281610_0 .net "EX1_regwrite", 0 0, v0000022dd2262410_0;  1 drivers
v0000022dd22803f0_0 .net "EX1_rs1", 31 0, v0000022dd22624b0_0;  1 drivers
v0000022dd2280a30_0 .net "EX1_rs1_ind", 4 0, v0000022dd2262cd0_0;  1 drivers
v0000022dd2280cb0_0 .net "EX1_rs2", 31 0, v0000022dd2263590_0;  1 drivers
v0000022dd2281bb0_0 .net "EX1_rs2_ind", 4 0, v0000022dd2262b90_0;  1 drivers
v0000022dd22823d0_0 .net "EX1_rs2_out", 31 0, L_0000022dd22ff180;  1 drivers
v0000022dd22819d0_0 .net "EX2_ALU_OPER1", 31 0, v0000022dd22659d0_0;  1 drivers
v0000022dd2280f30_0 .net "EX2_ALU_OPER2", 31 0, v0000022dd2264df0_0;  1 drivers
v0000022dd2280d50_0 .net "EX2_ALU_OUT", 31 0, L_0000022dd2294660;  1 drivers
v0000022dd2280170_0 .net "EX2_PC", 31 0, v0000022dd2265890_0;  1 drivers
v0000022dd2281930_0 .net "EX2_PFC_to_IF", 31 0, v0000022dd22651b0_0;  1 drivers
v0000022dd2281110_0 .net "EX2_forward_to_B", 31 0, v0000022dd22648f0_0;  1 drivers
v0000022dd2281f70_0 .net "EX2_is_beq", 0 0, v0000022dd2265110_0;  1 drivers
v0000022dd22811b0_0 .net "EX2_is_bne", 0 0, v0000022dd2264990_0;  1 drivers
v0000022dd2280fd0_0 .net "EX2_is_jal", 0 0, v0000022dd2265430_0;  1 drivers
v0000022dd22807b0_0 .net "EX2_is_jr", 0 0, v0000022dd2264e90_0;  1 drivers
v0000022dd2282010_0 .net "EX2_is_oper2_immed", 0 0, v0000022dd2264c10_0;  1 drivers
v0000022dd22820b0_0 .net "EX2_memread", 0 0, v0000022dd2264d50_0;  1 drivers
v0000022dd2280210_0 .net "EX2_memwrite", 0 0, v0000022dd2264670_0;  1 drivers
v0000022dd22816b0_0 .net "EX2_opcode", 11 0, v0000022dd22652f0_0;  1 drivers
v0000022dd22821f0_0 .net "EX2_predicted", 0 0, v0000022dd22647b0_0;  1 drivers
v0000022dd2281750_0 .net "EX2_rd_ind", 4 0, v0000022dd2265390_0;  1 drivers
v0000022dd22814d0_0 .net "EX2_rd_indzero", 0 0, v0000022dd2264a30_0;  1 drivers
v0000022dd2282290_0 .net "EX2_regwrite", 0 0, v0000022dd2265930_0;  1 drivers
v0000022dd22802b0_0 .net "EX2_rs1", 31 0, v0000022dd2265a70_0;  1 drivers
v0000022dd2280490_0 .net "EX2_rs1_ind", 4 0, v0000022dd2264ad0_0;  1 drivers
v0000022dd22805d0_0 .net "EX2_rs2_ind", 4 0, v0000022dd2265b10_0;  1 drivers
v0000022dd2281070_0 .net "EX2_rs2_out", 31 0, v0000022dd2265bb0_0;  1 drivers
v0000022dd2280670_0 .net "ID_INST", 31 0, v0000022dd226af80_0;  1 drivers
v0000022dd2281890_0 .net "ID_PC", 31 0, v0000022dd226b200_0;  1 drivers
v0000022dd2280850_0 .net "ID_PFC_to_EX", 31 0, L_0000022dd2291820;  1 drivers
v0000022dd2281430_0 .net "ID_PFC_to_IF", 31 0, L_0000022dd22916e0;  1 drivers
v0000022dd2281250_0 .net "ID_forward_to_B", 31 0, L_0000022dd2291280;  1 drivers
v0000022dd22812f0_0 .net "ID_is_beq", 0 0, L_0000022dd228fde0;  1 drivers
v0000022dd22808f0_0 .net "ID_is_bne", 0 0, L_0000022dd228fe80;  1 drivers
v0000022dd2280ad0_0 .net "ID_is_j", 0 0, L_0000022dd2294700;  1 drivers
v0000022dd2280b70_0 .net "ID_is_jal", 0 0, L_0000022dd2294340;  1 drivers
v0000022dd2280df0_0 .net "ID_is_jr", 0 0, L_0000022dd228ffc0;  1 drivers
v0000022dd2282330_0 .net "ID_is_oper2_immed", 0 0, L_0000022dd2296380;  1 drivers
v0000022dd2281390_0 .net "ID_memread", 0 0, L_0000022dd2294c00;  1 drivers
v0000022dd2282470_0 .net "ID_memwrite", 0 0, L_0000022dd2294840;  1 drivers
v0000022dd2282510_0 .net "ID_opcode", 11 0, v0000022dd227bcb0_0;  1 drivers
v0000022dd22825b0_0 .net "ID_predicted", 0 0, v0000022dd226bfc0_0;  1 drivers
v0000022dd2282ab0_0 .net "ID_rd_ind", 4 0, v0000022dd227c610_0;  1 drivers
v0000022dd2282bf0_0 .net "ID_regwrite", 0 0, L_0000022dd2293580;  1 drivers
v0000022dd22826f0_0 .net "ID_rs1", 31 0, v0000022dd22674c0_0;  1 drivers
v0000022dd2282830_0 .net "ID_rs1_ind", 4 0, v0000022dd227c9d0_0;  1 drivers
v0000022dd2282dd0_0 .net "ID_rs2", 31 0, v0000022dd2267e20_0;  1 drivers
v0000022dd22828d0_0 .net "ID_rs2_ind", 4 0, v0000022dd227b670_0;  1 drivers
v0000022dd2282c90_0 .net "IF_INST", 31 0, L_0000022dd2295f90;  1 drivers
v0000022dd2282d30_0 .net "IF_pc", 31 0, v0000022dd227c250_0;  1 drivers
v0000022dd2282b50_0 .net "MEM_ALU_OUT", 31 0, v0000022dd2255150_0;  1 drivers
v0000022dd2282790_0 .net "MEM_Data_mem_out", 31 0, v0000022dd227e9b0_0;  1 drivers
v0000022dd2282970_0 .net "MEM_memread", 0 0, v0000022dd2255bf0_0;  1 drivers
v0000022dd2282a10_0 .net "MEM_memwrite", 0 0, v0000022dd2255d30_0;  1 drivers
v0000022dd228ed00_0 .net "MEM_opcode", 11 0, v0000022dd2255650_0;  1 drivers
v0000022dd228f200_0 .net "MEM_rd_ind", 4 0, v0000022dd2254ed0_0;  1 drivers
v0000022dd228f700_0 .net "MEM_rd_indzero", 0 0, v0000022dd2254f70_0;  1 drivers
v0000022dd228e940_0 .net "MEM_regwrite", 0 0, v0000022dd2255790_0;  1 drivers
v0000022dd228e4e0_0 .net "MEM_rs2", 31 0, v0000022dd2254c50_0;  1 drivers
v0000022dd228eda0_0 .net "PC", 31 0, L_0000022dd231b700;  alias, 1 drivers
v0000022dd228dae0_0 .net "STALL_ID1_FLUSH", 0 0, v0000022dd226da00_0;  1 drivers
v0000022dd228f7a0_0 .net "STALL_ID2_FLUSH", 0 0, v0000022dd226bac0_0;  1 drivers
v0000022dd228e080_0 .net "STALL_IF_FLUSH", 0 0, v0000022dd226e2c0_0;  1 drivers
v0000022dd228ee40_0 .net "WB_ALU_OUT", 31 0, v0000022dd227f950_0;  1 drivers
v0000022dd228f480_0 .net "WB_Data_mem_out", 31 0, v0000022dd227f090_0;  1 drivers
v0000022dd228fc00_0 .net "WB_memread", 0 0, v0000022dd227eff0_0;  1 drivers
v0000022dd228fac0_0 .net "WB_rd_ind", 4 0, v0000022dd227f810_0;  1 drivers
v0000022dd228dd60_0 .net "WB_rd_indzero", 0 0, v0000022dd227f4f0_0;  1 drivers
v0000022dd228f520_0 .net "WB_regwrite", 0 0, v0000022dd227f590_0;  1 drivers
v0000022dd228e440_0 .net "Wrong_prediction", 0 0, L_0000022dd22ffff0;  1 drivers
v0000022dd228dea0_0 .net *"_ivl_1", 0 0, L_0000022dd21d2030;  1 drivers
v0000022dd228f840_0 .net *"_ivl_13", 0 0, L_0000022dd21d0820;  1 drivers
v0000022dd228e260_0 .net *"_ivl_14", 0 0, L_0000022dd228d680;  1 drivers
v0000022dd228df40_0 .net *"_ivl_19", 0 0, L_0000022dd21d1850;  1 drivers
v0000022dd228e580_0 .net *"_ivl_2", 0 0, L_0000022dd228f160;  1 drivers
v0000022dd228e300_0 .net *"_ivl_20", 0 0, L_0000022dd228d720;  1 drivers
v0000022dd228f3e0_0 .net *"_ivl_25", 0 0, L_0000022dd21d18c0;  1 drivers
v0000022dd228e120_0 .net *"_ivl_26", 0 0, L_0000022dd228d7c0;  1 drivers
v0000022dd228ef80_0 .net *"_ivl_31", 0 0, L_0000022dd21d0890;  1 drivers
v0000022dd228e1c0_0 .net *"_ivl_32", 0 0, L_0000022dd228da40;  1 drivers
v0000022dd228dc20_0 .net *"_ivl_40", 31 0, L_0000022dd22931c0;  1 drivers
L_0000022dd22b0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022dd228de00_0 .net *"_ivl_43", 26 0, L_0000022dd22b0c58;  1 drivers
L_0000022dd22b0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022dd228eb20_0 .net/2u *"_ivl_44", 31 0, L_0000022dd22b0ca0;  1 drivers
v0000022dd228e6c0_0 .net *"_ivl_52", 31 0, L_0000022dd2302c70;  1 drivers
L_0000022dd22b0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022dd228f5c0_0 .net *"_ivl_55", 26 0, L_0000022dd22b0d30;  1 drivers
L_0000022dd22b0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022dd228dcc0_0 .net/2u *"_ivl_56", 31 0, L_0000022dd22b0d78;  1 drivers
v0000022dd228d900_0 .net *"_ivl_7", 0 0, L_0000022dd21d0f90;  1 drivers
v0000022dd228f2a0_0 .net *"_ivl_8", 0 0, L_0000022dd228d5e0;  1 drivers
v0000022dd228ebc0_0 .net "alu_selA", 1 0, L_0000022dd228f340;  1 drivers
v0000022dd228e3a0_0 .net "alu_selB", 1 0, L_0000022dd2290d80;  1 drivers
v0000022dd228fa20_0 .net "clk", 0 0, L_0000022dd21d13f0;  1 drivers
v0000022dd228e620_0 .var "cycles_consumed", 31 0;
v0000022dd228f660_0 .net "exhaz", 0 0, L_0000022dd21d1070;  1 drivers
v0000022dd228db80_0 .net "exhaz2", 0 0, L_0000022dd21d1cb0;  1 drivers
v0000022dd228e760_0 .net "hlt", 0 0, v0000022dd227f8b0_0;  1 drivers
v0000022dd228d860_0 .net "idhaz", 0 0, L_0000022dd21d0f20;  1 drivers
v0000022dd228f8e0_0 .net "idhaz2", 0 0, L_0000022dd21d0ba0;  1 drivers
v0000022dd228f980_0 .net "if_id_write", 0 0, v0000022dd226e220_0;  1 drivers
v0000022dd228d4a0_0 .net "input_clk", 0 0, v0000022dd228f020_0;  1 drivers
v0000022dd228fb60_0 .net "is_branch_and_taken", 0 0, L_0000022dd22963f0;  1 drivers
v0000022dd228dfe0_0 .net "memhaz", 0 0, L_0000022dd21d14d0;  1 drivers
v0000022dd228e800_0 .net "memhaz2", 0 0, L_0000022dd21d1f50;  1 drivers
v0000022dd228d540_0 .net "pc_src", 2 0, L_0000022dd2291460;  1 drivers
v0000022dd228e8a0_0 .net "pc_write", 0 0, v0000022dd226e360_0;  1 drivers
v0000022dd228e9e0_0 .net "rst", 0 0, v0000022dd228f0c0_0;  1 drivers
v0000022dd228ea80_0 .net "store_rs2_forward", 1 0, L_0000022dd22911e0;  1 drivers
v0000022dd228d9a0_0 .net "wdata_to_reg_file", 31 0, L_0000022dd231be00;  1 drivers
E_0000022dd21d9260/0 .event negedge, v0000022dd226c920_0;
E_0000022dd21d9260/1 .event posedge, v0000022dd22555b0_0;
E_0000022dd21d9260 .event/or E_0000022dd21d9260/0, E_0000022dd21d9260/1;
L_0000022dd228f160 .cmp/eq 5, v0000022dd2265390_0, v0000022dd2262cd0_0;
L_0000022dd228d5e0 .cmp/eq 5, v0000022dd2254ed0_0, v0000022dd2262cd0_0;
L_0000022dd228d680 .cmp/eq 5, v0000022dd227f810_0, v0000022dd2262cd0_0;
L_0000022dd228d720 .cmp/eq 5, v0000022dd2265390_0, v0000022dd2262b90_0;
L_0000022dd228d7c0 .cmp/eq 5, v0000022dd2254ed0_0, v0000022dd2262b90_0;
L_0000022dd228da40 .cmp/eq 5, v0000022dd227f810_0, v0000022dd2262b90_0;
L_0000022dd22931c0 .concat [ 5 27 0 0], v0000022dd227c610_0, L_0000022dd22b0c58;
L_0000022dd2292cc0 .cmp/ne 32, L_0000022dd22931c0, L_0000022dd22b0ca0;
L_0000022dd2302c70 .concat [ 5 27 0 0], v0000022dd2265390_0, L_0000022dd22b0d30;
L_0000022dd2303e90 .cmp/ne 32, L_0000022dd2302c70, L_0000022dd22b0d78;
S_0000022dd20ad800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000022dd21d1540 .functor NOT 1, L_0000022dd21d1070, C4<0>, C4<0>, C4<0>;
L_0000022dd21d1d90 .functor AND 1, L_0000022dd21d14d0, L_0000022dd21d1540, C4<1>, C4<1>;
L_0000022dd21d1c40 .functor OR 1, L_0000022dd21d0f20, L_0000022dd21d1d90, C4<0>, C4<0>;
L_0000022dd21d15b0 .functor OR 1, L_0000022dd21d0f20, L_0000022dd21d1070, C4<0>, C4<0>;
v0000022dd21fc2f0_0 .net *"_ivl_12", 0 0, L_0000022dd21d15b0;  1 drivers
v0000022dd21fb670_0 .net *"_ivl_2", 0 0, L_0000022dd21d1540;  1 drivers
v0000022dd21fb710_0 .net *"_ivl_5", 0 0, L_0000022dd21d1d90;  1 drivers
v0000022dd21fb0d0_0 .net *"_ivl_7", 0 0, L_0000022dd21d1c40;  1 drivers
v0000022dd21fc390_0 .net "alu_selA", 1 0, L_0000022dd228f340;  alias, 1 drivers
v0000022dd21fb7b0_0 .net "exhaz", 0 0, L_0000022dd21d1070;  alias, 1 drivers
v0000022dd21fb8f0_0 .net "idhaz", 0 0, L_0000022dd21d0f20;  alias, 1 drivers
v0000022dd21fb170_0 .net "memhaz", 0 0, L_0000022dd21d14d0;  alias, 1 drivers
L_0000022dd228f340 .concat8 [ 1 1 0 0], L_0000022dd21d1c40, L_0000022dd21d15b0;
S_0000022dd20ad990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000022dd21d1d20 .functor NOT 1, L_0000022dd21d1cb0, C4<0>, C4<0>, C4<0>;
L_0000022dd21d2110 .functor AND 1, L_0000022dd21d1f50, L_0000022dd21d1d20, C4<1>, C4<1>;
L_0000022dd21d21f0 .functor OR 1, L_0000022dd21d0ba0, L_0000022dd21d2110, C4<0>, C4<0>;
L_0000022dd21d2260 .functor NOT 1, v0000022dd2262eb0_0, C4<0>, C4<0>, C4<0>;
L_0000022dd21d0c10 .functor AND 1, L_0000022dd21d21f0, L_0000022dd21d2260, C4<1>, C4<1>;
L_0000022dd21d0900 .functor OR 1, L_0000022dd21d0ba0, L_0000022dd21d1cb0, C4<0>, C4<0>;
L_0000022dd21d0970 .functor NOT 1, v0000022dd2262eb0_0, C4<0>, C4<0>, C4<0>;
L_0000022dd21d2500 .functor AND 1, L_0000022dd21d0900, L_0000022dd21d0970, C4<1>, C4<1>;
v0000022dd21fad10_0 .net "EX1_is_oper2_immed", 0 0, v0000022dd2262eb0_0;  alias, 1 drivers
v0000022dd21fbc10_0 .net *"_ivl_11", 0 0, L_0000022dd21d0c10;  1 drivers
v0000022dd21fc430_0 .net *"_ivl_16", 0 0, L_0000022dd21d0900;  1 drivers
v0000022dd21fbcb0_0 .net *"_ivl_17", 0 0, L_0000022dd21d0970;  1 drivers
v0000022dd21fab30_0 .net *"_ivl_2", 0 0, L_0000022dd21d1d20;  1 drivers
v0000022dd21fbd50_0 .net *"_ivl_20", 0 0, L_0000022dd21d2500;  1 drivers
v0000022dd21fc570_0 .net *"_ivl_5", 0 0, L_0000022dd21d2110;  1 drivers
v0000022dd21fc1b0_0 .net *"_ivl_7", 0 0, L_0000022dd21d21f0;  1 drivers
v0000022dd21fac70_0 .net *"_ivl_8", 0 0, L_0000022dd21d2260;  1 drivers
v0000022dd21fc250_0 .net "alu_selB", 1 0, L_0000022dd2290d80;  alias, 1 drivers
v0000022dd21fbe90_0 .net "exhaz", 0 0, L_0000022dd21d1cb0;  alias, 1 drivers
v0000022dd21fadb0_0 .net "idhaz", 0 0, L_0000022dd21d0ba0;  alias, 1 drivers
v0000022dd21fbfd0_0 .net "memhaz", 0 0, L_0000022dd21d1f50;  alias, 1 drivers
L_0000022dd2290d80 .concat8 [ 1 1 0 0], L_0000022dd21d0c10, L_0000022dd21d2500;
S_0000022dd1f66030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000022dd21d2420 .functor NOT 1, L_0000022dd21d1cb0, C4<0>, C4<0>, C4<0>;
L_0000022dd21d2570 .functor AND 1, L_0000022dd21d1f50, L_0000022dd21d2420, C4<1>, C4<1>;
L_0000022dd21d25e0 .functor OR 1, L_0000022dd21d0ba0, L_0000022dd21d2570, C4<0>, C4<0>;
L_0000022dd21d2490 .functor OR 1, L_0000022dd21d0ba0, L_0000022dd21d1cb0, C4<0>, C4<0>;
v0000022dd21fc070_0 .net *"_ivl_12", 0 0, L_0000022dd21d2490;  1 drivers
v0000022dd21fc610_0 .net *"_ivl_2", 0 0, L_0000022dd21d2420;  1 drivers
v0000022dd21fae50_0 .net *"_ivl_5", 0 0, L_0000022dd21d2570;  1 drivers
v0000022dd21fa810_0 .net *"_ivl_7", 0 0, L_0000022dd21d25e0;  1 drivers
v0000022dd21fa9f0_0 .net "exhaz", 0 0, L_0000022dd21d1cb0;  alias, 1 drivers
v0000022dd21faef0_0 .net "idhaz", 0 0, L_0000022dd21d0ba0;  alias, 1 drivers
v0000022dd2175490_0 .net "memhaz", 0 0, L_0000022dd21d1f50;  alias, 1 drivers
v0000022dd2174130_0 .net "store_rs2_forward", 1 0, L_0000022dd22911e0;  alias, 1 drivers
L_0000022dd22911e0 .concat8 [ 1 1 0 0], L_0000022dd21d25e0, L_0000022dd21d2490;
S_0000022dd1f661c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000022dd21755d0_0 .net "EX_ALU_OUT", 31 0, L_0000022dd2294660;  alias, 1 drivers
v0000022dd2174810_0 .net "EX_memread", 0 0, v0000022dd2264d50_0;  alias, 1 drivers
v0000022dd2160ac0_0 .net "EX_memwrite", 0 0, v0000022dd2264670_0;  alias, 1 drivers
v0000022dd2160c00_0 .net "EX_opcode", 11 0, v0000022dd22652f0_0;  alias, 1 drivers
v0000022dd22556f0_0 .net "EX_rd_ind", 4 0, v0000022dd2265390_0;  alias, 1 drivers
v0000022dd22551f0_0 .net "EX_rd_indzero", 0 0, L_0000022dd2303e90;  1 drivers
v0000022dd2254d90_0 .net "EX_regwrite", 0 0, v0000022dd2265930_0;  alias, 1 drivers
v0000022dd2254e30_0 .net "EX_rs2_out", 31 0, v0000022dd2265bb0_0;  alias, 1 drivers
v0000022dd2255150_0 .var "MEM_ALU_OUT", 31 0;
v0000022dd2255bf0_0 .var "MEM_memread", 0 0;
v0000022dd2255d30_0 .var "MEM_memwrite", 0 0;
v0000022dd2255650_0 .var "MEM_opcode", 11 0;
v0000022dd2254ed0_0 .var "MEM_rd_ind", 4 0;
v0000022dd2254f70_0 .var "MEM_rd_indzero", 0 0;
v0000022dd2255790_0 .var "MEM_regwrite", 0 0;
v0000022dd2254c50_0 .var "MEM_rs2", 31 0;
v0000022dd2254bb0_0 .net "clk", 0 0, L_0000022dd23001b0;  1 drivers
v0000022dd22555b0_0 .net "rst", 0 0, v0000022dd228f0c0_0;  alias, 1 drivers
E_0000022dd21d8920 .event posedge, v0000022dd22555b0_0, v0000022dd2254bb0_0;
S_0000022dd20a69c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000022dd1f71490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022dd1f714c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022dd1f71500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022dd1f71538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022dd1f71570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022dd1f715a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022dd1f715e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022dd1f71618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022dd1f71650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022dd1f71688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022dd1f716c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022dd1f716f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022dd1f71730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022dd1f71768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022dd1f717a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022dd1f717d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022dd1f71810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022dd1f71848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022dd1f71880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022dd1f718b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022dd1f718f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022dd1f71928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022dd1f71960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022dd1f71998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022dd1f719d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000022dd22fed90 .functor XOR 1, L_0000022dd22febd0, v0000022dd22647b0_0, C4<0>, C4<0>;
L_0000022dd2300140 .functor NOT 1, L_0000022dd22fed90, C4<0>, C4<0>, C4<0>;
L_0000022dd22fff80 .functor OR 1, v0000022dd228f0c0_0, L_0000022dd2300140, C4<0>, C4<0>;
L_0000022dd22ffff0 .functor NOT 1, L_0000022dd22fff80, C4<0>, C4<0>, C4<0>;
v0000022dd22561e0_0 .net "ALU_OP", 3 0, v0000022dd22560a0_0;  1 drivers
v0000022dd2259700_0 .net "BranchDecision", 0 0, L_0000022dd22febd0;  1 drivers
v0000022dd2259de0_0 .net "CF", 0 0, v0000022dd2257ea0_0;  1 drivers
v0000022dd22595c0_0 .net "EX_opcode", 11 0, v0000022dd22652f0_0;  alias, 1 drivers
v0000022dd2259ac0_0 .net "Wrong_prediction", 0 0, L_0000022dd22ffff0;  alias, 1 drivers
v0000022dd2258ee0_0 .net "ZF", 0 0, L_0000022dd22feb60;  1 drivers
L_0000022dd22b0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022dd2258760_0 .net/2u *"_ivl_0", 31 0, L_0000022dd22b0ce8;  1 drivers
v0000022dd2258f80_0 .net *"_ivl_11", 0 0, L_0000022dd22fff80;  1 drivers
v0000022dd2258b20_0 .net *"_ivl_2", 31 0, L_0000022dd22945c0;  1 drivers
v0000022dd2259c00_0 .net *"_ivl_6", 0 0, L_0000022dd22fed90;  1 drivers
v0000022dd22589e0_0 .net *"_ivl_8", 0 0, L_0000022dd2300140;  1 drivers
v0000022dd2258a80_0 .net "alu_out", 31 0, L_0000022dd2294660;  alias, 1 drivers
v0000022dd2258da0_0 .net "alu_outw", 31 0, v0000022dd2256000_0;  1 drivers
v0000022dd2259020_0 .net "is_beq", 0 0, v0000022dd2265110_0;  alias, 1 drivers
v0000022dd22598e0_0 .net "is_bne", 0 0, v0000022dd2264990_0;  alias, 1 drivers
v0000022dd22592a0_0 .net "is_jal", 0 0, v0000022dd2265430_0;  alias, 1 drivers
v0000022dd22590c0_0 .net "oper1", 31 0, v0000022dd22659d0_0;  alias, 1 drivers
v0000022dd2259160_0 .net "oper2", 31 0, v0000022dd2264df0_0;  alias, 1 drivers
v0000022dd2259200_0 .net "pc", 31 0, v0000022dd2265890_0;  alias, 1 drivers
v0000022dd2258bc0_0 .net "predicted", 0 0, v0000022dd22647b0_0;  alias, 1 drivers
v0000022dd22597a0_0 .net "rst", 0 0, v0000022dd228f0c0_0;  alias, 1 drivers
L_0000022dd22945c0 .arith/sum 32, v0000022dd2265890_0, L_0000022dd22b0ce8;
L_0000022dd2294660 .functor MUXZ 32, v0000022dd2256000_0, L_0000022dd22945c0, v0000022dd2265430_0, C4<>;
S_0000022dd20a6b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000022dd20a69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000022dd22fe380 .functor AND 1, v0000022dd2265110_0, L_0000022dd22fff10, C4<1>, C4<1>;
L_0000022dd22fe5b0 .functor NOT 1, L_0000022dd22fff10, C4<0>, C4<0>, C4<0>;
L_0000022dd22fea80 .functor AND 1, v0000022dd2264990_0, L_0000022dd22fe5b0, C4<1>, C4<1>;
L_0000022dd22febd0 .functor OR 1, L_0000022dd22fe380, L_0000022dd22fea80, C4<0>, C4<0>;
v0000022dd2258620_0 .net "BranchDecision", 0 0, L_0000022dd22febd0;  alias, 1 drivers
v0000022dd2255f60_0 .net *"_ivl_2", 0 0, L_0000022dd22fe5b0;  1 drivers
v0000022dd2256aa0_0 .net "is_beq", 0 0, v0000022dd2265110_0;  alias, 1 drivers
v0000022dd22574a0_0 .net "is_beq_taken", 0 0, L_0000022dd22fe380;  1 drivers
v0000022dd22583a0_0 .net "is_bne", 0 0, v0000022dd2264990_0;  alias, 1 drivers
v0000022dd2258080_0 .net "is_bne_taken", 0 0, L_0000022dd22fea80;  1 drivers
v0000022dd2256e60_0 .net "is_eq", 0 0, L_0000022dd22fff10;  1 drivers
v0000022dd2257540_0 .net "oper1", 31 0, v0000022dd22659d0_0;  alias, 1 drivers
v0000022dd22575e0_0 .net "oper2", 31 0, v0000022dd2264df0_0;  alias, 1 drivers
S_0000022dd1f89aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000022dd20a6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000022dd22ff420 .functor XOR 1, L_0000022dd22952e0, L_0000022dd2294f20, C4<0>, C4<0>;
L_0000022dd22fea10 .functor XOR 1, L_0000022dd2294d40, L_0000022dd2294fc0, C4<0>, C4<0>;
L_0000022dd22fefc0 .functor XOR 1, L_0000022dd2295060, L_0000022dd2294ca0, C4<0>, C4<0>;
L_0000022dd22ffce0 .functor XOR 1, L_0000022dd2295100, L_0000022dd2294de0, C4<0>, C4<0>;
L_0000022dd22fe3f0 .functor XOR 1, L_0000022dd2294e80, L_0000022dd22951a0, C4<0>, C4<0>;
L_0000022dd22ff880 .functor XOR 1, L_0000022dd2295240, L_0000022dd2295380, C4<0>, C4<0>;
L_0000022dd22ff6c0 .functor XOR 1, L_0000022dd2309a70, L_0000022dd2307590, C4<0>, C4<0>;
L_0000022dd22fe8c0 .functor XOR 1, L_0000022dd2307630, L_0000022dd2307bd0, C4<0>, C4<0>;
L_0000022dd22ff8f0 .functor XOR 1, L_0000022dd2308170, L_0000022dd2307d10, C4<0>, C4<0>;
L_0000022dd22ff7a0 .functor XOR 1, L_0000022dd2307810, L_0000022dd2308210, C4<0>, C4<0>;
L_0000022dd22fe930 .functor XOR 1, L_0000022dd2308030, L_0000022dd2309930, C4<0>, C4<0>;
L_0000022dd22ff570 .functor XOR 1, L_0000022dd23076d0, L_0000022dd2308ad0, C4<0>, C4<0>;
L_0000022dd22ff650 .functor XOR 1, L_0000022dd23096b0, L_0000022dd23073b0, C4<0>, C4<0>;
L_0000022dd22ff730 .functor XOR 1, L_0000022dd2308b70, L_0000022dd2308d50, C4<0>, C4<0>;
L_0000022dd22ffa40 .functor XOR 1, L_0000022dd2308f30, L_0000022dd2307c70, C4<0>, C4<0>;
L_0000022dd22fec40 .functor XOR 1, L_0000022dd23078b0, L_0000022dd23094d0, C4<0>, C4<0>;
L_0000022dd22ff1f0 .functor XOR 1, L_0000022dd2308c10, L_0000022dd2307e50, C4<0>, C4<0>;
L_0000022dd22fe460 .functor XOR 1, L_0000022dd2307db0, L_0000022dd2308cb0, C4<0>, C4<0>;
L_0000022dd22ff490 .functor XOR 1, L_0000022dd2307a90, L_0000022dd2307ef0, C4<0>, C4<0>;
L_0000022dd22ffab0 .functor XOR 1, L_0000022dd2309610, L_0000022dd2308850, C4<0>, C4<0>;
L_0000022dd22ff260 .functor XOR 1, L_0000022dd2309750, L_0000022dd2308df0, C4<0>, C4<0>;
L_0000022dd22fe4d0 .functor XOR 1, L_0000022dd23080d0, L_0000022dd2307770, C4<0>, C4<0>;
L_0000022dd22ffb20 .functor XOR 1, L_0000022dd23079f0, L_0000022dd23087b0, C4<0>, C4<0>;
L_0000022dd22ffb90 .functor XOR 1, L_0000022dd23097f0, L_0000022dd2308350, C4<0>, C4<0>;
L_0000022dd22fee00 .functor XOR 1, L_0000022dd2307f90, L_0000022dd2308a30, C4<0>, C4<0>;
L_0000022dd22ffc00 .functor XOR 1, L_0000022dd23082b0, L_0000022dd2309b10, C4<0>, C4<0>;
L_0000022dd22ffc70 .functor XOR 1, L_0000022dd2308e90, L_0000022dd2309890, C4<0>, C4<0>;
L_0000022dd22fe540 .functor XOR 1, L_0000022dd23091b0, L_0000022dd23083f0, C4<0>, C4<0>;
L_0000022dd22ff2d0 .functor XOR 1, L_0000022dd2308490, L_0000022dd2309110, C4<0>, C4<0>;
L_0000022dd22ffd50 .functor XOR 1, L_0000022dd23099d0, L_0000022dd2307950, C4<0>, C4<0>;
L_0000022dd22ffe30 .functor XOR 1, L_0000022dd2307b30, L_0000022dd2308530, C4<0>, C4<0>;
L_0000022dd22ffea0 .functor XOR 1, L_0000022dd23074f0, L_0000022dd2308fd0, C4<0>, C4<0>;
L_0000022dd22fff10/0/0 .functor OR 1, L_0000022dd23085d0, L_0000022dd2308670, L_0000022dd2308710, L_0000022dd2309570;
L_0000022dd22fff10/0/4 .functor OR 1, L_0000022dd23088f0, L_0000022dd2308990, L_0000022dd2309070, L_0000022dd2309250;
L_0000022dd22fff10/0/8 .functor OR 1, L_0000022dd23092f0, L_0000022dd2309390, L_0000022dd2309430, L_0000022dd230a150;
L_0000022dd22fff10/0/12 .functor OR 1, L_0000022dd2309c50, L_0000022dd2309f70, L_0000022dd230a1f0, L_0000022dd2309ed0;
L_0000022dd22fff10/0/16 .functor OR 1, L_0000022dd230a290, L_0000022dd230a0b0, L_0000022dd2309cf0, L_0000022dd2309d90;
L_0000022dd22fff10/0/20 .functor OR 1, L_0000022dd2309bb0, L_0000022dd2309e30, L_0000022dd230a010, L_0000022dd2304930;
L_0000022dd22fff10/0/24 .functor OR 1, L_0000022dd2304890, L_0000022dd2304570, L_0000022dd23029f0, L_0000022dd2302f90;
L_0000022dd22fff10/0/28 .functor OR 1, L_0000022dd2302770, L_0000022dd2302bd0, L_0000022dd2303170, L_0000022dd2303490;
L_0000022dd22fff10/1/0 .functor OR 1, L_0000022dd22fff10/0/0, L_0000022dd22fff10/0/4, L_0000022dd22fff10/0/8, L_0000022dd22fff10/0/12;
L_0000022dd22fff10/1/4 .functor OR 1, L_0000022dd22fff10/0/16, L_0000022dd22fff10/0/20, L_0000022dd22fff10/0/24, L_0000022dd22fff10/0/28;
L_0000022dd22fff10 .functor NOR 1, L_0000022dd22fff10/1/0, L_0000022dd22fff10/1/4, C4<0>, C4<0>;
v0000022dd2255010_0 .net *"_ivl_0", 0 0, L_0000022dd22ff420;  1 drivers
v0000022dd2255b50_0 .net *"_ivl_101", 0 0, L_0000022dd2307e50;  1 drivers
v0000022dd22550b0_0 .net *"_ivl_102", 0 0, L_0000022dd22fe460;  1 drivers
v0000022dd2255290_0 .net *"_ivl_105", 0 0, L_0000022dd2307db0;  1 drivers
v0000022dd2255c90_0 .net *"_ivl_107", 0 0, L_0000022dd2308cb0;  1 drivers
v0000022dd2255dd0_0 .net *"_ivl_108", 0 0, L_0000022dd22ff490;  1 drivers
v0000022dd2255330_0 .net *"_ivl_11", 0 0, L_0000022dd2294fc0;  1 drivers
v0000022dd2254930_0 .net *"_ivl_111", 0 0, L_0000022dd2307a90;  1 drivers
v0000022dd22553d0_0 .net *"_ivl_113", 0 0, L_0000022dd2307ef0;  1 drivers
v0000022dd2254890_0 .net *"_ivl_114", 0 0, L_0000022dd22ffab0;  1 drivers
v0000022dd22549d0_0 .net *"_ivl_117", 0 0, L_0000022dd2309610;  1 drivers
v0000022dd2255470_0 .net *"_ivl_119", 0 0, L_0000022dd2308850;  1 drivers
v0000022dd2255510_0 .net *"_ivl_12", 0 0, L_0000022dd22fefc0;  1 drivers
v0000022dd2254a70_0 .net *"_ivl_120", 0 0, L_0000022dd22ff260;  1 drivers
v0000022dd2254b10_0 .net *"_ivl_123", 0 0, L_0000022dd2309750;  1 drivers
v0000022dd2255830_0 .net *"_ivl_125", 0 0, L_0000022dd2308df0;  1 drivers
v0000022dd22558d0_0 .net *"_ivl_126", 0 0, L_0000022dd22fe4d0;  1 drivers
v0000022dd2255970_0 .net *"_ivl_129", 0 0, L_0000022dd23080d0;  1 drivers
v0000022dd2255a10_0 .net *"_ivl_131", 0 0, L_0000022dd2307770;  1 drivers
v0000022dd2255ab0_0 .net *"_ivl_132", 0 0, L_0000022dd22ffb20;  1 drivers
v0000022dd2254750_0 .net *"_ivl_135", 0 0, L_0000022dd23079f0;  1 drivers
v0000022dd22547f0_0 .net *"_ivl_137", 0 0, L_0000022dd23087b0;  1 drivers
v0000022dd2253170_0 .net *"_ivl_138", 0 0, L_0000022dd22ffb90;  1 drivers
v0000022dd2252b30_0 .net *"_ivl_141", 0 0, L_0000022dd23097f0;  1 drivers
v0000022dd2252e50_0 .net *"_ivl_143", 0 0, L_0000022dd2308350;  1 drivers
v0000022dd2252f90_0 .net *"_ivl_144", 0 0, L_0000022dd22fee00;  1 drivers
v0000022dd2254110_0 .net *"_ivl_147", 0 0, L_0000022dd2307f90;  1 drivers
v0000022dd2254250_0 .net *"_ivl_149", 0 0, L_0000022dd2308a30;  1 drivers
v0000022dd2252310_0 .net *"_ivl_15", 0 0, L_0000022dd2295060;  1 drivers
v0000022dd2253670_0 .net *"_ivl_150", 0 0, L_0000022dd22ffc00;  1 drivers
v0000022dd2254390_0 .net *"_ivl_153", 0 0, L_0000022dd23082b0;  1 drivers
v0000022dd2253e90_0 .net *"_ivl_155", 0 0, L_0000022dd2309b10;  1 drivers
v0000022dd22523b0_0 .net *"_ivl_156", 0 0, L_0000022dd22ffc70;  1 drivers
v0000022dd2253df0_0 .net *"_ivl_159", 0 0, L_0000022dd2308e90;  1 drivers
v0000022dd2253210_0 .net *"_ivl_161", 0 0, L_0000022dd2309890;  1 drivers
v0000022dd2252450_0 .net *"_ivl_162", 0 0, L_0000022dd22fe540;  1 drivers
v0000022dd2253d50_0 .net *"_ivl_165", 0 0, L_0000022dd23091b0;  1 drivers
v0000022dd2251f50_0 .net *"_ivl_167", 0 0, L_0000022dd23083f0;  1 drivers
v0000022dd22526d0_0 .net *"_ivl_168", 0 0, L_0000022dd22ff2d0;  1 drivers
v0000022dd2253a30_0 .net *"_ivl_17", 0 0, L_0000022dd2294ca0;  1 drivers
v0000022dd22530d0_0 .net *"_ivl_171", 0 0, L_0000022dd2308490;  1 drivers
v0000022dd2253030_0 .net *"_ivl_173", 0 0, L_0000022dd2309110;  1 drivers
v0000022dd22535d0_0 .net *"_ivl_174", 0 0, L_0000022dd22ffd50;  1 drivers
v0000022dd2253fd0_0 .net *"_ivl_177", 0 0, L_0000022dd23099d0;  1 drivers
v0000022dd2252770_0 .net *"_ivl_179", 0 0, L_0000022dd2307950;  1 drivers
v0000022dd2251ff0_0 .net *"_ivl_18", 0 0, L_0000022dd22ffce0;  1 drivers
v0000022dd22537b0_0 .net *"_ivl_180", 0 0, L_0000022dd22ffe30;  1 drivers
v0000022dd2253710_0 .net *"_ivl_183", 0 0, L_0000022dd2307b30;  1 drivers
v0000022dd22532b0_0 .net *"_ivl_185", 0 0, L_0000022dd2308530;  1 drivers
v0000022dd22538f0_0 .net *"_ivl_186", 0 0, L_0000022dd22ffea0;  1 drivers
v0000022dd2253350_0 .net *"_ivl_190", 0 0, L_0000022dd23074f0;  1 drivers
v0000022dd2253b70_0 .net *"_ivl_192", 0 0, L_0000022dd2308fd0;  1 drivers
v0000022dd2253850_0 .net *"_ivl_194", 0 0, L_0000022dd23085d0;  1 drivers
v0000022dd22533f0_0 .net *"_ivl_196", 0 0, L_0000022dd2308670;  1 drivers
v0000022dd2254430_0 .net *"_ivl_198", 0 0, L_0000022dd2308710;  1 drivers
v0000022dd2253490_0 .net *"_ivl_200", 0 0, L_0000022dd2309570;  1 drivers
v0000022dd2252bd0_0 .net *"_ivl_202", 0 0, L_0000022dd23088f0;  1 drivers
v0000022dd22542f0_0 .net *"_ivl_204", 0 0, L_0000022dd2308990;  1 drivers
v0000022dd22544d0_0 .net *"_ivl_206", 0 0, L_0000022dd2309070;  1 drivers
v0000022dd2254570_0 .net *"_ivl_208", 0 0, L_0000022dd2309250;  1 drivers
v0000022dd2253ad0_0 .net *"_ivl_21", 0 0, L_0000022dd2295100;  1 drivers
v0000022dd2253530_0 .net *"_ivl_210", 0 0, L_0000022dd23092f0;  1 drivers
v0000022dd2253990_0 .net *"_ivl_212", 0 0, L_0000022dd2309390;  1 drivers
v0000022dd2253c10_0 .net *"_ivl_214", 0 0, L_0000022dd2309430;  1 drivers
v0000022dd22529f0_0 .net *"_ivl_216", 0 0, L_0000022dd230a150;  1 drivers
v0000022dd2253cb0_0 .net *"_ivl_218", 0 0, L_0000022dd2309c50;  1 drivers
v0000022dd2252ef0_0 .net *"_ivl_220", 0 0, L_0000022dd2309f70;  1 drivers
v0000022dd2254610_0 .net *"_ivl_222", 0 0, L_0000022dd230a1f0;  1 drivers
v0000022dd22546b0_0 .net *"_ivl_224", 0 0, L_0000022dd2309ed0;  1 drivers
v0000022dd2253f30_0 .net *"_ivl_226", 0 0, L_0000022dd230a290;  1 drivers
v0000022dd2254070_0 .net *"_ivl_228", 0 0, L_0000022dd230a0b0;  1 drivers
v0000022dd2252c70_0 .net *"_ivl_23", 0 0, L_0000022dd2294de0;  1 drivers
v0000022dd2252a90_0 .net *"_ivl_230", 0 0, L_0000022dd2309cf0;  1 drivers
v0000022dd2252d10_0 .net *"_ivl_232", 0 0, L_0000022dd2309d90;  1 drivers
v0000022dd2252810_0 .net *"_ivl_234", 0 0, L_0000022dd2309bb0;  1 drivers
v0000022dd2252db0_0 .net *"_ivl_236", 0 0, L_0000022dd2309e30;  1 drivers
v0000022dd22541b0_0 .net *"_ivl_238", 0 0, L_0000022dd230a010;  1 drivers
v0000022dd22528b0_0 .net *"_ivl_24", 0 0, L_0000022dd22fe3f0;  1 drivers
v0000022dd2252090_0 .net *"_ivl_240", 0 0, L_0000022dd2304930;  1 drivers
v0000022dd2252130_0 .net *"_ivl_242", 0 0, L_0000022dd2304890;  1 drivers
v0000022dd22521d0_0 .net *"_ivl_244", 0 0, L_0000022dd2304570;  1 drivers
v0000022dd2252270_0 .net *"_ivl_246", 0 0, L_0000022dd23029f0;  1 drivers
v0000022dd22524f0_0 .net *"_ivl_248", 0 0, L_0000022dd2302f90;  1 drivers
v0000022dd2252590_0 .net *"_ivl_250", 0 0, L_0000022dd2302770;  1 drivers
v0000022dd2252630_0 .net *"_ivl_252", 0 0, L_0000022dd2302bd0;  1 drivers
v0000022dd2252950_0 .net *"_ivl_254", 0 0, L_0000022dd2303170;  1 drivers
v0000022dd2175530_0 .net *"_ivl_256", 0 0, L_0000022dd2303490;  1 drivers
v0000022dd2256460_0 .net *"_ivl_27", 0 0, L_0000022dd2294e80;  1 drivers
v0000022dd2257040_0 .net *"_ivl_29", 0 0, L_0000022dd22951a0;  1 drivers
v0000022dd2257860_0 .net *"_ivl_3", 0 0, L_0000022dd22952e0;  1 drivers
v0000022dd22584e0_0 .net *"_ivl_30", 0 0, L_0000022dd22ff880;  1 drivers
v0000022dd2257f40_0 .net *"_ivl_33", 0 0, L_0000022dd2295240;  1 drivers
v0000022dd2257cc0_0 .net *"_ivl_35", 0 0, L_0000022dd2295380;  1 drivers
v0000022dd2256f00_0 .net *"_ivl_36", 0 0, L_0000022dd22ff6c0;  1 drivers
v0000022dd2257b80_0 .net *"_ivl_39", 0 0, L_0000022dd2309a70;  1 drivers
v0000022dd22565a0_0 .net *"_ivl_41", 0 0, L_0000022dd2307590;  1 drivers
v0000022dd2257e00_0 .net *"_ivl_42", 0 0, L_0000022dd22fe8c0;  1 drivers
v0000022dd2257d60_0 .net *"_ivl_45", 0 0, L_0000022dd2307630;  1 drivers
v0000022dd22577c0_0 .net *"_ivl_47", 0 0, L_0000022dd2307bd0;  1 drivers
v0000022dd2256d20_0 .net *"_ivl_48", 0 0, L_0000022dd22ff8f0;  1 drivers
v0000022dd22568c0_0 .net *"_ivl_5", 0 0, L_0000022dd2294f20;  1 drivers
v0000022dd2257c20_0 .net *"_ivl_51", 0 0, L_0000022dd2308170;  1 drivers
v0000022dd2258440_0 .net *"_ivl_53", 0 0, L_0000022dd2307d10;  1 drivers
v0000022dd22563c0_0 .net *"_ivl_54", 0 0, L_0000022dd22ff7a0;  1 drivers
v0000022dd2256dc0_0 .net *"_ivl_57", 0 0, L_0000022dd2307810;  1 drivers
v0000022dd2256500_0 .net *"_ivl_59", 0 0, L_0000022dd2308210;  1 drivers
v0000022dd2256960_0 .net *"_ivl_6", 0 0, L_0000022dd22fea10;  1 drivers
v0000022dd2256be0_0 .net *"_ivl_60", 0 0, L_0000022dd22fe930;  1 drivers
v0000022dd2256fa0_0 .net *"_ivl_63", 0 0, L_0000022dd2308030;  1 drivers
v0000022dd2256b40_0 .net *"_ivl_65", 0 0, L_0000022dd2309930;  1 drivers
v0000022dd22579a0_0 .net *"_ivl_66", 0 0, L_0000022dd22ff570;  1 drivers
v0000022dd22570e0_0 .net *"_ivl_69", 0 0, L_0000022dd23076d0;  1 drivers
v0000022dd2257a40_0 .net *"_ivl_71", 0 0, L_0000022dd2308ad0;  1 drivers
v0000022dd22581c0_0 .net *"_ivl_72", 0 0, L_0000022dd22ff650;  1 drivers
v0000022dd2256640_0 .net *"_ivl_75", 0 0, L_0000022dd23096b0;  1 drivers
v0000022dd2256c80_0 .net *"_ivl_77", 0 0, L_0000022dd23073b0;  1 drivers
v0000022dd22566e0_0 .net *"_ivl_78", 0 0, L_0000022dd22ff730;  1 drivers
v0000022dd22572c0_0 .net *"_ivl_81", 0 0, L_0000022dd2308b70;  1 drivers
v0000022dd2258300_0 .net *"_ivl_83", 0 0, L_0000022dd2308d50;  1 drivers
v0000022dd2257400_0 .net *"_ivl_84", 0 0, L_0000022dd22ffa40;  1 drivers
v0000022dd2256320_0 .net *"_ivl_87", 0 0, L_0000022dd2308f30;  1 drivers
v0000022dd2257180_0 .net *"_ivl_89", 0 0, L_0000022dd2307c70;  1 drivers
v0000022dd2258260_0 .net *"_ivl_9", 0 0, L_0000022dd2294d40;  1 drivers
v0000022dd2257900_0 .net *"_ivl_90", 0 0, L_0000022dd22fec40;  1 drivers
v0000022dd2256780_0 .net *"_ivl_93", 0 0, L_0000022dd23078b0;  1 drivers
v0000022dd2256a00_0 .net *"_ivl_95", 0 0, L_0000022dd23094d0;  1 drivers
v0000022dd2256820_0 .net *"_ivl_96", 0 0, L_0000022dd22ff1f0;  1 drivers
v0000022dd2257220_0 .net *"_ivl_99", 0 0, L_0000022dd2308c10;  1 drivers
v0000022dd2258580_0 .net "a", 31 0, v0000022dd22659d0_0;  alias, 1 drivers
v0000022dd2256280_0 .net "b", 31 0, v0000022dd2264df0_0;  alias, 1 drivers
v0000022dd2257fe0_0 .net "out", 0 0, L_0000022dd22fff10;  alias, 1 drivers
v0000022dd2257360_0 .net "temp", 31 0, L_0000022dd2307450;  1 drivers
L_0000022dd22952e0 .part v0000022dd22659d0_0, 0, 1;
L_0000022dd2294f20 .part v0000022dd2264df0_0, 0, 1;
L_0000022dd2294d40 .part v0000022dd22659d0_0, 1, 1;
L_0000022dd2294fc0 .part v0000022dd2264df0_0, 1, 1;
L_0000022dd2295060 .part v0000022dd22659d0_0, 2, 1;
L_0000022dd2294ca0 .part v0000022dd2264df0_0, 2, 1;
L_0000022dd2295100 .part v0000022dd22659d0_0, 3, 1;
L_0000022dd2294de0 .part v0000022dd2264df0_0, 3, 1;
L_0000022dd2294e80 .part v0000022dd22659d0_0, 4, 1;
L_0000022dd22951a0 .part v0000022dd2264df0_0, 4, 1;
L_0000022dd2295240 .part v0000022dd22659d0_0, 5, 1;
L_0000022dd2295380 .part v0000022dd2264df0_0, 5, 1;
L_0000022dd2309a70 .part v0000022dd22659d0_0, 6, 1;
L_0000022dd2307590 .part v0000022dd2264df0_0, 6, 1;
L_0000022dd2307630 .part v0000022dd22659d0_0, 7, 1;
L_0000022dd2307bd0 .part v0000022dd2264df0_0, 7, 1;
L_0000022dd2308170 .part v0000022dd22659d0_0, 8, 1;
L_0000022dd2307d10 .part v0000022dd2264df0_0, 8, 1;
L_0000022dd2307810 .part v0000022dd22659d0_0, 9, 1;
L_0000022dd2308210 .part v0000022dd2264df0_0, 9, 1;
L_0000022dd2308030 .part v0000022dd22659d0_0, 10, 1;
L_0000022dd2309930 .part v0000022dd2264df0_0, 10, 1;
L_0000022dd23076d0 .part v0000022dd22659d0_0, 11, 1;
L_0000022dd2308ad0 .part v0000022dd2264df0_0, 11, 1;
L_0000022dd23096b0 .part v0000022dd22659d0_0, 12, 1;
L_0000022dd23073b0 .part v0000022dd2264df0_0, 12, 1;
L_0000022dd2308b70 .part v0000022dd22659d0_0, 13, 1;
L_0000022dd2308d50 .part v0000022dd2264df0_0, 13, 1;
L_0000022dd2308f30 .part v0000022dd22659d0_0, 14, 1;
L_0000022dd2307c70 .part v0000022dd2264df0_0, 14, 1;
L_0000022dd23078b0 .part v0000022dd22659d0_0, 15, 1;
L_0000022dd23094d0 .part v0000022dd2264df0_0, 15, 1;
L_0000022dd2308c10 .part v0000022dd22659d0_0, 16, 1;
L_0000022dd2307e50 .part v0000022dd2264df0_0, 16, 1;
L_0000022dd2307db0 .part v0000022dd22659d0_0, 17, 1;
L_0000022dd2308cb0 .part v0000022dd2264df0_0, 17, 1;
L_0000022dd2307a90 .part v0000022dd22659d0_0, 18, 1;
L_0000022dd2307ef0 .part v0000022dd2264df0_0, 18, 1;
L_0000022dd2309610 .part v0000022dd22659d0_0, 19, 1;
L_0000022dd2308850 .part v0000022dd2264df0_0, 19, 1;
L_0000022dd2309750 .part v0000022dd22659d0_0, 20, 1;
L_0000022dd2308df0 .part v0000022dd2264df0_0, 20, 1;
L_0000022dd23080d0 .part v0000022dd22659d0_0, 21, 1;
L_0000022dd2307770 .part v0000022dd2264df0_0, 21, 1;
L_0000022dd23079f0 .part v0000022dd22659d0_0, 22, 1;
L_0000022dd23087b0 .part v0000022dd2264df0_0, 22, 1;
L_0000022dd23097f0 .part v0000022dd22659d0_0, 23, 1;
L_0000022dd2308350 .part v0000022dd2264df0_0, 23, 1;
L_0000022dd2307f90 .part v0000022dd22659d0_0, 24, 1;
L_0000022dd2308a30 .part v0000022dd2264df0_0, 24, 1;
L_0000022dd23082b0 .part v0000022dd22659d0_0, 25, 1;
L_0000022dd2309b10 .part v0000022dd2264df0_0, 25, 1;
L_0000022dd2308e90 .part v0000022dd22659d0_0, 26, 1;
L_0000022dd2309890 .part v0000022dd2264df0_0, 26, 1;
L_0000022dd23091b0 .part v0000022dd22659d0_0, 27, 1;
L_0000022dd23083f0 .part v0000022dd2264df0_0, 27, 1;
L_0000022dd2308490 .part v0000022dd22659d0_0, 28, 1;
L_0000022dd2309110 .part v0000022dd2264df0_0, 28, 1;
L_0000022dd23099d0 .part v0000022dd22659d0_0, 29, 1;
L_0000022dd2307950 .part v0000022dd2264df0_0, 29, 1;
L_0000022dd2307b30 .part v0000022dd22659d0_0, 30, 1;
L_0000022dd2308530 .part v0000022dd2264df0_0, 30, 1;
LS_0000022dd2307450_0_0 .concat8 [ 1 1 1 1], L_0000022dd22ff420, L_0000022dd22fea10, L_0000022dd22fefc0, L_0000022dd22ffce0;
LS_0000022dd2307450_0_4 .concat8 [ 1 1 1 1], L_0000022dd22fe3f0, L_0000022dd22ff880, L_0000022dd22ff6c0, L_0000022dd22fe8c0;
LS_0000022dd2307450_0_8 .concat8 [ 1 1 1 1], L_0000022dd22ff8f0, L_0000022dd22ff7a0, L_0000022dd22fe930, L_0000022dd22ff570;
LS_0000022dd2307450_0_12 .concat8 [ 1 1 1 1], L_0000022dd22ff650, L_0000022dd22ff730, L_0000022dd22ffa40, L_0000022dd22fec40;
LS_0000022dd2307450_0_16 .concat8 [ 1 1 1 1], L_0000022dd22ff1f0, L_0000022dd22fe460, L_0000022dd22ff490, L_0000022dd22ffab0;
LS_0000022dd2307450_0_20 .concat8 [ 1 1 1 1], L_0000022dd22ff260, L_0000022dd22fe4d0, L_0000022dd22ffb20, L_0000022dd22ffb90;
LS_0000022dd2307450_0_24 .concat8 [ 1 1 1 1], L_0000022dd22fee00, L_0000022dd22ffc00, L_0000022dd22ffc70, L_0000022dd22fe540;
LS_0000022dd2307450_0_28 .concat8 [ 1 1 1 1], L_0000022dd22ff2d0, L_0000022dd22ffd50, L_0000022dd22ffe30, L_0000022dd22ffea0;
LS_0000022dd2307450_1_0 .concat8 [ 4 4 4 4], LS_0000022dd2307450_0_0, LS_0000022dd2307450_0_4, LS_0000022dd2307450_0_8, LS_0000022dd2307450_0_12;
LS_0000022dd2307450_1_4 .concat8 [ 4 4 4 4], LS_0000022dd2307450_0_16, LS_0000022dd2307450_0_20, LS_0000022dd2307450_0_24, LS_0000022dd2307450_0_28;
L_0000022dd2307450 .concat8 [ 16 16 0 0], LS_0000022dd2307450_1_0, LS_0000022dd2307450_1_4;
L_0000022dd23074f0 .part v0000022dd22659d0_0, 31, 1;
L_0000022dd2308fd0 .part v0000022dd2264df0_0, 31, 1;
L_0000022dd23085d0 .part L_0000022dd2307450, 0, 1;
L_0000022dd2308670 .part L_0000022dd2307450, 1, 1;
L_0000022dd2308710 .part L_0000022dd2307450, 2, 1;
L_0000022dd2309570 .part L_0000022dd2307450, 3, 1;
L_0000022dd23088f0 .part L_0000022dd2307450, 4, 1;
L_0000022dd2308990 .part L_0000022dd2307450, 5, 1;
L_0000022dd2309070 .part L_0000022dd2307450, 6, 1;
L_0000022dd2309250 .part L_0000022dd2307450, 7, 1;
L_0000022dd23092f0 .part L_0000022dd2307450, 8, 1;
L_0000022dd2309390 .part L_0000022dd2307450, 9, 1;
L_0000022dd2309430 .part L_0000022dd2307450, 10, 1;
L_0000022dd230a150 .part L_0000022dd2307450, 11, 1;
L_0000022dd2309c50 .part L_0000022dd2307450, 12, 1;
L_0000022dd2309f70 .part L_0000022dd2307450, 13, 1;
L_0000022dd230a1f0 .part L_0000022dd2307450, 14, 1;
L_0000022dd2309ed0 .part L_0000022dd2307450, 15, 1;
L_0000022dd230a290 .part L_0000022dd2307450, 16, 1;
L_0000022dd230a0b0 .part L_0000022dd2307450, 17, 1;
L_0000022dd2309cf0 .part L_0000022dd2307450, 18, 1;
L_0000022dd2309d90 .part L_0000022dd2307450, 19, 1;
L_0000022dd2309bb0 .part L_0000022dd2307450, 20, 1;
L_0000022dd2309e30 .part L_0000022dd2307450, 21, 1;
L_0000022dd230a010 .part L_0000022dd2307450, 22, 1;
L_0000022dd2304930 .part L_0000022dd2307450, 23, 1;
L_0000022dd2304890 .part L_0000022dd2307450, 24, 1;
L_0000022dd2304570 .part L_0000022dd2307450, 25, 1;
L_0000022dd23029f0 .part L_0000022dd2307450, 26, 1;
L_0000022dd2302f90 .part L_0000022dd2307450, 27, 1;
L_0000022dd2302770 .part L_0000022dd2307450, 28, 1;
L_0000022dd2302bd0 .part L_0000022dd2307450, 29, 1;
L_0000022dd2303170 .part L_0000022dd2307450, 30, 1;
L_0000022dd2303490 .part L_0000022dd2307450, 31, 1;
S_0000022dd1f89c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000022dd20a69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000022dd21d8be0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000022dd22feb60 .functor NOT 1, L_0000022dd2294160, C4<0>, C4<0>, C4<0>;
v0000022dd2257720_0 .net "A", 31 0, v0000022dd22659d0_0;  alias, 1 drivers
v0000022dd2257680_0 .net "ALUOP", 3 0, v0000022dd22560a0_0;  alias, 1 drivers
v0000022dd2257ae0_0 .net "B", 31 0, v0000022dd2264df0_0;  alias, 1 drivers
v0000022dd2257ea0_0 .var "CF", 0 0;
v0000022dd2258120_0 .net "ZF", 0 0, L_0000022dd22feb60;  alias, 1 drivers
v0000022dd22586c0_0 .net *"_ivl_1", 0 0, L_0000022dd2294160;  1 drivers
v0000022dd2256000_0 .var "res", 31 0;
E_0000022dd21d94a0 .event anyedge, v0000022dd2257680_0, v0000022dd2258580_0, v0000022dd2256280_0, v0000022dd2257ea0_0;
L_0000022dd2294160 .reduce/or v0000022dd2256000_0;
S_0000022dd1fd0140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000022dd20a69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000022dd225a720 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022dd225a758 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022dd225a790 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022dd225a7c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022dd225a800 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022dd225a838 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022dd225a870 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022dd225a8a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022dd225a8e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022dd225a918 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022dd225a950 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022dd225a988 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022dd225a9c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022dd225a9f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022dd225aa30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022dd225aa68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022dd225aaa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022dd225aad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022dd225ab10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022dd225ab48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022dd225ab80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022dd225abb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022dd225abf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022dd225ac28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022dd225ac60 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022dd22560a0_0 .var "ALU_OP", 3 0;
v0000022dd2256140_0 .net "opcode", 11 0, v0000022dd22652f0_0;  alias, 1 drivers
E_0000022dd21d8960 .event anyedge, v0000022dd2160c00_0;
S_0000022dd1fd02d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000022dd2261d30_0 .net "EX1_forward_to_B", 31 0, v0000022dd2264490_0;  alias, 1 drivers
v0000022dd22620f0_0 .net "EX_PFC", 31 0, v0000022dd2262ff0_0;  alias, 1 drivers
v0000022dd22633b0_0 .net "EX_PFC_to_IF", 31 0, L_0000022dd22947a0;  alias, 1 drivers
v0000022dd2263d10_0 .net "alu_selA", 1 0, L_0000022dd228f340;  alias, 1 drivers
v0000022dd2264030_0 .net "alu_selB", 1 0, L_0000022dd2290d80;  alias, 1 drivers
v0000022dd2262730_0 .net "ex_haz", 31 0, v0000022dd2255150_0;  alias, 1 drivers
v0000022dd2262190_0 .net "id_haz", 31 0, L_0000022dd2294660;  alias, 1 drivers
v0000022dd22638b0_0 .net "is_jr", 0 0, v0000022dd2263950_0;  alias, 1 drivers
v0000022dd2261f10_0 .net "mem_haz", 31 0, L_0000022dd231be00;  alias, 1 drivers
v0000022dd2263630_0 .net "oper1", 31 0, L_0000022dd2297340;  alias, 1 drivers
v0000022dd2262230_0 .net "oper2", 31 0, L_0000022dd22fe690;  alias, 1 drivers
v0000022dd2263b30_0 .net "pc", 31 0, v0000022dd2262910_0;  alias, 1 drivers
v0000022dd22636d0_0 .net "rs1", 31 0, v0000022dd22624b0_0;  alias, 1 drivers
v0000022dd2263db0_0 .net "rs2_in", 31 0, v0000022dd2263590_0;  alias, 1 drivers
v0000022dd2262370_0 .net "rs2_out", 31 0, L_0000022dd22ff180;  alias, 1 drivers
v0000022dd22642b0_0 .net "store_rs2_forward", 1 0, L_0000022dd22911e0;  alias, 1 drivers
L_0000022dd22947a0 .functor MUXZ 32, v0000022dd2262ff0_0, L_0000022dd2297340, v0000022dd2263950_0, C4<>;
S_0000022dd1fcd8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000022dd1fd02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000022dd21d9320 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000022dd22954a0 .functor NOT 1, L_0000022dd2292e00, C4<0>, C4<0>, C4<0>;
L_0000022dd22967e0 .functor NOT 1, L_0000022dd2292680, C4<0>, C4<0>, C4<0>;
L_0000022dd2296930 .functor NOT 1, L_0000022dd2293260, C4<0>, C4<0>, C4<0>;
L_0000022dd2296c40 .functor NOT 1, L_0000022dd2292ea0, C4<0>, C4<0>, C4<0>;
L_0000022dd2296e00 .functor AND 32, L_0000022dd2296700, v0000022dd22624b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd2295580 .functor AND 32, L_0000022dd22968c0, L_0000022dd231be00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd22955f0 .functor OR 32, L_0000022dd2296e00, L_0000022dd2295580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022dd2295660 .functor AND 32, L_0000022dd2295510, v0000022dd2255150_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd2297180 .functor OR 32, L_0000022dd22955f0, L_0000022dd2295660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022dd22971f0 .functor AND 32, L_0000022dd2296e70, L_0000022dd2294660, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd2297340 .functor OR 32, L_0000022dd2297180, L_0000022dd22971f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022dd2259ca0_0 .net *"_ivl_1", 0 0, L_0000022dd2292e00;  1 drivers
v0000022dd2259d40_0 .net *"_ivl_13", 0 0, L_0000022dd2293260;  1 drivers
v0000022dd2258800_0 .net *"_ivl_14", 0 0, L_0000022dd2296930;  1 drivers
v0000022dd22588a0_0 .net *"_ivl_19", 0 0, L_0000022dd2292ae0;  1 drivers
v0000022dd2258940_0 .net *"_ivl_2", 0 0, L_0000022dd22954a0;  1 drivers
v0000022dd225c490_0 .net *"_ivl_23", 0 0, L_0000022dd2292fe0;  1 drivers
v0000022dd225c670_0 .net *"_ivl_27", 0 0, L_0000022dd2292ea0;  1 drivers
v0000022dd225d390_0 .net *"_ivl_28", 0 0, L_0000022dd2296c40;  1 drivers
v0000022dd225cf30_0 .net *"_ivl_33", 0 0, L_0000022dd22924a0;  1 drivers
v0000022dd225d6b0_0 .net *"_ivl_37", 0 0, L_0000022dd22948e0;  1 drivers
v0000022dd225d070_0 .net *"_ivl_40", 31 0, L_0000022dd2296e00;  1 drivers
v0000022dd225d930_0 .net *"_ivl_42", 31 0, L_0000022dd2295580;  1 drivers
v0000022dd225d430_0 .net *"_ivl_44", 31 0, L_0000022dd22955f0;  1 drivers
v0000022dd225d1b0_0 .net *"_ivl_46", 31 0, L_0000022dd2295660;  1 drivers
v0000022dd225e1f0_0 .net *"_ivl_48", 31 0, L_0000022dd2297180;  1 drivers
v0000022dd225cd50_0 .net *"_ivl_50", 31 0, L_0000022dd22971f0;  1 drivers
v0000022dd225c8f0_0 .net *"_ivl_7", 0 0, L_0000022dd2292680;  1 drivers
v0000022dd225dcf0_0 .net *"_ivl_8", 0 0, L_0000022dd22967e0;  1 drivers
v0000022dd225e470_0 .net "ina", 31 0, v0000022dd22624b0_0;  alias, 1 drivers
v0000022dd225cc10_0 .net "inb", 31 0, L_0000022dd231be00;  alias, 1 drivers
v0000022dd225bd10_0 .net "inc", 31 0, v0000022dd2255150_0;  alias, 1 drivers
v0000022dd225d7f0_0 .net "ind", 31 0, L_0000022dd2294660;  alias, 1 drivers
v0000022dd225c3f0_0 .net "out", 31 0, L_0000022dd2297340;  alias, 1 drivers
v0000022dd225c850_0 .net "s0", 31 0, L_0000022dd2296700;  1 drivers
v0000022dd225c710_0 .net "s1", 31 0, L_0000022dd22968c0;  1 drivers
v0000022dd225ccb0_0 .net "s2", 31 0, L_0000022dd2295510;  1 drivers
v0000022dd225e150_0 .net "s3", 31 0, L_0000022dd2296e70;  1 drivers
v0000022dd225cad0_0 .net "sel", 1 0, L_0000022dd228f340;  alias, 1 drivers
L_0000022dd2292e00 .part L_0000022dd228f340, 1, 1;
LS_0000022dd2293300_0_0 .concat [ 1 1 1 1], L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0;
LS_0000022dd2293300_0_4 .concat [ 1 1 1 1], L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0;
LS_0000022dd2293300_0_8 .concat [ 1 1 1 1], L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0;
LS_0000022dd2293300_0_12 .concat [ 1 1 1 1], L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0;
LS_0000022dd2293300_0_16 .concat [ 1 1 1 1], L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0;
LS_0000022dd2293300_0_20 .concat [ 1 1 1 1], L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0;
LS_0000022dd2293300_0_24 .concat [ 1 1 1 1], L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0;
LS_0000022dd2293300_0_28 .concat [ 1 1 1 1], L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0, L_0000022dd22954a0;
LS_0000022dd2293300_1_0 .concat [ 4 4 4 4], LS_0000022dd2293300_0_0, LS_0000022dd2293300_0_4, LS_0000022dd2293300_0_8, LS_0000022dd2293300_0_12;
LS_0000022dd2293300_1_4 .concat [ 4 4 4 4], LS_0000022dd2293300_0_16, LS_0000022dd2293300_0_20, LS_0000022dd2293300_0_24, LS_0000022dd2293300_0_28;
L_0000022dd2293300 .concat [ 16 16 0 0], LS_0000022dd2293300_1_0, LS_0000022dd2293300_1_4;
L_0000022dd2292680 .part L_0000022dd228f340, 0, 1;
LS_0000022dd22943e0_0_0 .concat [ 1 1 1 1], L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0;
LS_0000022dd22943e0_0_4 .concat [ 1 1 1 1], L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0;
LS_0000022dd22943e0_0_8 .concat [ 1 1 1 1], L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0;
LS_0000022dd22943e0_0_12 .concat [ 1 1 1 1], L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0;
LS_0000022dd22943e0_0_16 .concat [ 1 1 1 1], L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0;
LS_0000022dd22943e0_0_20 .concat [ 1 1 1 1], L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0;
LS_0000022dd22943e0_0_24 .concat [ 1 1 1 1], L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0;
LS_0000022dd22943e0_0_28 .concat [ 1 1 1 1], L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0, L_0000022dd22967e0;
LS_0000022dd22943e0_1_0 .concat [ 4 4 4 4], LS_0000022dd22943e0_0_0, LS_0000022dd22943e0_0_4, LS_0000022dd22943e0_0_8, LS_0000022dd22943e0_0_12;
LS_0000022dd22943e0_1_4 .concat [ 4 4 4 4], LS_0000022dd22943e0_0_16, LS_0000022dd22943e0_0_20, LS_0000022dd22943e0_0_24, LS_0000022dd22943e0_0_28;
L_0000022dd22943e0 .concat [ 16 16 0 0], LS_0000022dd22943e0_1_0, LS_0000022dd22943e0_1_4;
L_0000022dd2293260 .part L_0000022dd228f340, 1, 1;
LS_0000022dd22934e0_0_0 .concat [ 1 1 1 1], L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930;
LS_0000022dd22934e0_0_4 .concat [ 1 1 1 1], L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930;
LS_0000022dd22934e0_0_8 .concat [ 1 1 1 1], L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930;
LS_0000022dd22934e0_0_12 .concat [ 1 1 1 1], L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930;
LS_0000022dd22934e0_0_16 .concat [ 1 1 1 1], L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930;
LS_0000022dd22934e0_0_20 .concat [ 1 1 1 1], L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930;
LS_0000022dd22934e0_0_24 .concat [ 1 1 1 1], L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930;
LS_0000022dd22934e0_0_28 .concat [ 1 1 1 1], L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930, L_0000022dd2296930;
LS_0000022dd22934e0_1_0 .concat [ 4 4 4 4], LS_0000022dd22934e0_0_0, LS_0000022dd22934e0_0_4, LS_0000022dd22934e0_0_8, LS_0000022dd22934e0_0_12;
LS_0000022dd22934e0_1_4 .concat [ 4 4 4 4], LS_0000022dd22934e0_0_16, LS_0000022dd22934e0_0_20, LS_0000022dd22934e0_0_24, LS_0000022dd22934e0_0_28;
L_0000022dd22934e0 .concat [ 16 16 0 0], LS_0000022dd22934e0_1_0, LS_0000022dd22934e0_1_4;
L_0000022dd2292ae0 .part L_0000022dd228f340, 0, 1;
LS_0000022dd2292860_0_0 .concat [ 1 1 1 1], L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0;
LS_0000022dd2292860_0_4 .concat [ 1 1 1 1], L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0;
LS_0000022dd2292860_0_8 .concat [ 1 1 1 1], L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0;
LS_0000022dd2292860_0_12 .concat [ 1 1 1 1], L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0;
LS_0000022dd2292860_0_16 .concat [ 1 1 1 1], L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0;
LS_0000022dd2292860_0_20 .concat [ 1 1 1 1], L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0;
LS_0000022dd2292860_0_24 .concat [ 1 1 1 1], L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0;
LS_0000022dd2292860_0_28 .concat [ 1 1 1 1], L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0, L_0000022dd2292ae0;
LS_0000022dd2292860_1_0 .concat [ 4 4 4 4], LS_0000022dd2292860_0_0, LS_0000022dd2292860_0_4, LS_0000022dd2292860_0_8, LS_0000022dd2292860_0_12;
LS_0000022dd2292860_1_4 .concat [ 4 4 4 4], LS_0000022dd2292860_0_16, LS_0000022dd2292860_0_20, LS_0000022dd2292860_0_24, LS_0000022dd2292860_0_28;
L_0000022dd2292860 .concat [ 16 16 0 0], LS_0000022dd2292860_1_0, LS_0000022dd2292860_1_4;
L_0000022dd2292fe0 .part L_0000022dd228f340, 1, 1;
LS_0000022dd22929a0_0_0 .concat [ 1 1 1 1], L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0;
LS_0000022dd22929a0_0_4 .concat [ 1 1 1 1], L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0;
LS_0000022dd22929a0_0_8 .concat [ 1 1 1 1], L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0;
LS_0000022dd22929a0_0_12 .concat [ 1 1 1 1], L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0;
LS_0000022dd22929a0_0_16 .concat [ 1 1 1 1], L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0;
LS_0000022dd22929a0_0_20 .concat [ 1 1 1 1], L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0;
LS_0000022dd22929a0_0_24 .concat [ 1 1 1 1], L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0;
LS_0000022dd22929a0_0_28 .concat [ 1 1 1 1], L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0, L_0000022dd2292fe0;
LS_0000022dd22929a0_1_0 .concat [ 4 4 4 4], LS_0000022dd22929a0_0_0, LS_0000022dd22929a0_0_4, LS_0000022dd22929a0_0_8, LS_0000022dd22929a0_0_12;
LS_0000022dd22929a0_1_4 .concat [ 4 4 4 4], LS_0000022dd22929a0_0_16, LS_0000022dd22929a0_0_20, LS_0000022dd22929a0_0_24, LS_0000022dd22929a0_0_28;
L_0000022dd22929a0 .concat [ 16 16 0 0], LS_0000022dd22929a0_1_0, LS_0000022dd22929a0_1_4;
L_0000022dd2292ea0 .part L_0000022dd228f340, 0, 1;
LS_0000022dd2294b60_0_0 .concat [ 1 1 1 1], L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40;
LS_0000022dd2294b60_0_4 .concat [ 1 1 1 1], L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40;
LS_0000022dd2294b60_0_8 .concat [ 1 1 1 1], L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40;
LS_0000022dd2294b60_0_12 .concat [ 1 1 1 1], L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40;
LS_0000022dd2294b60_0_16 .concat [ 1 1 1 1], L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40;
LS_0000022dd2294b60_0_20 .concat [ 1 1 1 1], L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40;
LS_0000022dd2294b60_0_24 .concat [ 1 1 1 1], L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40;
LS_0000022dd2294b60_0_28 .concat [ 1 1 1 1], L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40, L_0000022dd2296c40;
LS_0000022dd2294b60_1_0 .concat [ 4 4 4 4], LS_0000022dd2294b60_0_0, LS_0000022dd2294b60_0_4, LS_0000022dd2294b60_0_8, LS_0000022dd2294b60_0_12;
LS_0000022dd2294b60_1_4 .concat [ 4 4 4 4], LS_0000022dd2294b60_0_16, LS_0000022dd2294b60_0_20, LS_0000022dd2294b60_0_24, LS_0000022dd2294b60_0_28;
L_0000022dd2294b60 .concat [ 16 16 0 0], LS_0000022dd2294b60_1_0, LS_0000022dd2294b60_1_4;
L_0000022dd22924a0 .part L_0000022dd228f340, 1, 1;
LS_0000022dd22939e0_0_0 .concat [ 1 1 1 1], L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0;
LS_0000022dd22939e0_0_4 .concat [ 1 1 1 1], L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0;
LS_0000022dd22939e0_0_8 .concat [ 1 1 1 1], L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0;
LS_0000022dd22939e0_0_12 .concat [ 1 1 1 1], L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0;
LS_0000022dd22939e0_0_16 .concat [ 1 1 1 1], L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0;
LS_0000022dd22939e0_0_20 .concat [ 1 1 1 1], L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0;
LS_0000022dd22939e0_0_24 .concat [ 1 1 1 1], L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0;
LS_0000022dd22939e0_0_28 .concat [ 1 1 1 1], L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0, L_0000022dd22924a0;
LS_0000022dd22939e0_1_0 .concat [ 4 4 4 4], LS_0000022dd22939e0_0_0, LS_0000022dd22939e0_0_4, LS_0000022dd22939e0_0_8, LS_0000022dd22939e0_0_12;
LS_0000022dd22939e0_1_4 .concat [ 4 4 4 4], LS_0000022dd22939e0_0_16, LS_0000022dd22939e0_0_20, LS_0000022dd22939e0_0_24, LS_0000022dd22939e0_0_28;
L_0000022dd22939e0 .concat [ 16 16 0 0], LS_0000022dd22939e0_1_0, LS_0000022dd22939e0_1_4;
L_0000022dd22948e0 .part L_0000022dd228f340, 0, 1;
LS_0000022dd22933a0_0_0 .concat [ 1 1 1 1], L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0;
LS_0000022dd22933a0_0_4 .concat [ 1 1 1 1], L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0;
LS_0000022dd22933a0_0_8 .concat [ 1 1 1 1], L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0;
LS_0000022dd22933a0_0_12 .concat [ 1 1 1 1], L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0;
LS_0000022dd22933a0_0_16 .concat [ 1 1 1 1], L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0;
LS_0000022dd22933a0_0_20 .concat [ 1 1 1 1], L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0;
LS_0000022dd22933a0_0_24 .concat [ 1 1 1 1], L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0;
LS_0000022dd22933a0_0_28 .concat [ 1 1 1 1], L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0, L_0000022dd22948e0;
LS_0000022dd22933a0_1_0 .concat [ 4 4 4 4], LS_0000022dd22933a0_0_0, LS_0000022dd22933a0_0_4, LS_0000022dd22933a0_0_8, LS_0000022dd22933a0_0_12;
LS_0000022dd22933a0_1_4 .concat [ 4 4 4 4], LS_0000022dd22933a0_0_16, LS_0000022dd22933a0_0_20, LS_0000022dd22933a0_0_24, LS_0000022dd22933a0_0_28;
L_0000022dd22933a0 .concat [ 16 16 0 0], LS_0000022dd22933a0_1_0, LS_0000022dd22933a0_1_4;
S_0000022dd1fcda30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000022dd1fcd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022dd2296700 .functor AND 32, L_0000022dd2293300, L_0000022dd22943e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022dd2258c60_0 .net "in1", 31 0, L_0000022dd2293300;  1 drivers
v0000022dd2259340_0 .net "in2", 31 0, L_0000022dd22943e0;  1 drivers
v0000022dd2258e40_0 .net "out", 31 0, L_0000022dd2296700;  alias, 1 drivers
S_0000022dd1f88200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000022dd1fcd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022dd22968c0 .functor AND 32, L_0000022dd22934e0, L_0000022dd2292860, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022dd22593e0_0 .net "in1", 31 0, L_0000022dd22934e0;  1 drivers
v0000022dd2259520_0 .net "in2", 31 0, L_0000022dd2292860;  1 drivers
v0000022dd2259480_0 .net "out", 31 0, L_0000022dd22968c0;  alias, 1 drivers
S_0000022dd1f88390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000022dd1fcd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022dd2295510 .functor AND 32, L_0000022dd22929a0, L_0000022dd2294b60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022dd2258d00_0 .net "in1", 31 0, L_0000022dd22929a0;  1 drivers
v0000022dd2259840_0 .net "in2", 31 0, L_0000022dd2294b60;  1 drivers
v0000022dd2259660_0 .net "out", 31 0, L_0000022dd2295510;  alias, 1 drivers
S_0000022dd225b1a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000022dd1fcd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022dd2296e70 .functor AND 32, L_0000022dd22939e0, L_0000022dd22933a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022dd2259980_0 .net "in1", 31 0, L_0000022dd22939e0;  1 drivers
v0000022dd2259a20_0 .net "in2", 31 0, L_0000022dd22933a0;  1 drivers
v0000022dd2259b60_0 .net "out", 31 0, L_0000022dd2296e70;  alias, 1 drivers
S_0000022dd225b4c0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000022dd1fd02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000022dd21d89a0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000022dd22973b0 .functor NOT 1, L_0000022dd2294980, C4<0>, C4<0>, C4<0>;
L_0000022dd22970a0 .functor NOT 1, L_0000022dd2293da0, C4<0>, C4<0>, C4<0>;
L_0000022dd2297110 .functor NOT 1, L_0000022dd2293620, C4<0>, C4<0>, C4<0>;
L_0000022dd22ff030 .functor NOT 1, L_0000022dd22927c0, C4<0>, C4<0>, C4<0>;
L_0000022dd22ff960 .functor AND 32, L_0000022dd2297260, v0000022dd2264490_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd22fe620 .functor AND 32, L_0000022dd22972d0, L_0000022dd231be00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd22ff810 .functor OR 32, L_0000022dd22ff960, L_0000022dd22fe620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022dd22ffdc0 .functor AND 32, L_0000022dd21d1fc0, v0000022dd2255150_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd22ff500 .functor OR 32, L_0000022dd22ff810, L_0000022dd22ffdc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022dd22fe7e0 .functor AND 32, L_0000022dd22fed20, L_0000022dd2294660, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd22fe690 .functor OR 32, L_0000022dd22ff500, L_0000022dd22fe7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022dd225d9d0_0 .net *"_ivl_1", 0 0, L_0000022dd2294980;  1 drivers
v0000022dd225cb70_0 .net *"_ivl_13", 0 0, L_0000022dd2293620;  1 drivers
v0000022dd225d110_0 .net *"_ivl_14", 0 0, L_0000022dd2297110;  1 drivers
v0000022dd225c2b0_0 .net *"_ivl_19", 0 0, L_0000022dd2292540;  1 drivers
v0000022dd225c7b0_0 .net *"_ivl_2", 0 0, L_0000022dd22973b0;  1 drivers
v0000022dd225c990_0 .net *"_ivl_23", 0 0, L_0000022dd2292720;  1 drivers
v0000022dd225dbb0_0 .net *"_ivl_27", 0 0, L_0000022dd22927c0;  1 drivers
v0000022dd225bef0_0 .net *"_ivl_28", 0 0, L_0000022dd22ff030;  1 drivers
v0000022dd225e3d0_0 .net *"_ivl_33", 0 0, L_0000022dd2293800;  1 drivers
v0000022dd225ca30_0 .net *"_ivl_37", 0 0, L_0000022dd2292900;  1 drivers
v0000022dd225e290_0 .net *"_ivl_40", 31 0, L_0000022dd22ff960;  1 drivers
v0000022dd225c030_0 .net *"_ivl_42", 31 0, L_0000022dd22fe620;  1 drivers
v0000022dd225dd90_0 .net *"_ivl_44", 31 0, L_0000022dd22ff810;  1 drivers
v0000022dd225cdf0_0 .net *"_ivl_46", 31 0, L_0000022dd22ffdc0;  1 drivers
v0000022dd225ce90_0 .net *"_ivl_48", 31 0, L_0000022dd22ff500;  1 drivers
v0000022dd225d890_0 .net *"_ivl_50", 31 0, L_0000022dd22fe7e0;  1 drivers
v0000022dd225be50_0 .net *"_ivl_7", 0 0, L_0000022dd2293da0;  1 drivers
v0000022dd225c0d0_0 .net *"_ivl_8", 0 0, L_0000022dd22970a0;  1 drivers
v0000022dd225cfd0_0 .net "ina", 31 0, v0000022dd2264490_0;  alias, 1 drivers
v0000022dd225df70_0 .net "inb", 31 0, L_0000022dd231be00;  alias, 1 drivers
v0000022dd225d570_0 .net "inc", 31 0, v0000022dd2255150_0;  alias, 1 drivers
v0000022dd225c350_0 .net "ind", 31 0, L_0000022dd2294660;  alias, 1 drivers
v0000022dd225de30_0 .net "out", 31 0, L_0000022dd22fe690;  alias, 1 drivers
v0000022dd225d2f0_0 .net "s0", 31 0, L_0000022dd2297260;  1 drivers
v0000022dd225dc50_0 .net "s1", 31 0, L_0000022dd22972d0;  1 drivers
v0000022dd225e330_0 .net "s2", 31 0, L_0000022dd21d1fc0;  1 drivers
v0000022dd225d4d0_0 .net "s3", 31 0, L_0000022dd22fed20;  1 drivers
v0000022dd225e010_0 .net "sel", 1 0, L_0000022dd2290d80;  alias, 1 drivers
L_0000022dd2294980 .part L_0000022dd2290d80, 1, 1;
LS_0000022dd2294480_0_0 .concat [ 1 1 1 1], L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0;
LS_0000022dd2294480_0_4 .concat [ 1 1 1 1], L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0;
LS_0000022dd2294480_0_8 .concat [ 1 1 1 1], L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0;
LS_0000022dd2294480_0_12 .concat [ 1 1 1 1], L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0;
LS_0000022dd2294480_0_16 .concat [ 1 1 1 1], L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0;
LS_0000022dd2294480_0_20 .concat [ 1 1 1 1], L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0;
LS_0000022dd2294480_0_24 .concat [ 1 1 1 1], L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0;
LS_0000022dd2294480_0_28 .concat [ 1 1 1 1], L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0, L_0000022dd22973b0;
LS_0000022dd2294480_1_0 .concat [ 4 4 4 4], LS_0000022dd2294480_0_0, LS_0000022dd2294480_0_4, LS_0000022dd2294480_0_8, LS_0000022dd2294480_0_12;
LS_0000022dd2294480_1_4 .concat [ 4 4 4 4], LS_0000022dd2294480_0_16, LS_0000022dd2294480_0_20, LS_0000022dd2294480_0_24, LS_0000022dd2294480_0_28;
L_0000022dd2294480 .concat [ 16 16 0 0], LS_0000022dd2294480_1_0, LS_0000022dd2294480_1_4;
L_0000022dd2293da0 .part L_0000022dd2290d80, 0, 1;
LS_0000022dd2293440_0_0 .concat [ 1 1 1 1], L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0;
LS_0000022dd2293440_0_4 .concat [ 1 1 1 1], L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0;
LS_0000022dd2293440_0_8 .concat [ 1 1 1 1], L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0;
LS_0000022dd2293440_0_12 .concat [ 1 1 1 1], L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0;
LS_0000022dd2293440_0_16 .concat [ 1 1 1 1], L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0;
LS_0000022dd2293440_0_20 .concat [ 1 1 1 1], L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0;
LS_0000022dd2293440_0_24 .concat [ 1 1 1 1], L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0;
LS_0000022dd2293440_0_28 .concat [ 1 1 1 1], L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0, L_0000022dd22970a0;
LS_0000022dd2293440_1_0 .concat [ 4 4 4 4], LS_0000022dd2293440_0_0, LS_0000022dd2293440_0_4, LS_0000022dd2293440_0_8, LS_0000022dd2293440_0_12;
LS_0000022dd2293440_1_4 .concat [ 4 4 4 4], LS_0000022dd2293440_0_16, LS_0000022dd2293440_0_20, LS_0000022dd2293440_0_24, LS_0000022dd2293440_0_28;
L_0000022dd2293440 .concat [ 16 16 0 0], LS_0000022dd2293440_1_0, LS_0000022dd2293440_1_4;
L_0000022dd2293620 .part L_0000022dd2290d80, 1, 1;
LS_0000022dd2292f40_0_0 .concat [ 1 1 1 1], L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110;
LS_0000022dd2292f40_0_4 .concat [ 1 1 1 1], L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110;
LS_0000022dd2292f40_0_8 .concat [ 1 1 1 1], L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110;
LS_0000022dd2292f40_0_12 .concat [ 1 1 1 1], L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110;
LS_0000022dd2292f40_0_16 .concat [ 1 1 1 1], L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110;
LS_0000022dd2292f40_0_20 .concat [ 1 1 1 1], L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110;
LS_0000022dd2292f40_0_24 .concat [ 1 1 1 1], L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110;
LS_0000022dd2292f40_0_28 .concat [ 1 1 1 1], L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110, L_0000022dd2297110;
LS_0000022dd2292f40_1_0 .concat [ 4 4 4 4], LS_0000022dd2292f40_0_0, LS_0000022dd2292f40_0_4, LS_0000022dd2292f40_0_8, LS_0000022dd2292f40_0_12;
LS_0000022dd2292f40_1_4 .concat [ 4 4 4 4], LS_0000022dd2292f40_0_16, LS_0000022dd2292f40_0_20, LS_0000022dd2292f40_0_24, LS_0000022dd2292f40_0_28;
L_0000022dd2292f40 .concat [ 16 16 0 0], LS_0000022dd2292f40_1_0, LS_0000022dd2292f40_1_4;
L_0000022dd2292540 .part L_0000022dd2290d80, 0, 1;
LS_0000022dd22925e0_0_0 .concat [ 1 1 1 1], L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540;
LS_0000022dd22925e0_0_4 .concat [ 1 1 1 1], L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540;
LS_0000022dd22925e0_0_8 .concat [ 1 1 1 1], L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540;
LS_0000022dd22925e0_0_12 .concat [ 1 1 1 1], L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540;
LS_0000022dd22925e0_0_16 .concat [ 1 1 1 1], L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540;
LS_0000022dd22925e0_0_20 .concat [ 1 1 1 1], L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540;
LS_0000022dd22925e0_0_24 .concat [ 1 1 1 1], L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540;
LS_0000022dd22925e0_0_28 .concat [ 1 1 1 1], L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540, L_0000022dd2292540;
LS_0000022dd22925e0_1_0 .concat [ 4 4 4 4], LS_0000022dd22925e0_0_0, LS_0000022dd22925e0_0_4, LS_0000022dd22925e0_0_8, LS_0000022dd22925e0_0_12;
LS_0000022dd22925e0_1_4 .concat [ 4 4 4 4], LS_0000022dd22925e0_0_16, LS_0000022dd22925e0_0_20, LS_0000022dd22925e0_0_24, LS_0000022dd22925e0_0_28;
L_0000022dd22925e0 .concat [ 16 16 0 0], LS_0000022dd22925e0_1_0, LS_0000022dd22925e0_1_4;
L_0000022dd2292720 .part L_0000022dd2290d80, 1, 1;
LS_0000022dd22936c0_0_0 .concat [ 1 1 1 1], L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720;
LS_0000022dd22936c0_0_4 .concat [ 1 1 1 1], L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720;
LS_0000022dd22936c0_0_8 .concat [ 1 1 1 1], L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720;
LS_0000022dd22936c0_0_12 .concat [ 1 1 1 1], L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720;
LS_0000022dd22936c0_0_16 .concat [ 1 1 1 1], L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720;
LS_0000022dd22936c0_0_20 .concat [ 1 1 1 1], L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720;
LS_0000022dd22936c0_0_24 .concat [ 1 1 1 1], L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720;
LS_0000022dd22936c0_0_28 .concat [ 1 1 1 1], L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720, L_0000022dd2292720;
LS_0000022dd22936c0_1_0 .concat [ 4 4 4 4], LS_0000022dd22936c0_0_0, LS_0000022dd22936c0_0_4, LS_0000022dd22936c0_0_8, LS_0000022dd22936c0_0_12;
LS_0000022dd22936c0_1_4 .concat [ 4 4 4 4], LS_0000022dd22936c0_0_16, LS_0000022dd22936c0_0_20, LS_0000022dd22936c0_0_24, LS_0000022dd22936c0_0_28;
L_0000022dd22936c0 .concat [ 16 16 0 0], LS_0000022dd22936c0_1_0, LS_0000022dd22936c0_1_4;
L_0000022dd22927c0 .part L_0000022dd2290d80, 0, 1;
LS_0000022dd2293760_0_0 .concat [ 1 1 1 1], L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030;
LS_0000022dd2293760_0_4 .concat [ 1 1 1 1], L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030;
LS_0000022dd2293760_0_8 .concat [ 1 1 1 1], L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030;
LS_0000022dd2293760_0_12 .concat [ 1 1 1 1], L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030;
LS_0000022dd2293760_0_16 .concat [ 1 1 1 1], L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030;
LS_0000022dd2293760_0_20 .concat [ 1 1 1 1], L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030;
LS_0000022dd2293760_0_24 .concat [ 1 1 1 1], L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030;
LS_0000022dd2293760_0_28 .concat [ 1 1 1 1], L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030, L_0000022dd22ff030;
LS_0000022dd2293760_1_0 .concat [ 4 4 4 4], LS_0000022dd2293760_0_0, LS_0000022dd2293760_0_4, LS_0000022dd2293760_0_8, LS_0000022dd2293760_0_12;
LS_0000022dd2293760_1_4 .concat [ 4 4 4 4], LS_0000022dd2293760_0_16, LS_0000022dd2293760_0_20, LS_0000022dd2293760_0_24, LS_0000022dd2293760_0_28;
L_0000022dd2293760 .concat [ 16 16 0 0], LS_0000022dd2293760_1_0, LS_0000022dd2293760_1_4;
L_0000022dd2293800 .part L_0000022dd2290d80, 1, 1;
LS_0000022dd2293bc0_0_0 .concat [ 1 1 1 1], L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800;
LS_0000022dd2293bc0_0_4 .concat [ 1 1 1 1], L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800;
LS_0000022dd2293bc0_0_8 .concat [ 1 1 1 1], L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800;
LS_0000022dd2293bc0_0_12 .concat [ 1 1 1 1], L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800;
LS_0000022dd2293bc0_0_16 .concat [ 1 1 1 1], L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800;
LS_0000022dd2293bc0_0_20 .concat [ 1 1 1 1], L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800;
LS_0000022dd2293bc0_0_24 .concat [ 1 1 1 1], L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800;
LS_0000022dd2293bc0_0_28 .concat [ 1 1 1 1], L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800, L_0000022dd2293800;
LS_0000022dd2293bc0_1_0 .concat [ 4 4 4 4], LS_0000022dd2293bc0_0_0, LS_0000022dd2293bc0_0_4, LS_0000022dd2293bc0_0_8, LS_0000022dd2293bc0_0_12;
LS_0000022dd2293bc0_1_4 .concat [ 4 4 4 4], LS_0000022dd2293bc0_0_16, LS_0000022dd2293bc0_0_20, LS_0000022dd2293bc0_0_24, LS_0000022dd2293bc0_0_28;
L_0000022dd2293bc0 .concat [ 16 16 0 0], LS_0000022dd2293bc0_1_0, LS_0000022dd2293bc0_1_4;
L_0000022dd2292900 .part L_0000022dd2290d80, 0, 1;
LS_0000022dd2292a40_0_0 .concat [ 1 1 1 1], L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900;
LS_0000022dd2292a40_0_4 .concat [ 1 1 1 1], L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900;
LS_0000022dd2292a40_0_8 .concat [ 1 1 1 1], L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900;
LS_0000022dd2292a40_0_12 .concat [ 1 1 1 1], L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900;
LS_0000022dd2292a40_0_16 .concat [ 1 1 1 1], L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900;
LS_0000022dd2292a40_0_20 .concat [ 1 1 1 1], L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900;
LS_0000022dd2292a40_0_24 .concat [ 1 1 1 1], L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900;
LS_0000022dd2292a40_0_28 .concat [ 1 1 1 1], L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900, L_0000022dd2292900;
LS_0000022dd2292a40_1_0 .concat [ 4 4 4 4], LS_0000022dd2292a40_0_0, LS_0000022dd2292a40_0_4, LS_0000022dd2292a40_0_8, LS_0000022dd2292a40_0_12;
LS_0000022dd2292a40_1_4 .concat [ 4 4 4 4], LS_0000022dd2292a40_0_16, LS_0000022dd2292a40_0_20, LS_0000022dd2292a40_0_24, LS_0000022dd2292a40_0_28;
L_0000022dd2292a40 .concat [ 16 16 0 0], LS_0000022dd2292a40_1_0, LS_0000022dd2292a40_1_4;
S_0000022dd225b650 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000022dd225b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022dd2297260 .functor AND 32, L_0000022dd2294480, L_0000022dd2293440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022dd225c530_0 .net "in1", 31 0, L_0000022dd2294480;  1 drivers
v0000022dd225bf90_0 .net "in2", 31 0, L_0000022dd2293440;  1 drivers
v0000022dd225d250_0 .net "out", 31 0, L_0000022dd2297260;  alias, 1 drivers
S_0000022dd225b010 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000022dd225b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022dd22972d0 .functor AND 32, L_0000022dd2292f40, L_0000022dd22925e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022dd225c5d0_0 .net "in1", 31 0, L_0000022dd2292f40;  1 drivers
v0000022dd225d610_0 .net "in2", 31 0, L_0000022dd22925e0;  1 drivers
v0000022dd225da70_0 .net "out", 31 0, L_0000022dd22972d0;  alias, 1 drivers
S_0000022dd225b7e0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000022dd225b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022dd21d1fc0 .functor AND 32, L_0000022dd22936c0, L_0000022dd2293760, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022dd225d750_0 .net "in1", 31 0, L_0000022dd22936c0;  1 drivers
v0000022dd225bdb0_0 .net "in2", 31 0, L_0000022dd2293760;  1 drivers
v0000022dd225ded0_0 .net "out", 31 0, L_0000022dd21d1fc0;  alias, 1 drivers
S_0000022dd225b330 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000022dd225b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022dd22fed20 .functor AND 32, L_0000022dd2293bc0, L_0000022dd2292a40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022dd225c170_0 .net "in1", 31 0, L_0000022dd2293bc0;  1 drivers
v0000022dd225db10_0 .net "in2", 31 0, L_0000022dd2292a40;  1 drivers
v0000022dd225c210_0 .net "out", 31 0, L_0000022dd22fed20;  alias, 1 drivers
S_0000022dd225b970 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000022dd1fd02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000022dd21da2a0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000022dd22feee0 .functor NOT 1, L_0000022dd2292b80, C4<0>, C4<0>, C4<0>;
L_0000022dd22feaf0 .functor NOT 1, L_0000022dd2293c60, C4<0>, C4<0>, C4<0>;
L_0000022dd22ff3b0 .functor NOT 1, L_0000022dd22938a0, C4<0>, C4<0>, C4<0>;
L_0000022dd22ff0a0 .functor NOT 1, L_0000022dd2293ee0, C4<0>, C4<0>, C4<0>;
L_0000022dd22fef50 .functor AND 32, L_0000022dd22ff340, v0000022dd2263590_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd22fe700 .functor AND 32, L_0000022dd22fee70, L_0000022dd231be00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd22fe9a0 .functor OR 32, L_0000022dd22fef50, L_0000022dd22fe700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022dd22ff110 .functor AND 32, L_0000022dd22fecb0, v0000022dd2255150_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd22fe770 .functor OR 32, L_0000022dd22fe9a0, L_0000022dd22ff110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022dd22fe850 .functor AND 32, L_0000022dd22ff9d0, L_0000022dd2294660, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd22ff180 .functor OR 32, L_0000022dd22fe770, L_0000022dd22fe850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022dd225ebf0_0 .net *"_ivl_1", 0 0, L_0000022dd2292b80;  1 drivers
v0000022dd225f7d0_0 .net *"_ivl_13", 0 0, L_0000022dd22938a0;  1 drivers
v0000022dd225ec90_0 .net *"_ivl_14", 0 0, L_0000022dd22ff3b0;  1 drivers
v0000022dd225faf0_0 .net *"_ivl_19", 0 0, L_0000022dd2293a80;  1 drivers
v0000022dd225efb0_0 .net *"_ivl_2", 0 0, L_0000022dd22feee0;  1 drivers
v0000022dd225fb90_0 .net *"_ivl_23", 0 0, L_0000022dd2293d00;  1 drivers
v0000022dd225ed30_0 .net *"_ivl_27", 0 0, L_0000022dd2293ee0;  1 drivers
v0000022dd225e790_0 .net *"_ivl_28", 0 0, L_0000022dd22ff0a0;  1 drivers
v0000022dd225ee70_0 .net *"_ivl_33", 0 0, L_0000022dd2293f80;  1 drivers
v0000022dd225ef10_0 .net *"_ivl_37", 0 0, L_0000022dd22940c0;  1 drivers
v0000022dd225e510_0 .net *"_ivl_40", 31 0, L_0000022dd22fef50;  1 drivers
v0000022dd225f2d0_0 .net *"_ivl_42", 31 0, L_0000022dd22fe700;  1 drivers
v0000022dd225eab0_0 .net *"_ivl_44", 31 0, L_0000022dd22fe9a0;  1 drivers
v0000022dd225e650_0 .net *"_ivl_46", 31 0, L_0000022dd22ff110;  1 drivers
v0000022dd225edd0_0 .net *"_ivl_48", 31 0, L_0000022dd22fe770;  1 drivers
v0000022dd225ea10_0 .net *"_ivl_50", 31 0, L_0000022dd22fe850;  1 drivers
v0000022dd225f050_0 .net *"_ivl_7", 0 0, L_0000022dd2293c60;  1 drivers
v0000022dd225f4b0_0 .net *"_ivl_8", 0 0, L_0000022dd22feaf0;  1 drivers
v0000022dd225f190_0 .net "ina", 31 0, v0000022dd2263590_0;  alias, 1 drivers
v0000022dd225f230_0 .net "inb", 31 0, L_0000022dd231be00;  alias, 1 drivers
v0000022dd225f870_0 .net "inc", 31 0, v0000022dd2255150_0;  alias, 1 drivers
v0000022dd225f550_0 .net "ind", 31 0, L_0000022dd2294660;  alias, 1 drivers
v0000022dd225f5f0_0 .net "out", 31 0, L_0000022dd22ff180;  alias, 1 drivers
v0000022dd225f690_0 .net "s0", 31 0, L_0000022dd22ff340;  1 drivers
v0000022dd225f910_0 .net "s1", 31 0, L_0000022dd22fee70;  1 drivers
v0000022dd225e6f0_0 .net "s2", 31 0, L_0000022dd22fecb0;  1 drivers
v0000022dd2262d70_0 .net "s3", 31 0, L_0000022dd22ff9d0;  1 drivers
v0000022dd22629b0_0 .net "sel", 1 0, L_0000022dd22911e0;  alias, 1 drivers
L_0000022dd2292b80 .part L_0000022dd22911e0, 1, 1;
LS_0000022dd2292c20_0_0 .concat [ 1 1 1 1], L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0;
LS_0000022dd2292c20_0_4 .concat [ 1 1 1 1], L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0;
LS_0000022dd2292c20_0_8 .concat [ 1 1 1 1], L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0;
LS_0000022dd2292c20_0_12 .concat [ 1 1 1 1], L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0;
LS_0000022dd2292c20_0_16 .concat [ 1 1 1 1], L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0;
LS_0000022dd2292c20_0_20 .concat [ 1 1 1 1], L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0;
LS_0000022dd2292c20_0_24 .concat [ 1 1 1 1], L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0;
LS_0000022dd2292c20_0_28 .concat [ 1 1 1 1], L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0, L_0000022dd22feee0;
LS_0000022dd2292c20_1_0 .concat [ 4 4 4 4], LS_0000022dd2292c20_0_0, LS_0000022dd2292c20_0_4, LS_0000022dd2292c20_0_8, LS_0000022dd2292c20_0_12;
LS_0000022dd2292c20_1_4 .concat [ 4 4 4 4], LS_0000022dd2292c20_0_16, LS_0000022dd2292c20_0_20, LS_0000022dd2292c20_0_24, LS_0000022dd2292c20_0_28;
L_0000022dd2292c20 .concat [ 16 16 0 0], LS_0000022dd2292c20_1_0, LS_0000022dd2292c20_1_4;
L_0000022dd2293c60 .part L_0000022dd22911e0, 0, 1;
LS_0000022dd2293080_0_0 .concat [ 1 1 1 1], L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0;
LS_0000022dd2293080_0_4 .concat [ 1 1 1 1], L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0;
LS_0000022dd2293080_0_8 .concat [ 1 1 1 1], L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0;
LS_0000022dd2293080_0_12 .concat [ 1 1 1 1], L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0;
LS_0000022dd2293080_0_16 .concat [ 1 1 1 1], L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0;
LS_0000022dd2293080_0_20 .concat [ 1 1 1 1], L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0;
LS_0000022dd2293080_0_24 .concat [ 1 1 1 1], L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0;
LS_0000022dd2293080_0_28 .concat [ 1 1 1 1], L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0, L_0000022dd22feaf0;
LS_0000022dd2293080_1_0 .concat [ 4 4 4 4], LS_0000022dd2293080_0_0, LS_0000022dd2293080_0_4, LS_0000022dd2293080_0_8, LS_0000022dd2293080_0_12;
LS_0000022dd2293080_1_4 .concat [ 4 4 4 4], LS_0000022dd2293080_0_16, LS_0000022dd2293080_0_20, LS_0000022dd2293080_0_24, LS_0000022dd2293080_0_28;
L_0000022dd2293080 .concat [ 16 16 0 0], LS_0000022dd2293080_1_0, LS_0000022dd2293080_1_4;
L_0000022dd22938a0 .part L_0000022dd22911e0, 1, 1;
LS_0000022dd2293120_0_0 .concat [ 1 1 1 1], L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0;
LS_0000022dd2293120_0_4 .concat [ 1 1 1 1], L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0;
LS_0000022dd2293120_0_8 .concat [ 1 1 1 1], L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0;
LS_0000022dd2293120_0_12 .concat [ 1 1 1 1], L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0;
LS_0000022dd2293120_0_16 .concat [ 1 1 1 1], L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0;
LS_0000022dd2293120_0_20 .concat [ 1 1 1 1], L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0;
LS_0000022dd2293120_0_24 .concat [ 1 1 1 1], L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0;
LS_0000022dd2293120_0_28 .concat [ 1 1 1 1], L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0, L_0000022dd22ff3b0;
LS_0000022dd2293120_1_0 .concat [ 4 4 4 4], LS_0000022dd2293120_0_0, LS_0000022dd2293120_0_4, LS_0000022dd2293120_0_8, LS_0000022dd2293120_0_12;
LS_0000022dd2293120_1_4 .concat [ 4 4 4 4], LS_0000022dd2293120_0_16, LS_0000022dd2293120_0_20, LS_0000022dd2293120_0_24, LS_0000022dd2293120_0_28;
L_0000022dd2293120 .concat [ 16 16 0 0], LS_0000022dd2293120_1_0, LS_0000022dd2293120_1_4;
L_0000022dd2293a80 .part L_0000022dd22911e0, 0, 1;
LS_0000022dd2293b20_0_0 .concat [ 1 1 1 1], L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80;
LS_0000022dd2293b20_0_4 .concat [ 1 1 1 1], L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80;
LS_0000022dd2293b20_0_8 .concat [ 1 1 1 1], L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80;
LS_0000022dd2293b20_0_12 .concat [ 1 1 1 1], L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80;
LS_0000022dd2293b20_0_16 .concat [ 1 1 1 1], L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80;
LS_0000022dd2293b20_0_20 .concat [ 1 1 1 1], L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80;
LS_0000022dd2293b20_0_24 .concat [ 1 1 1 1], L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80;
LS_0000022dd2293b20_0_28 .concat [ 1 1 1 1], L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80, L_0000022dd2293a80;
LS_0000022dd2293b20_1_0 .concat [ 4 4 4 4], LS_0000022dd2293b20_0_0, LS_0000022dd2293b20_0_4, LS_0000022dd2293b20_0_8, LS_0000022dd2293b20_0_12;
LS_0000022dd2293b20_1_4 .concat [ 4 4 4 4], LS_0000022dd2293b20_0_16, LS_0000022dd2293b20_0_20, LS_0000022dd2293b20_0_24, LS_0000022dd2293b20_0_28;
L_0000022dd2293b20 .concat [ 16 16 0 0], LS_0000022dd2293b20_1_0, LS_0000022dd2293b20_1_4;
L_0000022dd2293d00 .part L_0000022dd22911e0, 1, 1;
LS_0000022dd2293e40_0_0 .concat [ 1 1 1 1], L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00;
LS_0000022dd2293e40_0_4 .concat [ 1 1 1 1], L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00;
LS_0000022dd2293e40_0_8 .concat [ 1 1 1 1], L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00;
LS_0000022dd2293e40_0_12 .concat [ 1 1 1 1], L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00;
LS_0000022dd2293e40_0_16 .concat [ 1 1 1 1], L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00;
LS_0000022dd2293e40_0_20 .concat [ 1 1 1 1], L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00;
LS_0000022dd2293e40_0_24 .concat [ 1 1 1 1], L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00;
LS_0000022dd2293e40_0_28 .concat [ 1 1 1 1], L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00, L_0000022dd2293d00;
LS_0000022dd2293e40_1_0 .concat [ 4 4 4 4], LS_0000022dd2293e40_0_0, LS_0000022dd2293e40_0_4, LS_0000022dd2293e40_0_8, LS_0000022dd2293e40_0_12;
LS_0000022dd2293e40_1_4 .concat [ 4 4 4 4], LS_0000022dd2293e40_0_16, LS_0000022dd2293e40_0_20, LS_0000022dd2293e40_0_24, LS_0000022dd2293e40_0_28;
L_0000022dd2293e40 .concat [ 16 16 0 0], LS_0000022dd2293e40_1_0, LS_0000022dd2293e40_1_4;
L_0000022dd2293ee0 .part L_0000022dd22911e0, 0, 1;
LS_0000022dd22942a0_0_0 .concat [ 1 1 1 1], L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0;
LS_0000022dd22942a0_0_4 .concat [ 1 1 1 1], L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0;
LS_0000022dd22942a0_0_8 .concat [ 1 1 1 1], L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0;
LS_0000022dd22942a0_0_12 .concat [ 1 1 1 1], L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0;
LS_0000022dd22942a0_0_16 .concat [ 1 1 1 1], L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0;
LS_0000022dd22942a0_0_20 .concat [ 1 1 1 1], L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0;
LS_0000022dd22942a0_0_24 .concat [ 1 1 1 1], L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0;
LS_0000022dd22942a0_0_28 .concat [ 1 1 1 1], L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0, L_0000022dd22ff0a0;
LS_0000022dd22942a0_1_0 .concat [ 4 4 4 4], LS_0000022dd22942a0_0_0, LS_0000022dd22942a0_0_4, LS_0000022dd22942a0_0_8, LS_0000022dd22942a0_0_12;
LS_0000022dd22942a0_1_4 .concat [ 4 4 4 4], LS_0000022dd22942a0_0_16, LS_0000022dd22942a0_0_20, LS_0000022dd22942a0_0_24, LS_0000022dd22942a0_0_28;
L_0000022dd22942a0 .concat [ 16 16 0 0], LS_0000022dd22942a0_1_0, LS_0000022dd22942a0_1_4;
L_0000022dd2293f80 .part L_0000022dd22911e0, 1, 1;
LS_0000022dd2294020_0_0 .concat [ 1 1 1 1], L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80;
LS_0000022dd2294020_0_4 .concat [ 1 1 1 1], L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80;
LS_0000022dd2294020_0_8 .concat [ 1 1 1 1], L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80;
LS_0000022dd2294020_0_12 .concat [ 1 1 1 1], L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80;
LS_0000022dd2294020_0_16 .concat [ 1 1 1 1], L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80;
LS_0000022dd2294020_0_20 .concat [ 1 1 1 1], L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80;
LS_0000022dd2294020_0_24 .concat [ 1 1 1 1], L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80;
LS_0000022dd2294020_0_28 .concat [ 1 1 1 1], L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80, L_0000022dd2293f80;
LS_0000022dd2294020_1_0 .concat [ 4 4 4 4], LS_0000022dd2294020_0_0, LS_0000022dd2294020_0_4, LS_0000022dd2294020_0_8, LS_0000022dd2294020_0_12;
LS_0000022dd2294020_1_4 .concat [ 4 4 4 4], LS_0000022dd2294020_0_16, LS_0000022dd2294020_0_20, LS_0000022dd2294020_0_24, LS_0000022dd2294020_0_28;
L_0000022dd2294020 .concat [ 16 16 0 0], LS_0000022dd2294020_1_0, LS_0000022dd2294020_1_4;
L_0000022dd22940c0 .part L_0000022dd22911e0, 0, 1;
LS_0000022dd2294520_0_0 .concat [ 1 1 1 1], L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0;
LS_0000022dd2294520_0_4 .concat [ 1 1 1 1], L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0;
LS_0000022dd2294520_0_8 .concat [ 1 1 1 1], L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0;
LS_0000022dd2294520_0_12 .concat [ 1 1 1 1], L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0;
LS_0000022dd2294520_0_16 .concat [ 1 1 1 1], L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0;
LS_0000022dd2294520_0_20 .concat [ 1 1 1 1], L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0;
LS_0000022dd2294520_0_24 .concat [ 1 1 1 1], L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0;
LS_0000022dd2294520_0_28 .concat [ 1 1 1 1], L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0, L_0000022dd22940c0;
LS_0000022dd2294520_1_0 .concat [ 4 4 4 4], LS_0000022dd2294520_0_0, LS_0000022dd2294520_0_4, LS_0000022dd2294520_0_8, LS_0000022dd2294520_0_12;
LS_0000022dd2294520_1_4 .concat [ 4 4 4 4], LS_0000022dd2294520_0_16, LS_0000022dd2294520_0_20, LS_0000022dd2294520_0_24, LS_0000022dd2294520_0_28;
L_0000022dd2294520 .concat [ 16 16 0 0], LS_0000022dd2294520_1_0, LS_0000022dd2294520_1_4;
S_0000022dd225bb00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000022dd225b970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022dd22ff340 .functor AND 32, L_0000022dd2292c20, L_0000022dd2293080, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022dd225e0b0_0 .net "in1", 31 0, L_0000022dd2292c20;  1 drivers
v0000022dd225fa50_0 .net "in2", 31 0, L_0000022dd2293080;  1 drivers
v0000022dd225e830_0 .net "out", 31 0, L_0000022dd22ff340;  alias, 1 drivers
S_0000022dd225acf0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000022dd225b970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022dd22fee70 .functor AND 32, L_0000022dd2293120, L_0000022dd2293b20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022dd225f730_0 .net "in1", 31 0, L_0000022dd2293120;  1 drivers
v0000022dd225f0f0_0 .net "in2", 31 0, L_0000022dd2293b20;  1 drivers
v0000022dd225e8d0_0 .net "out", 31 0, L_0000022dd22fee70;  alias, 1 drivers
S_0000022dd225ae80 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000022dd225b970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022dd22fecb0 .functor AND 32, L_0000022dd2293e40, L_0000022dd22942a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022dd225e970_0 .net "in1", 31 0, L_0000022dd2293e40;  1 drivers
v0000022dd225f9b0_0 .net "in2", 31 0, L_0000022dd22942a0;  1 drivers
v0000022dd225e5b0_0 .net "out", 31 0, L_0000022dd22fecb0;  alias, 1 drivers
S_0000022dd2260cb0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000022dd225b970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022dd22ff9d0 .functor AND 32, L_0000022dd2294020, L_0000022dd2294520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022dd225f410_0 .net "in1", 31 0, L_0000022dd2294020;  1 drivers
v0000022dd225eb50_0 .net "in2", 31 0, L_0000022dd2294520;  1 drivers
v0000022dd225f370_0 .net "out", 31 0, L_0000022dd22ff9d0;  alias, 1 drivers
S_0000022dd2260670 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000022dd2265ce0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022dd2265d18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022dd2265d50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022dd2265d88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022dd2265dc0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022dd2265df8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022dd2265e30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022dd2265e68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022dd2265ea0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022dd2265ed8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022dd2265f10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022dd2265f48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022dd2265f80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022dd2265fb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022dd2265ff0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022dd2266028 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022dd2266060 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022dd2266098 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022dd22660d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022dd2266108 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022dd2266140 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022dd2266178 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022dd22661b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022dd22661e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022dd2266220 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022dd2262910_0 .var "EX1_PC", 31 0;
v0000022dd2262ff0_0 .var "EX1_PFC", 31 0;
v0000022dd2264490_0 .var "EX1_forward_to_B", 31 0;
v0000022dd2263450_0 .var "EX1_is_beq", 0 0;
v0000022dd22622d0_0 .var "EX1_is_bne", 0 0;
v0000022dd2262e10_0 .var "EX1_is_jal", 0 0;
v0000022dd2263950_0 .var "EX1_is_jr", 0 0;
v0000022dd2262eb0_0 .var "EX1_is_oper2_immed", 0 0;
v0000022dd2264350_0 .var "EX1_memread", 0 0;
v0000022dd2263e50_0 .var "EX1_memwrite", 0 0;
v0000022dd2263ef0_0 .var "EX1_opcode", 11 0;
v0000022dd2262a50_0 .var "EX1_predicted", 0 0;
v0000022dd2261dd0_0 .var "EX1_rd_ind", 4 0;
v0000022dd2262af0_0 .var "EX1_rd_indzero", 0 0;
v0000022dd2262410_0 .var "EX1_regwrite", 0 0;
v0000022dd22624b0_0 .var "EX1_rs1", 31 0;
v0000022dd2262cd0_0 .var "EX1_rs1_ind", 4 0;
v0000022dd2263590_0 .var "EX1_rs2", 31 0;
v0000022dd2262b90_0 .var "EX1_rs2_ind", 4 0;
v0000022dd2262690_0 .net "FLUSH", 0 0, v0000022dd226da00_0;  alias, 1 drivers
v0000022dd2261e70_0 .net "ID_PC", 31 0, v0000022dd226b200_0;  alias, 1 drivers
v0000022dd2262f50_0 .net "ID_PFC_to_EX", 31 0, L_0000022dd2291820;  alias, 1 drivers
v0000022dd2263810_0 .net "ID_forward_to_B", 31 0, L_0000022dd2291280;  alias, 1 drivers
v0000022dd2263090_0 .net "ID_is_beq", 0 0, L_0000022dd228fde0;  alias, 1 drivers
v0000022dd2261fb0_0 .net "ID_is_bne", 0 0, L_0000022dd228fe80;  alias, 1 drivers
v0000022dd2262550_0 .net "ID_is_jal", 0 0, L_0000022dd2294340;  alias, 1 drivers
v0000022dd2263770_0 .net "ID_is_jr", 0 0, L_0000022dd228ffc0;  alias, 1 drivers
v0000022dd2263130_0 .net "ID_is_oper2_immed", 0 0, L_0000022dd2296380;  alias, 1 drivers
v0000022dd2262c30_0 .net "ID_memread", 0 0, L_0000022dd2294c00;  alias, 1 drivers
v0000022dd2262870_0 .net "ID_memwrite", 0 0, L_0000022dd2294840;  alias, 1 drivers
v0000022dd22639f0_0 .net "ID_opcode", 11 0, v0000022dd227bcb0_0;  alias, 1 drivers
v0000022dd2262050_0 .net "ID_predicted", 0 0, v0000022dd226bfc0_0;  alias, 1 drivers
v0000022dd2263a90_0 .net "ID_rd_ind", 4 0, v0000022dd227c610_0;  alias, 1 drivers
v0000022dd22631d0_0 .net "ID_rd_indzero", 0 0, L_0000022dd2292cc0;  1 drivers
v0000022dd2263270_0 .net "ID_regwrite", 0 0, L_0000022dd2293580;  alias, 1 drivers
v0000022dd22627d0_0 .net "ID_rs1", 31 0, v0000022dd22674c0_0;  alias, 1 drivers
v0000022dd2263310_0 .net "ID_rs1_ind", 4 0, v0000022dd227c9d0_0;  alias, 1 drivers
v0000022dd22634f0_0 .net "ID_rs2", 31 0, v0000022dd2267e20_0;  alias, 1 drivers
v0000022dd2263bd0_0 .net "ID_rs2_ind", 4 0, v0000022dd227b670_0;  alias, 1 drivers
v0000022dd2263c70_0 .net "clk", 0 0, L_0000022dd2296d90;  1 drivers
v0000022dd22625f0_0 .net "rst", 0 0, v0000022dd228f0c0_0;  alias, 1 drivers
E_0000022dd21d9ca0 .event posedge, v0000022dd22555b0_0, v0000022dd2263c70_0;
S_0000022dd2260fd0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000022dd2266260 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022dd2266298 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022dd22662d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022dd2266308 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022dd2266340 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022dd2266378 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022dd22663b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022dd22663e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022dd2266420 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022dd2266458 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022dd2266490 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022dd22664c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022dd2266500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022dd2266538 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022dd2266570 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022dd22665a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022dd22665e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022dd2266618 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022dd2266650 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022dd2266688 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022dd22666c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022dd22666f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022dd2266730 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022dd2266768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022dd22667a0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022dd2263f90_0 .net "EX1_ALU_OPER1", 31 0, L_0000022dd2297340;  alias, 1 drivers
v0000022dd22640d0_0 .net "EX1_ALU_OPER2", 31 0, L_0000022dd22fe690;  alias, 1 drivers
v0000022dd2264170_0 .net "EX1_PC", 31 0, v0000022dd2262910_0;  alias, 1 drivers
v0000022dd2264210_0 .net "EX1_PFC_to_IF", 31 0, L_0000022dd22947a0;  alias, 1 drivers
v0000022dd22643f0_0 .net "EX1_forward_to_B", 31 0, v0000022dd2264490_0;  alias, 1 drivers
v0000022dd2264b70_0 .net "EX1_is_beq", 0 0, v0000022dd2263450_0;  alias, 1 drivers
v0000022dd2264710_0 .net "EX1_is_bne", 0 0, v0000022dd22622d0_0;  alias, 1 drivers
v0000022dd2265750_0 .net "EX1_is_jal", 0 0, v0000022dd2262e10_0;  alias, 1 drivers
v0000022dd2264530_0 .net "EX1_is_jr", 0 0, v0000022dd2263950_0;  alias, 1 drivers
v0000022dd22654d0_0 .net "EX1_is_oper2_immed", 0 0, v0000022dd2262eb0_0;  alias, 1 drivers
v0000022dd2264cb0_0 .net "EX1_memread", 0 0, v0000022dd2264350_0;  alias, 1 drivers
v0000022dd2264fd0_0 .net "EX1_memwrite", 0 0, v0000022dd2263e50_0;  alias, 1 drivers
v0000022dd2265070_0 .net "EX1_opcode", 11 0, v0000022dd2263ef0_0;  alias, 1 drivers
v0000022dd22656b0_0 .net "EX1_predicted", 0 0, v0000022dd2262a50_0;  alias, 1 drivers
v0000022dd22657f0_0 .net "EX1_rd_ind", 4 0, v0000022dd2261dd0_0;  alias, 1 drivers
v0000022dd2265250_0 .net "EX1_rd_indzero", 0 0, v0000022dd2262af0_0;  alias, 1 drivers
v0000022dd2264850_0 .net "EX1_regwrite", 0 0, v0000022dd2262410_0;  alias, 1 drivers
v0000022dd2264f30_0 .net "EX1_rs1", 31 0, v0000022dd22624b0_0;  alias, 1 drivers
v0000022dd2265570_0 .net "EX1_rs1_ind", 4 0, v0000022dd2262cd0_0;  alias, 1 drivers
v0000022dd22645d0_0 .net "EX1_rs2_ind", 4 0, v0000022dd2262b90_0;  alias, 1 drivers
v0000022dd2265610_0 .net "EX1_rs2_out", 31 0, L_0000022dd22ff180;  alias, 1 drivers
v0000022dd22659d0_0 .var "EX2_ALU_OPER1", 31 0;
v0000022dd2264df0_0 .var "EX2_ALU_OPER2", 31 0;
v0000022dd2265890_0 .var "EX2_PC", 31 0;
v0000022dd22651b0_0 .var "EX2_PFC_to_IF", 31 0;
v0000022dd22648f0_0 .var "EX2_forward_to_B", 31 0;
v0000022dd2265110_0 .var "EX2_is_beq", 0 0;
v0000022dd2264990_0 .var "EX2_is_bne", 0 0;
v0000022dd2265430_0 .var "EX2_is_jal", 0 0;
v0000022dd2264e90_0 .var "EX2_is_jr", 0 0;
v0000022dd2264c10_0 .var "EX2_is_oper2_immed", 0 0;
v0000022dd2264d50_0 .var "EX2_memread", 0 0;
v0000022dd2264670_0 .var "EX2_memwrite", 0 0;
v0000022dd22652f0_0 .var "EX2_opcode", 11 0;
v0000022dd22647b0_0 .var "EX2_predicted", 0 0;
v0000022dd2265390_0 .var "EX2_rd_ind", 4 0;
v0000022dd2264a30_0 .var "EX2_rd_indzero", 0 0;
v0000022dd2265930_0 .var "EX2_regwrite", 0 0;
v0000022dd2265a70_0 .var "EX2_rs1", 31 0;
v0000022dd2264ad0_0 .var "EX2_rs1_ind", 4 0;
v0000022dd2265b10_0 .var "EX2_rs2_ind", 4 0;
v0000022dd2265bb0_0 .var "EX2_rs2_out", 31 0;
v0000022dd226c1a0_0 .net "FLUSH", 0 0, v0000022dd226bac0_0;  alias, 1 drivers
v0000022dd226d820_0 .net "clk", 0 0, L_0000022dd22ff5e0;  1 drivers
v0000022dd226daa0_0 .net "rst", 0 0, v0000022dd228f0c0_0;  alias, 1 drivers
E_0000022dd21da3a0 .event posedge, v0000022dd22555b0_0, v0000022dd226d820_0;
S_0000022dd2260350 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000022dd226e7f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022dd226e828 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022dd226e860 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022dd226e898 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022dd226e8d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022dd226e908 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022dd226e940 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022dd226e978 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022dd226e9b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022dd226e9e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022dd226ea20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022dd226ea58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022dd226ea90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022dd226eac8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022dd226eb00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022dd226eb38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022dd226eb70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022dd226eba8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022dd226ebe0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022dd226ec18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022dd226ec50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022dd226ec88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022dd226ecc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022dd226ecf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022dd226ed30 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000022dd2296000 .functor OR 1, L_0000022dd228fde0, L_0000022dd228fe80, C4<0>, C4<0>;
L_0000022dd22963f0 .functor AND 1, L_0000022dd2296000, L_0000022dd2295c80, C4<1>, C4<1>;
L_0000022dd2296850 .functor OR 1, L_0000022dd228fde0, L_0000022dd228fe80, C4<0>, C4<0>;
L_0000022dd2295970 .functor AND 1, L_0000022dd2296850, L_0000022dd2295c80, C4<1>, C4<1>;
L_0000022dd2296070 .functor OR 1, L_0000022dd228fde0, L_0000022dd228fe80, C4<0>, C4<0>;
L_0000022dd2295c10 .functor AND 1, L_0000022dd2296070, v0000022dd226bfc0_0, C4<1>, C4<1>;
v0000022dd22699a0_0 .net "EX1_memread", 0 0, v0000022dd2264350_0;  alias, 1 drivers
v0000022dd226a1c0_0 .net "EX1_opcode", 11 0, v0000022dd2263ef0_0;  alias, 1 drivers
v0000022dd2269f40_0 .net "EX1_rd_ind", 4 0, v0000022dd2261dd0_0;  alias, 1 drivers
v0000022dd226b660_0 .net "EX1_rd_indzero", 0 0, v0000022dd2262af0_0;  alias, 1 drivers
v0000022dd2269e00_0 .net "EX2_memread", 0 0, v0000022dd2264d50_0;  alias, 1 drivers
v0000022dd226b3e0_0 .net "EX2_opcode", 11 0, v0000022dd22652f0_0;  alias, 1 drivers
v0000022dd226a260_0 .net "EX2_rd_ind", 4 0, v0000022dd2265390_0;  alias, 1 drivers
v0000022dd2269180_0 .net "EX2_rd_indzero", 0 0, v0000022dd2264a30_0;  alias, 1 drivers
v0000022dd226a120_0 .net "ID_EX1_flush", 0 0, v0000022dd226da00_0;  alias, 1 drivers
v0000022dd226b2a0_0 .net "ID_EX2_flush", 0 0, v0000022dd226bac0_0;  alias, 1 drivers
v0000022dd226b340_0 .net "ID_is_beq", 0 0, L_0000022dd228fde0;  alias, 1 drivers
v0000022dd226a4e0_0 .net "ID_is_bne", 0 0, L_0000022dd228fe80;  alias, 1 drivers
v0000022dd2269ae0_0 .net "ID_is_j", 0 0, L_0000022dd2294700;  alias, 1 drivers
v0000022dd226aa80_0 .net "ID_is_jal", 0 0, L_0000022dd2294340;  alias, 1 drivers
v0000022dd2269900_0 .net "ID_is_jr", 0 0, L_0000022dd228ffc0;  alias, 1 drivers
v0000022dd2269b80_0 .net "ID_opcode", 11 0, v0000022dd227bcb0_0;  alias, 1 drivers
v0000022dd2269ea0_0 .net "ID_rs1_ind", 4 0, v0000022dd227c9d0_0;  alias, 1 drivers
v0000022dd22694a0_0 .net "ID_rs2_ind", 4 0, v0000022dd227b670_0;  alias, 1 drivers
v0000022dd226a6c0_0 .net "IF_ID_flush", 0 0, v0000022dd226e2c0_0;  alias, 1 drivers
v0000022dd226b020_0 .net "IF_ID_write", 0 0, v0000022dd226e220_0;  alias, 1 drivers
v0000022dd226a300_0 .net "PC_src", 2 0, L_0000022dd2291460;  alias, 1 drivers
v0000022dd226b0c0_0 .net "PFC_to_EX", 31 0, L_0000022dd2291820;  alias, 1 drivers
v0000022dd2269540_0 .net "PFC_to_IF", 31 0, L_0000022dd22916e0;  alias, 1 drivers
v0000022dd226a940_0 .net "WB_rd_ind", 4 0, v0000022dd227f810_0;  alias, 1 drivers
v0000022dd226a760_0 .net "Wrong_prediction", 0 0, L_0000022dd22ffff0;  alias, 1 drivers
v0000022dd2269fe0_0 .net *"_ivl_11", 0 0, L_0000022dd2295970;  1 drivers
v0000022dd226b5c0_0 .net *"_ivl_13", 9 0, L_0000022dd228fca0;  1 drivers
v0000022dd226a8a0_0 .net *"_ivl_15", 9 0, L_0000022dd2290060;  1 drivers
v0000022dd2269680_0 .net *"_ivl_16", 9 0, L_0000022dd2290560;  1 drivers
v0000022dd226a9e0_0 .net *"_ivl_19", 9 0, L_0000022dd22901a0;  1 drivers
v0000022dd226b160_0 .net *"_ivl_20", 9 0, L_0000022dd2290e20;  1 drivers
v0000022dd226b7a0_0 .net *"_ivl_25", 0 0, L_0000022dd2296070;  1 drivers
v0000022dd226b700_0 .net *"_ivl_27", 0 0, L_0000022dd2295c10;  1 drivers
v0000022dd2269a40_0 .net *"_ivl_29", 9 0, L_0000022dd22906a0;  1 drivers
v0000022dd226a080_0 .net *"_ivl_3", 0 0, L_0000022dd2296000;  1 drivers
L_0000022dd22b01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000022dd226a3a0_0 .net/2u *"_ivl_30", 9 0, L_0000022dd22b01f0;  1 drivers
v0000022dd2269720_0 .net *"_ivl_32", 9 0, L_0000022dd2290240;  1 drivers
v0000022dd2269c20_0 .net *"_ivl_35", 9 0, L_0000022dd2290f60;  1 drivers
v0000022dd2269cc0_0 .net *"_ivl_37", 9 0, L_0000022dd2290380;  1 drivers
v0000022dd226a440_0 .net *"_ivl_38", 9 0, L_0000022dd22902e0;  1 drivers
v0000022dd226b480_0 .net *"_ivl_40", 9 0, L_0000022dd22913c0;  1 drivers
L_0000022dd22b0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022dd226a580_0 .net/2s *"_ivl_45", 21 0, L_0000022dd22b0238;  1 drivers
L_0000022dd22b0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022dd2269360_0 .net/2s *"_ivl_50", 21 0, L_0000022dd22b0280;  1 drivers
v0000022dd2269220_0 .net *"_ivl_9", 0 0, L_0000022dd2296850;  1 drivers
v0000022dd226a620_0 .net "clk", 0 0, L_0000022dd21d13f0;  alias, 1 drivers
v0000022dd226a800_0 .net "forward_to_B", 31 0, L_0000022dd2291280;  alias, 1 drivers
v0000022dd2269040_0 .net "imm", 31 0, v0000022dd2267420_0;  1 drivers
v0000022dd226ab20_0 .net "inst", 31 0, v0000022dd226af80_0;  alias, 1 drivers
v0000022dd226abc0_0 .net "is_branch_and_taken", 0 0, L_0000022dd22963f0;  alias, 1 drivers
v0000022dd2269d60_0 .net "is_oper2_immed", 0 0, L_0000022dd2296380;  alias, 1 drivers
v0000022dd226b520_0 .net "mem_read", 0 0, L_0000022dd2294c00;  alias, 1 drivers
v0000022dd22697c0_0 .net "mem_write", 0 0, L_0000022dd2294840;  alias, 1 drivers
v0000022dd226ac60_0 .net "pc", 31 0, v0000022dd226b200_0;  alias, 1 drivers
v0000022dd226ad00_0 .net "pc_write", 0 0, v0000022dd226e360_0;  alias, 1 drivers
v0000022dd22690e0_0 .net "predicted", 0 0, L_0000022dd2295c80;  1 drivers
v0000022dd22692c0_0 .net "predicted_to_EX", 0 0, v0000022dd226bfc0_0;  alias, 1 drivers
v0000022dd2269860_0 .net "reg_write", 0 0, L_0000022dd2293580;  alias, 1 drivers
v0000022dd226ada0_0 .net "reg_write_from_wb", 0 0, v0000022dd227f590_0;  alias, 1 drivers
v0000022dd2269400_0 .net "rs1", 31 0, v0000022dd22674c0_0;  alias, 1 drivers
v0000022dd22695e0_0 .net "rs2", 31 0, v0000022dd2267e20_0;  alias, 1 drivers
v0000022dd226ae40_0 .net "rst", 0 0, v0000022dd228f0c0_0;  alias, 1 drivers
v0000022dd226aee0_0 .net "wr_reg_data", 31 0, L_0000022dd231be00;  alias, 1 drivers
L_0000022dd2291280 .functor MUXZ 32, v0000022dd2267e20_0, v0000022dd2267420_0, L_0000022dd2296380, C4<>;
L_0000022dd228fca0 .part v0000022dd226b200_0, 0, 10;
L_0000022dd2290060 .part v0000022dd226af80_0, 0, 10;
L_0000022dd2290560 .arith/sum 10, L_0000022dd228fca0, L_0000022dd2290060;
L_0000022dd22901a0 .part v0000022dd226af80_0, 0, 10;
L_0000022dd2290e20 .functor MUXZ 10, L_0000022dd22901a0, L_0000022dd2290560, L_0000022dd2295970, C4<>;
L_0000022dd22906a0 .part v0000022dd226b200_0, 0, 10;
L_0000022dd2290240 .arith/sum 10, L_0000022dd22906a0, L_0000022dd22b01f0;
L_0000022dd2290f60 .part v0000022dd226b200_0, 0, 10;
L_0000022dd2290380 .part v0000022dd226af80_0, 0, 10;
L_0000022dd22902e0 .arith/sum 10, L_0000022dd2290f60, L_0000022dd2290380;
L_0000022dd22913c0 .functor MUXZ 10, L_0000022dd22902e0, L_0000022dd2290240, L_0000022dd2295c10, C4<>;
L_0000022dd22916e0 .concat8 [ 10 22 0 0], L_0000022dd2290e20, L_0000022dd22b0238;
L_0000022dd2291820 .concat8 [ 10 22 0 0], L_0000022dd22913c0, L_0000022dd22b0280;
S_0000022dd2261160 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000022dd2260350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000022dd226ed70 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022dd226eda8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022dd226ede0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022dd226ee18 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022dd226ee50 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022dd226ee88 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022dd226eec0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022dd226eef8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022dd226ef30 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022dd226ef68 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022dd226efa0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022dd226efd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022dd226f010 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022dd226f048 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022dd226f080 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022dd226f0b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022dd226f0f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022dd226f128 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022dd226f160 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022dd226f198 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022dd226f1d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022dd226f208 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022dd226f240 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022dd226f278 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022dd226f2b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000022dd2295cf0 .functor OR 1, L_0000022dd2295c80, L_0000022dd2292220, C4<0>, C4<0>;
L_0000022dd22961c0 .functor OR 1, L_0000022dd2295cf0, L_0000022dd228fd40, C4<0>, C4<0>;
v0000022dd226d320_0 .net "EX1_opcode", 11 0, v0000022dd2263ef0_0;  alias, 1 drivers
v0000022dd226d6e0_0 .net "EX2_opcode", 11 0, v0000022dd22652f0_0;  alias, 1 drivers
v0000022dd226c9c0_0 .net "ID_opcode", 11 0, v0000022dd227bcb0_0;  alias, 1 drivers
v0000022dd226b840_0 .net "PC_src", 2 0, L_0000022dd2291460;  alias, 1 drivers
v0000022dd226cce0_0 .net "Wrong_prediction", 0 0, L_0000022dd22ffff0;  alias, 1 drivers
L_0000022dd22b03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000022dd226d140_0 .net/2u *"_ivl_0", 2 0, L_0000022dd22b03e8;  1 drivers
v0000022dd226c100_0 .net *"_ivl_10", 0 0, L_0000022dd2291000;  1 drivers
L_0000022dd22b0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000022dd226c380_0 .net/2u *"_ivl_12", 2 0, L_0000022dd22b0508;  1 drivers
L_0000022dd22b0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000022dd226d280_0 .net/2u *"_ivl_14", 11 0, L_0000022dd22b0550;  1 drivers
v0000022dd226d3c0_0 .net *"_ivl_16", 0 0, L_0000022dd2292220;  1 drivers
v0000022dd226dbe0_0 .net *"_ivl_19", 0 0, L_0000022dd2295cf0;  1 drivers
L_0000022dd22b0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000022dd226c560_0 .net/2u *"_ivl_2", 11 0, L_0000022dd22b0430;  1 drivers
L_0000022dd22b0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000022dd226dc80_0 .net/2u *"_ivl_20", 11 0, L_0000022dd22b0598;  1 drivers
v0000022dd226b8e0_0 .net *"_ivl_22", 0 0, L_0000022dd228fd40;  1 drivers
v0000022dd226c600_0 .net *"_ivl_25", 0 0, L_0000022dd22961c0;  1 drivers
L_0000022dd22b05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000022dd226ca60_0 .net/2u *"_ivl_26", 2 0, L_0000022dd22b05e0;  1 drivers
L_0000022dd22b0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000022dd226cb00_0 .net/2u *"_ivl_28", 2 0, L_0000022dd22b0628;  1 drivers
v0000022dd226b980_0 .net *"_ivl_30", 2 0, L_0000022dd22910a0;  1 drivers
v0000022dd226d640_0 .net *"_ivl_32", 2 0, L_0000022dd22918c0;  1 drivers
v0000022dd226d1e0_0 .net *"_ivl_34", 2 0, L_0000022dd2291140;  1 drivers
v0000022dd226d780_0 .net *"_ivl_4", 0 0, L_0000022dd22909c0;  1 drivers
L_0000022dd22b0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000022dd226cba0_0 .net/2u *"_ivl_6", 2 0, L_0000022dd22b0478;  1 drivers
L_0000022dd22b04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000022dd226d460_0 .net/2u *"_ivl_8", 11 0, L_0000022dd22b04c0;  1 drivers
v0000022dd226de60_0 .net "clk", 0 0, L_0000022dd21d13f0;  alias, 1 drivers
v0000022dd226d500_0 .net "predicted", 0 0, L_0000022dd2295c80;  alias, 1 drivers
v0000022dd226cd80_0 .net "predicted_to_EX", 0 0, v0000022dd226bfc0_0;  alias, 1 drivers
v0000022dd226d5a0_0 .net "rst", 0 0, v0000022dd228f0c0_0;  alias, 1 drivers
v0000022dd226c060_0 .net "state", 1 0, v0000022dd226bca0_0;  1 drivers
L_0000022dd22909c0 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0430;
L_0000022dd2291000 .cmp/eq 12, v0000022dd2263ef0_0, L_0000022dd22b04c0;
L_0000022dd2292220 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0550;
L_0000022dd228fd40 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0598;
L_0000022dd22910a0 .functor MUXZ 3, L_0000022dd22b0628, L_0000022dd22b05e0, L_0000022dd22961c0, C4<>;
L_0000022dd22918c0 .functor MUXZ 3, L_0000022dd22910a0, L_0000022dd22b0508, L_0000022dd2291000, C4<>;
L_0000022dd2291140 .functor MUXZ 3, L_0000022dd22918c0, L_0000022dd22b0478, L_0000022dd22909c0, C4<>;
L_0000022dd2291460 .functor MUXZ 3, L_0000022dd2291140, L_0000022dd22b03e8, L_0000022dd22ffff0, C4<>;
S_0000022dd2260030 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000022dd2261160;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000022dd226f2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022dd226f328 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022dd226f360 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022dd226f398 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022dd226f3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022dd226f408 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022dd226f440 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022dd226f478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022dd226f4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022dd226f4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022dd226f520 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022dd226f558 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022dd226f590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022dd226f5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022dd226f600 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022dd226f638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022dd226f670 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022dd226f6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022dd226f6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022dd226f718 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022dd226f750 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022dd226f788 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022dd226f7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022dd226f7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022dd226f830 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000022dd2295890 .functor OR 1, L_0000022dd22922c0, L_0000022dd2290880, C4<0>, C4<0>;
L_0000022dd2296770 .functor OR 1, L_0000022dd2290920, L_0000022dd2292180, C4<0>, C4<0>;
L_0000022dd22960e0 .functor AND 1, L_0000022dd2295890, L_0000022dd2296770, C4<1>, C4<1>;
L_0000022dd2296d20 .functor NOT 1, L_0000022dd22960e0, C4<0>, C4<0>, C4<0>;
L_0000022dd2296620 .functor OR 1, v0000022dd228f0c0_0, L_0000022dd2296d20, C4<0>, C4<0>;
L_0000022dd2295c80 .functor NOT 1, L_0000022dd2296620, C4<0>, C4<0>, C4<0>;
v0000022dd226c240_0 .net "EX_opcode", 11 0, v0000022dd22652f0_0;  alias, 1 drivers
v0000022dd226d000_0 .net "ID_opcode", 11 0, v0000022dd227bcb0_0;  alias, 1 drivers
v0000022dd226be80_0 .net "Wrong_prediction", 0 0, L_0000022dd22ffff0;  alias, 1 drivers
L_0000022dd22b02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000022dd226ddc0_0 .net/2u *"_ivl_0", 11 0, L_0000022dd22b02c8;  1 drivers
L_0000022dd22b0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000022dd226c6a0_0 .net/2u *"_ivl_10", 1 0, L_0000022dd22b0358;  1 drivers
v0000022dd226cec0_0 .net *"_ivl_12", 0 0, L_0000022dd2290920;  1 drivers
L_0000022dd22b03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000022dd226c740_0 .net/2u *"_ivl_14", 1 0, L_0000022dd22b03a0;  1 drivers
v0000022dd226c880_0 .net *"_ivl_16", 0 0, L_0000022dd2292180;  1 drivers
v0000022dd226d0a0_0 .net *"_ivl_19", 0 0, L_0000022dd2296770;  1 drivers
v0000022dd226bf20_0 .net *"_ivl_2", 0 0, L_0000022dd22922c0;  1 drivers
v0000022dd226c4c0_0 .net *"_ivl_21", 0 0, L_0000022dd22960e0;  1 drivers
v0000022dd226bc00_0 .net *"_ivl_22", 0 0, L_0000022dd2296d20;  1 drivers
v0000022dd226cf60_0 .net *"_ivl_25", 0 0, L_0000022dd2296620;  1 drivers
L_0000022dd22b0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000022dd226dfa0_0 .net/2u *"_ivl_4", 11 0, L_0000022dd22b0310;  1 drivers
v0000022dd226c7e0_0 .net *"_ivl_6", 0 0, L_0000022dd2290880;  1 drivers
v0000022dd226c2e0_0 .net *"_ivl_9", 0 0, L_0000022dd2295890;  1 drivers
v0000022dd226c920_0 .net "clk", 0 0, L_0000022dd21d13f0;  alias, 1 drivers
v0000022dd226db40_0 .net "predicted", 0 0, L_0000022dd2295c80;  alias, 1 drivers
v0000022dd226bfc0_0 .var "predicted_to_EX", 0 0;
v0000022dd226cc40_0 .net "rst", 0 0, v0000022dd228f0c0_0;  alias, 1 drivers
v0000022dd226bca0_0 .var "state", 1 0;
E_0000022dd21d9b60 .event posedge, v0000022dd226c920_0, v0000022dd22555b0_0;
L_0000022dd22922c0 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b02c8;
L_0000022dd2290880 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0310;
L_0000022dd2290920 .cmp/eq 2, v0000022dd226bca0_0, L_0000022dd22b0358;
L_0000022dd2292180 .cmp/eq 2, v0000022dd226bca0_0, L_0000022dd22b03a0;
S_0000022dd2260800 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000022dd2260350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000022dd2279890 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022dd22798c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022dd2279900 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022dd2279938 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022dd2279970 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022dd22799a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022dd22799e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022dd2279a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022dd2279a50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022dd2279a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022dd2279ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022dd2279af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022dd2279b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022dd2279b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022dd2279ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022dd2279bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022dd2279c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022dd2279c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022dd2279c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022dd2279cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022dd2279cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022dd2279d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022dd2279d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022dd2279d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022dd2279dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022dd226d8c0_0 .net "EX1_memread", 0 0, v0000022dd2264350_0;  alias, 1 drivers
v0000022dd226ba20_0 .net "EX1_rd_ind", 4 0, v0000022dd2261dd0_0;  alias, 1 drivers
v0000022dd226df00_0 .net "EX1_rd_indzero", 0 0, v0000022dd2262af0_0;  alias, 1 drivers
v0000022dd226dd20_0 .net "EX2_memread", 0 0, v0000022dd2264d50_0;  alias, 1 drivers
v0000022dd226ce20_0 .net "EX2_rd_ind", 4 0, v0000022dd2265390_0;  alias, 1 drivers
v0000022dd226d960_0 .net "EX2_rd_indzero", 0 0, v0000022dd2264a30_0;  alias, 1 drivers
v0000022dd226da00_0 .var "ID_EX1_flush", 0 0;
v0000022dd226bac0_0 .var "ID_EX2_flush", 0 0;
v0000022dd226bb60_0 .net "ID_opcode", 11 0, v0000022dd227bcb0_0;  alias, 1 drivers
v0000022dd226bd40_0 .net "ID_rs1_ind", 4 0, v0000022dd227c9d0_0;  alias, 1 drivers
v0000022dd226bde0_0 .net "ID_rs2_ind", 4 0, v0000022dd227b670_0;  alias, 1 drivers
v0000022dd226e220_0 .var "IF_ID_Write", 0 0;
v0000022dd226e2c0_0 .var "IF_ID_flush", 0 0;
v0000022dd226e360_0 .var "PC_Write", 0 0;
v0000022dd226e400_0 .net "Wrong_prediction", 0 0, L_0000022dd22ffff0;  alias, 1 drivers
E_0000022dd21d9a20/0 .event anyedge, v0000022dd2259ac0_0, v0000022dd2264350_0, v0000022dd2262af0_0, v0000022dd2263310_0;
E_0000022dd21d9a20/1 .event anyedge, v0000022dd2261dd0_0, v0000022dd2263bd0_0, v0000022dd2174810_0, v0000022dd2264a30_0;
E_0000022dd21d9a20/2 .event anyedge, v0000022dd22556f0_0, v0000022dd22639f0_0;
E_0000022dd21d9a20 .event/or E_0000022dd21d9a20/0, E_0000022dd21d9a20/1, E_0000022dd21d9a20/2;
S_0000022dd2260990 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000022dd2260350;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000022dd2279e10 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022dd2279e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022dd2279e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022dd2279eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022dd2279ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022dd2279f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022dd2279f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022dd2279f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022dd2279fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022dd227a008 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022dd227a040 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022dd227a078 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022dd227a0b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022dd227a0e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022dd227a120 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022dd227a158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022dd227a190 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022dd227a1c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022dd227a200 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022dd227a238 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022dd227a270 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022dd227a2a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022dd227a2e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022dd227a318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022dd227a350 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000022dd2295d60 .functor OR 1, L_0000022dd2291960, L_0000022dd2291aa0, C4<0>, C4<0>;
L_0000022dd2296230 .functor OR 1, L_0000022dd2295d60, L_0000022dd2291b40, C4<0>, C4<0>;
L_0000022dd22957b0 .functor OR 1, L_0000022dd2296230, L_0000022dd2291c80, C4<0>, C4<0>;
L_0000022dd22962a0 .functor OR 1, L_0000022dd22957b0, L_0000022dd2291d20, C4<0>, C4<0>;
L_0000022dd2296310 .functor OR 1, L_0000022dd22962a0, L_0000022dd2291dc0, C4<0>, C4<0>;
L_0000022dd22959e0 .functor OR 1, L_0000022dd2296310, L_0000022dd2292360, C4<0>, C4<0>;
L_0000022dd2297030 .functor OR 1, L_0000022dd22959e0, L_0000022dd2291f00, C4<0>, C4<0>;
L_0000022dd2296380 .functor OR 1, L_0000022dd2297030, L_0000022dd2292040, C4<0>, C4<0>;
L_0000022dd2295ba0 .functor OR 1, L_0000022dd2293940, L_0000022dd2292d60, C4<0>, C4<0>;
L_0000022dd2296460 .functor OR 1, L_0000022dd2295ba0, L_0000022dd2294ac0, C4<0>, C4<0>;
L_0000022dd2296540 .functor OR 1, L_0000022dd2296460, L_0000022dd2294a20, C4<0>, C4<0>;
L_0000022dd22965b0 .functor OR 1, L_0000022dd2296540, L_0000022dd2294200, C4<0>, C4<0>;
v0000022dd226e4a0_0 .net "ID_opcode", 11 0, v0000022dd227bcb0_0;  alias, 1 drivers
L_0000022dd22b0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000022dd226e720_0 .net/2u *"_ivl_0", 11 0, L_0000022dd22b0670;  1 drivers
L_0000022dd22b0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000022dd226e540_0 .net/2u *"_ivl_10", 11 0, L_0000022dd22b0700;  1 drivers
L_0000022dd22b0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000022dd226e5e0_0 .net/2u *"_ivl_102", 11 0, L_0000022dd22b0bc8;  1 drivers
L_0000022dd22b0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000022dd226e680_0 .net/2u *"_ivl_106", 11 0, L_0000022dd22b0c10;  1 drivers
v0000022dd226e040_0 .net *"_ivl_12", 0 0, L_0000022dd2291b40;  1 drivers
v0000022dd226e0e0_0 .net *"_ivl_15", 0 0, L_0000022dd2296230;  1 drivers
L_0000022dd22b0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000022dd226e180_0 .net/2u *"_ivl_16", 11 0, L_0000022dd22b0748;  1 drivers
v0000022dd2268140_0 .net *"_ivl_18", 0 0, L_0000022dd2291c80;  1 drivers
v0000022dd2266840_0 .net *"_ivl_2", 0 0, L_0000022dd2291960;  1 drivers
v0000022dd2267ec0_0 .net *"_ivl_21", 0 0, L_0000022dd22957b0;  1 drivers
L_0000022dd22b0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000022dd2266c00_0 .net/2u *"_ivl_22", 11 0, L_0000022dd22b0790;  1 drivers
v0000022dd2267920_0 .net *"_ivl_24", 0 0, L_0000022dd2291d20;  1 drivers
v0000022dd2268c80_0 .net *"_ivl_27", 0 0, L_0000022dd22962a0;  1 drivers
L_0000022dd22b07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000022dd2266ac0_0 .net/2u *"_ivl_28", 11 0, L_0000022dd22b07d8;  1 drivers
v0000022dd2266ca0_0 .net *"_ivl_30", 0 0, L_0000022dd2291dc0;  1 drivers
v0000022dd2266d40_0 .net *"_ivl_33", 0 0, L_0000022dd2296310;  1 drivers
L_0000022dd22b0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000022dd2267240_0 .net/2u *"_ivl_34", 11 0, L_0000022dd22b0820;  1 drivers
v0000022dd2266de0_0 .net *"_ivl_36", 0 0, L_0000022dd2292360;  1 drivers
v0000022dd22683c0_0 .net *"_ivl_39", 0 0, L_0000022dd22959e0;  1 drivers
L_0000022dd22b06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000022dd2266a20_0 .net/2u *"_ivl_4", 11 0, L_0000022dd22b06b8;  1 drivers
L_0000022dd22b0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000022dd22681e0_0 .net/2u *"_ivl_40", 11 0, L_0000022dd22b0868;  1 drivers
v0000022dd2266e80_0 .net *"_ivl_42", 0 0, L_0000022dd2291f00;  1 drivers
v0000022dd2268d20_0 .net *"_ivl_45", 0 0, L_0000022dd2297030;  1 drivers
L_0000022dd22b08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000022dd22671a0_0 .net/2u *"_ivl_46", 11 0, L_0000022dd22b08b0;  1 drivers
v0000022dd2267f60_0 .net *"_ivl_48", 0 0, L_0000022dd2292040;  1 drivers
L_0000022dd22b08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000022dd2268820_0 .net/2u *"_ivl_52", 11 0, L_0000022dd22b08f8;  1 drivers
L_0000022dd22b0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000022dd2266f20_0 .net/2u *"_ivl_56", 11 0, L_0000022dd22b0940;  1 drivers
v0000022dd2267600_0 .net *"_ivl_6", 0 0, L_0000022dd2291aa0;  1 drivers
L_0000022dd22b0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000022dd2266fc0_0 .net/2u *"_ivl_60", 11 0, L_0000022dd22b0988;  1 drivers
L_0000022dd22b09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000022dd2268280_0 .net/2u *"_ivl_64", 11 0, L_0000022dd22b09d0;  1 drivers
L_0000022dd22b0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000022dd2268000_0 .net/2u *"_ivl_68", 11 0, L_0000022dd22b0a18;  1 drivers
L_0000022dd22b0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000022dd2267560_0 .net/2u *"_ivl_72", 11 0, L_0000022dd22b0a60;  1 drivers
v0000022dd2268e60_0 .net *"_ivl_74", 0 0, L_0000022dd2293940;  1 drivers
L_0000022dd22b0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000022dd2268b40_0 .net/2u *"_ivl_76", 11 0, L_0000022dd22b0aa8;  1 drivers
v0000022dd22679c0_0 .net *"_ivl_78", 0 0, L_0000022dd2292d60;  1 drivers
v0000022dd2268aa0_0 .net *"_ivl_81", 0 0, L_0000022dd2295ba0;  1 drivers
L_0000022dd22b0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000022dd2267100_0 .net/2u *"_ivl_82", 11 0, L_0000022dd22b0af0;  1 drivers
v0000022dd22672e0_0 .net *"_ivl_84", 0 0, L_0000022dd2294ac0;  1 drivers
v0000022dd2267380_0 .net *"_ivl_87", 0 0, L_0000022dd2296460;  1 drivers
L_0000022dd22b0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000022dd2268dc0_0 .net/2u *"_ivl_88", 11 0, L_0000022dd22b0b38;  1 drivers
v0000022dd2267b00_0 .net *"_ivl_9", 0 0, L_0000022dd2295d60;  1 drivers
v0000022dd22668e0_0 .net *"_ivl_90", 0 0, L_0000022dd2294a20;  1 drivers
v0000022dd2268fa0_0 .net *"_ivl_93", 0 0, L_0000022dd2296540;  1 drivers
L_0000022dd22b0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000022dd22676a0_0 .net/2u *"_ivl_94", 11 0, L_0000022dd22b0b80;  1 drivers
v0000022dd2267ba0_0 .net *"_ivl_96", 0 0, L_0000022dd2294200;  1 drivers
v0000022dd2268780_0 .net *"_ivl_99", 0 0, L_0000022dd22965b0;  1 drivers
v0000022dd2267a60_0 .net "is_beq", 0 0, L_0000022dd228fde0;  alias, 1 drivers
v0000022dd2268460_0 .net "is_bne", 0 0, L_0000022dd228fe80;  alias, 1 drivers
v0000022dd2267880_0 .net "is_j", 0 0, L_0000022dd2294700;  alias, 1 drivers
v0000022dd2268f00_0 .net "is_jal", 0 0, L_0000022dd2294340;  alias, 1 drivers
v0000022dd2268320_0 .net "is_jr", 0 0, L_0000022dd228ffc0;  alias, 1 drivers
v0000022dd2267d80_0 .net "is_oper2_immed", 0 0, L_0000022dd2296380;  alias, 1 drivers
v0000022dd22685a0_0 .net "memread", 0 0, L_0000022dd2294c00;  alias, 1 drivers
v0000022dd2267740_0 .net "memwrite", 0 0, L_0000022dd2294840;  alias, 1 drivers
v0000022dd2266980_0 .net "regwrite", 0 0, L_0000022dd2293580;  alias, 1 drivers
L_0000022dd2291960 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0670;
L_0000022dd2291aa0 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b06b8;
L_0000022dd2291b40 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0700;
L_0000022dd2291c80 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0748;
L_0000022dd2291d20 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0790;
L_0000022dd2291dc0 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b07d8;
L_0000022dd2292360 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0820;
L_0000022dd2291f00 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0868;
L_0000022dd2292040 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b08b0;
L_0000022dd228fde0 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b08f8;
L_0000022dd228fe80 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0940;
L_0000022dd228ffc0 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0988;
L_0000022dd2294340 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b09d0;
L_0000022dd2294700 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0a18;
L_0000022dd2293940 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0a60;
L_0000022dd2292d60 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0aa8;
L_0000022dd2294ac0 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0af0;
L_0000022dd2294a20 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0b38;
L_0000022dd2294200 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0b80;
L_0000022dd2293580 .reduce/nor L_0000022dd22965b0;
L_0000022dd2294c00 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0bc8;
L_0000022dd2294840 .cmp/eq 12, v0000022dd227bcb0_0, L_0000022dd22b0c10;
S_0000022dd2260e40 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000022dd2260350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000022dd227a390 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022dd227a3c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022dd227a400 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022dd227a438 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022dd227a470 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022dd227a4a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022dd227a4e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022dd227a518 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022dd227a550 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022dd227a588 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022dd227a5c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022dd227a5f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022dd227a630 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022dd227a668 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022dd227a6a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022dd227a6d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022dd227a710 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022dd227a748 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022dd227a780 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022dd227a7b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022dd227a7f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022dd227a828 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022dd227a860 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022dd227a898 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022dd227a8d0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022dd2267420_0 .var "Immed", 31 0;
v0000022dd2266b60_0 .net "Inst", 31 0, v0000022dd226af80_0;  alias, 1 drivers
v0000022dd2267060_0 .net "opcode", 11 0, v0000022dd227bcb0_0;  alias, 1 drivers
E_0000022dd21d9a60 .event anyedge, v0000022dd22639f0_0, v0000022dd2266b60_0;
S_0000022dd2261930 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000022dd2260350;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000022dd22674c0_0 .var "Read_data1", 31 0;
v0000022dd2267e20_0 .var "Read_data2", 31 0;
v0000022dd22677e0_0 .net "Read_reg1", 4 0, v0000022dd227c9d0_0;  alias, 1 drivers
v0000022dd2267c40_0 .net "Read_reg2", 4 0, v0000022dd227b670_0;  alias, 1 drivers
v0000022dd2267ce0_0 .net "Write_data", 31 0, L_0000022dd231be00;  alias, 1 drivers
v0000022dd22680a0_0 .net "Write_en", 0 0, v0000022dd227f590_0;  alias, 1 drivers
v0000022dd2268be0_0 .net "Write_reg", 4 0, v0000022dd227f810_0;  alias, 1 drivers
v0000022dd2268640_0 .net "clk", 0 0, L_0000022dd21d13f0;  alias, 1 drivers
v0000022dd22686e0_0 .var/i "i", 31 0;
v0000022dd2268960 .array "reg_file", 0 31, 31 0;
v0000022dd2268a00_0 .net "rst", 0 0, v0000022dd228f0c0_0;  alias, 1 drivers
E_0000022dd21da160 .event posedge, v0000022dd226c920_0;
S_0000022dd2260b20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000022dd2261930;
 .timescale 0 0;
v0000022dd22688c0_0 .var/i "i", 31 0;
S_0000022dd22617a0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000022dd227a910 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022dd227a948 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022dd227a980 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022dd227a9b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022dd227a9f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022dd227aa28 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022dd227aa60 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022dd227aa98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022dd227aad0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022dd227ab08 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022dd227ab40 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022dd227ab78 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022dd227abb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022dd227abe8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022dd227ac20 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022dd227ac58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022dd227ac90 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022dd227acc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022dd227ad00 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022dd227ad38 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022dd227ad70 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022dd227ada8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022dd227ade0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022dd227ae18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022dd227ae50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022dd226af80_0 .var "ID_INST", 31 0;
v0000022dd226b200_0 .var "ID_PC", 31 0;
v0000022dd227bcb0_0 .var "ID_opcode", 11 0;
v0000022dd227c610_0 .var "ID_rd_ind", 4 0;
v0000022dd227c9d0_0 .var "ID_rs1_ind", 4 0;
v0000022dd227b670_0 .var "ID_rs2_ind", 4 0;
v0000022dd227d510_0 .net "IF_FLUSH", 0 0, v0000022dd226e2c0_0;  alias, 1 drivers
v0000022dd227ca70_0 .net "IF_INST", 31 0, L_0000022dd2295f90;  alias, 1 drivers
v0000022dd227c070_0 .net "IF_PC", 31 0, v0000022dd227c250_0;  alias, 1 drivers
v0000022dd227bfd0_0 .net "clk", 0 0, L_0000022dd2295b30;  1 drivers
v0000022dd227bdf0_0 .net "if_id_Write", 0 0, v0000022dd226e220_0;  alias, 1 drivers
v0000022dd227d650_0 .net "rst", 0 0, v0000022dd228f0c0_0;  alias, 1 drivers
E_0000022dd21d9960 .event posedge, v0000022dd22555b0_0, v0000022dd227bfd0_0;
S_0000022dd22604e0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000022dd227df10_0 .net "EX1_PFC", 31 0, L_0000022dd22947a0;  alias, 1 drivers
v0000022dd227f270_0 .net "EX2_PFC", 31 0, v0000022dd22651b0_0;  alias, 1 drivers
v0000022dd227fd10_0 .net "ID_PFC", 31 0, L_0000022dd22916e0;  alias, 1 drivers
v0000022dd227ec30_0 .net "PC_src", 2 0, L_0000022dd2291460;  alias, 1 drivers
v0000022dd227f450_0 .net "PC_write", 0 0, v0000022dd226e360_0;  alias, 1 drivers
L_0000022dd22b0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022dd227e4b0_0 .net/2u *"_ivl_0", 31 0, L_0000022dd22b0088;  1 drivers
v0000022dd227f770_0 .net "clk", 0 0, L_0000022dd21d13f0;  alias, 1 drivers
v0000022dd227f310_0 .net "inst", 31 0, L_0000022dd2295f90;  alias, 1 drivers
v0000022dd227dd30_0 .net "inst_mem_in", 31 0, v0000022dd227c250_0;  alias, 1 drivers
v0000022dd227fbd0_0 .net "pc_reg_in", 31 0, L_0000022dd2296fc0;  1 drivers
v0000022dd227dab0_0 .net "rst", 0 0, v0000022dd228f0c0_0;  alias, 1 drivers
L_0000022dd2291640 .arith/sum 32, v0000022dd227c250_0, L_0000022dd22b0088;
S_0000022dd2261ac0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000022dd22604e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000022dd2295f90 .functor BUFZ 32, L_0000022dd2290ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022dd227c110_0 .net "Data_Out", 31 0, L_0000022dd2295f90;  alias, 1 drivers
v0000022dd227b7b0 .array "InstMem", 0 1023, 31 0;
v0000022dd227b990_0 .net *"_ivl_0", 31 0, L_0000022dd2290ba0;  1 drivers
v0000022dd227d3d0_0 .net *"_ivl_3", 9 0, L_0000022dd2291780;  1 drivers
v0000022dd227c1b0_0 .net *"_ivl_4", 11 0, L_0000022dd2290c40;  1 drivers
L_0000022dd22b01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022dd227aef0_0 .net *"_ivl_7", 1 0, L_0000022dd22b01a8;  1 drivers
v0000022dd227ba30_0 .net "addr", 31 0, v0000022dd227c250_0;  alias, 1 drivers
v0000022dd227b3f0_0 .net "clk", 0 0, L_0000022dd21d13f0;  alias, 1 drivers
v0000022dd227b710_0 .var/i "i", 31 0;
L_0000022dd2290ba0 .array/port v0000022dd227b7b0, L_0000022dd2290c40;
L_0000022dd2291780 .part v0000022dd227c250_0, 0, 10;
L_0000022dd2290c40 .concat [ 10 2 0 0], L_0000022dd2291780, L_0000022dd22b01a8;
S_0000022dd225fd10 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000022dd22604e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000022dd21da0e0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000022dd227af90_0 .net "DataIn", 31 0, L_0000022dd2296fc0;  alias, 1 drivers
v0000022dd227c250_0 .var "DataOut", 31 0;
v0000022dd227cd90_0 .net "PC_Write", 0 0, v0000022dd226e360_0;  alias, 1 drivers
v0000022dd227ccf0_0 .net "clk", 0 0, L_0000022dd21d13f0;  alias, 1 drivers
v0000022dd227b2b0_0 .net "rst", 0 0, v0000022dd228f0c0_0;  alias, 1 drivers
S_0000022dd22612f0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000022dd22604e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000022dd21da3e0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000022dd21d2650 .functor NOT 1, L_0000022dd2290a60, C4<0>, C4<0>, C4<0>;
L_0000022dd21d26c0 .functor NOT 1, L_0000022dd2291be0, C4<0>, C4<0>, C4<0>;
L_0000022dd21d23b0 .functor AND 1, L_0000022dd21d2650, L_0000022dd21d26c0, C4<1>, C4<1>;
L_0000022dd216ecd0 .functor NOT 1, L_0000022dd2291320, C4<0>, C4<0>, C4<0>;
L_0000022dd216e560 .functor AND 1, L_0000022dd21d23b0, L_0000022dd216ecd0, C4<1>, C4<1>;
L_0000022dd216e5d0 .functor AND 32, L_0000022dd2291a00, L_0000022dd2291640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd216e950 .functor NOT 1, L_0000022dd2291fa0, C4<0>, C4<0>, C4<0>;
L_0000022dd2296af0 .functor NOT 1, L_0000022dd22920e0, C4<0>, C4<0>, C4<0>;
L_0000022dd2295900 .functor AND 1, L_0000022dd216e950, L_0000022dd2296af0, C4<1>, C4<1>;
L_0000022dd22969a0 .functor AND 1, L_0000022dd2295900, L_0000022dd2290100, C4<1>, C4<1>;
L_0000022dd2296a10 .functor AND 32, L_0000022dd2290420, L_0000022dd22916e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd2296cb0 .functor OR 32, L_0000022dd216e5d0, L_0000022dd2296a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022dd2295ac0 .functor NOT 1, L_0000022dd2290740, C4<0>, C4<0>, C4<0>;
L_0000022dd2295dd0 .functor AND 1, L_0000022dd2295ac0, L_0000022dd2290b00, C4<1>, C4<1>;
L_0000022dd2295740 .functor NOT 1, L_0000022dd22904c0, C4<0>, C4<0>, C4<0>;
L_0000022dd2296ee0 .functor AND 1, L_0000022dd2295dd0, L_0000022dd2295740, C4<1>, C4<1>;
L_0000022dd2296a80 .functor AND 32, L_0000022dd2290ec0, v0000022dd227c250_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd2295820 .functor OR 32, L_0000022dd2296cb0, L_0000022dd2296a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022dd2296f50 .functor NOT 1, L_0000022dd22915a0, C4<0>, C4<0>, C4<0>;
L_0000022dd2295e40 .functor AND 1, L_0000022dd2296f50, L_0000022dd2291e60, C4<1>, C4<1>;
L_0000022dd2295a50 .functor AND 1, L_0000022dd2295e40, L_0000022dd228ff20, C4<1>, C4<1>;
L_0000022dd2295eb0 .functor AND 32, L_0000022dd2291500, L_0000022dd22947a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd2296150 .functor OR 32, L_0000022dd2295820, L_0000022dd2295eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022dd22964d0 .functor NOT 1, L_0000022dd2292400, C4<0>, C4<0>, C4<0>;
L_0000022dd2295f20 .functor AND 1, L_0000022dd2290ce0, L_0000022dd22964d0, C4<1>, C4<1>;
L_0000022dd2296b60 .functor NOT 1, L_0000022dd2290600, C4<0>, C4<0>, C4<0>;
L_0000022dd22956d0 .functor AND 1, L_0000022dd2295f20, L_0000022dd2296b60, C4<1>, C4<1>;
L_0000022dd2296bd0 .functor AND 32, L_0000022dd22907e0, v0000022dd22651b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd2296fc0 .functor OR 32, L_0000022dd2296150, L_0000022dd2296bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022dd227b350_0 .net *"_ivl_1", 0 0, L_0000022dd2290a60;  1 drivers
v0000022dd227b030_0 .net *"_ivl_11", 0 0, L_0000022dd2291320;  1 drivers
v0000022dd227c930_0 .net *"_ivl_12", 0 0, L_0000022dd216ecd0;  1 drivers
v0000022dd227bb70_0 .net *"_ivl_14", 0 0, L_0000022dd216e560;  1 drivers
v0000022dd227be90_0 .net *"_ivl_16", 31 0, L_0000022dd2291a00;  1 drivers
v0000022dd227b0d0_0 .net *"_ivl_18", 31 0, L_0000022dd216e5d0;  1 drivers
v0000022dd227d5b0_0 .net *"_ivl_2", 0 0, L_0000022dd21d2650;  1 drivers
v0000022dd227c6b0_0 .net *"_ivl_21", 0 0, L_0000022dd2291fa0;  1 drivers
v0000022dd227bad0_0 .net *"_ivl_22", 0 0, L_0000022dd216e950;  1 drivers
v0000022dd227c4d0_0 .net *"_ivl_25", 0 0, L_0000022dd22920e0;  1 drivers
v0000022dd227b170_0 .net *"_ivl_26", 0 0, L_0000022dd2296af0;  1 drivers
v0000022dd227b850_0 .net *"_ivl_28", 0 0, L_0000022dd2295900;  1 drivers
v0000022dd227c2f0_0 .net *"_ivl_31", 0 0, L_0000022dd2290100;  1 drivers
v0000022dd227c7f0_0 .net *"_ivl_32", 0 0, L_0000022dd22969a0;  1 drivers
v0000022dd227b490_0 .net *"_ivl_34", 31 0, L_0000022dd2290420;  1 drivers
v0000022dd227bc10_0 .net *"_ivl_36", 31 0, L_0000022dd2296a10;  1 drivers
v0000022dd227b530_0 .net *"_ivl_38", 31 0, L_0000022dd2296cb0;  1 drivers
v0000022dd227cf70_0 .net *"_ivl_41", 0 0, L_0000022dd2290740;  1 drivers
v0000022dd227b5d0_0 .net *"_ivl_42", 0 0, L_0000022dd2295ac0;  1 drivers
v0000022dd227bd50_0 .net *"_ivl_45", 0 0, L_0000022dd2290b00;  1 drivers
v0000022dd227bf30_0 .net *"_ivl_46", 0 0, L_0000022dd2295dd0;  1 drivers
v0000022dd227c390_0 .net *"_ivl_49", 0 0, L_0000022dd22904c0;  1 drivers
v0000022dd227c750_0 .net *"_ivl_5", 0 0, L_0000022dd2291be0;  1 drivers
v0000022dd227cb10_0 .net *"_ivl_50", 0 0, L_0000022dd2295740;  1 drivers
v0000022dd227b8f0_0 .net *"_ivl_52", 0 0, L_0000022dd2296ee0;  1 drivers
v0000022dd227ce30_0 .net *"_ivl_54", 31 0, L_0000022dd2290ec0;  1 drivers
v0000022dd227c890_0 .net *"_ivl_56", 31 0, L_0000022dd2296a80;  1 drivers
v0000022dd227ced0_0 .net *"_ivl_58", 31 0, L_0000022dd2295820;  1 drivers
v0000022dd227c430_0 .net *"_ivl_6", 0 0, L_0000022dd21d26c0;  1 drivers
v0000022dd227c570_0 .net *"_ivl_61", 0 0, L_0000022dd22915a0;  1 drivers
v0000022dd227cbb0_0 .net *"_ivl_62", 0 0, L_0000022dd2296f50;  1 drivers
v0000022dd227cc50_0 .net *"_ivl_65", 0 0, L_0000022dd2291e60;  1 drivers
v0000022dd227d150_0 .net *"_ivl_66", 0 0, L_0000022dd2295e40;  1 drivers
v0000022dd227d470_0 .net *"_ivl_69", 0 0, L_0000022dd228ff20;  1 drivers
v0000022dd227d010_0 .net *"_ivl_70", 0 0, L_0000022dd2295a50;  1 drivers
v0000022dd227d0b0_0 .net *"_ivl_72", 31 0, L_0000022dd2291500;  1 drivers
v0000022dd227d1f0_0 .net *"_ivl_74", 31 0, L_0000022dd2295eb0;  1 drivers
v0000022dd227d290_0 .net *"_ivl_76", 31 0, L_0000022dd2296150;  1 drivers
v0000022dd227d330_0 .net *"_ivl_79", 0 0, L_0000022dd2290ce0;  1 drivers
v0000022dd227e5f0_0 .net *"_ivl_8", 0 0, L_0000022dd21d23b0;  1 drivers
v0000022dd227e050_0 .net *"_ivl_81", 0 0, L_0000022dd2292400;  1 drivers
v0000022dd227e7d0_0 .net *"_ivl_82", 0 0, L_0000022dd22964d0;  1 drivers
v0000022dd227ddd0_0 .net *"_ivl_84", 0 0, L_0000022dd2295f20;  1 drivers
v0000022dd227e230_0 .net *"_ivl_87", 0 0, L_0000022dd2290600;  1 drivers
v0000022dd227e0f0_0 .net *"_ivl_88", 0 0, L_0000022dd2296b60;  1 drivers
v0000022dd227e690_0 .net *"_ivl_90", 0 0, L_0000022dd22956d0;  1 drivers
v0000022dd227fb30_0 .net *"_ivl_92", 31 0, L_0000022dd22907e0;  1 drivers
v0000022dd227f130_0 .net *"_ivl_94", 31 0, L_0000022dd2296bd0;  1 drivers
v0000022dd227fa90_0 .net "ina", 31 0, L_0000022dd2291640;  1 drivers
v0000022dd227e550_0 .net "inb", 31 0, L_0000022dd22916e0;  alias, 1 drivers
v0000022dd227e410_0 .net "inc", 31 0, v0000022dd227c250_0;  alias, 1 drivers
v0000022dd227da10_0 .net "ind", 31 0, L_0000022dd22947a0;  alias, 1 drivers
v0000022dd227f9f0_0 .net "ine", 31 0, v0000022dd22651b0_0;  alias, 1 drivers
L_0000022dd22b00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022dd227e870_0 .net "inf", 31 0, L_0000022dd22b00d0;  1 drivers
L_0000022dd22b0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022dd227f6d0_0 .net "ing", 31 0, L_0000022dd22b0118;  1 drivers
L_0000022dd22b0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022dd227fc70_0 .net "inh", 31 0, L_0000022dd22b0160;  1 drivers
v0000022dd227dfb0_0 .net "out", 31 0, L_0000022dd2296fc0;  alias, 1 drivers
v0000022dd227e910_0 .net "sel", 2 0, L_0000022dd2291460;  alias, 1 drivers
L_0000022dd2290a60 .part L_0000022dd2291460, 2, 1;
L_0000022dd2291be0 .part L_0000022dd2291460, 1, 1;
L_0000022dd2291320 .part L_0000022dd2291460, 0, 1;
LS_0000022dd2291a00_0_0 .concat [ 1 1 1 1], L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560;
LS_0000022dd2291a00_0_4 .concat [ 1 1 1 1], L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560;
LS_0000022dd2291a00_0_8 .concat [ 1 1 1 1], L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560;
LS_0000022dd2291a00_0_12 .concat [ 1 1 1 1], L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560;
LS_0000022dd2291a00_0_16 .concat [ 1 1 1 1], L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560;
LS_0000022dd2291a00_0_20 .concat [ 1 1 1 1], L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560;
LS_0000022dd2291a00_0_24 .concat [ 1 1 1 1], L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560;
LS_0000022dd2291a00_0_28 .concat [ 1 1 1 1], L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560, L_0000022dd216e560;
LS_0000022dd2291a00_1_0 .concat [ 4 4 4 4], LS_0000022dd2291a00_0_0, LS_0000022dd2291a00_0_4, LS_0000022dd2291a00_0_8, LS_0000022dd2291a00_0_12;
LS_0000022dd2291a00_1_4 .concat [ 4 4 4 4], LS_0000022dd2291a00_0_16, LS_0000022dd2291a00_0_20, LS_0000022dd2291a00_0_24, LS_0000022dd2291a00_0_28;
L_0000022dd2291a00 .concat [ 16 16 0 0], LS_0000022dd2291a00_1_0, LS_0000022dd2291a00_1_4;
L_0000022dd2291fa0 .part L_0000022dd2291460, 2, 1;
L_0000022dd22920e0 .part L_0000022dd2291460, 1, 1;
L_0000022dd2290100 .part L_0000022dd2291460, 0, 1;
LS_0000022dd2290420_0_0 .concat [ 1 1 1 1], L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0;
LS_0000022dd2290420_0_4 .concat [ 1 1 1 1], L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0;
LS_0000022dd2290420_0_8 .concat [ 1 1 1 1], L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0;
LS_0000022dd2290420_0_12 .concat [ 1 1 1 1], L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0;
LS_0000022dd2290420_0_16 .concat [ 1 1 1 1], L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0;
LS_0000022dd2290420_0_20 .concat [ 1 1 1 1], L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0;
LS_0000022dd2290420_0_24 .concat [ 1 1 1 1], L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0;
LS_0000022dd2290420_0_28 .concat [ 1 1 1 1], L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0, L_0000022dd22969a0;
LS_0000022dd2290420_1_0 .concat [ 4 4 4 4], LS_0000022dd2290420_0_0, LS_0000022dd2290420_0_4, LS_0000022dd2290420_0_8, LS_0000022dd2290420_0_12;
LS_0000022dd2290420_1_4 .concat [ 4 4 4 4], LS_0000022dd2290420_0_16, LS_0000022dd2290420_0_20, LS_0000022dd2290420_0_24, LS_0000022dd2290420_0_28;
L_0000022dd2290420 .concat [ 16 16 0 0], LS_0000022dd2290420_1_0, LS_0000022dd2290420_1_4;
L_0000022dd2290740 .part L_0000022dd2291460, 2, 1;
L_0000022dd2290b00 .part L_0000022dd2291460, 1, 1;
L_0000022dd22904c0 .part L_0000022dd2291460, 0, 1;
LS_0000022dd2290ec0_0_0 .concat [ 1 1 1 1], L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0;
LS_0000022dd2290ec0_0_4 .concat [ 1 1 1 1], L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0;
LS_0000022dd2290ec0_0_8 .concat [ 1 1 1 1], L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0;
LS_0000022dd2290ec0_0_12 .concat [ 1 1 1 1], L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0;
LS_0000022dd2290ec0_0_16 .concat [ 1 1 1 1], L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0;
LS_0000022dd2290ec0_0_20 .concat [ 1 1 1 1], L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0;
LS_0000022dd2290ec0_0_24 .concat [ 1 1 1 1], L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0;
LS_0000022dd2290ec0_0_28 .concat [ 1 1 1 1], L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0, L_0000022dd2296ee0;
LS_0000022dd2290ec0_1_0 .concat [ 4 4 4 4], LS_0000022dd2290ec0_0_0, LS_0000022dd2290ec0_0_4, LS_0000022dd2290ec0_0_8, LS_0000022dd2290ec0_0_12;
LS_0000022dd2290ec0_1_4 .concat [ 4 4 4 4], LS_0000022dd2290ec0_0_16, LS_0000022dd2290ec0_0_20, LS_0000022dd2290ec0_0_24, LS_0000022dd2290ec0_0_28;
L_0000022dd2290ec0 .concat [ 16 16 0 0], LS_0000022dd2290ec0_1_0, LS_0000022dd2290ec0_1_4;
L_0000022dd22915a0 .part L_0000022dd2291460, 2, 1;
L_0000022dd2291e60 .part L_0000022dd2291460, 1, 1;
L_0000022dd228ff20 .part L_0000022dd2291460, 0, 1;
LS_0000022dd2291500_0_0 .concat [ 1 1 1 1], L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50;
LS_0000022dd2291500_0_4 .concat [ 1 1 1 1], L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50;
LS_0000022dd2291500_0_8 .concat [ 1 1 1 1], L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50;
LS_0000022dd2291500_0_12 .concat [ 1 1 1 1], L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50;
LS_0000022dd2291500_0_16 .concat [ 1 1 1 1], L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50;
LS_0000022dd2291500_0_20 .concat [ 1 1 1 1], L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50;
LS_0000022dd2291500_0_24 .concat [ 1 1 1 1], L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50;
LS_0000022dd2291500_0_28 .concat [ 1 1 1 1], L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50, L_0000022dd2295a50;
LS_0000022dd2291500_1_0 .concat [ 4 4 4 4], LS_0000022dd2291500_0_0, LS_0000022dd2291500_0_4, LS_0000022dd2291500_0_8, LS_0000022dd2291500_0_12;
LS_0000022dd2291500_1_4 .concat [ 4 4 4 4], LS_0000022dd2291500_0_16, LS_0000022dd2291500_0_20, LS_0000022dd2291500_0_24, LS_0000022dd2291500_0_28;
L_0000022dd2291500 .concat [ 16 16 0 0], LS_0000022dd2291500_1_0, LS_0000022dd2291500_1_4;
L_0000022dd2290ce0 .part L_0000022dd2291460, 2, 1;
L_0000022dd2292400 .part L_0000022dd2291460, 1, 1;
L_0000022dd2290600 .part L_0000022dd2291460, 0, 1;
LS_0000022dd22907e0_0_0 .concat [ 1 1 1 1], L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0;
LS_0000022dd22907e0_0_4 .concat [ 1 1 1 1], L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0;
LS_0000022dd22907e0_0_8 .concat [ 1 1 1 1], L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0;
LS_0000022dd22907e0_0_12 .concat [ 1 1 1 1], L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0;
LS_0000022dd22907e0_0_16 .concat [ 1 1 1 1], L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0;
LS_0000022dd22907e0_0_20 .concat [ 1 1 1 1], L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0;
LS_0000022dd22907e0_0_24 .concat [ 1 1 1 1], L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0;
LS_0000022dd22907e0_0_28 .concat [ 1 1 1 1], L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0, L_0000022dd22956d0;
LS_0000022dd22907e0_1_0 .concat [ 4 4 4 4], LS_0000022dd22907e0_0_0, LS_0000022dd22907e0_0_4, LS_0000022dd22907e0_0_8, LS_0000022dd22907e0_0_12;
LS_0000022dd22907e0_1_4 .concat [ 4 4 4 4], LS_0000022dd22907e0_0_16, LS_0000022dd22907e0_0_20, LS_0000022dd22907e0_0_24, LS_0000022dd22907e0_0_28;
L_0000022dd22907e0 .concat [ 16 16 0 0], LS_0000022dd22907e0_1_0, LS_0000022dd22907e0_1_4;
S_0000022dd2261480 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000022dd227eb90_0 .net "Write_Data", 31 0, v0000022dd2254c50_0;  alias, 1 drivers
v0000022dd227ea50_0 .net "addr", 31 0, v0000022dd2255150_0;  alias, 1 drivers
v0000022dd227e370_0 .net "clk", 0 0, L_0000022dd21d13f0;  alias, 1 drivers
v0000022dd227de70_0 .net "mem_out", 31 0, v0000022dd227e9b0_0;  alias, 1 drivers
v0000022dd227eaf0_0 .net "mem_read", 0 0, v0000022dd2255bf0_0;  alias, 1 drivers
v0000022dd227d6f0_0 .net "mem_write", 0 0, v0000022dd2255d30_0;  alias, 1 drivers
S_0000022dd2261610 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000022dd2261480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000022dd227e730 .array "DataMem", 1023 0, 31 0;
v0000022dd227dc90_0 .net "Data_In", 31 0, v0000022dd2254c50_0;  alias, 1 drivers
v0000022dd227e9b0_0 .var "Data_Out", 31 0;
v0000022dd227e2d0_0 .net "Write_en", 0 0, v0000022dd2255d30_0;  alias, 1 drivers
v0000022dd227f3b0_0 .net "addr", 31 0, v0000022dd2255150_0;  alias, 1 drivers
v0000022dd227ecd0_0 .net "clk", 0 0, L_0000022dd21d13f0;  alias, 1 drivers
v0000022dd227f1d0_0 .var/i "i", 31 0;
S_0000022dd225fea0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000022dd228cec0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022dd228cef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022dd228cf30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022dd228cf68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022dd228cfa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022dd228cfd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022dd228d010 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022dd228d048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022dd228d080 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022dd228d0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022dd228d0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022dd228d128 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022dd228d160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022dd228d198 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022dd228d1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022dd228d208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022dd228d240 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022dd228d278 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022dd228d2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022dd228d2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022dd228d320 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022dd228d358 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022dd228d390 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022dd228d3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022dd228d400 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022dd227e190_0 .net "MEM_ALU_OUT", 31 0, v0000022dd2255150_0;  alias, 1 drivers
v0000022dd227ed70_0 .net "MEM_Data_mem_out", 31 0, v0000022dd227e9b0_0;  alias, 1 drivers
v0000022dd227fdb0_0 .net "MEM_memread", 0 0, v0000022dd2255bf0_0;  alias, 1 drivers
v0000022dd227ee10_0 .net "MEM_opcode", 11 0, v0000022dd2255650_0;  alias, 1 drivers
v0000022dd227db50_0 .net "MEM_rd_ind", 4 0, v0000022dd2254ed0_0;  alias, 1 drivers
v0000022dd227eeb0_0 .net "MEM_rd_indzero", 0 0, v0000022dd2254f70_0;  alias, 1 drivers
v0000022dd227ef50_0 .net "MEM_regwrite", 0 0, v0000022dd2255790_0;  alias, 1 drivers
v0000022dd227f950_0 .var "WB_ALU_OUT", 31 0;
v0000022dd227f090_0 .var "WB_Data_mem_out", 31 0;
v0000022dd227eff0_0 .var "WB_memread", 0 0;
v0000022dd227f810_0 .var "WB_rd_ind", 4 0;
v0000022dd227f4f0_0 .var "WB_rd_indzero", 0 0;
v0000022dd227f590_0 .var "WB_regwrite", 0 0;
v0000022dd227f630_0 .net "clk", 0 0, L_0000022dd23000d0;  1 drivers
v0000022dd227f8b0_0 .var "hlt", 0 0;
v0000022dd227fe50_0 .net "rst", 0 0, v0000022dd228f0c0_0;  alias, 1 drivers
E_0000022dd21da060 .event posedge, v0000022dd22555b0_0, v0000022dd227f630_0;
S_0000022dd22601c0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000022dd1f99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000022dd2300220 .functor AND 32, v0000022dd227f090_0, L_0000022dd2304610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd2300290 .functor NOT 1, v0000022dd227eff0_0, C4<0>, C4<0>, C4<0>;
L_0000022dd2300060 .functor AND 32, v0000022dd227f950_0, L_0000022dd23028b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022dd231be00 .functor OR 32, L_0000022dd2300220, L_0000022dd2300060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022dd227d790_0 .net "Write_Data_RegFile", 31 0, L_0000022dd231be00;  alias, 1 drivers
v0000022dd227d830_0 .net *"_ivl_0", 31 0, L_0000022dd2304610;  1 drivers
v0000022dd227d8d0_0 .net *"_ivl_2", 31 0, L_0000022dd2300220;  1 drivers
v0000022dd227d970_0 .net *"_ivl_4", 0 0, L_0000022dd2300290;  1 drivers
v0000022dd227dbf0_0 .net *"_ivl_6", 31 0, L_0000022dd23028b0;  1 drivers
v0000022dd2281d90_0 .net *"_ivl_8", 31 0, L_0000022dd2300060;  1 drivers
v0000022dd2280990_0 .net "alu_out", 31 0, v0000022dd227f950_0;  alias, 1 drivers
v0000022dd2282150_0 .net "mem_out", 31 0, v0000022dd227f090_0;  alias, 1 drivers
v0000022dd227ff90_0 .net "mem_read", 0 0, v0000022dd227eff0_0;  alias, 1 drivers
LS_0000022dd2304610_0_0 .concat [ 1 1 1 1], v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0;
LS_0000022dd2304610_0_4 .concat [ 1 1 1 1], v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0;
LS_0000022dd2304610_0_8 .concat [ 1 1 1 1], v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0;
LS_0000022dd2304610_0_12 .concat [ 1 1 1 1], v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0;
LS_0000022dd2304610_0_16 .concat [ 1 1 1 1], v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0;
LS_0000022dd2304610_0_20 .concat [ 1 1 1 1], v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0;
LS_0000022dd2304610_0_24 .concat [ 1 1 1 1], v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0;
LS_0000022dd2304610_0_28 .concat [ 1 1 1 1], v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0, v0000022dd227eff0_0;
LS_0000022dd2304610_1_0 .concat [ 4 4 4 4], LS_0000022dd2304610_0_0, LS_0000022dd2304610_0_4, LS_0000022dd2304610_0_8, LS_0000022dd2304610_0_12;
LS_0000022dd2304610_1_4 .concat [ 4 4 4 4], LS_0000022dd2304610_0_16, LS_0000022dd2304610_0_20, LS_0000022dd2304610_0_24, LS_0000022dd2304610_0_28;
L_0000022dd2304610 .concat [ 16 16 0 0], LS_0000022dd2304610_1_0, LS_0000022dd2304610_1_4;
LS_0000022dd23028b0_0_0 .concat [ 1 1 1 1], L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290;
LS_0000022dd23028b0_0_4 .concat [ 1 1 1 1], L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290;
LS_0000022dd23028b0_0_8 .concat [ 1 1 1 1], L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290;
LS_0000022dd23028b0_0_12 .concat [ 1 1 1 1], L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290;
LS_0000022dd23028b0_0_16 .concat [ 1 1 1 1], L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290;
LS_0000022dd23028b0_0_20 .concat [ 1 1 1 1], L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290;
LS_0000022dd23028b0_0_24 .concat [ 1 1 1 1], L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290;
LS_0000022dd23028b0_0_28 .concat [ 1 1 1 1], L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290, L_0000022dd2300290;
LS_0000022dd23028b0_1_0 .concat [ 4 4 4 4], LS_0000022dd23028b0_0_0, LS_0000022dd23028b0_0_4, LS_0000022dd23028b0_0_8, LS_0000022dd23028b0_0_12;
LS_0000022dd23028b0_1_4 .concat [ 4 4 4 4], LS_0000022dd23028b0_0_16, LS_0000022dd23028b0_0_20, LS_0000022dd23028b0_0_24, LS_0000022dd23028b0_0_28;
L_0000022dd23028b0 .concat [ 16 16 0 0], LS_0000022dd23028b0_1_0, LS_0000022dd23028b0_1_4;
    .scope S_0000022dd225fd10;
T_0 ;
    %wait E_0000022dd21d9b60;
    %load/vec4 v0000022dd227b2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022dd227c250_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022dd227cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000022dd227af90_0;
    %assign/vec4 v0000022dd227c250_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022dd2261ac0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022dd227b710_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000022dd227b710_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022dd227b710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %load/vec4 v0000022dd227b710_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022dd227b710_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227b7b0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000022dd22617a0;
T_2 ;
    %wait E_0000022dd21d9960;
    %load/vec4 v0000022dd227d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000022dd226b200_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd226af80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd227c610_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd227b670_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd227c9d0_0, 0;
    %assign/vec4 v0000022dd227bcb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022dd227bdf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000022dd227d510_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000022dd226b200_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd226af80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd227c610_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd227b670_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd227c9d0_0, 0;
    %assign/vec4 v0000022dd227bcb0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000022dd227bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000022dd227ca70_0;
    %assign/vec4 v0000022dd226af80_0, 0;
    %load/vec4 v0000022dd227c070_0;
    %assign/vec4 v0000022dd226b200_0, 0;
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000022dd227b670_0, 0;
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022dd227bcb0_0, 4, 5;
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022dd227bcb0_0, 4, 5;
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000022dd227c9d0_0, 0;
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000022dd227c610_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000022dd227c610_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000022dd227ca70_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000022dd227c610_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022dd2261930;
T_3 ;
    %wait E_0000022dd21d9b60;
    %load/vec4 v0000022dd2268a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022dd22686e0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000022dd22686e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022dd22686e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd2268960, 0, 4;
    %load/vec4 v0000022dd22686e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022dd22686e0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000022dd2268be0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000022dd22680a0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000022dd2267ce0_0;
    %load/vec4 v0000022dd2268be0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd2268960, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd2268960, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022dd2261930;
T_4 ;
    %wait E_0000022dd21da160;
    %load/vec4 v0000022dd2268be0_0;
    %load/vec4 v0000022dd22677e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000022dd2268be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000022dd22680a0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000022dd2267ce0_0;
    %assign/vec4 v0000022dd22674c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022dd22677e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000022dd2268960, 4;
    %assign/vec4 v0000022dd22674c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022dd2261930;
T_5 ;
    %wait E_0000022dd21da160;
    %load/vec4 v0000022dd2268be0_0;
    %load/vec4 v0000022dd2267c40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000022dd2268be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000022dd22680a0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000022dd2267ce0_0;
    %assign/vec4 v0000022dd2267e20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000022dd2267c40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000022dd2268960, 4;
    %assign/vec4 v0000022dd2267e20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022dd2261930;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000022dd2260b20;
    %jmp t_0;
    .scope S_0000022dd2260b20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022dd22688c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000022dd22688c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000022dd22688c0_0;
    %ix/getv/s 4, v0000022dd22688c0_0;
    %load/vec4a v0000022dd2268960, 4;
    %ix/getv/s 4, v0000022dd22688c0_0;
    %load/vec4a v0000022dd2268960, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000022dd22688c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022dd22688c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000022dd2261930;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000022dd2260e40;
T_7 ;
    %wait E_0000022dd21d9a60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022dd2267420_0, 0, 32;
    %load/vec4 v0000022dd2267060_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022dd2267060_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000022dd2266b60_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000022dd2267420_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000022dd2267060_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022dd2267060_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022dd2267060_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000022dd2266b60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000022dd2267420_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000022dd2266b60_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000022dd2266b60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000022dd2267420_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000022dd2260030;
T_8 ;
    %wait E_0000022dd21d9b60;
    %load/vec4 v0000022dd226cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022dd226bca0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000022dd226c240_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022dd226c240_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000022dd226bca0_0;
    %load/vec4 v0000022dd226be80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000022dd226bca0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022dd226bca0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000022dd226bca0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000022dd226bca0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000022dd226bca0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000022dd226bca0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000022dd2260030;
T_9 ;
    %wait E_0000022dd21d9b60;
    %load/vec4 v0000022dd226cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd226bfc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000022dd226db40_0;
    %assign/vec4 v0000022dd226bfc0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000022dd2260800;
T_10 ;
    %wait E_0000022dd21d9a20;
    %load/vec4 v0000022dd226e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022dd226e360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022dd226e220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd226e2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022dd226da00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022dd226bac0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022dd226d8c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000022dd226df00_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000022dd226bd40_0;
    %load/vec4 v0000022dd226ba20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000022dd226bde0_0;
    %load/vec4 v0000022dd226ba20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000022dd226dd20_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000022dd226d960_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000022dd226bd40_0;
    %load/vec4 v0000022dd226ce20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000022dd226bde0_0;
    %load/vec4 v0000022dd226ce20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd226e360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd226e220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd226e2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022dd226da00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd226bac0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000022dd226bb60_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd226e360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022dd226e220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022dd226e2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd226da00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd226bac0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022dd226e360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022dd226e220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd226e2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd226da00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd226bac0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000022dd2260670;
T_11 ;
    %wait E_0000022dd21d9ca0;
    %load/vec4 v0000022dd22625f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000022dd2262af0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2264490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2262e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2263950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd22622d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2263450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2262eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2262a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2262ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2263e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2262410_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2263590_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd22624b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2262910_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd2261dd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd2262b90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd2262cd0_0, 0;
    %assign/vec4 v0000022dd2263ef0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000022dd2262690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000022dd22639f0_0;
    %assign/vec4 v0000022dd2263ef0_0, 0;
    %load/vec4 v0000022dd2263310_0;
    %assign/vec4 v0000022dd2262cd0_0, 0;
    %load/vec4 v0000022dd2263bd0_0;
    %assign/vec4 v0000022dd2262b90_0, 0;
    %load/vec4 v0000022dd2263a90_0;
    %assign/vec4 v0000022dd2261dd0_0, 0;
    %load/vec4 v0000022dd2261e70_0;
    %assign/vec4 v0000022dd2262910_0, 0;
    %load/vec4 v0000022dd22627d0_0;
    %assign/vec4 v0000022dd22624b0_0, 0;
    %load/vec4 v0000022dd22634f0_0;
    %assign/vec4 v0000022dd2263590_0, 0;
    %load/vec4 v0000022dd2263270_0;
    %assign/vec4 v0000022dd2262410_0, 0;
    %load/vec4 v0000022dd2262c30_0;
    %assign/vec4 v0000022dd2264350_0, 0;
    %load/vec4 v0000022dd2262870_0;
    %assign/vec4 v0000022dd2263e50_0, 0;
    %load/vec4 v0000022dd2262f50_0;
    %assign/vec4 v0000022dd2262ff0_0, 0;
    %load/vec4 v0000022dd2262050_0;
    %assign/vec4 v0000022dd2262a50_0, 0;
    %load/vec4 v0000022dd2263130_0;
    %assign/vec4 v0000022dd2262eb0_0, 0;
    %load/vec4 v0000022dd2263090_0;
    %assign/vec4 v0000022dd2263450_0, 0;
    %load/vec4 v0000022dd2261fb0_0;
    %assign/vec4 v0000022dd22622d0_0, 0;
    %load/vec4 v0000022dd2263770_0;
    %assign/vec4 v0000022dd2263950_0, 0;
    %load/vec4 v0000022dd2262550_0;
    %assign/vec4 v0000022dd2262e10_0, 0;
    %load/vec4 v0000022dd2263810_0;
    %assign/vec4 v0000022dd2264490_0, 0;
    %load/vec4 v0000022dd22631d0_0;
    %assign/vec4 v0000022dd2262af0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000022dd2262af0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2264490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2262e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2263950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd22622d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2263450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2262eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2262a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2262ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2263e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2262410_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2263590_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd22624b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2262910_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd2261dd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd2262b90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd2262cd0_0, 0;
    %assign/vec4 v0000022dd2263ef0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000022dd2260fd0;
T_12 ;
    %wait E_0000022dd21da3a0;
    %load/vec4 v0000022dd226daa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd22651b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd22648f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2265430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2265110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd22647b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2265930_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2265bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2265a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2265890_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd2265390_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd2265b10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd2264ad0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000022dd22652f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2264df0_0, 0;
    %assign/vec4 v0000022dd22659d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000022dd226c1a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000022dd2263f90_0;
    %assign/vec4 v0000022dd22659d0_0, 0;
    %load/vec4 v0000022dd22640d0_0;
    %assign/vec4 v0000022dd2264df0_0, 0;
    %load/vec4 v0000022dd2265070_0;
    %assign/vec4 v0000022dd22652f0_0, 0;
    %load/vec4 v0000022dd2265570_0;
    %assign/vec4 v0000022dd2264ad0_0, 0;
    %load/vec4 v0000022dd22645d0_0;
    %assign/vec4 v0000022dd2265b10_0, 0;
    %load/vec4 v0000022dd22657f0_0;
    %assign/vec4 v0000022dd2265390_0, 0;
    %load/vec4 v0000022dd2264170_0;
    %assign/vec4 v0000022dd2265890_0, 0;
    %load/vec4 v0000022dd2264f30_0;
    %assign/vec4 v0000022dd2265a70_0, 0;
    %load/vec4 v0000022dd2265610_0;
    %assign/vec4 v0000022dd2265bb0_0, 0;
    %load/vec4 v0000022dd2264850_0;
    %assign/vec4 v0000022dd2265930_0, 0;
    %load/vec4 v0000022dd2264cb0_0;
    %assign/vec4 v0000022dd2264d50_0, 0;
    %load/vec4 v0000022dd2264fd0_0;
    %assign/vec4 v0000022dd2264670_0, 0;
    %load/vec4 v0000022dd22656b0_0;
    %assign/vec4 v0000022dd22647b0_0, 0;
    %load/vec4 v0000022dd22654d0_0;
    %assign/vec4 v0000022dd2264c10_0, 0;
    %load/vec4 v0000022dd2264b70_0;
    %assign/vec4 v0000022dd2265110_0, 0;
    %load/vec4 v0000022dd2264710_0;
    %assign/vec4 v0000022dd2264990_0, 0;
    %load/vec4 v0000022dd2264530_0;
    %assign/vec4 v0000022dd2264e90_0, 0;
    %load/vec4 v0000022dd2265750_0;
    %assign/vec4 v0000022dd2265430_0, 0;
    %load/vec4 v0000022dd22643f0_0;
    %assign/vec4 v0000022dd22648f0_0, 0;
    %load/vec4 v0000022dd2264210_0;
    %assign/vec4 v0000022dd22651b0_0, 0;
    %load/vec4 v0000022dd2265250_0;
    %assign/vec4 v0000022dd2264a30_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd22651b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd22648f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2265430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2265110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd22647b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2264d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2265930_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2265bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2265a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2265890_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd2265390_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd2265b10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd2264ad0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000022dd22652f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2264df0_0, 0;
    %assign/vec4 v0000022dd22659d0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022dd1fd0140;
T_13 ;
    %wait E_0000022dd21d8960;
    %load/vec4 v0000022dd2256140_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000022dd22560a0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000022dd1f89c30;
T_14 ;
    %wait E_0000022dd21d94a0;
    %load/vec4 v0000022dd2257680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000022dd2257720_0;
    %pad/u 33;
    %load/vec4 v0000022dd2257ae0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000022dd2256000_0, 0;
    %assign/vec4 v0000022dd2257ea0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000022dd2257720_0;
    %pad/u 33;
    %load/vec4 v0000022dd2257ae0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000022dd2256000_0, 0;
    %assign/vec4 v0000022dd2257ea0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000022dd2257720_0;
    %pad/u 33;
    %load/vec4 v0000022dd2257ae0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000022dd2256000_0, 0;
    %assign/vec4 v0000022dd2257ea0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000022dd2257720_0;
    %pad/u 33;
    %load/vec4 v0000022dd2257ae0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000022dd2256000_0, 0;
    %assign/vec4 v0000022dd2257ea0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000022dd2257720_0;
    %pad/u 33;
    %load/vec4 v0000022dd2257ae0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000022dd2256000_0, 0;
    %assign/vec4 v0000022dd2257ea0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000022dd2257720_0;
    %pad/u 33;
    %load/vec4 v0000022dd2257ae0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000022dd2256000_0, 0;
    %assign/vec4 v0000022dd2257ea0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000022dd2257ae0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000022dd2257ea0_0;
    %load/vec4 v0000022dd2257ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000022dd2257720_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000022dd2257ae0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000022dd2257ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000022dd2257ea0_0, 0;
    %load/vec4 v0000022dd2257720_0;
    %ix/getv 4, v0000022dd2257ae0_0;
    %shiftl 4;
    %assign/vec4 v0000022dd2256000_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000022dd2257ae0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000022dd2257ea0_0;
    %load/vec4 v0000022dd2257ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000022dd2257720_0;
    %load/vec4 v0000022dd2257ae0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000022dd2257ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000022dd2257ea0_0, 0;
    %load/vec4 v0000022dd2257720_0;
    %ix/getv 4, v0000022dd2257ae0_0;
    %shiftr 4;
    %assign/vec4 v0000022dd2256000_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd2257ea0_0, 0;
    %load/vec4 v0000022dd2257720_0;
    %load/vec4 v0000022dd2257ae0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000022dd2256000_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022dd2257ea0_0, 0;
    %load/vec4 v0000022dd2257ae0_0;
    %load/vec4 v0000022dd2257720_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000022dd2256000_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000022dd1f661c0;
T_15 ;
    %wait E_0000022dd21d8920;
    %load/vec4 v0000022dd22555b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000022dd2254f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2255790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2255d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd2255bf0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000022dd2255650_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd2254ed0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd2254c50_0, 0;
    %assign/vec4 v0000022dd2255150_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000022dd21755d0_0;
    %assign/vec4 v0000022dd2255150_0, 0;
    %load/vec4 v0000022dd2254e30_0;
    %assign/vec4 v0000022dd2254c50_0, 0;
    %load/vec4 v0000022dd22556f0_0;
    %assign/vec4 v0000022dd2254ed0_0, 0;
    %load/vec4 v0000022dd2160c00_0;
    %assign/vec4 v0000022dd2255650_0, 0;
    %load/vec4 v0000022dd2174810_0;
    %assign/vec4 v0000022dd2255bf0_0, 0;
    %load/vec4 v0000022dd2160ac0_0;
    %assign/vec4 v0000022dd2255d30_0, 0;
    %load/vec4 v0000022dd2254d90_0;
    %assign/vec4 v0000022dd2255790_0, 0;
    %load/vec4 v0000022dd22551f0_0;
    %assign/vec4 v0000022dd2254f70_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000022dd2261610;
T_16 ;
    %wait E_0000022dd21da160;
    %load/vec4 v0000022dd227e2d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000022dd227dc90_0;
    %load/vec4 v0000022dd227f3b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000022dd2261610;
T_17 ;
    %wait E_0000022dd21da160;
    %load/vec4 v0000022dd227f3b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000022dd227e730, 4;
    %assign/vec4 v0000022dd227e9b0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000022dd2261610;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022dd227f1d0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000022dd227f1d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022dd227f1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
    %load/vec4 v0000022dd227f1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022dd227f1d0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022dd227e730, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000022dd2261610;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022dd227f1d0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000022dd227f1d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000022dd227f1d0_0;
    %load/vec4a v0000022dd227e730, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000022dd227f1d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000022dd227f1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022dd227f1d0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000022dd225fea0;
T_20 ;
    %wait E_0000022dd21da060;
    %load/vec4 v0000022dd227fe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000022dd227f4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd227f8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd227f590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022dd227eff0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022dd227f810_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022dd227f090_0, 0;
    %assign/vec4 v0000022dd227f950_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000022dd227e190_0;
    %assign/vec4 v0000022dd227f950_0, 0;
    %load/vec4 v0000022dd227ed70_0;
    %assign/vec4 v0000022dd227f090_0, 0;
    %load/vec4 v0000022dd227fdb0_0;
    %assign/vec4 v0000022dd227eff0_0, 0;
    %load/vec4 v0000022dd227db50_0;
    %assign/vec4 v0000022dd227f810_0, 0;
    %load/vec4 v0000022dd227ef50_0;
    %assign/vec4 v0000022dd227f590_0, 0;
    %load/vec4 v0000022dd227eeb0_0;
    %assign/vec4 v0000022dd227f4f0_0, 0;
    %load/vec4 v0000022dd227ee10_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000022dd227f8b0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000022dd1f99f50;
T_21 ;
    %wait E_0000022dd21d9260;
    %load/vec4 v0000022dd228e9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022dd228e620_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000022dd228e620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022dd228e620_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000022dd21fca90;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022dd228f020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022dd228f0c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000022dd21fca90;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000022dd228f020_0;
    %inv;
    %assign/vec4 v0000022dd228f020_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000022dd21fca90;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022dd228f0c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022dd228f0c0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000022dd228eee0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
