differentiator__998: differentiator
reg__652: multi_ddr_to_sdr
counter__512: RTL_REG_SYNC2
reg__587: RTL_REG_ASYNC0
datapath__1395: blk_mem_gen_10
counter__949: RTL_REG_SYNC2
integrator__47: blk_mem_gen_11
datapath__1404: blk_mem_gen_10
reg__676: reg__11
muxpart__191: muxpart__191
reg__2367: blk_mem_gen_9
reg__960: multi_ddr_to_sdr
logic__608: logic__40
reg__2904: reg__18
logic__766: logic__40
logic__2129: blk_mem_gen_8
logic__351: logic__40
differentiator__856: differentiator
reg__1241: reg__11
cic__177: cic
logic__1622: logic__40
reg__735: reg__11
case__120: clk_wiz_0
counter__761: RTL_REG_SYNC2
case__44: case__44
logic__1722: RTL_OR1
integrator__663: blk_mem_gen_11
logic__753: blk_mem_gen_8
counter__462: RTL_REG_SYNC2
logic__2147: state_machine
differentiator__258: differentiator
counter__179: counter__3
counter__586: RTL_REG_SYNC2
reg__1238: RTL_REG_ASYNC0
counter__28: RTL_REG_SYNC2
integrator__669: blk_mem_gen_11
differentiator__633: differentiator
reg__2384: RTL_REG_ASYNC0
counter__403: counter__3
datapath__1322: blk_mem_gen_10
counter__635: counter__3
case__195: clk_wiz_0
case__64: clk_wiz_0
counter__102: RTL_REG_SYNC2
cic__250: cic
datapath__1256: blk_mem_gen_10
datapath__1283: RTL_REG_ASYNC1
logic__601: blk_mem_gen_8
datapath__1065: blk_mem_gen_10
integrator__426: blk_mem_gen_11
counter__1002: RTL_REG_SYNC2
counter__971: counter__3
muxpart__241: muxpart__241
logic__1923: state_machine
counter__545: RTL_REG_SYNC2
datapath__1437: blk_mem_gen_10
datapath__1501: blk_mem_gen_10
cic__185: cic
datapath__983: RTL_REG_ASYNC1
logic__1890: RTL_OR1
differentiator__714: differentiator
logic__818: RTL_OR1
counter__277: RTL_REG_SYNC2
case__364: case__53
reg__738: RTL_MUX10
reg__1108: RTL_REG_ASYNC0
datapath__474: blk_mem_gen_10
logic__1386: RTL_OR1
reg__791: RTL_REG_ASYNC0
logic__1259: state_machine
muxpart__134: muxpart__134
reg__740: multi_ddr_to_sdr
counter__571: counter__3
reg__1514: reg__11
logic__2276: logic__41
reg__1007: RTL_REG_ASYNC0
reg__1802: reg__11
integrator__52: blk_mem_gen_11
blk_mem_gen_14: blk_mem_gen_14
case__215: clk_wiz_0
reg__262: reg__11
reg__2351: RTL_REG_ASYNC0
counter__478: RTL_REG_SYNC2
integrator__312: blk_mem_gen_11
logic__2132: logic__41
datapath__574: RTL_ADD0
datapath__1001: RTL_REG_ASYNC1
reg__2071: multi_ddr_to_sdr
logic__520: logic__40
logic__2139: state_machine
reg__1937: RTL_MUX10
differentiator__422: differentiator
reg__691: reg__11
reg__140: RTL_REG_ASYNC0
counter__20: RTL_REG_SYNC2
logic__2072: logic__40
reg__1723: reg__11
reg__2076: RTL_REG_ASYNC0
datapath__93: blk_mem_gen_10
logic__1350: logic__40
logic__668: logic__41
reg__2132: reg__11
reg__655: RTL_REG_ASYNC0
logic__1028: logic__41
differentiator__103: differentiator
reg__493: reg__11
datapath__964: RTL_ADD0
reg__782: RTL_MUX10
case__249: clk_wiz_0
logic__1131: state_machine
differentiator__853: differentiator
differentiator__398: differentiator
cic__214: cic
logic__1775: logic__40
logic__573: logic__40
differentiator__612: differentiator
datapath__110: blk_mem_gen_10
reg__2116: RTL_REG_ASYNC0
logic__1511: logic__40
datapath__395: RTL_REG_ASYNC1
reg__2694: RTL_REG_ASYNC0
reg__2724: reg__11
case__71: clk_wiz_0
differentiator__889: differentiator
logic__1287: logic__40
reg__394: reg__11
logic__2418: logic__303
integrator__208: blk_mem_gen_11
logic__1397: logic__40
reg__593: RTL_REG_ASYNC0
logic__1706: RTL_OR1
logic__1863: logic__40
logic__339: state_machine
differentiator__245: differentiator
case__298: clk_wiz_0
logic__2010: RTL_OR1
datapath__850: RTL_ADD0
differentiator__821: differentiator
datapath__568: RTL_ADD0
logic__1545: blk_mem_gen_8
logic__1896: logic__40
muxpart__219: muxpart__219
reg__2738: RTL_REG_ASYNC0
reg__2163: reg__11
datapath__1391: RTL_REG_ASYNC1
integrator__694: blk_mem_gen_11
reg__635: RTL_REG_ASYNC0
datapath__1055: RTL_REG_ASYNC1
differentiator__789: differentiator
case__381: case__36
logic__779: state_machine
reg__2616: reg__11
counter__257: RTL_REG_SYNC2
logic__1354: RTL_OR1
logic__801: blk_mem_gen_8
datapath__639: blk_mem_gen_10
reg__2683: RTL_REG_ASYNC0
reg__506: reg__11
case__348: case__53
differentiator__319: differentiator
logic__1637: logic__40
logic__1151: logic__40
reg__1521: multi_ddr_to_sdr
datapath__128: blk_mem_gen_10
differentiator__150: differentiator
reg__388: multi_ddr_to_sdr
logic__839: logic__40
datapath__1351: blk_mem_gen_10
reg__1389: multi_ddr_to_sdr
reg__198: reg__11
logic__8: RTL_MUX15
datapath__539: RTL_REG_ASYNC1
reg__2547: RTL_REG_ASYNC0
logic__2182: logic__40
datapath__653: RTL_REG_ASYNC1
reg__2343: reg__11
logic__1769: blk_mem_gen_8
reg__398: blk_mem_gen_9
counter__125: RTL_REG_SYNC2
datapath__582: blk_mem_gen_10
reg__710: RTL_REG_ASYNC0
case__103: clk_wiz_0
reg__1118: reg__11
counter__331: counter__3
reg__1720: RTL_REG_ASYNC0
reg__2880: reg__18
datapath__1277: RTL_REG_ASYNC1
reg__2688: RTL_REG_ASYNC0
datapath__1181: RTL_REG_ASYNC1
integrator__408: blk_mem_gen_11
differentiator__733: differentiator
reg__2609: blk_mem_gen_9
reg__1523: reg__11
logic__1493: logic__40
logic__518: logic__40
differentiator__813: differentiator
logic__741: logic__40
reg__2091: RTL_MUX10
differentiator__329: differentiator
datapath__1428: blk_mem_gen_10
logic__473: blk_mem_gen_8
reg__2167: reg__11
counter__537: RTL_REG_SYNC2
datapath__1291: blk_mem_gen_10
datapath__1441: blk_mem_gen_10
reg__322: multi_ddr_to_sdr
datapath__931: blk_mem_gen_10
muxpart__266: muxpart__266
logic__1067: state_machine
reg__538: RTL_REG_ASYNC0
datapath__138: blk_mem_gen_10
differentiator__945: differentiator
case__58: case__58
differentiator__116: differentiator
counter__424: RTL_REG_SYNC2
reg__2578: RTL_REG_ASYNC0
integrator__44: blk_mem_gen_11
reg__966: reg__11
datapath__705: blk_mem_gen_10
logic__1648: logic__40
reg__897: RTL_REG_ASYNC0
counter__848: RTL_REG_SYNC2
logic__1781: logic__40
integrator__761: blk_mem_gen_11
logic__1930: RTL_OR1
datapath__1400: blk_mem_gen_10
logic__535: logic__40
reg__758: RTL_REG_ASYNC0
logic__602: RTL_OR1
datapath__677: RTL_REG_ASYNC1
counter__544: RTL_REG_SYNC2
datapath__1045: blk_mem_gen_10
differentiator__546: differentiator
reg__1785: multi_ddr_to_sdr
reg__2728: reg__11
datapath__131: RTL_REG_ASYNC1
reg__1829: multi_ddr_to_sdr
differentiator__474: differentiator
reg__833: RTL_REG_ASYNC0
logic__901: logic__40
reg__1096: reg__11
logic__1184: logic__40
logic__1036: logic__41
datapath__824: blk_mem_gen_10
logic__475: state_machine
logic__1743: logic__40
counter__728: RTL_REG_SYNC2
muxpart__28: muxpart__28
reg__541: blk_mem_gen_9
reg__2842: reg__20
datapath__153: blk_mem_gen_10
logic__1406: logic__40
logic__1474: RTL_OR1
reg__1598: multi_ddr_to_sdr
muxpart__169: muxpart__169
datapath__943: blk_mem_gen_10
reg__1198: RTL_REG_ASYNC0
differentiator__405: differentiator
datapath__438: blk_mem_gen_10
integrator__580: blk_mem_gen_11
reg__2083: RTL_REG_ASYNC0
integrator__704: blk_mem_gen_11
reg__1306: RTL_REG_ASYNC0
differentiator__49: differentiator
reg__736: RTL_REG_ASYNC0
logic__343: logic__40
reg__3066: reg__3042
logic__711: logic__40
counter__289: RTL_REG_SYNC2
reg__1160: reg__11
reg__2395: RTL_REG_ASYNC0
logic__323: state_machine
datapath__1374: blk_mem_gen_10
reg__1629: RTL_MUX10
reg__761: blk_mem_gen_9
differentiator__696: differentiator
datapath__35: RTL_REG_ASYNC1
signinv__1: signinv__1
datapath__216: blk_mem_gen_10
logic__2148: logic__41
reg__517: reg__11
counter__701: RTL_REG_SYNC2
datapath__970: RTL_ADD0
datapath__1238: blk_mem_gen_10
logic__1388: logic__41
datapath__340: RTL_ADD0
differentiator__51: differentiator
logic__1344: logic__40
reg__1953: RTL_REG_ASYNC0
case__124: clk_wiz_0
logic__1959: logic__40
reg__362: RTL_REG_ASYNC0
case__309: clk_wiz_0
datapath__86: blk_mem_gen_10
differentiator__1007: differentiator
counter__615: counter__3
counter__684: RTL_REG_SYNC2
reg__892: RTL_MUX10
reg__1980: reg__11
differentiator__779: differentiator
datapath__125: RTL_REG_ASYNC1
logic__2128: logic__40
reg__428: RTL_REG_ASYNC0
logic__1681: blk_mem_gen_8
datapath__793: blk_mem_gen_10
reg__2699: RTL_REG_ASYNC0
logic__2170: RTL_OR1
logic__1552: logic__40
datapath__1547: RTL_REG_ASYNC1
logic__2127: logic__40
integrator__512: blk_mem_gen_11
reg__275: reg__11
integrator__61: blk_mem_gen_11
reg__951: reg__11
reg__1418: RTL_REG_ASYNC0
reg__1216: RTL_REG_ASYNC0
integrator__493: blk_mem_gen_11
datapath__117: blk_mem_gen_10
differentiator__468: differentiator
cic__104: cic
differentiator__951: differentiator
differentiator__762: differentiator
datapath__557: RTL_REG_ASYNC1
datapath__1129: blk_mem_gen_10
datapath__1419: blk_mem_gen_10
logic__2335: logic__40
datapath__770: blk_mem_gen_10
datapath__1477: blk_mem_gen_10
reg__868: RTL_REG_ASYNC0
logic__692: logic__41
reg__1975: RTL_REG_ASYNC0
differentiator__283: differentiator
differentiator__558: differentiator
counter__749: RTL_REG_SYNC2
counter__985: RTL_REG_SYNC2
counter__437: RTL_REG_SYNC2
counter__10: RTL_REG_SYNC2
reg__2041: RTL_REG_ASYNC0
reg__693: reg__11
datapath__1223: RTL_REG_ASYNC1
case__334: case__53
datapath__316: RTL_ADD0
differentiator__420: differentiator
counter__1020: RTL_REG_SYNC2
counter__912: RTL_REG_SYNC2
datapath__1370: blk_mem_gen_10
integrator__422: blk_mem_gen_11
datapath__1308: blk_mem_gen_10
integrator__271: blk_mem_gen_11
datapath__178: RTL_ADD0
reg__1400: multi_ddr_to_sdr
reg__2655: RTL_REG_ASYNC0
logic__2343: logic__40
reg__1123: RTL_MUX10
integrator__672: blk_mem_gen_11
counter__783: counter__3
reg__1494: reg__11
reg__2736: RTL_REG_ASYNC0
integrator__541: blk_mem_gen_11
datapath__987: blk_mem_gen_10
muxpart__221: muxpart__221
reg__743: RTL_REG_ASYNC0
counter__392: RTL_REG_SYNC2
reg__1643: RTL_REG_ASYNC0
logic__378: RTL_OR1
reg__543: RTL_REG_ASYNC0
reg__562: RTL_MUX10
reg__2413: RTL_REG_ASYNC0
reg__988: reg__11
datapath__284: blk_mem_gen_10
case__355: case__53
case__107: clk_wiz_0
cic__252: cic
datapath__898: RTL_ADD0
cic__184: cic
differentiator__308: differentiator
counter__233: RTL_REG_SYNC2
datapath__1531: blk_mem_gen_10
differentiator__45: differentiator
logic__471: logic__40
logic__1454: logic__40
reg__1359: RTL_REG_ASYNC0
logic__2354: RTL_OR1
reg__3074: reg__3034
datapath__248: blk_mem_gen_10
reg__1667: RTL_REG_ASYNC0
reg__1202: multi_ddr_to_sdr
reg__750: blk_mem_gen_9
reg__2193: RTL_REG_ASYNC0
logic__1805: logic__40
reg__1844: reg__11
reg__779: reg__11
reg__1559: RTL_REG_ASYNC0
differentiator__382: differentiator
logic__1715: state_machine
logic__1571: state_machine
counter__456: RTL_REG_SYNC2
logic__1593: blk_mem_gen_8
reg__2051: reg__11
counter__858: RTL_REG_SYNC2
case__18: case__45
logic__303: logic__303
counter__640: RTL_REG_SYNC2
reg__1865: RTL_REG_ASYNC0
datapath__1028: blk_mem_gen_10
differentiator__791: differentiator
reg__1995: RTL_REG_ASYNC0
counter__180: RTL_REG_SYNC2
counter__620: RTL_REG_SYNC2
reg__435: RTL_REG_ASYNC0
reg__991: RTL_MUX10
integrator__291: blk_mem_gen_11
reg__1882: RTL_MUX10
datapath__460: RTL_ADD0
reg__1112: RTL_MUX10
datapath__1521: blk_mem_gen_10
integrator__51: blk_mem_gen_11
logic__585: blk_mem_gen_8
logic__2054: logic__40
counter__976: RTL_REG_SYNC2
logic__1532: logic__41
logic__1394: RTL_OR1
datapath__866: blk_mem_gen_10
datapath__1161: blk_mem_gen_10
reg__891: reg__11
integrator__366: blk_mem_gen_11
reg__2633: RTL_REG_ASYNC0
logic__1122: RTL_OR1
logic__708: logic__41
reg__721: RTL_REG_ASYNC0
differentiator__935: differentiator
logic__2194: RTL_OR1
datapath__23: datapath__23
datapath__555: blk_mem_gen_10
counter__980: RTL_REG_SYNC2
case__173: clk_wiz_0
datapath__232: RTL_ADD0
reg__1903: reg__11
reg__2366: RTL_MUX10
counter__559: counter__3
differentiator__419: differentiator
datapath__967: blk_mem_gen_10
logic__1226: RTL_OR1
integrator__191: blk_mem_gen_11
datapath__1492: RTL_ADD0
datapath__925: blk_mem_gen_10
logic__2301: logic__40
datapath__648: blk_mem_gen_10
differentiator__269: differentiator
reg__2466: blk_mem_gen_9
reg__1230: reg__11
reg__566: reg__11
differentiator__481: differentiator
logic__1546: RTL_OR1
case__382: case__35
reg__1655: reg__11
logic__1801: blk_mem_gen_8
reg__1885: RTL_REG_ASYNC0
logic__579: state_machine
datapath__1211: RTL_REG_ASYNC1
datapath__717: blk_mem_gen_10
logic__1972: logic__41
logic__1213: logic__40
differentiator__581: differentiator
reg__504: reg__11
case__161: clk_wiz_0
cic__103: cic
differentiator__306: differentiator
logic__1839: logic__40
reg__399: multi_ddr_to_sdr
logic__1785: blk_mem_gen_8
reg__2279: blk_mem_gen_9
logic__2382: logic__303
reg__1438: RTL_REG_ASYNC0
logic__1616: logic__40
datapath__37: blk_mem_gen_10
logic__385: blk_mem_gen_8
signinv__22: signinv__9
muxpart__165: muxpart__165
logic__1752: logic__40
datapath__145: blk_mem_gen_10
reg__1403: RTL_REG_ASYNC0
reg__547: RTL_REG_ASYNC0
logic__371: state_machine
datapath__704: blk_mem_gen_10
reg__371: RTL_REG_ASYNC0
differentiator__214: differentiator
datapath__206: blk_mem_gen_10
reg__728: blk_mem_gen_9
reg__629: blk_mem_gen_9
logic__1251: state_machine
differentiator__729: differentiator
reg__656: reg__11
logic__2317: logic__40
datapath__1227: blk_mem_gen_10
reg__1263: reg__11
counter__827: counter__3
counter__789: RTL_REG_SYNC2
integrator__656: blk_mem_gen_11
counter__164: RTL_REG_SYNC2
muxpart__120: muxpart__120
differentiator__950: differentiator
case__203: clk_wiz_0
integrator__128: blk_mem_gen_11
differentiator__512: differentiator
differentiator__200: differentiator
counter__182: RTL_REG_SYNC2
datapath__740: blk_mem_gen_10
reg__2645: reg__11
reg__2556: RTL_REG_ASYNC0
integrator__486: blk_mem_gen_11
logic__1553: blk_mem_gen_8
differentiator__844: differentiator
datapath__636: blk_mem_gen_10
differentiator__317: differentiator
datapath__462: blk_mem_gen_10
logic__1727: logic__40
reg__2798: RTL_REG_ASYNC0
blk_mem_gen_12__1: blk_mem_gen_12
integrator__684: blk_mem_gen_11
reg__1311: blk_mem_gen_9
datapath__600: blk_mem_gen_10
reg__581: reg__11
logic__511: logic__40
case__333: case__53
reg__3033: cic_array
integrator__192: blk_mem_gen_11
integrator__135: blk_mem_gen_11
differentiator__487: differentiator
counter__7: counter__3
differentiator__485: differentiator
reg__1386: reg__11
reg__188: RTL_MUX10
logic__1095: logic__40
reg__1870: reg__11
integrator__341: blk_mem_gen_11
reg__2665: multi_ddr_to_sdr
logic__2044: logic__41
reg__1442: RTL_MUX10
counter__290: RTL_REG_SYNC2
cic__202: cic
integrator__503: blk_mem_gen_11
differentiator__507: differentiator
case__207: clk_wiz_0
reg__2749: RTL_REG_ASYNC0
datapath__1359: blk_mem_gen_10
datapath__1187: RTL_REG_ASYNC1
logic__2370: logic__303
integrator__151: blk_mem_gen_11
differentiator__940: differentiator
counter__139: counter__3
reg__462: reg__11
reg__2956: reg__20
integrator__497: blk_mem_gen_11
datapath__133: blk_mem_gen_10
integrator__752: blk_mem_gen_11
logic__1858: RTL_OR1
reg__2246: blk_mem_gen_9
logic__1115: state_machine
muxpart__202: muxpart__202
reg__441: RTL_MUX10
mux_shift__24: mux_shift
integrator__655: blk_mem_gen_11
datapath__1306: RTL_ADD0
integrator__75: blk_mem_gen_11
blk_mem_gen_10__1: blk_mem_gen_10
reg__502: reg__11
integrator__465: blk_mem_gen_11
differentiator__899: differentiator
logic__1043: state_machine
case__17: case__46
reg__926: blk_mem_gen_9
counter__304: RTL_REG_SYNC2
logic__331: state_machine
integrator__741: blk_mem_gen_11
integrator__590: blk_mem_gen_11
counter__859: counter__3
case__277: clk_wiz_0
reg__1138: reg__11
integrator__727: blk_mem_gen_11
integrator__383: blk_mem_gen_11
logic__1780: logic__41
datapath__1406: blk_mem_gen_10
differentiator__322: differentiator
logic__622: logic__40
reg__3044: RTL_ADD20
datapath__784: RTL_ADD0
reg__2959: reg__20
cic__118: cic
datapath__1228: RTL_ADD0
reg__2635: RTL_REG_ASYNC0
datapath__102: blk_mem_gen_10
counter__862: RTL_REG_SYNC2
integrator__453: blk_mem_gen_11
datapath__662: blk_mem_gen_10
reg__1784: blk_mem_gen_9
logic__2000: logic__40
reg__2865: reg__18
reg__611: RTL_REG_ASYNC0
reg__2506: reg__11
datapath__279: blk_mem_gen_10
case__196: clk_wiz_0
reg__1397: reg__11
reg__181: reg__11
reg__2107: RTL_REG_ASYNC0
differentiator__938: differentiator
logic__1913: blk_mem_gen_8
logic__877: logic__40
reg__819: reg__11
reg__1834: RTL_REG_ASYNC0
counter__86: RTL_REG_SYNC2
logic__623: logic__40
reg__1382: reg__11
logic__1387: state_machine
mux_shift__57: mux_shift
reg__1960: blk_mem_gen_9
counter__399: counter__3
logic__552: logic__40
logic__763: state_machine
datapath__261: blk_mem_gen_10
case__166: clk_wiz_0
reg__1869: RTL_REG_ASYNC0
logic__1158: logic__40
differentiator__784: differentiator
differentiator__118: differentiator
reg__2719: blk_mem_gen_9
counter__313: RTL_REG_SYNC2
counter__218: RTL_REG_SYNC2
logic__325: logic__40
logic__2350: logic__40
cic__167: cic
differentiator__152: differentiator
datapath__868: RTL_ADD0
datapath__904: RTL_ADD0
reg__2055: reg__11
cic__130: cic
counter__262: RTL_REG_SYNC2
reg__1663: blk_mem_gen_9
differentiator__232: differentiator
logic__487: logic__40
case__313: case__53
logic__2312: logic__40
logic__1412: logic__41
reg__240: reg__11
integrator__401: blk_mem_gen_11
datapath__1562: datapath__1558
logic__1741: logic__40
reg__1430: reg__11
reg__876: reg__11
reg__2403: reg__11
differentiator__390: differentiator
counter__410: RTL_REG_SYNC2
logic__465: blk_mem_gen_8
case__154: clk_wiz_0
integrator__237: blk_mem_gen_11
counter__902: RTL_REG_SYNC2
signinv__31: signinv
counter__966: RTL_REG_SYNC2
counter__398: RTL_REG_SYNC2
integrator__739: blk_mem_gen_11
reg__316: RTL_REG_ASYNC0
datapath__191: RTL_REG_ASYNC1
datapath__15: datapath__15
logic__1625: blk_mem_gen_8
muxpart__59: muxpart__59
logic__1955: state_machine
logic__1172: logic__41
integrator__86: blk_mem_gen_11
differentiator__668: differentiator
datapath__259: blk_mem_gen_10
counter__88: RTL_REG_SYNC2
reg__970: blk_mem_gen_9
muxpart__179: muxpart__179
reg__695: blk_mem_gen_9
case__337: case__53
counter__379: counter__3
logic__888: logic__40
reg__2985: reg__18
reg__2374: reg__11
reg__2117: reg__11
reg__147: RTL_REG_ASYNC0
logic__442: RTL_OR1
datapath__268: RTL_ADD0
datapath__812: blk_mem_gen_10
counter__395: counter__3
differentiator__263: differentiator
datapath__1381: blk_mem_gen_10
datapath__906: blk_mem_gen_10
logic__2173: logic__40
logic__1321: blk_mem_gen_8
reg__2520: RTL_MUX10
logic__1669: logic__40
reg__2835: RTL_REG_ASYNC0
counter__11: counter__3
datapath__592: RTL_ADD0
counter__452: RTL_REG_SYNC2
reg__2195: RTL_REG_ASYNC0
logic__1900: logic__41
integrator__370: blk_mem_gen_11
reg__715: reg__11
datapath__734: blk_mem_gen_10
reg__1936: reg__11
logic__433: blk_mem_gen_8
integrator__13: blk_mem_gen_11
reg__1897: reg__11
logic__1268: logic__41
logic__787: state_machine
reg__1132: RTL_REG_ASYNC0
integrator__181: blk_mem_gen_11
datapath__1184: blk_mem_gen_10
reg__304: reg__11
case__206: clk_wiz_0
datapath__82: RTL_ADD0
datapath__1425: blk_mem_gen_10
reg__640: blk_mem_gen_9
reg__2536: RTL_REG_ASYNC0
reg__1831: reg__11
cic__246: cic
reg__1501: reg__11
logic__606: logic__40
counter__968: RTL_REG_SYNC2
reg__1848: reg__11
counter__83: counter__3
reg__2852: reg__19
reg__1146: blk_mem_gen_9
datapath__285: blk_mem_gen_10
datapath__66: blk_mem_gen_10
integrator__2: blk_mem_gen_11
differentiator__934: differentiator
logic__862: logic__40
datapath__647: RTL_REG_ASYNC1
reg__2084: reg__11
counter__818: RTL_REG_SYNC2
logic__762: RTL_OR1
datapath__697: blk_mem_gen_10
reg__510: RTL_REG_ASYNC0
counter__241: RTL_REG_SYNC2
counter__565: RTL_REG_SYNC2
reg__1504: RTL_REG_ASYNC0
reg__2962: reg__20
logic__1188: logic__41
reg__2726: reg__11
reg__254: RTL_MUX10
reg__331: RTL_MUX10
logic__831: logic__40
logic__1841: blk_mem_gen_8
integrator__708: blk_mem_gen_11
reg__165: reg__11
logic__1562: RTL_OR1
counter__542: RTL_REG_SYNC2
differentiator__622: differentiator
differentiator__459: differentiator
logic__1215: logic__40
counter__917: RTL_REG_SYNC2
reg__172: reg__11
reg__1148: RTL_REG_ASYNC0
datapath__1189: blk_mem_gen_10
case__323: case__53
differentiator__722: differentiator
logic__566: logic__40
reg__1036: blk_mem_gen_9
reg__1086: RTL_REG_ASYNC0
datapath__897: blk_mem_gen_10
logic__1202: RTL_OR1
datapath__379: blk_mem_gen_10
datapath__661: blk_mem_gen_10
logic__709: logic__40
reg__2927: reg__19
counter__611: counter__3
differentiator__725: differentiator
reg__1840: multi_ddr_to_sdr
reg__2235: blk_mem_gen_9
counter__482: RTL_REG_SYNC2
rom: rom
muxpart__113: muxpart__113
reg__742: reg__11
reg__1169: multi_ddr_to_sdr
cic__194: cic
datapath__1319: RTL_REG_ASYNC1
counter__104: RTL_REG_SYNC2
reg__616: reg__11
datapath__861: blk_mem_gen_10
reg__1568: RTL_REG_ASYNC0
logic__887: logic__40
logic__1529: blk_mem_gen_8
reg__2282: reg__11
counter__134: RTL_REG_SYNC2
reg__2052: RTL_REG_ASYNC0
reg__233: blk_mem_gen_9
reg__161: reg__11
logic__844: logic__41
integrator__433: blk_mem_gen_11
reg__1271: RTL_REG_ASYNC0
logic__2320: logic__40
logic__1642: RTL_OR1
logic__1770: RTL_OR1
counter__411: counter__3
datapath__200: blk_mem_gen_10
reg__1100: reg__11
integrator__643: blk_mem_gen_11
integrator__736: blk_mem_gen_11
datapath__804: blk_mem_gen_10
logic__738: RTL_OR1
reg__2826: RTL_REG_ASYNC0
case__118: clk_wiz_0
case__35: case__35
reg__1525: reg__11
integrator__105: blk_mem_gen_11
logic__2298: RTL_OR1
counter__655: counter__3
logic__1366: logic__40
datapath__1377: blk_mem_gen_10
muxpart__132: muxpart__132
reg__1485: reg__11
reg__1909: RTL_REG_ASYNC0
datapath__1253: RTL_REG_ASYNC1
logic__644: logic__41
reg__1441: reg__11
reg__223: multi_ddr_to_sdr
case__324: case__53
counter__822: RTL_REG_SYNC2
datapath__433: blk_mem_gen_10
reg__438: reg__11
logic__1550: logic__40
logic__2205: logic__40
counter__420: RTL_REG_SYNC2
reg__1782: reg__11
logic__1789: logic__40
logic__1359: logic__40
reg__1949: blk_mem_gen_9
cic__135: cic
differentiator__378: differentiator
reg__3013: reg__20
reg__142: RTL_REG_ASYNC0
datapath__32: blk_mem_gen_10
muxpart__30: muxpart__30
counter__796: RTL_REG_SYNC2
logic__1744: logic__40
datapath__1489: blk_mem_gen_10
logic__2085: logic__40
datapath__1468: RTL_ADD0
reg__1285: reg__11
datapath__388: RTL_ADD0
logic__2172: logic__41
datapath__989: RTL_REG_ASYNC1
counter__30: RTL_REG_SYNC2
logic__1404: logic__41
integrator__567: blk_mem_gen_11
counter__781: RTL_REG_SYNC2
reg__550: reg__11
integrator__30: blk_mem_gen_11
logic__1113: blk_mem_gen_8
integrator__196: blk_mem_gen_11
datapath__477: blk_mem_gen_10
differentiator__64: differentiator
differentiator__424: differentiator
logic__1155: state_machine
reg__2197: RTL_REG_ASYNC0
counter__159: counter__3
counter__627: counter__3
logic__1894: logic__40
reg__2716: RTL_REG_ASYNC0
logic__1922: RTL_OR1
logic__1751: logic__40
logic__1173: logic__40
datapath__665: RTL_REG_ASYNC1
muxpart__121: muxpart__121
logic__2051: state_machine
counter__829: RTL_REG_SYNC2
logic__1929: blk_mem_gen_8
reg__900: reg__11
reg__2396: reg__11
logic__2319: logic__40
reg__2200: reg__11
reg__2176: reg__11
counter__309: RTL_REG_SYNC2
muxpart__262: muxpart__262
case__269: clk_wiz_0
counter__126: RTL_REG_SYNC2
reg__2560: RTL_REG_ASYNC0
reg__379: reg__11
integrator__172: blk_mem_gen_11
cic__171: cic
logic__791: logic__40
counter__538: RTL_REG_SYNC2
muxpart__98: muxpart__98
logic__1218: RTL_OR1
counter__802: RTL_REG_SYNC2
datapath__979: blk_mem_gen_10
reg__1775: RTL_REG_ASYNC0
datapath__893: RTL_REG_ASYNC1
reg__967: RTL_REG_ASYNC0
differentiator__730: differentiator
integrator__185: blk_mem_gen_11
datapath__1558: datapath__24
integrator__413: blk_mem_gen_11
cic__164: cic
differentiator__533: differentiator
integrator__7: blk_mem_gen_11
logic__521: blk_mem_gen_8
differentiator__486: differentiator
counter__873: RTL_REG_SYNC2
integrator__165: blk_mem_gen_11
counter__87: counter__3
counter__319: counter__3
reg__2271: reg__11
reg__439: RTL_REG_ASYNC0
reg__340: RTL_REG_ASYNC0
reg__272: RTL_REG_ASYNC0
datapath__1288: RTL_ADD0
case__287: clk_wiz_0
differentiator__207: differentiator
reg__1046: RTL_MUX10
logic__1309: logic__40
reg__518: RTL_MUX10
counter__333: RTL_REG_SYNC2
integrator__764: blk_mem_gen_11
reg__756: RTL_REG_ASYNC0
differentiator__999: differentiator
datapath__514: RTL_ADD0
counter__291: counter__3
logic__539: state_machine
reg__1631: multi_ddr_to_sdr
differentiator__178: differentiator
counter__52: RTL_REG_SYNC2
counter__286: RTL_REG_SYNC2
reg__1638: RTL_REG_ASYNC0
datapath__356: blk_mem_gen_10
reg__193: RTL_REG_ASYNC0
counter__1024: RTL_REG_SYNC2
reg__684: blk_mem_gen_9
counter__835: counter__3
datapath__1336: RTL_ADD0
reg__1813: reg__11
reg__429: reg__11
reg__1137: RTL_REG_ASYNC0
integrator__765: blk_mem_gen_11
integrator__721: blk_mem_gen_11
datapath__596: blk_mem_gen_10
counter__706: RTL_REG_SYNC2
reg__1762: blk_mem_gen_9
differentiator__615: differentiator
reg__1436: RTL_REG_ASYNC0
integrator__714: blk_mem_gen_11
logic__1514: RTL_OR1
datapath__651: blk_mem_gen_10
reg__1543: multi_ddr_to_sdr
differentiator__525: differentiator
datapath__966: blk_mem_gen_10
reg__576: RTL_REG_ASYNC0
reg__8: reg__8
reg__2170: multi_ddr_to_sdr
logic__1300: logic__41
muxpart__22: muxpart__22
counter__166: RTL_REG_SYNC2
datapath__751: blk_mem_gen_10
differentiator__225: differentiator
differentiator__658: differentiator
counter__76: RTL_REG_SYNC2
integrator__407: blk_mem_gen_11
reg__2795: RTL_MUX10
differentiator__770: differentiator
muxpart__238: muxpart__238
datapath__1420: RTL_ADD0
integrator__378: blk_mem_gen_11
counter__868: RTL_REG_SYNC2
logic__1070: logic__40
counter__157: RTL_REG_SYNC2
reg__1105: reg__11
logic__1187: state_machine
datapath__179: RTL_REG_ASYNC1
logic__1563: state_machine
counter__388: RTL_REG_SYNC2
case__306: clk_wiz_0
reg__893: blk_mem_gen_9
datapath__831: blk_mem_gen_10
datapath__927: blk_mem_gen_10
reg__1610: RTL_REG_ASYNC0
differentiator__523: differentiator
reg__2983: reg__20
differentiator__266: differentiator
counter__677: RTL_REG_SYNC2
integrator__457: blk_mem_gen_11
case__218: clk_wiz_0
datapath__1270: RTL_ADD0
differentiator__135: differentiator
logic__1233: blk_mem_gen_8
reg__1731: RTL_REG_ASYNC0
counter__214: RTL_REG_SYNC2
integrator__107: blk_mem_gen_11
logic__1898: RTL_OR1
reg__2127: RTL_REG_ASYNC0
datapath__1488: blk_mem_gen_10
integrator__415: blk_mem_gen_11
counter__661: RTL_REG_SYNC2
logic__953: blk_mem_gen_8
reg__2869: reg__20
integrator__675: blk_mem_gen_11
logic__353: blk_mem_gen_8
cic__122: cic
differentiator__551: differentiator
reg__2287: RTL_REG_ASYNC0
reg__1998: reg__11
datapath__854: blk_mem_gen_10
counter__523: counter__3
counter__694: RTL_REG_SYNC2
reg__1915: RTL_MUX10
counter__926: RTL_REG_SYNC2
reg__1905: blk_mem_gen_9
datapath__1024: RTL_ADD0
integrator__118: blk_mem_gen_11
reg__1602: reg__11
datapath__1373: RTL_REG_ASYNC1
differentiator__292: differentiator
integrator__289: blk_mem_gen_11
differentiator__652: differentiator
integrator__733: blk_mem_gen_11
cic__134: cic
cic__182: cic
logic__625: blk_mem_gen_8
logic__1361: blk_mem_gen_8
reg__294: RTL_REG_ASYNC0
reg__1874: RTL_REG_ASYNC0
reg__1231: RTL_REG_ASYNC0
counter__801: RTL_REG_SYNC2
logic__1569: blk_mem_gen_8
reg__1567: reg__11
reg__741: RTL_REG_ASYNC0
logic__1788: logic__41
differentiator__979: differentiator
case__125: clk_wiz_0
logic__2073: blk_mem_gen_8
logic__1077: logic__40
logic__1525: logic__40
reg__975: reg__11
blk_mem_gen_11__1: blk_mem_gen_11
counter__539: counter__3
integrator__363: blk_mem_gen_11
reg__2250: RTL_REG_ASYNC0
datapath__521: RTL_REG_ASYNC1
reg__633: RTL_REG_ASYNC0
datapath__1020: blk_mem_gen_10
logic__1956: logic__41
counter__238: RTL_REG_SYNC2
signinv__21: signinv__10
logic__678: logic__40
counter__194: RTL_REG_SYNC2
integrator__220: blk_mem_gen_11
differentiator__130: differentiator
integrator__345: blk_mem_gen_11
integrator__742: blk_mem_gen_11
datapath__43: blk_mem_gen_10
logic__1080: logic__40
ddr_to_sdr__4: RTL_ADD19
differentiator__996: differentiator
reg__794: blk_mem_gen_9
cic__174: cic
logic__2417: logic__303
reg__1498: blk_mem_gen_9
reg__1168: blk_mem_gen_9
blk_mem_gen_5: blk_mem_gen_5
datapath__194: blk_mem_gen_10
muxpart__211: muxpart__211
logic__574: logic__40
logic__2038: logic__40
logic__942: logic__40
counter__550: RTL_REG_SYNC2
integrator__621: blk_mem_gen_11
integrator__452: blk_mem_gen_11
counter__702: RTL_REG_SYNC2
counter__272: RTL_REG_SYNC2
reg__916: multi_ddr_to_sdr
logic__1589: logic__40
datapath__400: RTL_ADD0
cic__207: cic
logic__1499: state_machine
datapath__1350: blk_mem_gen_10
logic__1949: logic__40
logic__2237: logic__40
reg__622: RTL_REG_ASYNC0
integrator__268: blk_mem_gen_11
reg__1458: RTL_REG_ASYNC0
differentiator__403: differentiator
reg__2202: blk_mem_gen_9
logic__873: blk_mem_gen_8
integrator__418: blk_mem_gen_11
differentiator__98: differentiator
reg__2592: reg__11
datapath__328: RTL_ADD0
reg__338: RTL_REG_ASYNC0
logic__1971: state_machine
cic__132: cic
integrator__57: blk_mem_gen_11
logic__2423: logic__303
reg__660: reg__11
datapath__1331: RTL_REG_ASYNC1
logic__837: logic__40
datapath__405: blk_mem_gen_10
logic__1297: blk_mem_gen_8
datapath__962: blk_mem_gen_10
counter__124: RTL_REG_SYNC2
muxpart__102: muxpart__102
counter__264: RTL_REG_SYNC2
datapath__627: blk_mem_gen_10
muxpart__199: muxpart__199
integrator__730: blk_mem_gen_11
counter__736: RTL_REG_SYNC2
reg__1439: reg__11
reg__1914: reg__11
logic__2105: blk_mem_gen_8
datapath__49: blk_mem_gen_10
datapath__278: blk_mem_gen_10
differentiator__544: differentiator
logic__2311: logic__40
reg__1477: multi_ddr_to_sdr
muxpart: RTL_MUX14
blk_mem_gen_1: blk_mem_gen_1
reg__324: reg__11
differentiator__648: differentiator
reg__959: blk_mem_gen_9
counter__363: counter__3
logic__1672: logic__40
differentiator__210: differentiator
logic__679: logic__40
i2s_bus__1: i2s_bus
datapath__910: RTL_ADD0
counter__657: RTL_REG_SYNC2
reg__1580: reg__11
reg__666: RTL_REG_ASYNC0
logic__1595: state_machine
datapath__1029: blk_mem_gen_10
logic__576: logic__40
logic__510: logic__40
reg__2171: RTL_REG_ASYNC0
counter__936: RTL_REG_SYNC2
logic__1249: blk_mem_gen_8
datapath__879: blk_mem_gen_10
datapath__695: RTL_REG_ASYNC1
reg__535: reg__11
logic__2286: logic__40
datapath__99: blk_mem_gen_10
logic__1330: RTL_OR1
datapath__1190: blk_mem_gen_10
logic__2310: logic__40
reg__574: blk_mem_gen_9
blk_mem_gen_14__1: blk_mem_gen_14
blk_mem_gen_4: blk_mem_gen_4
logic__1399: logic__40
logic__1624: logic__40
logic__2342: logic__40
reg__2215: RTL_REG_ASYNC0
logic__1012: logic__41
differentiator__153: differentiator
reg__2654: multi_ddr_to_sdr
reg__1560: reg__11
logic__1799: logic__40
reg__2708: blk_mem_gen_9
reg__1806: blk_mem_gen_9
mux_shift__4: mux_shift
integrator__437: blk_mem_gen_11
case__149: clk_wiz_0
datapath__1245: blk_mem_gen_10
counter__485: RTL_REG_SYNC2
reg__825: reg__11
logic__800: logic__40
datapath__362: blk_mem_gen_10
integrator__32: blk_mem_gen_11
cic__244: cic
logic__1851: state_machine
reg__166: RTL_MUX10
datapath__763: blk_mem_gen_10
reg__1858: RTL_REG_ASYNC0
reg__2434: multi_ddr_to_sdr
differentiator__211: differentiator
logic__1917: logic__40
datapath__84: blk_mem_gen_10
datapath__161: RTL_REG_ASYNC1
reg__1665: RTL_REG_ASYNC0
logic__1635: state_machine
logic__932: logic__41
logic__2425: logic__303
counter__605: RTL_REG_SYNC2
differentiator__149: differentiator
differentiator__704: differentiator
muxpart__170: muxpart__170
reg__2945: reg__19
logic__1738: RTL_OR1
logic__940: logic__41
cic__149: cic
integrator__499: blk_mem_gen_11
reg__1239: reg__11
differentiator__572: differentiator
reg__1786: RTL_REG_ASYNC0
reg__154: reg__11
differentiator__777: differentiator
logic__1638: logic__40
integrator__82: blk_mem_gen_11
datapath__972: blk_mem_gen_10
logic__1247: logic__40
logic__1915: state_machine
counter__747: counter__3
reg__2164: RTL_REG_ASYNC0
datapath__148: RTL_ADD0
counter__247: counter__3
reg__2829: blk_mem_gen_9
logic__336: logic__40
differentiator__19: differentiator
counter__215: counter__3
integrator__284: blk_mem_gen_11
logic__2063: logic__40
reg__2436: reg__11
logic__466: RTL_OR1
reg__3054: RTL_REG1
datapath__1397: RTL_REG_ASYNC1
reg__1532: multi_ddr_to_sdr
reg__1652: blk_mem_gen_9
reg__1810: RTL_REG_ASYNC0
datapath__319: blk_mem_gen_10
logic__1957: logic__40
integrator__85: blk_mem_gen_11
logic__1079: logic__40
integrator__744: blk_mem_gen_11
logic__2242: RTL_OR1
muxpart__85: muxpart__85
cic__237: cic
reg__2582: RTL_REG_ASYNC0
integrator__698: blk_mem_gen_11
reg__1497: RTL_MUX10
reg__3051: RTL_ROM3
datapath__801: blk_mem_gen_10
reg__1480: RTL_REG_ASYNC0
cic__196: cic
case__51: case__51
datapath__26: blk_mem_gen_10
integrator__14: blk_mem_gen_11
integrator__48: blk_mem_gen_11
datapath__1229: RTL_REG_ASYNC1
integrator__286: blk_mem_gen_11
integrator__470: blk_mem_gen_11
differentiator__143: differentiator
logic__2410: logic__303
datapath__1467: blk_mem_gen_10
reg__2618: reg__11
differentiator__203: differentiator
datapath__905: RTL_REG_ASYNC1
reg__2069: RTL_MUX10
differentiator__692: differentiator
logic__2141: logic__40
reg__267: multi_ddr_to_sdr
logic__893: logic__40
case__188: clk_wiz_0
case__138: clk_wiz_0
reg__336: RTL_REG_ASYNC0
reg__778: RTL_REG_ASYNC0
logic__383: logic__40
differentiator__175: differentiator
differentiator__527: differentiator
cic__208: cic
integrator__766: blk_mem_gen_11
logic__1423: logic__40
integrator__37: blk_mem_gen_11
datapath__1326: blk_mem_gen_10
differentiator__971: differentiator
reg__1850: blk_mem_gen_9
reg__1261: reg__11
datapath__1239: blk_mem_gen_10
blk_mem_gen_15__1: blk_mem_gen_15
reg__361: reg__11
reg__2006: RTL_REG_ASYNC0
muxpart__133: muxpart__133
integrator__79: blk_mem_gen_11
logic__324: logic__41
reg__765: RTL_REG_ASYNC0
counter__57: RTL_REG_SYNC2
reg__1516: reg__11
reg__315: reg__11
datapath__1496: blk_mem_gen_10
cic__112: cic
logic__2383: logic__303
reg__1056: reg__11
counter__957: RTL_REG_SYNC2
reg__548: reg__11
integrator__364: blk_mem_gen_11
reg__2825: reg__11
counter__583: counter__3
differentiator__441: differentiator
reg__2310: reg__11
reg__461: RTL_REG_ASYNC0
datapath__1244: blk_mem_gen_10
integrator__313: blk_mem_gen_11
adder5bit16way__1: adder5bit16way
reg__405: reg__11
counter__240: RTL_REG_SYNC2
counter__673: RTL_REG_SYNC2
integrator__629: blk_mem_gen_11
counter__584: RTL_REG_SYNC2
logic__981: logic__40
counter__105: RTL_REG_SYNC2
signinv: signinv
integrator__186: blk_mem_gen_11
logic__1417: blk_mem_gen_8
datapath__443: RTL_REG_ASYNC1
differentiator__859: differentiator
differentiator__476: differentiator
reg__2378: blk_mem_gen_9
logic__1683: state_machine
differentiator__303: differentiator
logic__1433: blk_mem_gen_8
reg__2718: RTL_MUX10
reg__1431: RTL_MUX10
counter__116: RTL_REG_SYNC2
logic__1941: logic__40
counter__698: RTL_REG_SYNC2
differentiator__120: differentiator
counter__601: RTL_REG_SYNC2
datapath__1153: blk_mem_gen_10
muxpart__158: muxpart__158
reg__175: RTL_REG_ASYNC0
datapath__1131: blk_mem_gen_10
logic__731: state_machine
logic__1405: logic__40
logic__2332: logic__41
integrator__442: blk_mem_gen_11
differentiator__136: differentiator
reg__2670: RTL_REG_ASYNC0
reg__3056: RTL_ADD20
logic__772: logic__41
counter__165: RTL_REG_SYNC2
logic__1560: logic__40
datapath__722: blk_mem_gen_10
differentiator__782: differentiator
logic__590: logic__40
counter: counter
counter__158: RTL_REG_SYNC2
logic__892: logic__41
reg__22: reg__22
case__49: case__49
case__372: case__53
datapath__877: blk_mem_gen_10
case__182: clk_wiz_0
integrator__521: blk_mem_gen_11
reg__1694: reg__11
reg__1373: reg__11
reg__1414: RTL_REG_ASYNC0
datapath__1138: RTL_ADD0
reg__2419: RTL_REG_ASYNC0
datapath__1128: blk_mem_gen_10
logic__1294: logic__40
datapath__1051: blk_mem_gen_10
reg__2119: reg__11
datapath__384: blk_mem_gen_10
integrator__120: blk_mem_gen_11
muxpart__19: muxpart__19
reg__2970: reg__18
datapath__116: blk_mem_gen_10
reg__849: blk_mem_gen_9
counter__203: counter__3
integrator__3: blk_mem_gen_11
datapath__807: blk_mem_gen_10
differentiator__333: differentiator
reg__2797: multi_ddr_to_sdr
datapath__694: RTL_ADD0
datapath__742: RTL_ADD0
reg__1916: blk_mem_gen_9
logic__1856: logic__40
reg__2567: RTL_REG_ASYNC0
counter__922: RTL_REG_SYNC2
reg__2134: reg__11
reg__2003: RTL_MUX10
reg__1845: RTL_REG_ASYNC0
integrator__21: blk_mem_gen_11
differentiator__707: differentiator
logic__1197: logic__40
logic__992: logic__40
mux_shift__41: mux_shift
reg__1985: reg__11
integrator__190: blk_mem_gen_11
counter__647: counter__3
logic__2261: logic__40
differentiator__687: differentiator
differentiator__22: differentiator
datapath__205: blk_mem_gen_10
logic__909: logic__40
logic__2152: logic__40
differentiator__706: differentiator
datapath__20: datapath__20
case__205: clk_wiz_0
reg__1127: reg__11
integrator__239: blk_mem_gen_11
case__102: clk_wiz_0
case__34: case__34
case__121: clk_wiz_0
counter__863: counter__3
integrator__193: blk_mem_gen_11
logic__2002: RTL_OR1
mux_shift__30: mux_shift
reg__1856: RTL_REG_ASYNC0
reg__2896: reg__20
counter__1005: RTL_REG_SYNC2
differentiator__373: differentiator
counter__137: RTL_REG_SYNC2
counter__58: RTL_REG_SYNC2
datapath__1444: RTL_ADD0
counter__334: RTL_REG_SYNC2
logic__2052: logic__41
differentiator__381: differentiator
reg__2086: reg__11
integrator__414: blk_mem_gen_11
integrator__565: blk_mem_gen_11
datapath__817: blk_mem_gen_10
logic__1808: logic__40
logic__421: logic__40
differentiator__421: differentiator
reg__2839: reg__20
datapath__263: RTL_REG_ASYNC1
reg__2981: reg__19
differentiator__654: differentiator
datapath__1125: blk_mem_gen_10
logic__1885: logic__40
reg__3052: RTL_ADD20
datapath__429: blk_mem_gen_10
counter__356: RTL_REG_SYNC2
reg__2478: multi_ddr_to_sdr
logic__1463: logic__40
logic__721: blk_mem_gen_8
logic__59: logic__59
logic__793: blk_mem_gen_8
logic__406: logic__40
logic__952: logic__40
differentiator__158: differentiator
reg__200: blk_mem_gen_9
reg__1646: reg__11
reg__1507: reg__11
reg__2261: RTL_REG_ASYNC0
counter__631: counter__3
case__168: clk_wiz_0
logic__1049: blk_mem_gen_8
counter__421: RTL_REG_SYNC2
reg__998: RTL_REG_ASYNC0
reg__2572: reg__11
differentiator__307: differentiator
datapath__622: RTL_ADD0
datapath__1549: blk_mem_gen_10
reg__148: reg__11
case__226: clk_wiz_0
reg__2137: multi_ddr_to_sdr
reg__2507: RTL_REG_ASYNC0
datapath__1402: RTL_ADD0
reg__934: RTL_REG_ASYNC0
datapath__626: blk_mem_gen_10
integrator__250: blk_mem_gen_11
reg__2479: RTL_REG_ASYNC0
logic__589: logic__40
reg__1074: reg__11
reg__1886: reg__11
differentiator__249: differentiator
datapath__992: blk_mem_gen_10
reg__2022: reg__11
reg__2715: reg__11
datapath__619: blk_mem_gen_10
reg__2988: reg__18
reg__2373: RTL_REG_ASYNC0
reg__1509: blk_mem_gen_9
reg__2399: RTL_MUX10
differentiator__582: differentiator
integrator__411: blk_mem_gen_11
reg__1780: reg__11
reg__1732: reg__11
datapath__201: blk_mem_gen_10
differentiator__675: differentiator
datapath__164: blk_mem_gen_10
integrator__495: blk_mem_gen_11
reg__835: RTL_REG_ASYNC0
cic__242: cic
differentiator__635: differentiator
datapath__1182: blk_mem_gen_10
differentiator__826: differentiator
reg__1075: RTL_REG_ASYNC0
integrator__444: blk_mem_gen_11
logic__1345: blk_mem_gen_8
differentiator__959: differentiator
integrator__689: blk_mem_gen_11
reg__375: RTL_MUX10
datapath__312: blk_mem_gen_10
case__369: case__53
case__186: clk_wiz_0
datapath__324: blk_mem_gen_10
reg__2168: RTL_MUX10
counter__676: RTL_REG_SYNC2
reg__491: reg__11
differentiator__676: differentiator
datapath__199: blk_mem_gen_10
reg__1334: multi_ddr_to_sdr
reg__507: RTL_MUX10
differentiator__823: differentiator
reg__2761: reg__11
logic__960: logic__40
integrator__759: blk_mem_gen_11
reg__560: RTL_REG_ASYNC0
datapath__522: blk_mem_gen_10
datapath__578: blk_mem_gen_10
logic__1865: blk_mem_gen_8
counter__945: RTL_REG_SYNC2
reg__603: reg__11
differentiator__863: differentiator
reg__1114: multi_ddr_to_sdr
reg__1971: blk_mem_gen_9
logic__1431: logic__40
datapath__314: blk_mem_gen_10
reg__2464: reg__11
logic__1928: logic__40
counter__301: RTL_REG_SYNC2
reg__2743: RTL_REG_ASYNC0
reg__1226: reg__11
logic__2088: logic__40
differentiator__369: differentiator
reg__867: reg__11
reg__1549: reg__11
datapath__240: blk_mem_gen_10
mux_shift__25: mux_shift
case__319: case__53
cic__172: cic
logic__2154: RTL_OR1
reg__1490: reg__11
reg__2405: reg__11
differentiator__74: differentiator
reg__1196: RTL_REG_ASYNC0
muxpart__66: muxpart__66
logic__1507: state_machine
cic__179: cic
differentiator__73: differentiator
reg__1384: reg__11
counter__226: RTL_REG_SYNC2
logic__1031: logic__40
integrator__210: blk_mem_gen_11
datapath__1523: RTL_REG_ASYNC1
logic__452: logic__41
reg__2429: reg__11
logic__673: blk_mem_gen_8
counter__670: RTL_REG_SYNC2
reg__1534: reg__11
logic__852: logic__41
reg__2381: reg__11
differentiator__95: differentiator
datapath__260: blk_mem_gen_10
cic__226: cic
reg__2145: reg__11
integrator__572: blk_mem_gen_11
logic__2066: RTL_OR1
logic__2201: blk_mem_gen_8
integrator__516: blk_mem_gen_11
logic__1196: logic__41
datapath__1085: RTL_REG_ASYNC1
reg__1730: multi_ddr_to_sdr
counter__1030: counter__1027
reg__2855: reg__19
integrator__18: blk_mem_gen_11
case__152: clk_wiz_0
integrator__618: blk_mem_gen_11
logic__1678: logic__40
reg__513: reg__11
reg__894: multi_ddr_to_sdr
datapath__1532: blk_mem_gen_10
reg__769: RTL_REG_ASYNC0
integrator__23: blk_mem_gen_11
logic__1718: logic__40
counter__16: RTL_REG_SYNC2
datapath__144: blk_mem_gen_10
integrator__526: blk_mem_gen_11
reg__1379: RTL_REG_ASYNC0
differentiator__621: differentiator
cic__193: cic
logic__2145: blk_mem_gen_8
datapath__1172: blk_mem_gen_10
logic__2092: logic__41
reg__1459: reg__11
reg__1006: reg__11
datapath__475: blk_mem_gen_10
differentiator__984: differentiator
logic__1519: logic__40
integrator__425: blk_mem_gen_11
logic__2392: logic__308
logic__1000: logic__40
differentiator__396: differentiator
datapath__746: blk_mem_gen_10
logic__2309: logic__40
logic__391: logic__40
datapath__1527: blk_mem_gen_10
logic__1884: logic__41
logic__707: state_machine
logic__704: logic__40
differentiator__684: differentiator
logic__458: RTL_OR1
datapath__1216: RTL_ADD0
reg__2126: multi_ddr_to_sdr
reg__569: RTL_REG_ASYNC0
differentiator__478: differentiator
reg__2457: RTL_REG_ASYNC0
logic__2181: logic__40
differentiator__77: differentiator
reg__3015: reg__18
datapath__472: RTL_ADD0
case__122: clk_wiz_0
integrator__123: blk_mem_gen_11
muxpart__176: muxpart__176
integrator__296: blk_mem_gen_11
reg__1492: reg__11
counter__37: RTL_REG_SYNC2
reg__2854: reg__20
integrator__707: blk_mem_gen_11
datapath__1482: blk_mem_gen_10
case__315: case__53
logic__502: logic__40
counter__346: RTL_REG_SYNC2
logic__500: logic__41
logic__43: RTL_OR1
reg__1983: multi_ddr_to_sdr
datapath__1279: blk_mem_gen_10
blk_mem_gen_6: blk_mem_gen_6
reg__1917: multi_ddr_to_sdr
logic__694: logic__40
counter__130: RTL_REG_SYNC2
datapath__73: blk_mem_gen_10
logic__1663: logic__40
logic__507: state_machine
reg__2476: RTL_MUX10
case__294: clk_wiz_0
datapath__1205: RTL_REG_ASYNC1
reg__400: RTL_REG_ASYNC0
counter__216: RTL_REG_SYNC2
case__290: clk_wiz_0
datapath__1407: blk_mem_gen_10
logic__367: logic__40
integrator__355: blk_mem_gen_11
muxpart__167: muxpart__167
reg__2448: RTL_REG_ASYNC0
reg__280: reg__11
logic__1198: logic__40
reg__2882: reg__19
reg__456: reg__11
logic__1266: RTL_OR1
datapath__243: blk_mem_gen_10
counter__260: RTL_REG_SYNC2
reg__23: reg__23
logic__1864: logic__40
integrator__490: blk_mem_gen_11
counter__48: RTL_REG_SYNC2
datapath__253: blk_mem_gen_10
differentiator__742: differentiator
reg__1302: RTL_REG_ASYNC0
integrator__577: blk_mem_gen_11
datapath__564: blk_mem_gen_10
datapath__832: RTL_ADD0
reg__1754: reg__11
datapath__752: blk_mem_gen_10
logic__1667: state_machine
datapath__467: RTL_REG_ASYNC1
differentiator__563: differentiator
logic__1374: logic__40
reg__965: RTL_REG_ASYNC0
integrator__117: blk_mem_gen_11
logic__1455: logic__40
reg__2581: reg__11
reg__3047: RTL_ROM3
reg__489: reg__11
case__144: clk_wiz_0
reg__1510: multi_ddr_to_sdr
logic__656: logic__40
counter__505: RTL_REG_SYNC2
reg__2468: RTL_REG_ASYNC0
reg__2614: reg__11
reg__1623: RTL_REG_ASYNC0
reg__1748: RTL_REG_ASYNC0
logic__329: blk_mem_gen_8
reg__285: RTL_REG_ASYNC0
logic__744: logic__40
logic__1085: logic__40
differentiator__904: differentiator
datapath__1310: blk_mem_gen_10
reg__2584: RTL_REG_ASYNC0
logic__1421: logic__40
reg__402: RTL_REG_ASYNC0
logic__1149: logic__40
logic__1320: logic__40
logic__838: logic__40
differentiator__586: differentiator
muxpart__115: muxpart__115
logic__580: logic__41
logic__700: logic__41
datapath__1357: blk_mem_gen_10
reg__551: RTL_MUX10
reg__105: RTL_REG_ASYNC0
datapath__825: blk_mem_gen_10
muxpart__194: muxpart__194
reg__260: reg__11
differentiator__240: differentiator
logic__1358: logic__40
logic__1469: logic__40
reg__1918: RTL_REG_ASYNC0
counter__380: RTL_REG_SYNC2
case__385: case__32
datapath__701: RTL_REG_ASYNC1
reg__1896: RTL_REG_ASYNC0
muxpart__162: muxpart__162
counter__493: RTL_REG_SYNC2
reg__2676: multi_ddr_to_sdr
differentiator__273: differentiator
logic__1135: logic__40
integrator__748: blk_mem_gen_11
reg__1911: RTL_REG_ASYNC0
logic__1776: logic__40
logic__1778: RTL_OR1
datapath__1200: blk_mem_gen_10
reg__2172: reg__11
integrator__563: blk_mem_gen_11
logic__1021: logic__40
reg__2793: RTL_REG_ASYNC0
differentiator__879: differentiator
signinv__12: signinv__12
reg__860: blk_mem_gen_9
counter__358: RTL_REG_SYNC2
differentiator__721: differentiator
case__75: clk_wiz_0
reg__619: multi_ddr_to_sdr
logic__1200: logic__40
integrator__5: blk_mem_gen_11
integrator__243: blk_mem_gen_11
reg__2101: reg__11
datapath__1443: blk_mem_gen_10
logic__702: logic__40
differentiator__171: differentiator
logic__1617: blk_mem_gen_8
reg__2672: RTL_REG_ASYNC0
logic__1527: logic__40
reg__317: reg__11
logic__1097: blk_mem_gen_8
case__163: clk_wiz_0
counter__808: RTL_REG_SYNC2
integrator__332: blk_mem_gen_11
reg__2300: RTL_MUX10
logic__1140: logic__41
logic__1719: logic__40
datapath__912: blk_mem_gen_10
case__82: clk_wiz_0
reg__271: reg__11
datapath__289: blk_mem_gen_10
reg__2414: reg__11
counter__14: RTL_REG_SYNC2
datapath__3: datapath__3
differentiator__113: differentiator
case__20: case__20
logic__2084: logic__41
case__119: clk_wiz_0
logic__1444: logic__41
counter__355: counter__3
logic__634: RTL_OR1
datapath__269: RTL_REG_ASYNC1
reg__1062: RTL_REG_ASYNC0
reg__2960: reg__19
differentiator__1010: differentiator
reg__637: RTL_REG_ASYNC0
datapath__27: blk_mem_gen_10
counter__531: counter__3
logic__2209: blk_mem_gen_8
mux_shift: mux_shift
blk_mem_gen_2: blk_mem_gen_2
logic__1538: RTL_OR1
logic__1666: RTL_OR1
integrator__104: blk_mem_gen_11
reg__490: RTL_REG_ASYNC0
differentiator__123: differentiator
reg__2933: reg__22
reg__2115: multi_ddr_to_sdr
datapath__1179: blk_mem_gen_10
reg__2211: reg__11
logic__362: RTL_OR1
logic__1782: logic__40
case__236: clk_wiz_0
reg__2184: RTL_REG_ASYNC0
datapath__2: datapath__2
reg__1038: RTL_REG_ASYNC0
differentiator__84: differentiator
reg__2340: RTL_REG_ASYNC0
logic__1961: blk_mem_gen_8
differentiator__9: differentiator
reg__1548: RTL_REG_ASYNC0
datapath__1111: blk_mem_gen_10
logic__1992: logic__40
reg__2465: RTL_MUX10
counter__669: RTL_REG_SYNC2
datapath__560: blk_mem_gen_10
reg__1298: reg__11
reg__2864: reg__19
cic__234: cic
datapath__1560: datapath__1497
reg__790: reg__11
case__65: clk_wiz_0
reg__2994: reg__18
logic__674: RTL_OR1
datapath__452: blk_mem_gen_10
datapath__1582: datapath__1
integrator__99: blk_mem_gen_11
counter__549: RTL_REG_SYNC2
reg__1425: RTL_REG_ASYNC0
integrator__203: blk_mem_gen_11
muxpart__80: muxpart__80
integrator__488: blk_mem_gen_11
reg__2681: RTL_REG_ASYNC0
logic__2341: logic__40
logic__1318: logic__40
reg__2509: RTL_MUX10
reg__1621: RTL_REG_ASYNC0
logic__2294: logic__40
reg__251: reg__11
reg__2873: reg__19
reg__465: multi_ddr_to_sdr
cic__215: cic
integrator__709: blk_mem_gen_11
integrator__641: blk_mem_gen_11
logic__1: logic__1
logic__2219: state_machine
reg__2914: reg__20
logic__2187: state_machine
integrator__139: blk_mem_gen_11
mux_shift__48: mux_shift
reg__1651: RTL_MUX10
cic__239: cic
reg__2473: reg__11
datapath__1009: blk_mem_gen_10
muxpart__54: muxpart__54
counter__784: RTL_REG_SYNC2
reg__2830: multi_ddr_to_sdr
logic__808: logic__40
logic__1237: logic__40
logic__342: logic__40
datapath__534: blk_mem_gen_10
datapath__318: blk_mem_gen_10
reg__2598: blk_mem_gen_9
differentiator__400: differentiator
datapath__1110: blk_mem_gen_10
reg__1316: reg__11
integrator__635: blk_mem_gen_11
reg__2695: reg__11
logic__870: logic__40
datapath__505: blk_mem_gen_10
datapath__1289: RTL_REG_ASYNC1
muxpart__203: muxpart__203
counter__879: counter__3
reg__2435: RTL_REG_ASYNC0
differentiator__83: differentiator
logic__330: RTL_OR1
reg__2125: blk_mem_gen_9
reg__626: RTL_REG_ASYNC0
datapath__335: RTL_REG_ASYNC1
reg__1412: RTL_REG_ASYNC0
datapath__1356: blk_mem_gen_10
counter__904: RTL_REG_SYNC2
counter__667: counter__3
differentiator__659: differentiator
differentiator__651: differentiator
integrator__649: blk_mem_gen_11
logic__1875: state_machine
integrator__180: blk_mem_gen_11
logic__1576: logic__40
case__115: clk_wiz_0
datapath__1139: RTL_REG_ASYNC1
reg__1907: RTL_REG_ASYNC0
differentiator__839: differentiator
differentiator__287: differentiator
reg__1453: RTL_MUX10
reg__448: RTL_REG_ASYNC0
differentiator__186: differentiator
datapath__63: blk_mem_gen_10
reg__2382: RTL_REG_ASYNC0
datapath__1281: blk_mem_gen_10
logic__1081: blk_mem_gen_8
logic__394: RTL_OR1
datapath__959: RTL_REG_ASYNC1
logic__1182: logic__40
reg__2108: reg__11
muxpart__164: muxpart__164
logic__1054: logic__40
integrator__275: blk_mem_gen_11
reg__1799: RTL_REG_ASYNC0
logic__410: RTL_OR1
reg__958: RTL_MUX10
datapath__618: blk_mem_gen_10
counter__790: RTL_REG_SYNC2
logic__1623: logic__40
datapath__241: blk_mem_gen_10
datapath__1233: blk_mem_gen_10
logic__2155: state_machine
integrator__429: blk_mem_gen_11
differentiator__891: differentiator
datapath__946: RTL_ADD0
logic__962: RTL_OR1
reg__2092: blk_mem_gen_9
reg__1755: RTL_REG_ASYNC0
counter__807: counter__3
integrator__409: blk_mem_gen_11
case__320: case__53
reg__866: RTL_REG_ASYNC0
reg__2249: reg__11
datapath__839: RTL_REG_ASYNC1
reg__519: blk_mem_gen_9
datapath__922: RTL_ADD0
muxpart__218: muxpart__218
muxpart__99: muxpart__99
logic__2283: state_machine
differentiator__413: differentiator
integrator__762: blk_mem_gen_11
counter__338: RTL_REG_SYNC2
differentiator__256: differentiator
cic__143: cic
reg__383: reg__11
reg__744: reg__11
logic__1823: logic__40
reg__784: multi_ddr_to_sdr
muxpart__151: muxpart__151
reg__2158: blk_mem_gen_9
differentiator__769: differentiator
datapath__1325: RTL_REG_ASYNC1
datapath__88: RTL_ADD0
counter__720: RTL_REG_SYNC2
reg__2426: RTL_REG_ASYNC0
muxpart__69: muxpart__69
logic__490: RTL_OR1
reg__1208: reg__11
case__311: case__53
reg__628: RTL_MUX10
differentiator__736: differentiator
differentiator__944: differentiator
reg__2109: RTL_REG_ASYNC0
datapath__1525: blk_mem_gen_10
logic__609: blk_mem_gen_8
logic__811: state_machine
logic__867: state_machine
case__238: clk_wiz_0
cic__197: cic
reg__1211: RTL_MUX10
logic__1750: logic__40
mux_shift__47: mux_shift
counter__36: RTL_REG_SYNC2
reg__1139: RTL_REG_ASYNC0
logic__1346: RTL_OR1
reg__1110: RTL_REG_ASYNC0
differentiator__921: differentiator
reg__817: multi_ddr_to_sdr
counter__713: RTL_REG_SYNC2
blk_mem_gen_9__1: blk_mem_gen_9
differentiator__395: differentiator
logic__1068: logic__41
reg__1726: RTL_REG_ASYNC0
counter__370: RTL_REG_SYNC2
differentiator__894: differentiator
datapath__1401: blk_mem_gen_10
reg__2734: RTL_REG_ASYNC0
logic__374: logic__40
reg__387: blk_mem_gen_9
reg__358: RTL_REG_ASYNC0
differentiator__711: differentiator
reg__2313: multi_ddr_to_sdr
differentiator__32: differentiator
case__321: case__53
integrator__616: blk_mem_gen_11
counter__882: RTL_REG_SYNC2
differentiator__801: differentiator
reg__1204: reg__11
counter__854: RTL_REG_SYNC2
reg__146: multi_ddr_to_sdr
integrator__242: blk_mem_gen_11
datapath__1090: RTL_ADD0
case__70: clk_wiz_0
integrator__45: blk_mem_gen_11
logic__1891: state_machine
reg__487: multi_ddr_to_sdr
muxpart__138: muxpart__138
reg__1402: reg__11
counter__208: RTL_REG_SYNC2
differentiator__461: differentiator
logic__1112: logic__40
reg__345: RTL_REG_ASYNC0
reg__501: RTL_REG_ASYNC0
reg__942: reg__11
reg__1064: RTL_REG_ASYNC0
differentiator__198: differentiator
reg__542: multi_ddr_to_sdr
muxpart__16: muxpart__16
datapath__961: blk_mem_gen_10
reg__484: reg__11
reg__2936: reg__19
differentiator__23: differentiator
reg__685: multi_ddr_to_sdr
logic__327: logic__40
reg__2111: RTL_REG_ASYNC0
integrator__188: blk_mem_gen_11
integrator__253: blk_mem_gen_11
differentiator__593: differentiator
logic__1866: RTL_OR1
logic__2269: logic__40
counter__974: RTL_REG_SYNC2
reg__1422: multi_ddr_to_sdr
logic__1307: state_machine
reg__201: multi_ddr_to_sdr
integrator__285: blk_mem_gen_11
differentiator__639: differentiator
logic__496: logic__40
reg__1946: RTL_REG_ASYNC0
integrator__4: blk_mem_gen_11
logic__1993: blk_mem_gen_8
datapath__464: blk_mem_gen_10
datapath__306: blk_mem_gen_10
logic__1018: RTL_OR1
logic__1125: logic__40
datapath__1534: RTL_ADD0
reg__452: RTL_MUX10
counter__278: RTL_REG_SYNC2
reg__2817: RTL_MUX10
logic__1645: logic__40
datapath__234: blk_mem_gen_10
differentiator__550: differentiator
datapath__1385: RTL_REG_ASYNC1
differentiator__545: differentiator
reg__2938: reg__20
datapath__957: blk_mem_gen_10
reg__1722: RTL_REG_ASYNC0
counter__141: RTL_REG_SYNC2
case__340: case__53
muxpart__178: muxpart__178
counter__568: RTL_REG_SYNC2
logic__1659: state_machine
reg__195: RTL_REG_ASYNC0
reg__945: RTL_REG_ASYNC0
reg__746: reg__11
cic__165: cic
logic__1402: RTL_OR1
counter__564: RTL_REG_SYNC2
differentiator__588: differentiator
logic__1353: blk_mem_gen_8
logic__794: RTL_OR1
logic__1700: logic__41
datapath__518: blk_mem_gen_10
counter__937: RTL_REG_SYNC2
logic__366: logic__40
logic__1777: blk_mem_gen_8
reg__3023: reg__19
integrator__726: blk_mem_gen_11
reg__650: RTL_MUX10
reg__1445: RTL_REG_ASYNC0
integrator__472: blk_mem_gen_11
reg__2527: RTL_REG_ASYNC0
logic__1333: logic__40
datapath__1252: RTL_ADD0
reg__1690: reg__11
integrator__602: blk_mem_gen_11
datapath__597: blk_mem_gen_10
logic__2213: logic__40
reg__2746: reg__11
muxpart__268: muxpart__268
logic__1424: logic__40
logic__1328: logic__40
cic__204: cic
differentiator__501: differentiator
logic__1264: logic__40
reg__2748: reg__11
reg__1257: multi_ddr_to_sdr
reg__2459: RTL_REG_ASYNC0
integrator__119: blk_mem_gen_11
integrator__610: blk_mem_gen_11
counter__207: counter__3
integrator__244: blk_mem_gen_11
logic__865: blk_mem_gen_8
differentiator__682: differentiator
reg__586: multi_ddr_to_sdr
blk_mem_gen_13__1: blk_mem_gen_13
reg__437: RTL_REG_ASYNC0
muxpart__255: muxpart__255
counter__13: RTL_REG_SYNC2
logic__1910: logic__40
datapath__341: RTL_REG_ASYNC1
muxpart__235: muxpart__235
cic__247: cic
cic__145: cic
logic__915: state_machine
logic__2230: logic__40
counter__197: RTL_REG_SYNC2
logic__1332: logic__41
differentiator__411: differentiator
datapath__1197: blk_mem_gen_10
logic__1735: logic__40
cic__141: cic
logic__1879: logic__40
reg__632: reg__11
differentiator__479: differentiator
logic__1171: state_machine
reg__888: RTL_REG_ASYNC0
counter__17: RTL_REG_SYNC2
reg__186: RTL_REG_ASYNC0
reg__250: RTL_REG_ASYNC0
datapath__1108: RTL_ADD0
case__291: clk_wiz_0
reg__1482: RTL_REG_ASYNC0
logic__2247: logic__40
logic__364: logic__41
muxpart__38: muxpart__38
differentiator__38: differentiator
datapath__1487: RTL_REG_ASYNC1
reg__2776: RTL_REG_ASYNC0
logic__1355: state_machine
reg__815: RTL_MUX10
reg__1765: reg__11
reg__2443: RTL_MUX10
datapath__963: blk_mem_gen_10
reg__1531: blk_mem_gen_9
differentiator__93: differentiator
case__77: clk_wiz_0
counter__314: RTL_REG_SYNC2
logic__1035: state_machine
integrator__593: blk_mem_gen_11
counter__320: RTL_REG_SYNC2
reg__852: reg__11
logic__1724: logic__41
differentiator__39: differentiator
logic__1535: logic__40
integrator__142: blk_mem_gen_11
differentiator__802: differentiator
logic__399: logic__40
logic__1570: RTL_OR1
reg__530: blk_mem_gen_9
case__132: clk_wiz_0
logic__1766: logic__40
reg__1945: reg__11
differentiator__318: differentiator
datapath__689: RTL_REG_ASYNC1
reg__2562: RTL_REG_ASYNC0
datapath__409: blk_mem_gen_10
logic__1090: RTL_OR1
logic__1372: logic__41
datapath__224: blk_mem_gen_10
datapath__302: blk_mem_gen_10
reg__1340: reg__11
reg__2085: RTL_REG_ASYNC0
counter__719: counter__3
mux_shift__6: mux_shift
datapath__1546: RTL_ADD0
datapath__374: blk_mem_gen_10
logic__1707: state_machine
logic__2214: logic__40
reg__939: RTL_REG_ASYNC0
differentiator__552: differentiator
counter__173: RTL_REG_SYNC2
datapath__208: RTL_ADD0
datapath__950: blk_mem_gen_10
counter__31: counter__3
reg__1462: RTL_REG_ASYNC0
cic__186: cic
logic__925: logic__40
counter__236: RTL_REG_SYNC2
counter__114: RTL_REG_SYNC2
logic__1116: logic__41
logic__729: blk_mem_gen_8
counter__170: RTL_REG_SYNC2
reg__1727: reg__11
reg__1910: reg__11
reg__2522: multi_ddr_to_sdr
differentiator__840: differentiator
datapath__1278: blk_mem_gen_10
reg__732: RTL_REG_ASYNC0
reg__2696: RTL_MUX10
case__10: case__54
logic__1046: logic__40
datapath__1299: blk_mem_gen_10
reg__1788: RTL_REG_ASYNC0
reg__2529: RTL_REG_ASYNC0
blk_mem_gen_9: blk_mem_gen_9
reg__2596: reg__11
differentiator__247: differentiator
logic__1157: logic__40
counter__245: RTL_REG_SYNC2
integrator__528: blk_mem_gen_11
datapath__1033: blk_mem_gen_10
integrator__127: blk_mem_gen_11
logic__2087: logic__40
reg__281: RTL_REG_ASYNC0
counter__93: RTL_REG_SYNC2
differentiator__3: differentiator
datapath__465: blk_mem_gen_10
reg__1636: RTL_REG_ASYNC0
reg__1131: reg__11
differentiator__514: differentiator
reg__1440: RTL_REG_ASYNC0
integrator__636: blk_mem_gen_11
logic__556: logic__41
reg__2272: RTL_REG_ASYNC0
integrator__654: blk_mem_gen_11
logic__1033: blk_mem_gen_8
counter__560: RTL_REG_SYNC2
differentiator__288: differentiator
reg__2040: reg__11
reg__1360: reg__11
logic__1078: logic__40
reg__808: reg__11
reg__1335: RTL_REG_ASYNC0
muxpart__212: muxpart__212
reg__880: reg__11
datapath__1166: blk_mem_gen_10
logic__419: state_machine
datapath__65: RTL_REG_ASYNC1
mux_shift__10: mux_shift
reg__850: multi_ddr_to_sdr
reg__1052: reg__11
differentiator__903: differentiator
datapath__863: RTL_REG_ASYNC1
datapath__738: blk_mem_gen_10
integrator__228: blk_mem_gen_11
logic__1806: logic__40
muxpart__171: muxpart__171
differentiator__737: differentiator
counter__174: RTL_REG_SYNC2
logic__1367: logic__40
case__194: clk_wiz_0
counter__115: counter__3
reg__2316: RTL_REG_ASYNC0
signinv__15: signinv__15
counter__26: RTL_REG_SYNC2
datapath__1389: blk_mem_gen_10
logic__1383: logic__40
reg__1894: blk_mem_gen_9
muxpart__13: RTL_MUX11
case__48: case__48
logic__1747: state_machine
datapath__1113: blk_mem_gen_10
reg__2789: RTL_REG_ASYNC0
muxpart__37: muxpart__37
logic__529: blk_mem_gen_8
reg__1321: RTL_MUX10
case__284: clk_wiz_0
logic__1723: state_machine
reg__321: blk_mem_gen_9
datapath__1536: blk_mem_gen_10
counter__533: RTL_REG_SYNC2
differentiator__99: differentiator
reg__2816: reg__11
case__246: clk_wiz_0
differentiator__995: differentiator
reg__2591: RTL_REG_ASYNC0
reg__1627: RTL_REG_ASYNC0
integrator__620: blk_mem_gen_11
reg__1486: RTL_MUX10
integrator__269: blk_mem_gen_11
counter__457: RTL_REG_SYNC2
signinv__4: signinv__4
datapath__16: datapath__16
datapath__1274: blk_mem_gen_10
reg__1744: RTL_REG_ASYNC0
reg__2233: reg__11
datapath__1282: RTL_ADD0
integrator__49: blk_mem_gen_11
datapath__932: blk_mem_gen_10
integrator__43: blk_mem_gen_11
differentiator__850: differentiator
reg__1978: reg__11
counter__656: RTL_REG_SYNC2
muxpart__213: muxpart__213
counter__905: RTL_REG_SYNC2
counter__138: RTL_REG_SYNC2
logic__1453: logic__40
cic__123: cic
datapath__257: RTL_REG_ASYNC1
reg__1564: blk_mem_gen_9
counter__850: RTL_REG_SYNC2
logic__340: logic__41
integrator__650: blk_mem_gen_11
reg__601: reg__11
reg__208: RTL_REG_ASYNC0
logic__1391: logic__40
differentiator__415: differentiator
reg__163: reg__11
counter__77: RTL_REG_SYNC2
integrator__100: blk_mem_gen_11
datapath__297: blk_mem_gen_10
integrator__630: blk_mem_gen_11
differentiator__47: differentiator
datapath__1347: blk_mem_gen_10
logic__643: state_machine
differentiator__1017: differentiator
logic__2057: blk_mem_gen_8
logic__986: RTL_OR1
logic__1516: logic__41
reg__2636: reg__11
differentiator__627: differentiator
logic__499: state_machine
logic__1945: blk_mem_gen_8
datapath__287: RTL_REG_ASYNC1
differentiator__1021: differentiator
datapath__1508: blk_mem_gen_10
datapath__108: blk_mem_gen_10
case__72: clk_wiz_0
logic__1660: logic__41
datapath__718: RTL_ADD0
reg__2000: reg__11
cic__138: cic
reg__2667: reg__11
reg__2054: RTL_REG_ASYNC0
reg__927: multi_ddr_to_sdr
logic__698: RTL_OR1
reg__1604: reg__11
reg__1705: reg__11
counter__1017: RTL_REG_SYNC2
integrator__608: blk_mem_gen_11
counter__668: RTL_REG_SYNC2
signinv__23: signinv__8
differentiator__438: differentiator
case__62: clk_wiz_0
differentiator__565: differentiator
logic__680: logic__40
reg__2183: reg__11
reg__1729: blk_mem_gen_9
datapath__860: blk_mem_gen_10
logic__4: logic__9
reg__2788: reg__11
datapath__508: RTL_ADD0
reg__1170: RTL_REG_ASYNC0
reg__1764: RTL_REG_ASYNC0
counter__318: RTL_REG_SYNC2
reg__752: RTL_REG_ASYNC0
cic__33: cic
reg__799: reg__11
reg__602: RTL_REG_ASYNC0
reg__839: multi_ddr_to_sdr
datapath__488: blk_mem_gen_10
blk_mem_gen_3: blk_mem_gen_3
muxpart__43: muxpart__43
reg__2773: RTL_MUX10
logic__2079: logic__40
datapath__393: blk_mem_gen_10
blk_mem_gen_0__3: blk_mem_gen_0__3
reg__2441: RTL_REG_ASYNC0
logic__972: logic__41
integrator__640: blk_mem_gen_11
counter__548: RTL_REG_SYNC2
datapath__709: blk_mem_gen_10
counter__930: RTL_REG_SYNC2
reg__176: reg__11
datapath__1013: RTL_REG_ASYNC1
counter__492: RTL_REG_SYNC2
reg__3012: reg__18
counter__495: counter__3
logic__326: logic__40
logic__1695: logic__40
logic__1244: logic__41
datapath__1418: blk_mem_gen_10
logic__509: logic__40
datapath__1333: blk_mem_gen_10
logic__2244: logic__41
datapath__129: blk_mem_gen_10
datapath__245: RTL_REG_ASYNC1
blk_mem_gen_0: blk_mem_gen_0
muxpart__173: muxpart__173
counter__679: counter__3
logic__1392: logic__40
logic__1521: blk_mem_gen_8
logic__1951: logic__40
reg__234: multi_ddr_to_sdr
counter__242: RTL_REG_SYNC2
logic__2384: logic__303
reg__1704: RTL_REG_ASYNC0
reg__2499: blk_mem_gen_9
reg__3058: RTL_REG1
logic__944: logic__40
datapath__1566: datapath__17
differentiator__332: differentiator
logic__2024: logic__40
case__60: clk_wiz_0
counter__227: counter__3
datapath__56: blk_mem_gen_10
reg__2495: reg__11
muxpart__233: muxpart__233
reg__1015: multi_ddr_to_sdr
integrator__114: blk_mem_gen_11
reg__716: RTL_MUX10
reg__1577: RTL_REG_ASYNC0
reg__2849: reg__19
counter__589: RTL_REG_SYNC2
muxpart__15: RTL_MUX12
reg__3045: cic_array
counter__225: RTL_REG_SYNC2
logic__1853: logic__40
reg__846: RTL_REG_ASYNC0
muxpart__124: muxpart__124
counter__744: RTL_REG_SYNC2
counter__630: RTL_REG_SYNC2
logic__618: RTL_OR1
reg__2146: RTL_MUX10
reg__884: RTL_REG_ASYNC0
reg__2269: multi_ddr_to_sdr
datapath__30: blk_mem_gen_10
reg__1931: RTL_REG_ASYNC0
reg__1416: RTL_REG_ASYNC0
differentiator__619: differentiator
case__397: case__2
logic__1435: state_machine
mux_shift__42: mux_shift
reg__2452: RTL_REG_ASYNC0
differentiator__313: differentiator
reg__2831: RTL_REG_ASYNC0
reg__1288: RTL_MUX10
logic__443: state_machine
logic__2008: logic__40
reg__2096: RTL_REG_ASYNC0
reg__648: RTL_REG_ASYNC0
counter__785: RTL_REG_SYNC2
logic__1175: logic__40
differentiator__132: differentiator
counter__1013: RTL_REG_SYNC2
datapath__1272: blk_mem_gen_10
reg__2059: blk_mem_gen_9
logic__476: logic__41
logic__847: logic__40
reg__857: RTL_REG_ASYNC0
reg__382: RTL_REG_ASYNC0
reg__2871: reg__18
integrator__536: blk_mem_gen_11
reg__1537: RTL_REG_ASYNC0
logic__2150: logic__40
differentiator__509: differentiator
integrator__254: blk_mem_gen_11
reg__906: RTL_REG_ASYNC0
case__129: clk_wiz_0
logic__1665: blk_mem_gen_8
cic__100: cic
logic__1696: logic__40
counter__82: RTL_REG_SYNC2
logic__2137: blk_mem_gen_8
reg__1542: blk_mem_gen_9
reg__305: RTL_REG_ASYNC0
counter__866: RTL_REG_SYNC2
reg__973: reg__11
blk_mem_gen_7: blk_mem_gen_7
datapath__1265: RTL_REG_ASYNC1
datapath__974: blk_mem_gen_10
differentiator__699: differentiator
logic__413: logic__40
logic__2039: logic__40
counter__665: RTL_REG_SYNC2
logic__815: logic__40
datapath__939: blk_mem_gen_10
case__374: case__43
datapath__247: blk_mem_gen_10
cic__160: cic
datapath__1023: blk_mem_gen_10
reg__2515: reg__11
counter__503: counter__3
datapath__787: blk_mem_gen_10
integrator__434: blk_mem_gen_11
muxpart__229: muxpart__229
case__312: case__53
integrator__677: blk_mem_gen_11
differentiator__406: differentiator
datapath__1157: RTL_REG_ASYNC1
counter__97: RTL_REG_SYNC2
datapath__347: RTL_REG_ASYNC1
blk_mem_gen_4__1: blk_mem_gen_4
logic__823: logic__40
case__37: case__37
reg__722: reg__11
differentiator__686: differentiator
differentiator__1022: differentiator
logic__1087: logic__40
differentiator__954: differentiator
case__341: case__54
logic__1821: logic__40
integrator__137: blk_mem_gen_11
logic__1305: blk_mem_gen_8
reg__2790: reg__11
datapath__1309: blk_mem_gen_10
datapath__282: blk_mem_gen_10
logic__2067: state_machine
reg__2258: multi_ddr_to_sdr
reg__704: reg__11
counter__775: counter__3
logic__2282: RTL_OR1
cic__201: cic
integrator__575: blk_mem_gen_11
integrator__252: blk_mem_gen_11
reg__830: reg__11
reg__1561: RTL_REG_ASYNC0
reg__1411: multi_ddr_to_sdr
datapath__192: blk_mem_gen_10
case__368: case__53
datapath__894: blk_mem_gen_10
datapath__1459: blk_mem_gen_10
integrator__482: blk_mem_gen_11
reg__151: RTL_REG_ASYNC0
integrator__19: blk_mem_gen_11
logic__405: logic__40
reg__339: reg__11
muxpart__76: muxpart__76
reg__604: RTL_REG_ASYNC0
reg__1812: RTL_REG_ASYNC0
counter__806: RTL_REG_SYNC2
reg__1536: reg__11
counter__171: counter__3
integrator__92: blk_mem_gen_11
logic__803: state_machine
datapath__797: RTL_REG_ASYNC1
logic__859: state_machine
differentiator__630: differentiator
reg__2445: multi_ddr_to_sdr
reg__1095: RTL_REG_ASYNC0
reg__2757: reg__11
logic__1796: logic__41
case__184: clk_wiz_0
datapath__598: RTL_ADD0
integrator__722: blk_mem_gen_11
logic__1611: state_machine
blk_mem_gen_8: blk_mem_gen_8
datapath__321: blk_mem_gen_10
differentiator__184: differentiator
logic__1542: logic__40
differentiator__541: differentiator
counter__757: RTL_REG_SYNC2
counter__799: counter__3
reg__1758: reg__11
datapath__895: blk_mem_gen_10
logic__1612: logic__41
logic__1861: logic__40
reg__1228: reg__11
counter__597: RTL_REG_SYNC2
logic__1815: logic__40
datapath__1031: RTL_REG_ASYNC1
integrator__671: blk_mem_gen_11
counter__29: RTL_REG_SYNC2
datapath__490: RTL_ADD0
reg__2924: reg__19
reg__2576: blk_mem_gen_9
blk_mem_gen_0__4: blk_mem_gen_0__4
counter__767: counter__3
case__384: case__33
differentiator__695: differentiator
case__338: case__53
logic__1283: state_machine
reg__2712: RTL_REG_ASYNC0
reg__528: reg__11
differentiator__790: differentiator
differentiator__578: differentiator
logic__1767: logic__40
datapath__1040: blk_mem_gen_10
integrator__318: blk_mem_gen_11
datapath__814: RTL_ADD0
reg__1616: RTL_REG_ASYNC0
reg__2241: RTL_REG_ASYNC0
reg__266: blk_mem_gen_9
reg__2380: RTL_REG_ASYNC0
logic__2404: logic__303
logic__1136: logic__40
datapath__494: blk_mem_gen_10
integrator__445: blk_mem_gen_11
counter__933: RTL_REG_SYNC2
blk_mem_gen_3__1: blk_mem_gen_3
case__110: clk_wiz_0
differentiator__638: differentiator
logic__1920: logic__40
differentiator__952: differentiator
case__100: clk_wiz_0
reg__2273: reg__11
counter__172: RTL_REG_SYNC2
logic__1410: RTL_OR1
integrator__491: blk_mem_gen_11
reg__2647: reg__11
reg__2942: reg__19
reg__1789: reg__11
logic__1216: logic__40
integrator__487: blk_mem_gen_11
logic__991: logic__40
counter__381: RTL_REG_SYNC2
datapath__370: RTL_ADD0
differentiator__63: differentiator
differentiator__493: differentiator
reg__2832: reg__11
muxpart__73: muxpart__73
muxpart__77: muxpart__77
differentiator__828: differentiator
differentiator__334: differentiator
logic__1561: blk_mem_gen_8
counter__522: RTL_REG_SYNC2
datapath__286: RTL_ADD0
reg__2208: RTL_REG_ASYNC0
integrator__385: blk_mem_gen_11
datapath__262: RTL_ADD0
counter__434: RTL_REG_SYNC2
counter__798: RTL_REG_SYNC2
logic__1362: RTL_OR1
datapath__1354: RTL_ADD0
reg__418: reg__11
datapath__635: RTL_REG_ASYNC1
reg__1552: RTL_MUX10
datapath__837: blk_mem_gen_10
logic__363: state_machine
integrator__1: blk_mem_gen_11
logic__1308: logic__41
reg__1662: RTL_MUX10
differentiator__257: differentiator
differentiator__866: differentiator
reg__263: RTL_REG_ASYNC0
datapath__1368: blk_mem_gen_10
counter__460: RTL_REG_SYNC2
reg__1471: RTL_REG_ASYNC0
counter__573: RTL_REG_SYNC2
counter__1008: RTL_REG_SYNC2
logic__1179: state_machine
counter__312: RTL_REG_SYNC2
reg__1688: reg__11
reg__2148: multi_ddr_to_sdr
reg__624: RTL_REG_ASYNC0
logic__578: RTL_OR1
logic__1679: logic__40
reg__1429: RTL_REG_ASYNC0
differentiator__912: differentiator
reg__10: reg__10
datapath__880: RTL_ADD0
counter__201: RTL_REG_SYNC2
reg__525: RTL_REG_ASYNC0
logic__1029: logic__40
counter__606: RTL_REG_SYNC2
datapath__716: blk_mem_gen_10
counter__367: counter__3
differentiator__456: differentiator
reg__997: reg__11
datapath__1472: blk_mem_gen_10
datapath__476: blk_mem_gen_10
reg__1365: RTL_MUX10
reg__2299: reg__11
logic__2252: logic__41
reg__1743: reg__11
reg__1899: reg__11
muxpart__216: muxpart__216
datapath__1140: blk_mem_gen_10
datapath__1117: blk_mem_gen_10
datapath__883: blk_mem_gen_10
datapath__1072: RTL_ADD0
integrator__474: blk_mem_gen_11
reg__1342: reg__11
differentiator__927: differentiator
muxpart__263: muxpart__263
integrator__301: blk_mem_gen_11
logic__1675: state_machine
datapath__533: RTL_REG_ASYNC1
logic__1498: RTL_OR1
datapath__331: blk_mem_gen_10
counter__590: RTL_REG_SYNC2
integrator__505: blk_mem_gen_11
counter__646: RTL_REG_SYNC2
case__183: clk_wiz_0
case__383: case__34
datapath__585: blk_mem_gen_10
logic__2149: logic__40
logic__2393: logic__307
logic__1881: blk_mem_gen_8
reg__727: RTL_MUX10
differentiator__881: differentiator
datapath__455: RTL_REG_ASYNC1
logic__434: RTL_OR1
reg__1357: RTL_REG_ASYNC0
logic__1567: logic__40
differentiator__747: differentiator
datapath__1068: blk_mem_gen_10
datapath__1171: blk_mem_gen_10
logic__978: RTL_OR1
counter__38: RTL_REG_SYNC2
logic__2191: logic__40
differentiator__261: differentiator
integrator__103: blk_mem_gen_11
reg__1648: reg__11
reg__238: reg__11
reg__2947: reg__20
reg__478: reg__11
datapath__1544: blk_mem_gen_10
differentiator__296: differentiator
reg__1421: blk_mem_gen_9
reg__457: RTL_REG_ASYNC0
integrator__556: blk_mem_gen_11
differentiator__91: differentiator
datapath__1564: datapath__19
integrator__155: blk_mem_gen_11
integrator__295: blk_mem_gen_11
counter__730: RTL_REG_SYNC2
reg__2420: reg__11
reg__1766: RTL_REG_ASYNC0
logic__1123: state_machine
reg__2660: reg__11
integrator__346: blk_mem_gen_11
case__351: case__53
logic__2041: blk_mem_gen_8
i2s_bus__2: i2s_bus__1
logic__982: logic__40
integrator__658: blk_mem_gen_11
datapath__1415: RTL_REG_ASYNC1
datapath__1204: RTL_ADD0
reg__2174: reg__11
reg__1603: RTL_REG_ASYNC0
datapath__1064: blk_mem_gen_10
reg__768: reg__11
cic__227: cic
case__208: clk_wiz_0
logic__1587: state_machine
datapath__935: RTL_REG_ASYNC1
cic__168: cic
reg__2650: RTL_REG_ASYNC0
reg__1102: blk_mem_gen_9
logic__1591: logic__40
clk_wiz_0: clk_wiz_0
muxpart__142: muxpart__142
integrator__326: blk_mem_gen_11
reg__1259: reg__11
logic__2211: state_machine
reg__180: RTL_REG_ASYNC0
differentiator__835: differentiator
reg__157: multi_ddr_to_sdr
counter__222: RTL_REG_SYNC2
differentiator__94: differentiator
differentiator__909: differentiator
counter__155: counter__3
integrator__459: blk_mem_gen_11
integrator__548: blk_mem_gen_11
counter__168: RTL_REG_SYNC2
reg__2780: RTL_REG_ASYNC0
reg__757: reg__11
integrator__397: blk_mem_gen_11
differentiator__305: differentiator
counter__919: counter__3
counter__1014: RTL_REG_SYNC2
logic__955: state_machine
datapath__70: RTL_ADD0
datapath__730: RTL_ADD0
datapath__988: RTL_ADD0
reg__2990: reg__19
logic__2043: state_machine
reg__282: reg__11
case__25: case__25
datapath__509: RTL_REG_ASYNC1
differentiator__48: differentiator
logic__1263: logic__40
logic__1772: logic__41
reg__2432: RTL_MUX10
counter__671: counter__3
logic__1655: logic__40
case__213: clk_wiz_0
signinv__24: signinv__7
datapath__1215: blk_mem_gen_10
reg__2331: RTL_REG_ASYNC0
logic__1219: state_machine
reg__2769: RTL_REG_ASYNC0
datapath__908: blk_mem_gen_10
integrator__357: blk_mem_gen_11
logic__514: RTL_OR1
reg__1051: RTL_REG_ASYNC0
logic__2122: RTL_OR1
reg__2251: reg__11
reg__1790: RTL_REG_ASYNC0
integrator__207: blk_mem_gen_11
reg__1555: RTL_REG_ASYNC0
cic__191: cic
reg__705: RTL_MUX10
datapath__549: blk_mem_gen_10
reg__328: reg__11
reg__609: RTL_REG_ASYNC0
counter__341: RTL_REG_SYNC2
counter__150: RTL_REG_SYNC2
reg__20: reg__20
differentiator__592: differentiator
differentiator__383: differentiator
datapath__808: RTL_ADD0
logic__1631: logic__40
case__361: case__53
logic__1189: logic__40
reg__1685: blk_mem_gen_9
case__181: clk_wiz_0
counter__246: RTL_REG_SYNC2
reg__2697: blk_mem_gen_9
counter__339: counter__3
reg__1398: RTL_MUX10
counter__163: counter__3
reg__1117: RTL_REG_ASYNC0
integrator__642: blk_mem_gen_11
case__257: clk_wiz_0
differentiator__746: differentiator
differentiator__643: differentiator
datapath__981: blk_mem_gen_10
reg__385: reg__11
logic__2263: logic__40
reg__123: blk_mem_gen_9
differentiator__864: differentiator
reg__2979: reg__18
logic__2305: blk_mem_gen_8
reg__2080: RTL_MUX10
integrator__454: blk_mem_gen_11
reg__2372: reg__11
logic__2096: logic__40
counter__521: RTL_REG_SYNC2
datapath__1565: datapath__18
reg__1319: RTL_REG_ASYNC0
differentiator__556: differentiator
muxpart__182: muxpart__182
cic__205: cic
differentiator__600: differentiator
counter__938: RTL_REG_SYNC2
counter__211: counter__3
differentiator__830: differentiator
reg__220: reg__11
reg__3031: RTL_ROM3
datapath__1262: blk_mem_gen_10
reg__2026: blk_mem_gen_9
differentiator__137: differentiator
logic__2414: logic__303
integrator__376: blk_mem_gen_11
datapath__1393: blk_mem_gen_10
differentiator__190: differentiator
counter__841: RTL_REG_SYNC2
reg__2867: reg__19
counter__888: RTL_REG_SYNC2
datapath__493: blk_mem_gen_10
datapath__699: blk_mem_gen_10
integrator__339: blk_mem_gen_11
datapath__671: RTL_REG_ASYNC1
logic__1517: logic__40
case__210: clk_wiz_0
reg__1427: RTL_REG_ASYNC0
reg__797: reg__11
reg__1740: blk_mem_gen_9
reg__248: RTL_REG_ASYNC0
counter__598: RTL_REG_SYNC2
integrator__680: blk_mem_gen_11
case__101: clk_wiz_0
logic__597: logic__40
reg__1575: blk_mem_gen_9
reg__2438: reg__11
muxpart__78: muxpart__78
reg__2049: multi_ddr_to_sdr
logic__2246: logic__40
counter__1000: RTL_REG_SYNC2
case__27: case__27
logic__1360: logic__40
datapath__590: blk_mem_gen_10
differentiator__404: differentiator
datapath__288: blk_mem_gen_10
differentiator__824: differentiator
integrator__471: blk_mem_gen_11
reg__2550: reg__11
differentiator__805: differentiator
reg__1801: RTL_REG_ASYNC0
reg__592: reg__11
logic__322: RTL_OR1
integrator__40: blk_mem_gen_11
case__85: clk_wiz_0
datapath__1080: blk_mem_gen_10
counter__816: RTL_REG_SYNC2
reg__1880: RTL_REG_ASYNC0
reg__137: reg__11
logic__474: RTL_OR1
logic__2369: logic__303
reg__219: RTL_REG_ASYNC0
reg__1628: reg__11
differentiator__7: differentiator
integrator__358: blk_mem_gen_11
differentiator: differentiator
reg__858: reg__11
counter__803: counter__3
reg__1301: multi_ddr_to_sdr
case__83: clk_wiz_0
differentiator__841: differentiator
counter__777: RTL_REG_SYNC2
differentiator__311: differentiator
integrator__84: blk_mem_gen_11
reg__2640: reg__11
reg__2328: reg__11
counter__458: RTL_REG_SYNC2
logic__1763: state_machine
integrator__213: blk_mem_gen_11
integrator__423: blk_mem_gen_11
datapath__917: RTL_REG_ASYNC1
differentiator__590: differentiator
datapath__690: blk_mem_gen_10
datapath__764: blk_mem_gen_10
reg__2461: RTL_REG_ASYNC0
logic__50: logic__50
case__131: clk_wiz_0
case__349: case__53
reg__1691: RTL_REG_ASYNC0
counter__641: RTL_REG_SYNC2
datapath__425: RTL_REG_ASYNC1
integrator__310: blk_mem_gen_11
reg__847: reg__11
counter__383: counter__3
reg__2700: reg__11
reg__1673: RTL_MUX10
reg__2110: reg__11
counter__1029: counter__4
counter__831: counter__3
counter__160: RTL_REG_SYNC2
counter__820: RTL_REG_SYNC2
datapath__572: blk_mem_gen_10
cic__156: cic
integrator__446: blk_mem_gen_11
logic__984: logic__40
reg__273: reg__11
reg__1362: reg__11
reg__337: reg__11
reg__1703: reg__11
datapath__678: blk_mem_gen_10
reg__2236: multi_ddr_to_sdr
reg__1967: reg__11
reg__2512: RTL_REG_ASYNC0
datapath__283: blk_mem_gen_10
reg__1243: reg__11
counter__984: RTL_REG_SYNC2
differentiator__960: differentiator
differentiator__160: differentiator
reg__1011: RTL_REG_ASYNC0
logic__1809: blk_mem_gen_8
reg__1162: reg__11
reg__1345: multi_ddr_to_sdr
datapath__996: blk_mem_gen_10
reg__1942: RTL_REG_ASYNC0
reg__2901: reg__18
logic__508: logic__41
reg__1019: reg__11
case__69: clk_wiz_0
differentiator__636: differentiator
logic__705: blk_mem_gen_8
reg__2577: multi_ddr_to_sdr
counter__654: RTL_REG_SYNC2
logic__309: logic__309
reg__1385: RTL_REG_ASYNC0
logic__689: blk_mem_gen_8
logic__1312: logic__40
differentiator__40: differentiator
logic__1768: logic__40
reg__2526: reg__11
datapath__1567: datapath__16
counter__916: RTL_REG_SYNC2
logic__641: blk_mem_gen_8
datapath__1134: blk_mem_gen_10
reg__258: reg__11
datapath__914: blk_mem_gen_10
reg__404: RTL_REG_ASYNC0
counter__202: RTL_REG_SYNC2
differentiator__97: differentiator
case__128: clk_wiz_0
integrator__373: blk_mem_gen_11
integrator__683: blk_mem_gen_11
reg__284: reg__11
logic__2233: blk_mem_gen_8
logic__2338: RTL_OR1
counter__112: RTL_REG_SYNC2
logic__2176: logic__40
logic__1023: logic__40
counter__161: RTL_REG_SYNC2
muxpart__41: muxpart__41
logic__1874: RTL_OR1
reg__837: RTL_MUX10
reg__549: RTL_REG_ASYNC0
datapath__1136: blk_mem_gen_10
datapath__1162: RTL_ADD0
differentiator__20: differentiator
logic__903: logic__40
logic__1236: logic__41
datapath__211: blk_mem_gen_10
counter__897: RTL_REG_SYNC2
reg__2068: reg__11
datapath__999: blk_mem_gen_10
integrator__156: blk_mem_gen_11
logic__1847: logic__40
reg__396: reg__11
datapath__761: RTL_REG_ASYNC1
logic__400: logic__40
datapath__1115: RTL_REG_ASYNC1
counter__108: RTL_REG_SYNC2
reg__1547: reg__11
muxpart__26: muxpart__26
logic__411: state_machine
logic__814: logic__40
differentiator__376: differentiator
logic__2409: logic__303
datapath__538: RTL_ADD0
reg__2552: reg__11
reg__1033: RTL_REG_ASYNC0
reg__2194: reg__11
differentiator__302: differentiator
counter__243: counter__3
counter__479: counter__3
reg__2812: reg__11
logic__1291: state_machine
datapath__1123: blk_mem_gen_10
case__229: clk_wiz_0
logic__2380: logic__303
reg__917: RTL_REG_ASYNC0
datapath__360: blk_mem_gen_10
integrator__281: blk_mem_gen_11
case__370: case__53
blk_mem_gen_6__1: blk_mem_gen_6
reg__116: RTL_REG_ASYNC0
reg__3007: reg__20
reg__3019: reg__20
reg__2863: reg__20
logic__2339: state_machine
counter__535: counter__3
reg__1295: RTL_REG_ASYNC0
counter__59: counter__3
case__19: case__44
logic__2136: logic__40
reg__2805: reg__11
reg__112: blk_mem_gen_9
logic__902: logic__40
counter__217: RTL_REG_SYNC2
logic__1664: logic__40
logic__967: logic__40
integrator__146: blk_mem_gen_11
datapath__973: blk_mem_gen_10
counter__693: RTL_REG_SYNC2
integrator__274: blk_mem_gen_11
reg__2860: reg__20
logic__2153: blk_mem_gen_8
datapath__624: blk_mem_gen_10
integrator__287: blk_mem_gen_11
datapath__760: RTL_ADD0
counter__689: RTL_REG_SYNC2
counter__337: RTL_REG_SYNC2
case__95: clk_wiz_0
case__330: case__53
reg__1144: reg__11
reg__1266: RTL_MUX10
logic__1164: logic__41
reg__2777: reg__11
differentiator__994: differentiator
reg__1997: RTL_REG_ASYNC0
datapath__1388: blk_mem_gen_10
datapath__529: blk_mem_gen_10
reg__2292: RTL_REG_ASYNC0
logic__1827: state_machine
logic__1508: logic__41
datapath__1548: blk_mem_gen_10
cic__128: cic
logic__548: logic__41
counter__282: RTL_REG_SYNC2
reg__2877: reg__18
muxpart__52: muxpart__52
blk_mem_gen_0__1: blk_mem_gen_0
reg__1093: RTL_REG_ASYNC0
reg__1867: RTL_REG_ASYNC0
datapath__1403: RTL_REG_ASYNC1
datapath__822: blk_mem_gen_10
reg__1753: RTL_REG_ASYNC0
differentiator__52: differentiator
reg__3055: RTL_ROM3
logic__1505: blk_mem_gen_8
datapath__1092: blk_mem_gen_10
differentiator__375: differentiator
counter__46: RTL_REG_SYNC2
reg__2318: RTL_REG_ASYNC0
counter__932: RTL_REG_SYNC2
reg__2336: RTL_REG_ASYNC0
datapath__176: blk_mem_gen_10
reg__2884: reg__20
case__133: clk_wiz_0
reg__2751: RTL_MUX10
datapath__1037: RTL_REG_ASYNC1
logic__1485: logic__40
reg__1760: reg__11
counter__779: counter__3
logic__1228: logic__41
logic__1124: logic__41
datapath__1124: blk_mem_gen_10
logic__1329: blk_mem_gen_8
counter__327: counter__3
mux_shift__62: mux_shift
datapath__1568: datapath__15
differentiator__407: differentiator
logic__1024: logic__40
datapath__930: blk_mem_gen_10
logic__1150: logic__40
integrator__543: blk_mem_gen_11
case__108: clk_wiz_0
logic__1145: blk_mem_gen_8
reg__855: RTL_REG_ASYNC0
logic__900: logic__41
reg__786: reg__11
muxpart__183: muxpart__183
logic__2047: logic__40
reg__3042: RTL_REG1
logic__1939: state_machine
logic__1774: logic__40
reg__2439: RTL_REG_ASYNC0
reg__534: RTL_REG_ASYNC0
reg__2986: reg__20
integrator__306: blk_mem_gen_11
case__389: case__28
integrator__427: blk_mem_gen_11
logic__1579: state_machine
datapath__657: blk_mem_gen_10
differentiator__976: differentiator
counter__832: RTL_REG_SYNC2
logic__2318: logic__40
reg__1550: RTL_REG_ASYNC0
datapath__864: blk_mem_gen_10
logic__924: logic__41
reg__1808: RTL_REG_ASYNC0
datapath__712: RTL_ADD0
reg__1574: RTL_MUX10
logic__1818: RTL_OR1
reg__1601: RTL_REG_ASYNC0
datapath__436: RTL_ADD0
logic__1110: logic__40
logic__879: logic__40
integrator__132: blk_mem_gen_11
reg__2563: reg__11
logic__950: logic__40
datapath__1112: blk_mem_gen_10
reg__2908: reg__20
reg__1522: RTL_REG_ASYNC0
logic__945: blk_mem_gen_8
logic__1401: blk_mem_gen_8
reg__119: reg__11
reg__1544: RTL_REG_ASYNC0
logic__812: logic__41
counter__871: counter__3
datapath__1242: blk_mem_gen_10
case__54: case__54
muxpart__75: muxpart__75
reg__2427: reg__11
differentiator__151: differentiator
datapath__613: blk_mem_gen_10
reg__25: reg__25
logic__1449: blk_mem_gen_8
case__137: clk_wiz_0
differentiator__490: differentiator
differentiator__764: differentiator
counter__128: RTL_REG_SYNC2
datapath__313: blk_mem_gen_10
logic__1980: logic__41
differentiator__990: differentiator
reg__1932: reg__11
integrator__174: blk_mem_gen_11
case__275: clk_wiz_0
muxpart__141: muxpart__141
logic__2018: RTL_OR1
datapath__1007: RTL_REG_ASYNC1
muxpart__48: muxpart__48
reg__1029: RTL_REG_ASYNC0
logic__1176: logic__40
reg__1639: reg__11
logic__2035: state_machine
counter__33: RTL_REG_SYNC2
reg__2946: reg__18
logic__416: logic__40
logic__1327: logic__40
integrator__483: blk_mem_gen_11
logic__1351: logic__40
reg__1776: reg__11
counter__556: RTL_REG_SYNC2
reg__1713: RTL_REG_ASYNC0
logic__727: logic__40
reg__1026: multi_ddr_to_sdr
reg__2952: reg__18
datapath__652: RTL_ADD0
differentiator__109: differentiator
datapath__1114: RTL_ADD0
logic__1408: logic__40
counter__738: RTL_REG_SYNC2
reg__526: reg__11
integrator__682: blk_mem_gen_11
differentiator__24: differentiator
logic__468: logic__41
datapath__1145: RTL_REG_ASYNC1
reg__476: multi_ddr_to_sdr
reg__2451: reg__11
differentiator__748: differentiator
differentiator__196: differentiator
logic__1883: state_machine
integrator__657: blk_mem_gen_11
datapath__675: blk_mem_gen_10
reg__2895: reg__18
differentiator__464: differentiator
counter__865: RTL_REG_SYNC2
datapath__119: RTL_REG_ASYNC1
reg__2231: reg__11
reg__286: reg__11
reg__561: reg__11
muxpart__168: muxpart__168
reg__1180: multi_ddr_to_sdr
reg__2281: RTL_REG_ASYNC0
counter__526: RTL_REG_SYNC2
differentiator__364: differentiator
reg__2982: reg__18
differentiator__869: differentiator
logic__2249: blk_mem_gen_8
reg__1695: RTL_MUX10
datapath__871: blk_mem_gen_10
differentiator__226: differentiator
reg__2732: RTL_REG_ASYNC0
differentiator__50: differentiator
differentiator__849: differentiator
reg__2222: reg__11
counter__445: RTL_REG_SYNC2
reg__1724: RTL_REG_ASYNC0
datapath__447: blk_mem_gen_10
reg__1312: multi_ddr_to_sdr
logic__1284: logic__41
muxpart__242: muxpart__242
counter__27: counter__3
datapath__298: RTL_ADD0
reg__2937: reg__18
integrator__388: blk_mem_gen_11
datapath__58: RTL_ADD0
differentiator__983: differentiator
datapath__489: blk_mem_gen_10
case__45: case__45
muxpart__45: muxpart__45
datapath__984: blk_mem_gen_10
muxpart__130: muxpart__130
reg__1200: RTL_MUX10
reg__463: RTL_MUX10
counter__221: RTL_REG_SYNC2
datapath__1480: RTL_ADD0
differentiator__199: differentiator
datapath__1012: RTL_ADD0
logic__1755: state_machine
case__202: clk_wiz_0
logic__2415: logic__303
reg__474: RTL_MUX10
counter__648: RTL_REG_SYNC2
reg__2876: reg__19
reg__1253: RTL_REG_ASYNC0
reg__2203: multi_ddr_to_sdr
case__219: clk_wiz_0
counter__534: RTL_REG_SYNC2
case__178: clk_wiz_0
datapath__154: RTL_ADD0
counter__386: RTL_REG_SYNC2
logic__754: RTL_OR1
logic__1761: blk_mem_gen_8
logic__1586: RTL_OR1
datapath__1572: datapath__11
muxpart__57: muxpart__57
differentiator__757: differentiator
logic__1895: logic__40
datapath__1367: RTL_REG_ASYNC1
integrator__645: blk_mem_gen_11
reg__1044: RTL_REG_ASYNC0
reg__711: reg__11
case__270: clk_wiz_0
logic__1159: logic__40
logic__1464: logic__40
reg__1528: RTL_REG_ASYNC0
differentiator__794: differentiator
reg__2553: RTL_MUX10
reg__2727: RTL_REG_ASYNC0
reg__698: reg__11
datapath__1018: RTL_ADD0
counter__183: counter__3
reg__2348: reg__11
integrator__317: blk_mem_gen_11
datapath__640: RTL_ADD0
reg__681: RTL_REG_ASYNC0
reg__1156: RTL_MUX10
logic__2156: logic__41
integrator__177: blk_mem_gen_11
reg__210: RTL_MUX10
case__342: case__53
muxpart__239: muxpart__239
differentiator__515: differentiator
datapath__17: datapath__17
reg__2276: RTL_REG_ASYNC0
reg__1152: RTL_REG_ASYNC0
reg__2524: reg__11
datapath__453: blk_mem_gen_10
counter__212: RTL_REG_SYNC2
logic__2368: logic__303
muxpart__150: muxpart__150
reg__2872: reg__20
ram__1: ram
blk_mem_gen_0__8: blk_mem_gen_0__8
datapath__504: blk_mem_gen_10
logic__1919: logic__40
datapath__583: blk_mem_gen_10
reg__1769: reg__11
reg__1633: reg__11
signinv__10: signinv__10
reg__1783: RTL_MUX10
reg__2477: blk_mem_gen_9
logic__686: logic__40
reg__1395: reg__11
differentiator__127: differentiator
logic__417: blk_mem_gen_8
logic__1295: logic__40
datapath__523: blk_mem_gen_10
differentiator__602: differentiator
differentiator__437: differentiator
reg__1745: reg__11
reg__2386: RTL_REG_ASYNC0
datapath__1503: blk_mem_gen_10
counter__62: RTL_REG_SYNC2
reg__2868: reg__18
reg__1210: reg__11
reg__1163: RTL_REG_ASYNC0
counter__181: RTL_REG_SYNC2
muxpart__249: muxpart__249
logic__630: logic__40
reg__2518: RTL_REG_ASYNC0
case__255: clk_wiz_0
counter__68: RTL_REG_SYNC2
reg__2926: reg__20
logic__1069: logic__40
counter__90: RTL_REG_SYNC2
differentiator__144: differentiator
integrator__324: blk_mem_gen_11
logic__655: logic__40
reg__1456: RTL_REG_ASYNC0
case__225: clk_wiz_0
reg__887: reg__11
logic__2103: logic__40
case__28: case__28
logic__1338: RTL_OR1
datapath__97: blk_mem_gen_10
logic__1996: logic__41
reg__1232: reg__11
reg__1124: blk_mem_gen_9
reg__1606: reg__11
logic__54: logic__54
reg__143: reg__11
counter__723: counter__3
datapath__251: RTL_REG_ASYNC1
reg__1280: RTL_REG_ASYNC0
integrator__701: blk_mem_gen_11
datapath__1538: blk_mem_gen_10
counter__639: counter__3
integrator__591: blk_mem_gen_11
logic__1513: blk_mem_gen_8
reg__913: reg__11
differentiator__718: differentiator
reg__1297: RTL_REG_ASYNC0
logic__534: logic__40
differentiator__16: differentiator
reg__2619: RTL_MUX10
counter__975: counter__3
reg__1157: blk_mem_gen_9
integrator__157: blk_mem_gen_11
differentiator__656: differentiator
datapath__856: RTL_ADD0
reg__644: RTL_REG_ASYNC0
datapath__844: RTL_ADD0
reg__1982: blk_mem_gen_9
logic__1536: logic__40
logic__710: logic__40
reg__1737: RTL_REG_ASYNC0
datapath__1000: RTL_ADD0
case__113: clk_wiz_0
reg__2702: reg__11
datapath__1556: blk_mem_gen_10
datapath__471: blk_mem_gen_10
counter__903: counter__3
integrator__316: blk_mem_gen_11
differentiator__576: differentiator
muxpart__27: muxpart__27
reg__2899: reg__20
reg__2225: multi_ddr_to_sdr
reg__2035: reg__11
reg__1214: RTL_REG_ASYNC0
reg__199: RTL_MUX10
logic__2291: state_machine
logic__1629: logic__40
logic__1105: blk_mem_gen_8
integrator__696: blk_mem_gen_11
logic__926: logic__40
logic__2019: state_machine
integrator__72: blk_mem_gen_11
datapath__1093: blk_mem_gen_10
logic__998: logic__40
reg__1518: reg__11
reg__2154: reg__11
reg__1957: RTL_REG_ASYNC0
reg__614: reg__11
reg__2237: RTL_REG_ASYNC0
reg__1609: multi_ddr_to_sdr
datapath__588: blk_mem_gen_10
logic__866: RTL_OR1
counter__132: RTL_REG_SYNC2
datapath__623: RTL_REG_ASYNC1
case__156: clk_wiz_0
blk_mem_gen_8__1: blk_mem_gen_8
reg__344: multi_ddr_to_sdr
integrator__101: blk_mem_gen_11
logic__358: logic__40
integrator__451: blk_mem_gen_11
counter__946: RTL_REG_SYNC2
integrator__664: blk_mem_gen_11
differentiator__374: differentiator
reg__1797: RTL_REG_ASYNC0
reg__327: RTL_REG_ASYNC0
case__32: case__32
counter__251: counter__3
reg__2007: reg__11
counter__502: RTL_REG_SYNC2
reg__2275: reg__11
logic__1944: logic__40
integrator__390: blk_mem_gen_11
case__7: case__56
case__305: clk_wiz_0
datapath__1183: blk_mem_gen_10
differentiator__326: differentiator
muxpart__87: muxpart__87
logic__498: RTL_OR1
logic__706: RTL_OR1
integrator__300: blk_mem_gen_11
reg__2087: RTL_REG_ASYNC0
reg__2993: reg__19
reg__2324: multi_ddr_to_sdr
reg__662: blk_mem_gen_9
reg__1906: multi_ddr_to_sdr
differentiator__36: differentiator
reg__950: RTL_REG_ASYNC0
reg__215: RTL_REG_ASYNC0
datapath__743: RTL_REG_ASYNC1
logic__1973: logic__40
differentiator__1018: differentiator
reg__1242: RTL_REG_ASYNC0
differentiator__504: differentiator
counter__440: RTL_REG_SYNC2
mux_shift__59: mux_shift
datapath__1511: RTL_REG_ASYNC1
reg__2198: reg__11
datapath__89: RTL_REG_ASYNC1
reg__1920: RTL_REG_ASYNC0
muxpart__55: muxpart__55
datapath__1330: RTL_ADD0
logic__422: logic__40
differentiator__156: differentiator
logic__2106: RTL_OR1
reg__311: multi_ddr_to_sdr
differentiator__445: differentiator
differentiator__105: differentiator
case__141: clk_wiz_0
reg__1191: multi_ddr_to_sdr
logic__2353: blk_mem_gen_8
reg__1716: reg__11
muxpart__47: muxpart__47
muxpart__189: muxpart__189
counter__800: RTL_REG_SYNC2
integrator__359: blk_mem_gen_11
differentiator__752: differentiator
logic__994: RTL_OR1
reg__2342: RTL_REG_ASYNC0
reg__2383: reg__11
datapath__423: blk_mem_gen_10
logic__1298: RTL_OR1
cic__161: cic
datapath__415: blk_mem_gen_10
integrator__28: blk_mem_gen_11
datapath__149: RTL_REG_ASYNC1
reg__2525: RTL_REG_ASYNC0
logic__1260: logic__41
logic__1091: state_machine
datapath__1384: RTL_ADD0
integrator__67: blk_mem_gen_11
differentiator__897: differentiator
reg__879: RTL_REG_ASYNC0
integrator__625: blk_mem_gen_11
logic__1733: logic__40
reg__2973: reg__18
reg__1324: RTL_REG_ASYNC0
integrator__553: blk_mem_gen_11
datapath__351: blk_mem_gen_10
case__105: clk_wiz_0
integrator__265: blk_mem_gen_11
logic__1148: logic__41
reg__1839: blk_mem_gen_9
reg__902: reg__11
datapath__1057: blk_mem_gen_10
reg__171: RTL_REG_ASYNC0
reg__2363: reg__11
reg__2889: reg__18
reg__1150: RTL_REG_ASYNC0
reg__1825: RTL_REG_ASYNC0
case__278: clk_wiz_0
datapath__1436: blk_mem_gen_10
counter__726: RTL_REG_SYNC2
datapath__735: blk_mem_gen_10
differentiator__697: differentiator
adder5bit16way: adder5bit16way
reg__682: reg__11
reg__2528: reg__11
logic__1994: RTL_OR1
logic__372: logic__41
logic__958: logic__40
logic__1860: logic__41
reg__1597: blk_mem_gen_9
logic__1953: blk_mem_gen_8
differentiator__202: differentiator
logic__1907: state_machine
datapath__237: blk_mem_gen_10
logic__1963: state_machine
differentiator__946: differentiator
reg__177: RTL_MUX10
counter__663: counter__3
reg__2678: reg__11
datapath__774: blk_mem_gen_10
logic__726: logic__40
differentiator__972: differentiator
integrator__201: blk_mem_gen_11
counter__540: RTL_REG_SYNC2
reg__2489: multi_ddr_to_sdr
reg__2317: reg__11
logic__1888: logic__40
datapath__650: blk_mem_gen_10
logic__1039: logic__40
logic__2165: logic__40
reg__1853: reg__11
muxpart__261: muxpart__261
integrator__11: blk_mem_gen_11
counter__998: RTL_REG_SYNC2
case__343: case__53
reg__2157: RTL_MUX10
reg__2815: RTL_REG_ASYNC0
datapath__142: RTL_ADD0
datapath__795: blk_mem_gen_10
reg__2656: reg__11
datapath__183: blk_mem_gen_10
datapath__273: blk_mem_gen_10
blk_mem_gen_2__1: blk_mem_gen_2
reg__2778: RTL_REG_ASYNC0
reg__694: RTL_MUX10
integrator__65: blk_mem_gen_11
datapath__749: RTL_REG_ASYNC1
reg__540: RTL_MUX10
reg__480: reg__11
reg__1437: reg__11
reg__2060: multi_ddr_to_sdr
logic__934: logic__40
reg__2690: RTL_REG_ASYNC0
logic__1757: logic__40
reg__1671: RTL_REG_ASYNC0
logic__454: logic__40
differentiator__925: differentiator
case__228: clk_wiz_0
reg__3035: RTL_ROM3
muxpart__118: muxpart__118
cic__114: cic
differentiator__241: differentiator
datapath__1056: blk_mem_gen_10
reg__1565: multi_ddr_to_sdr
counter__443: counter__3
differentiator__192: differentiator
counter__532: RTL_REG_SYNC2
differentiator__740: differentiator
datapath__1164: blk_mem_gen_10
integrator__12: blk_mem_gen_11
reg__1189: RTL_MUX10
logic__1146: RTL_OR1
reg__1022: RTL_REG_ASYNC0
blk_mem_gen_1__1: blk_mem_gen_1
reg__2283: RTL_REG_ASYNC0
integrator__320: blk_mem_gen_11
counter__224: RTL_REG_SYNC2
differentiator__852: differentiator
reg__2642: blk_mem_gen_9
mux_shift__60: mux_shift
logic__2321: blk_mem_gen_8
counter__942: RTL_REG_SYNC2
logic__1942: logic__40
datapath__1369: blk_mem_gen_10
datapath__603: blk_mem_gen_10
reg__178: blk_mem_gen_9
logic__379: state_machine
counter__1026: RTL_REG_SYNC2
logic__1027: state_machine
logic__1754: RTL_OR1
logic__563: state_machine
datapath__67: blk_mem_gen_10
logic__1936: logic__40
logic__856: logic__40
differentiator__453: differentiator
datapath__389: RTL_REG_ASYNC1
datapath__890: blk_mem_gen_10
datapath__548: blk_mem_gen_10
logic__1713: blk_mem_gen_8
reg__1837: reg__11
reg__2544: multi_ddr_to_sdr
datapath__1088: blk_mem_gen_10
datapath__440: blk_mem_gen_10
blk_mem_gen_7__1: blk_mem_gen_7
differentiator__208: differentiator
logic__398: logic__40
reg__1433: multi_ddr_to_sdr
muxpart__209: muxpart__209
logic__2391: logic__303
datapath__1287: blk_mem_gen_10
cic__111: cic
counter__596: RTL_REG_SYNC2
logic__2184: logic__40
reg__1366: blk_mem_gen_9
datapath__1099: blk_mem_gen_10
logic__1905: blk_mem_gen_8
datapath__1450: RTL_ADD0
datapath__1328: blk_mem_gen_10
integrator__94: blk_mem_gen_11
reg__2140: RTL_REG_ASYNC0
integrator__600: blk_mem_gen_11
datapath__1499: RTL_REG_ASYNC1
datapath__846: blk_mem_gen_10
logic__833: blk_mem_gen_8
differentiator__900: differentiator
differentiator__277: differentiator
logic__1006: logic__40
differentiator__579: differentiator
reg__564: multi_ddr_to_sdr
reg__1092: multi_ddr_to_sdr
integrator__597: blk_mem_gen_11
logic__947: state_machine
mux_shift__64: mux_shift__63
logic__1986: RTL_OR1
reg__767: RTL_REG_ASYNC0
datapath__765: blk_mem_gen_10
datapath__687: blk_mem_gen_10
logic__1048: logic__40
differentiator__997: differentiator
reg__994: RTL_REG_ASYNC0
counter__407: counter__3
differentiator__942: differentiator
reg__314: RTL_REG_ASYNC0
counter__672: RTL_REG_SYNC2
muxpart__197: muxpart__197
logic__913: blk_mem_gen_8
datapath__630: blk_mem_gen_10
reg__2931: reg__18
logic__1154: RTL_OR1
integrator__558: blk_mem_gen_11
differentiator__727: differentiator
differentiator__822: differentiator
logic__2015: logic__40
logic__1502: logic__40
counter__373: RTL_REG_SYNC2
case__335: case__53
logic__2299: state_machine
integrator__26: blk_mem_gen_11
logic__850: RTL_OR1
reg__2417: RTL_REG_ASYNC0
differentiator__534: differentiator
datapath__608: blk_mem_gen_10
counter__613: RTL_REG_SYNC2
cic__163: cic
reg__981: blk_mem_gen_9
datapath__41: RTL_REG_ASYNC1
muxpart__234: muxpart__234
reg__2081: blk_mem_gen_9
reg__2046: reg__11
datapath__1: datapath__1
differentiator__321: differentiator
datapath__1086: blk_mem_gen_10
logic__2413: logic__303
logic__1389: logic__40
logic__1566: logic__40
counter__106: RTL_REG_SYNC2
logic__829: logic__40
reg__1381: RTL_REG_ASYNC0
logic__1765: logic__40
logic__1192: logic__40
counter__893: RTL_REG_SYNC2
counter__519: counter__3
datapath__1551: blk_mem_gen_10
logic__910: logic__40
reg__473: reg__11
case__367: case__53
logic__895: logic__40
logic__2308: logic__41
differentiator__129: differentiator
reg__2707: RTL_MUX10
logic__401: blk_mem_gen_8
reg__787: RTL_REG_ASYNC0
datapath__68: blk_mem_gen_10
reg__1657: reg__11
reg__2628: RTL_REG_ASYNC0
logic__1943: logic__40
integrator__420: blk_mem_gen_11
case__92: clk_wiz_0
datapath__591: blk_mem_gen_10
case__155: clk_wiz_0
reg__2771: RTL_REG_ASYNC0
differentiator__233: differentiator
differentiator__772: differentiator
differentiator__360: differentiator
differentiator__301: differentiator
counter__579: counter__3
reg__1378: multi_ddr_to_sdr
reg__2929: reg__20
datapath__404: blk_mem_gen_10
reg__485: RTL_MUX10
reg__670: RTL_REG_ASYNC0
datapath__223: blk_mem_gen_10
reg__1153: reg__11
differentiator__495: differentiator
reg__558: RTL_REG_ASYNC0
datapath__553: blk_mem_gen_10
blk_mem_gen_5__1: blk_mem_gen_5
case__301: clk_wiz_0
reg__500: reg__11
reg__748: reg__11
counter__961: RTL_REG_SYNC2
logic__525: logic__40
differentiator__594: differentiator
logic__777: blk_mem_gen_8
blk_mem_gen_0__5: blk_mem_gen_0__5
reg__1464: RTL_MUX10
counter__480: RTL_REG_SYNC2
reg__2649: reg__11
reg__2330: reg__11
reg__2781: reg__11
datapath__141: blk_mem_gen_10
reg__1795: blk_mem_gen_9
datapath__541: blk_mem_gen_10
logic__1425: blk_mem_gen_8
datapath__139: blk_mem_gen_10
reg__1815: reg__11
reg__357: reg__11
logic__519: logic__40
datapath__721: blk_mem_gen_10
logic__1728: logic__40
counter__136: RTL_REG_SYNC2
reg__2892: reg__18
datapath__633: blk_mem_gen_10
datapath__1303: blk_mem_gen_10
datapath__938: blk_mem_gen_10
integrator__728: blk_mem_gen_11
datapath__976: RTL_ADD0
logic__1509: logic__40
counter__811: counter__3
logic__1540: logic__41
datapath__531: blk_mem_gen_10
logic__1076: logic__41
datapath__766: RTL_ADD0
datapath__227: RTL_REG_ASYNC1
reg__1539: RTL_REG_ASYNC0
datapath__353: RTL_REG_ASYNC1
differentiator__298: differentiator
integrator__440: blk_mem_gen_11
reg__2634: reg__11
differentiator__543: differentiator
integrator__710: blk_mem_gen_11
logic__577: blk_mem_gen_8
datapath__986: blk_mem_gen_10
reg__1600: reg__11
datapath__700: RTL_ADD0
logic__1336: logic__40
reg__2905: reg__20
integrator__31: blk_mem_gen_11
differentiator__432: differentiator
logic__1946: RTL_OR1
reg__2680: reg__11
datapath__936: blk_mem_gen_10
reg__1873: multi_ddr_to_sdr
counter__270: RTL_REG_SYNC2
logic__541: logic__40
case__366: case__53
reg__2388: RTL_MUX10
counter__753: RTL_REG_SYNC2
reg__2887: reg__20
reg__126: reg__11
reg__2693: reg__11
counter__692: RTL_REG_SYNC2
logic__1060: logic__41
differentiator__324: differentiator
datapath__1570: datapath__13
counter__450: RTL_REG_SYNC2
counter__92: RTL_REG_SYNC2
logic__1479: logic__40
muxpart__220: muxpart__220
counter__63: counter__3
cic__78: cic
counter__267: counter__3
counter__473: RTL_REG_SYNC2
reg__873: RTL_REG_ASYNC0
logic__1254: logic__40
logic__1343: logic__40
logic__633: blk_mem_gen_8
logic__1147: state_machine
datapath__1160: blk_mem_gen_10
cic__91: cic
differentiator__715: differentiator
reg__1653: multi_ddr_to_sdr
integrator__226: blk_mem_gen_11
logic__1987: state_machine
logic__2161: blk_mem_gen_8
logic__1108: logic__41
counter__958: RTL_REG_SYNC2
reg__2580: RTL_REG_ASYNC0
reg__173: RTL_REG_ASYNC0
muxpart__152: muxpart__152
reg__2450: RTL_REG_ASYNC0
reg__1061: reg__11
datapath__1017: blk_mem_gen_10
counter__612: RTL_REG_SYNC2
reg__421: multi_ddr_to_sdr
reg__1774: multi_ddr_to_sdr
counter__284: RTL_REG_SYNC2
logic__1870: logic__40
integrator__502: blk_mem_gen_11
muxpart__208: muxpart__208
counter__23: counter__3
differentiator__455: differentiator
datapath__762: blk_mem_gen_10
reg__1193: reg__11
logic__1274: RTL_OR1
cic__48: cic
logic__1460: logic__41
datapath__781: blk_mem_gen_10
differentiator__726: differentiator
datapath__975: blk_mem_gen_10
datapath__1421: RTL_REG_ASYNC1
datapath__167: RTL_REG_ASYNC1
differentiator__399: differentiator
logic__607: logic__40
logic__750: logic__40
reg__2638: reg__11
reg__2950: reg__20
datapath__1039: blk_mem_gen_10
differentiator__268: differentiator
differentiator__205: differentiator
counter__1028: counter__986
cic__23: cic
datapath__524: blk_mem_gen_10
reg__1094: reg__11
differentiator__907: differentiator
datapath__513: blk_mem_gen_10
reg__477: RTL_REG_ASYNC0
differentiator__418: differentiator
logic__848: logic__40
reg__706: blk_mem_gen_9
logic__1716: logic__41
reg__2976: reg__18
cic__144: cic
reg__2779: reg__11
counter__766: RTL_REG_SYNC2
reg__3039: RTL_ROM3
counter__153: RTL_REG_SYNC2
reg__1752: multi_ddr_to_sdr
logic__2130: RTL_OR1
integrator__544: blk_mem_gen_11
case__88: clk_wiz_0
integrator__693: blk_mem_gen_11
reg__775: reg__11
reg__844: RTL_REG_ASYNC0
logic__1248: logic__40
datapath__329: RTL_REG_ASYNC1
case__231: clk_wiz_0
reg__1008: reg__11
case__146: clk_wiz_0
case__31: case__31
datapath__512: blk_mem_gen_10
muxpart__159: muxpart__159
differentiator__666: differentiator
differentiator__516: differentiator
counter__249: RTL_REG_SYNC2
reg__1717: RTL_MUX10
counter__979: counter__3
counter__1001: RTL_REG_SYNC2
logic__1314: RTL_OR1
muxpart__92: muxpart__92
logic__1954: RTL_OR1
differentiator__773: differentiator
reg__2263: RTL_REG_ASYNC0
differentiator__628: differentiator
logic__1491: state_machine
counter__471: counter__3
reg__620: RTL_REG_ASYNC0
datapath__434: blk_mem_gen_10
integrator__70: blk_mem_gen_11
differentiator__194: differentiator
reg__591: RTL_REG_ASYNC0
differentiator__567: differentiator
logic__1918: logic__40
muxpart__21: RTL_OR0
reg__1506: RTL_REG_ASYNC0
reg__2958: reg__18
logic__2328: logic__40
reg__638: reg__11
differentiator__193: differentiator
reg__2821: reg__11
differentiator__352: differentiator
datapath__1529: RTL_REG_ASYNC1
reg__1847: RTL_REG_ASYNC0
reg__1473: RTL_REG_ASYNC0
datapath__1434: blk_mem_gen_10
counter__839: counter__3
counter__234: RTL_REG_SYNC2
logic__889: blk_mem_gen_8
reg__2189: reg__11
counter__49: RTL_REG_SYNC2
logic__2379: logic__303
logic__1398: logic__40
differentiator__916: differentiator
logic__1684: logic__41
cic__67: cic
datapath__1052: blk_mem_gen_10
logic__1269: logic__40
reg__2325: RTL_REG_ASYNC0
differentiator__530: differentiator
integrator__562: blk_mem_gen_11
datapath__301: blk_mem_gen_10
integrator__229: blk_mem_gen_11
reg__434: reg__11
muxpart__65: muxpart__65
case__111: clk_wiz_0
datapath__442: RTL_ADD0
reg__2913: reg__18
reg__1759: RTL_REG_ASYNC0
integrator__513: blk_mem_gen_11
reg__3024: reg__18
reg__36: multi_ddr_to_sdr
muxpart__146: muxpart__146
logic__11: logic__11
reg__380: RTL_REG_ASYNC0
muxpart__265: muxpart__265
integrator__175: blk_mem_gen_11
logic__1053: logic__40
counter__283: counter__3
counter__144: RTL_REG_SYNC2
logic__355: state_machine
reg__1647: RTL_REG_ASYNC0
reg__2480: reg__11
logic__1008: logic__40
mux_shift__40: mux_shift
case__68: clk_wiz_0
logic__1979: state_machine
reg__2519: reg__11
reg__494: RTL_REG_ASYNC0
reg__1696: blk_mem_gen_9
differentiator__43: differentiator
datapath__1010: blk_mem_gen_10
differentiator__497: differentiator
reg__990: reg__11
datapath__1445: RTL_REG_ASYNC1
differentiator__293: differentiator
cic__7: cic
logic__973: logic__40
reg__2571: RTL_REG_ASYNC0
differentiator__649: differentiator
datapath__1249: blk_mem_gen_10
logic__2206: logic__40
reg__2013: reg__11
differentiator__989: differentiator
logic__1596: logic__41
integrator__231: blk_mem_gen_11
reg__2112: reg__11
datapath__517: blk_mem_gen_10
mux_shift__19: mux_shift
logic__1214: logic__40
differentiator__929: differentiator
reg__2652: RTL_MUX10
logic__1504: logic__40
reg__1641: blk_mem_gen_9
logic__2424: logic__303
datapath__1230: blk_mem_gen_10
counter__759: counter__3
integrator__96: blk_mem_gen_11
logic__1242: RTL_OR1
reg__58: multi_ddr_to_sdr
reg__2687: multi_ddr_to_sdr
reg__2546: reg__11
differentiator__705: differentiator
case__327: case__53
integrator__272: blk_mem_gen_11
reg__842: RTL_REG_ASYNC0
datapath__1341: blk_mem_gen_10
datapath__714: blk_mem_gen_10
differentiator__555: differentiator
logic__1800: logic__40
counter__864: RTL_REG_SYNC2
reg__908: RTL_REG_ASYNC0
counter__330: RTL_REG_SYNC2
counter__717: RTL_REG_SYNC2
reg__2723: RTL_REG_ASYNC0
datapath__382: RTL_ADD0
logic__977: blk_mem_gen_8
datapath__174: blk_mem_gen_10
differentiator__477: differentiator
muxpart__245: muxpart__245
logic__540: logic__41
counter__750: RTL_REG_SYNC2
datapath__326: blk_mem_gen_10
logic__878: logic__40
logic__1964: logic__41
reg__2089: RTL_REG_ASYNC0
differentiator__389: differentiator
logic__1811: state_machine
multi_ddr_to_sdr: RTL_MUX30
reg__2444: blk_mem_gen_9
differentiator__354: differentiator
differentiator__743: differentiator
logic__675: state_machine
integrator__586: blk_mem_gen_11
differentiator__88: differentiator
datapath__754: RTL_ADD0
differentiator__26: differentiator
counter__504: RTL_REG_SYNC2
datapath__1571: datapath__12
reg__606: RTL_MUX10
muxpart__145: muxpart__145
datapath__422: blk_mem_gen_10
differentiator__35: differentiator
datapath__111: blk_mem_gen_10
differentiator__86: differentiator
datapath__1561: datapath__24
reg__524: reg__11
logic__1103: logic__40
differentiator__587: differentiator
logic__1279: logic__40
logic__430: logic__40
integrator__690: blk_mem_gen_11
logic__2138: RTL_OR1
logic__2094: logic__40
reg__1739: RTL_MUX10
logic__1062: logic__40
datapath__159: blk_mem_gen_10
case__5: RTL_REG_SYNC3
logic__1280: logic__40
logic__1177: blk_mem_gen_8
datapath__1545: blk_mem_gen_10
reg__2626: RTL_REG_ASYNC0
datapath__106: RTL_ADD0
case__151: clk_wiz_0
counter__659: counter__3
datapath__294: blk_mem_gen_10
logic__882: RTL_OR1
integrator__73: blk_mem_gen_11
reg__1682: RTL_REG_ASYNC0
differentiator__985: differentiator
differentiator__447: differentiator
reg__977: reg__11
differentiator__838: differentiator
logic__1758: logic__40
reg__1129: reg__11
reg__503: RTL_REG_ASYNC0
cic__73: cic
reg__2357: multi_ddr_to_sdr
datapath__277: blk_mem_gen_10
logic__450: RTL_OR1
reg__1859: reg__11
datapath__1307: RTL_REG_ASYNC1
logic__1059: state_machine
differentiator__297: differentiator
logic__536: logic__40
logic__1007: logic__40
differentiator__809: differentiator
counter__991: counter__3
datapath__780: blk_mem_gen_10
datapath__430: RTL_ADD0
cic__216: cic
logic__478: logic__40
muxpart__148: muxpart__148
cic__81: cic
reg__2786: multi_ddr_to_sdr
datapath__1142: blk_mem_gen_10
datapath__1413: blk_mem_gen_10
integrator__579: blk_mem_gen_11
differentiator__598: differentiator
reg__2651: reg__11
logic__1578: RTL_OR1
reg__2341: reg__11
counter__481: RTL_REG_SYNC2
datapath__121: blk_mem_gen_10
reg__584: RTL_MUX10
logic__1577: blk_mem_gen_8
reg__125: RTL_REG_ASYNC0
cic__117: cic
reg__472: RTL_REG_ASYNC0
logic__2366: logic__303
cic__12: cic
muxpart__58: muxpart__58
reg__2971: reg__20
reg__202: RTL_REG_ASYNC0
datapath__551: RTL_REG_ASYNC1
differentiator__56: differentiator
differentiator__87: differentiator
signinv__11: signinv__11
integrator__688: blk_mem_gen_11
case__140: clk_wiz_0
datapath__1323: blk_mem_gen_10
reg__350: reg__11
cic__65: cic
reg__403: reg__11
muxpart__136: muxpart__136
datapath__708: blk_mem_gen_10
logic__2222: logic__40
integrator__747: blk_mem_gen_11
reg__2659: RTL_REG_ASYNC0
differentiator__943: differentiator
integrator__240: blk_mem_gen_11
reg__1423: RTL_REG_ASYNC0
logic__2225: blk_mem_gen_8
case__197: clk_wiz_0
logic__1403: state_machine
datapath__937: blk_mem_gen_10
muxpart__222: muxpart__222
integrator__76: blk_mem_gen_11
datapath__109: blk_mem_gen_10
differentiator__854: differentiator
datapath__498: blk_mem_gen_10
reg__1556: reg__11
datapath__892: RTL_ADD0
integrator__501: blk_mem_gen_11
integrator__176: blk_mem_gen_11
logic__961: blk_mem_gen_8
datapath__496: RTL_ADD0
differentiator__139: differentiator
reg__2813: RTL_REG_ASYNC0
reg__802: RTL_REG_ASYNC0
counter__149: RTL_REG_SYNC2
differentiator__1005: differentiator
logic__685: logic__40
datapath__593: RTL_REG_ASYNC1
counter__162: RTL_REG_SYNC2
reg__1535: RTL_REG_ASYNC0
logic__1702: logic__40
case__50: case__50
counter__622: RTL_REG_SYNC2
logic__1710: logic__40
reg__702: reg__11
counter__455: counter__3
counter__508: RTL_REG_SYNC2
reg__1055: RTL_REG_ASYNC0
differentiator__888: differentiator
datapath__1130: blk_mem_gen_10
reg__1988: RTL_REG_ASYNC0
logic__494: logic__40
integrator__732: blk_mem_gen_11
reg__2219: RTL_REG_ASYNC0
counter__464: RTL_REG_SYNC2
counter__280: RTL_REG_SYNC2
counter__594: RTL_REG_SYNC2
cic__232: cic
counter__80: RTL_REG_SYNC2
datapath__1430: blk_mem_gen_10
differentiator__18: differentiator
reg__343: blk_mem_gen_9
datapath__1221: blk_mem_gen_10
logic__1997: logic__40
datapath__1550: blk_mem_gen_10
datapath__954: blk_mem_gen_10
reg__442: blk_mem_gen_9
counter__813: RTL_REG_SYNC2
logic__923: state_machine
reg__2601: reg__11
counter__555: counter__3
datapath__503: RTL_REG_ASYNC1
cic__150: cic
differentiator__832: differentiator
differentiator__759: differentiator
logic__665: blk_mem_gen_8
reg__1582: reg__11
differentiator__585: differentiator
logic__2323: state_machine
reg__2900: reg__19
reg__3010: reg__20
reg__2915: reg__19
case__318: case__53
reg__570: reg__11
cic__203: cic
datapath__1498: RTL_ADD0
cic__41: cic
logic__2009: blk_mem_gen_8
integrator__360: blk_mem_gen_11
logic__1680: logic__40
reg__2252: RTL_REG_ASYNC0
reg__2607: reg__11
reg__2393: RTL_REG_ASYNC0
datapath__1539: blk_mem_gen_10
logic__51: logic__51
counter__151: counter__3
logic__1835: state_machine
reg__1513: RTL_REG_ASYNC0
logic__2389: logic__303
integrator__179: blk_mem_gen_11
logic__1991: logic__40
reg__2449: reg__11
integrator__477: blk_mem_gen_11
logic__2256: logic__40
reg__347: RTL_REG_ASYNC0
muxpart__51: muxpart__51
logic__980: logic__41
reg__2311: RTL_MUX10
logic__1850: RTL_OR1
reg__760: RTL_MUX10
integrator__266: blk_mem_gen_11
reg__1487: blk_mem_gen_9
case__253: clk_wiz_0
muxpart__61: muxpart__61
logic__42: state_machine
case__296: clk_wiz_0
reg__1658: RTL_REG_ASYNC0
logic__1950: logic__40
muxpart__187: muxpart__187
reg__649: reg__11
counter__1009: RTL_REG_SYNC2
reg__1557: RTL_REG_ASYNC0
datapath__1097: RTL_REG_ASYNC1
differentiator__513: differentiator
cic__176: cic
logic__1832: logic__40
logic__906: RTL_OR1
reg__2783: reg__11
datapath__478: RTL_ADD0
differentiator__539: differentiator
differentiator__917: differentiator
reg__2974: reg__20
reg__2106: reg__11
differentiator__25: differentiator
reg__2833: RTL_REG_ASYNC0
logic__1303: logic__40
counter__268: RTL_REG_SYNC2
case__250: clk_wiz_0
differentiator__755: differentiator
reg__996: RTL_REG_ASYNC0
reg__1503: reg__11
counter__1007: counter__3
counter__187: counter__3
logic__1273: blk_mem_gen_8
logic__1250: RTL_OR1
differentiator__937: differentiator
counter__928: RTL_REG_SYNC2
differentiator__723: differentiator
reg__3017: reg__19
reg__1404: reg__11
logic__2203: state_machine
muxpart__94: muxpart__94
differentiator__681: differentiator
case: case
logic__2254: logic__40
reg__450: RTL_REG_ASYNC0
reg__1852: RTL_REG_ASYNC0
cic__115: cic
reg__1407: RTL_REG_ASYNC0
reg__4: RTL_ADD9
logic__1843: state_machine
datapath__1557: blk_mem_gen_10
datapath__753: blk_mem_gen_10
datapath__1186: RTL_ADD0
reg__1354: RTL_MUX10
reg__1390: RTL_REG_ASYNC0
reg__1483: reg__11
logic__2241: blk_mem_gen_8
differentiator__930: differentiator
logic__1848: logic__40
differentiator__161: differentiator
logic__596: logic__41
counter__934: RTL_REG_SYNC2
reg__2409: reg__11
logic__1445: logic__40
logic__1231: logic__40
differentiator__5: differentiator
reg__2320: RTL_REG_ASYNC0
counter__632: RTL_REG_SYNC2
integrator__42: blk_mem_gen_11
reg__2943: reg__18
integrator__209: blk_mem_gen_11
differentiator__775: differentiator
reg__828: multi_ddr_to_sdr
reg__2610: multi_ddr_to_sdr
differentiator__538: differentiator
reg__1751: blk_mem_gen_9
datapath__663: blk_mem_gen_10
counter__397: RTL_REG_SYNC2
reg__14: reg__14
counter__585: RTL_REG_SYNC2
muxpart__186: muxpart__186
counter__838: RTL_REG_SYNC2
reg__1811: reg__11
reg__2039: RTL_REG_ASYNC0
counter__496: RTL_REG_SYNC2
differentiator__131: differentiator
logic__2025: blk_mem_gen_8
logic__724: logic__41
differentiator__345: differentiator
logic__1434: RTL_OR1
cic__29: cic
reg__2078: RTL_REG_ASYNC0
counter__72: RTL_REG_SYNC2
case__248: clk_wiz_0
integrator__500: blk_mem_gen_11
integrator__573: blk_mem_gen_11
datapath__7: datapath__7
logic__457: blk_mem_gen_8
integrator__204: blk_mem_gen_11
reg__1895: multi_ddr_to_sdr
reg__2630: RTL_MUX10
logic__1557: logic__40
muxpart__204: muxpart__204
datapath__14: datapath__14
logic__1373: logic__40
logic__1132: logic__41
datapath__1100: blk_mem_gen_10
muxpart__12: blk_mem_gen_14
reg__1634: RTL_REG_ASYNC0
datapath__137: RTL_REG_ASYNC1
counter__453: RTL_REG_SYNC2
datapath__1493: RTL_REG_ASYNC1
datapath__1192: RTL_ADD0
differentiator__164: differentiator
reg__719: RTL_REG_ASYNC0
counter__516: RTL_REG_SYNC2
reg__1587: multi_ddr_to_sdr
differentiator__767: differentiator
counter__287: counter__3
reg__651: blk_mem_gen_9
logic__1626: RTL_OR1
logic__1210: RTL_OR1
reg__253: reg__11
mux_shift__9: mux_shift
logic__2078: logic__40
logic__922: RTL_OR1
differentiator__548: differentiator
counter__617: RTL_REG_SYNC2
reg__1024: RTL_MUX10
reg__822: RTL_REG_ASYNC0
reg__1434: RTL_REG_ASYNC0
reg__1073: RTL_REG_ASYNC0
mux_shift__20: mux_shift
logic__905: blk_mem_gen_8
counter__431: counter__3
logic__776: logic__40
datapath__317: RTL_REG_ASYNC1
differentiator__712: differentiator
datapath__189: blk_mem_gen_10
cic__124: cic
reg__9: reg__9
counter__432: RTL_REG_SYNC2
case__375: case__42
counter__660: RTL_REG_SYNC2
mux_shift__31: mux_shift
counter__986: RTL_REG_SYNC2
differentiator__426: differentiator
differentiator__165: differentiator
logic__773: logic__40
reg__2966: reg__19
reg__333: multi_ddr_to_sdr
logic__1701: logic__40
logic__1296: logic__40
logic__1092: logic__41
logic__755: state_machine
reg__2662: reg__11
logic__543: logic__40
datapath__1101: blk_mem_gen_10
reg__1479: reg__11
counter__352: RTL_REG_SYNC2
case__352: case__53
logic__1974: logic__40
reg__976: RTL_REG_ASYNC0
logic__1465: blk_mem_gen_8
reg__1041: reg__11
logic__2292: logic__41
reg__1654: RTL_REG_ASYNC0
reg__132: reg__11
integrator__448: blk_mem_gen_11
logic__425: blk_mem_gen_8
reg__244: blk_mem_gen_9
counter__252: RTL_REG_SYNC2
datapath__1302: blk_mem_gen_10
reg__854: reg__11
logic__1224: logic__40
case__1: case__1
case__172: clk_wiz_0
reg__1472: reg__11
datapath__1465: blk_mem_gen_10
differentiator__271: differentiator
counter__67: counter__3
differentiator__72: differentiator
datapath__412: RTL_ADD0
integrator__249: blk_mem_gen_11
datapath__1149: blk_mem_gen_10
reg__1396: RTL_REG_ASYNC0
reg__2671: reg__11
case__388: case__29
case__224: clk_wiz_0
datapath__449: RTL_REG_ASYNC1
differentiator__734: differentiator
reg__183: reg__11
reg__2337: reg__11
differentiator__17: differentiator
logic__2020: logic__41
differentiator__677: differentiator
datapath__1067: RTL_REG_ASYNC1
logic__1762: RTL_OR1
reg__1115: RTL_REG_ASYNC0
logic__1443: state_machine
counter__608: RTL_REG_SYNC2
counter__50: RTL_REG_SYNC2
datapath__571: blk_mem_gen_10
mux_shift__54: mux_shift
logic__653: logic__40
reg__2907: reg__18
reg__1863: RTL_REG_ASYNC0
logic__483: state_machine
datapath__985: blk_mem_gen_10
datapath__1268: blk_mem_gen_10
datapath__83: RTL_REG_ASYNC1
differentiator__871: differentiator
reg__2433: blk_mem_gen_9
logic__1133: logic__40
datapath__182: blk_mem_gen_10
logic__572: logic__41
logic__2198: logic__40
reg__1060: RTL_REG_ASYNC0
reg__2858: reg__19
datapath__902: blk_mem_gen_10
logic__864: logic__40
reg__2044: reg__11
logic__872: logic__40
reg__764: reg__11
logic__1086: logic__40
differentiator__70: differentiator
datapath__1505: RTL_REG_ASYNC1
datapath__244: RTL_ADD0
reg__433: RTL_REG_ASYNC0
reg__1664: multi_ddr_to_sdr
logic__989: logic__40
mux_shift__23: mux_shift
differentiator__182: differentiator
datapath__501: blk_mem_gen_10
datapath__1054: RTL_ADD0
logic__2274: RTL_OR1
counter__1011: counter__3
reg__2774: blk_mem_gen_9
datapath__410: blk_mem_gen_10
reg__2458: reg__11
logic__699: state_machine
reg__1308: RTL_REG_ASYNC0
logic__1013: logic__40
differentiator__290: differentiator
muxpart__95: muxpart__95
reg__2541: reg__11
reg__1981: RTL_MUX10
integrator__110: blk_mem_gen_11
reg__2226: RTL_REG_ASYNC0
differentiator__931: differentiator
reg__1718: blk_mem_gen_9
reg__2744: reg__11
reg__1069: blk_mem_gen_9
reg__2063: RTL_REG_ASYNC0
datapath__1335: blk_mem_gen_10
differentiator__10: differentiator
reg__1650: reg__11
case__331: case__53
differentiator__402: differentiator
datapath__180: blk_mem_gen_10
counter__817: RTL_REG_SYNC2
counter__867: counter__3
logic__1598: logic__40
integrator__342: blk_mem_gen_11
logic__2062: logic__40
reg__2514: RTL_REG_ASYNC0
reg__2240: reg__11
datapath__848: blk_mem_gen_10
reg__2347: RTL_REG_ASYNC0
reg__1409: RTL_MUX10
integrator__681: blk_mem_gen_11
logic__1186: RTL_OR1
reg__882: blk_mem_gen_9
logic__1604: logic__41
reg__924: reg__11
counter__782: RTL_REG_SYNC2
logic__2395: logic__303
counter__681: RTL_REG_SYNC2
logic__1893: logic__40
datapath__1399: blk_mem_gen_10
integrator__479: blk_mem_gen_11
logic__441: blk_mem_gen_8
logic__2188: logic__41
counter__952: RTL_REG_SYNC2
logic__676: logic__41
reg__346: reg__11
logic__2377: logic__303
counter__259: counter__3
counter__525: RTL_REG_SYNC2
reg__1993: blk_mem_gen_9
datapath__1390: RTL_ADD0
reg__872: multi_ddr_to_sdr
integrator__546: blk_mem_gen_11
differentiator__176: differentiator
muxpart__71: muxpart__71
cic__74: cic
integrator__24: blk_mem_gen_11
logic__1010: RTL_OR1
counter__563: counter__3
logic__513: blk_mem_gen_8
muxpart__225: muxpart__225
logic__1347: state_machine
datapath__1049: RTL_REG_ASYNC1
case__288: clk_wiz_0
logic__1348: logic__41
logic__2349: logic__40
logic__1824: logic__40
reg__1107: reg__11
reg__2029: reg__11
counter__700: RTL_REG_SYNC2
reg__1326: RTL_REG_ASYNC0
cic__18: cic
logic__2336: logic__40
reg__1244: RTL_MUX10
datapath__1133: RTL_REG_ASYNC1
logic__988: logic__41
logic__2098: RTL_OR1
reg__823: reg__11
counter__22: RTL_REG_SYNC2
reg__130: reg__11
signinv__7: signinv__7
muxpart__60: muxpart__60
reg__1935: RTL_REG_ASYNC0
reg__714: RTL_REG_ASYNC0
differentiator__463: differentiator
counter__515: counter__3
logic__1083: state_machine
reg__2787: RTL_REG_ASYNC0
muxpart__29: muxpart__29
datapath__295: blk_mem_gen_10
reg__1878: RTL_REG_ASYNC0
differentiator__970: differentiator
reg__834: reg__11
differentiator__517: differentiator
logic__2239: logic__40
counter__918: RTL_REG_SYNC2
case__387: case__30
reg__2025: RTL_MUX10
reg__1768: RTL_REG_ASYNC0
reg__1954: reg__11
datapath__118: RTL_ADD0
reg__631: RTL_REG_ASYNC0
logic__1439: logic__40
logic__786: RTL_OR1
cic__189: cic
cic__212: cic
logic__2330: RTL_OR1
reg__1930: reg__11
differentiator__230: differentiator
datapath__859: blk_mem_gen_10
reg__1424: reg__11
reg__1341: RTL_REG_ASYNC0
counter__591: counter__3
differentiator__312: differentiator
reg__1017: reg__11
datapath__1044: blk_mem_gen_10
reg__2166: RTL_REG_ASYNC0
cic__152: cic
logic__1671: logic__40
reg__124: multi_ddr_to_sdr
reg__2401: multi_ddr_to_sdr
logic__1119: logic__40
reg__2559: reg__11
reg__1470: reg__11
datapath__107: RTL_REG_ASYNC1
case__386: case__31
logic__911: logic__40
counter__472: RTL_REG_SYNC2
differentiator__76: differentiator
reg__225: reg__11
mux_shift__7: mux_shift
datapath__33: blk_mem_gen_10
logic__802: RTL_OR1
logic__1940: logic__41
integrator__223: blk_mem_gen_11
logic__1748: logic__41
reg__1387: RTL_MUX10
logic__1459: state_machine
reg__707: multi_ddr_to_sdr
logic__2264: logic__40
logic__784: logic__40
counter__911: counter__3
counter__310: RTL_REG_SYNC2
reg__264: reg__11
logic__317: logic__317
logic__605: logic__40
muxpart__49: muxpart__49
differentiator__434: differentiator
reg__1607: RTL_MUX10
datapath__1514: blk_mem_gen_10
logic__2236: logic__41
reg__2016: multi_ddr_to_sdr
datapath__561: blk_mem_gen_10
reg__1147: multi_ddr_to_sdr
logic__737: blk_mem_gen_8
integrator__257: blk_mem_gen_11
logic__769: blk_mem_gen_8
reg__2542: RTL_MUX10
muxpart__143: muxpart__143
logic__445: logic__40
datapath__258: blk_mem_gen_10
integrator__498: blk_mem_gen_11
mux_shift__63: mux_shift
logic__907: state_machine
differentiator__430: differentiator
logic__318: logic__40
differentiator__717: differentiator
differentiator__1015: differentiator
differentiator__429: differentiator
logic__2093: logic__40
logic__1073: blk_mem_gen_8
reg__1843: RTL_REG_ASYNC0
counter__193: RTL_REG_SYNC2
counter__350: RTL_REG_SYNC2
reg__65: RTL_REG_ASYNC0
muxpart__196: muxpart__196
integrator__161: blk_mem_gen_11
logic__354: RTL_OR1
differentiator__216: differentiator
reg__3041: cic_array
datapath__1452: blk_mem_gen_10
logic__1862: logic__40
differentiator__751: differentiator
muxpart__84: muxpart__84
logic__897: blk_mem_gen_8
reg__88: reg__11
datapath__1448: blk_mem_gen_10
datapath__1533: blk_mem_gen_10
reg__1833: reg__11
reg__1686: multi_ddr_to_sdr
reg__556: RTL_REG_ASYNC0
reg__2428: RTL_REG_ASYNC0
datapath__1246: RTL_ADD0
integrator__436: blk_mem_gen_11
differentiator__460: differentiator
datapath__480: blk_mem_gen_10
cic__31: cic
reg__1318: reg__11
datapath__791: RTL_REG_ASYNC1
datapath__95: RTL_REG_ASYNC1
case__165: clk_wiz_0
case__160: clk_wiz_0
datapath__175: blk_mem_gen_10
reg__753: reg__11
datapath__1304: blk_mem_gen_10
cic__27: cic
signinv__13: signinv__13
differentiator__603: differentiator
differentiator__236: differentiator
datapath__1449: blk_mem_gen_10
counter__732: RTL_REG_SYNC2
logic__884: logic__41
datapath__980: blk_mem_gen_10
datapath__466: RTL_ADD0
differentiator__653: differentiator
differentiator__323: differentiator
cic__120: cic
i2s_bus: i2s_bus
reg__48: RTL_REG_ASYNC0
datapath__607: blk_mem_gen_10
logic__402: RTL_OR1
logic__1952: logic__40
logic__447: logic__40
counter__186: RTL_REG_SYNC2
differentiator__763: differentiator
differentiator__873: differentiator
datapath__589: blk_mem_gen_10
logic__2387: logic__303
reg__2673: reg__11
logic__1609: blk_mem_gen_8
reg__814: reg__11
reg__1233: RTL_MUX10
differentiator__229: differentiator
cic__87: cic
reg__700: reg__11
counter__856: RTL_REG_SYNC2
logic__1381: logic__40
reg__307: RTL_REG_ASYNC0
reg__1467: RTL_REG_ASYNC0
datapath__929: RTL_REG_ASYNC1
reg__2978: reg__19
reg__725: RTL_REG_ASYNC0
counter__929: RTL_REG_SYNC2
logic__1452: logic__41
differentiator__1012: differentiator
cic__58: cic
counter__91: counter__3
logic__1676: logic__41
datapath__136: RTL_ADD0
differentiator__349: differentiator
counter__357: RTL_REG_SYNC2
reg__2851: reg__20
reg__312: RTL_REG_ASYNC0
reg__2487: RTL_MUX10
differentiator__795: differentiator
logic__1693: logic__40
reg__1947: reg__11
counter__877: RTL_REG_SYNC2
reg__1448: reg__11
datapath__1026: blk_mem_gen_10
datapath__147: blk_mem_gen_10
reg__2334: blk_mem_gen_9
reg__265: RTL_MUX10
counter__199: counter__3
counter__489: RTL_REG_SYNC2
cic__62: cic
reg__1676: RTL_REG_ASYNC0
differentiator__573: differentiator
cic__190: cic
logic__1580: logic__41
reg__1262: RTL_REG_ASYNC0
datapath__820: RTL_ADD0
reg__2819: multi_ddr_to_sdr
datapath__944: blk_mem_gen_10
differentiator__793: differentiator
reg__150: reg__11
differentiator__335: differentiator
reg__386: RTL_MUX10
muxpart__44: muxpart__44
reg__40: reg__11
integrator__384: blk_mem_gen_11
logic__1208: logic__40
datapath__339: blk_mem_gen_10
logic__1558: logic__40
reg__18: reg__18
logic__1600: logic__40
logic__2199: logic__40
logic__2407: logic__303
logic__2346: RTL_OR1
datapath__990: blk_mem_gen_10
cic__6: cic
differentiator__267: differentiator
muxpart__232: muxpart__232
reg__1714: reg__11
logic__2086: logic__40
integrator__705: blk_mem_gen_11
case__84: clk_wiz_0
differentiator__783: differentiator
reg__54: RTL_REG_ASYNC0
case__212: clk_wiz_0
reg__665: reg__11
integrator__595: blk_mem_gen_11
integrator__615: blk_mem_gen_11
reg__1512: reg__11
integrator__670: blk_mem_gen_11
datapath__1222: RTL_ADD0
datapath__729: blk_mem_gen_10
differentiator__503: differentiator
reg__306: reg__11
datapath__1471: blk_mem_gen_10
integrator__97: blk_mem_gen_11
logic__512: logic__40
cic__51: cic
counter__343: counter__3
counter__25: RTL_REG_SYNC2
differentiator__818: differentiator
datapath__437: RTL_REG_ASYNC1
cic__195: cic
integrator__581: blk_mem_gen_11
differentiator__884: differentiator
reg__3006: reg__18
counter__517: RTL_REG_SYNC2
logic__1292: logic__41
muxpart__33: muxpart__33
reg__33: reg__11
integrator__259: blk_mem_gen_11
reg__1426: reg__11
counter__989: RTL_REG_SYNC2
reg__875: RTL_REG_ASYNC0
blk_mem_gen_0__6: blk_mem_gen_0__6
logic__611: state_machine
counter__192: RTL_REG_SYNC2
datapath__710: blk_mem_gen_10
reg__1339: RTL_REG_ASYNC0
datapath__330: blk_mem_gen_10
logic__783: logic__40
reg__2742: multi_ddr_to_sdr
counter__809: RTL_REG_SYNC2
reg__7: reg__7
reg__184: RTL_REG_ASYNC0
mux_shift__32: mux_shift
reg__2361: reg__11
reg__268: RTL_REG_ASYNC0
reg__2998: reg__20
cic__109: cic
counter__765: RTL_REG_SYNC2
datapath__1478: blk_mem_gen_10
case__242: clk_wiz_0
logic__1016: logic__40
datapath__1520: blk_mem_gen_10
counter__448: RTL_REG_SYNC2
reg__53: reg__11
logic__742: logic__40
reg__1367: multi_ddr_to_sdr
reg__1014: blk_mem_gen_9
reg__1420: RTL_MUX10
reg__899: RTL_REG_ASYNC0
case__8: case__55
reg__2398: reg__11
logic__2081: blk_mem_gen_8
reg__512: RTL_REG_ASYNC0
reg__2129: RTL_REG_ASYNC0
counter__204: RTL_REG_SYNC2
differentiator__886: differentiator
reg__55: reg__11
reg__1187: RTL_REG_ASYNC0
reg__829: RTL_REG_ASYNC0
reg__2510: blk_mem_gen_9
differentiator__993: differentiator
muxpart__123: muxpart__123
case__256: clk_wiz_0
reg__2740: RTL_MUX10
logic__2268: logic__41
differentiator__804: differentiator
reg__1571: reg__11
reg__1706: RTL_MUX10
reg__862: RTL_REG_ASYNC0
differentiator__559: differentiator
differentiator__37: differentiator
reg__1344: blk_mem_gen_9
reg__62: reg__11
case__310: case__53
case__139: clk_wiz_0
reg__824: RTL_REG_ASYNC0
counter__623: counter__3
reg__1640: RTL_MUX10
reg__1175: reg__11
datapath__1569: datapath__14
logic__645: logic__40
logic__747: state_machine
reg__2245: RTL_MUX10
counter__1021: RTL_REG_SYNC2
logic__392: logic__40
reg__987: RTL_REG_ASYNC0
reg__2248: RTL_REG_ASYNC0
reg__3030: reg__18
reg__1082: RTL_REG_ASYNC0
differentiator__741: differentiator
reg__46: blk_mem_gen_9
differentiator__250: differentiator
datapath__238: RTL_ADD0
datapath__158: blk_mem_gen_10
logic__591: logic__40
logic__1313: blk_mem_gen_8
reg__1186: reg__11
integrator__530: blk_mem_gen_11
reg__2661: RTL_REG_ASYNC0
counter__79: counter__3
differentiator__810: differentiator
reg__1553: blk_mem_gen_9
cic__99: cic
reg__2210: RTL_REG_ASYNC0
counter__982: RTL_REG_SYNC2
reg__2095: reg__11
datapath__1106: blk_mem_gen_10
counter__619: counter__3
datapath__924: blk_mem_gen_10
differentiator__114: differentiator
reg__613: RTL_REG_ASYNC0
differentiator__125: differentiator
case__180: clk_wiz_0
muxpart__88: muxpart__88
reg__1838: RTL_MUX10
datapath__845: RTL_REG_ASYNC1
counter__578: RTL_REG_SYNC2
reg__91: multi_ddr_to_sdr
logic__1052: logic__41
logic__610: RTL_OR1
reg__2214: multi_ddr_to_sdr
muxpart__237: muxpart__237
differentiator__703: differentiator
differentiator__535: differentiator
datapath__1321: blk_mem_gen_10
logic__968: logic__40
reg__1767: reg__11
datapath__228: blk_mem_gen_10
logic__2099: state_machine
reg__99: reg__11
reg__3029: reg__19
logic__1779: state_machine
case__136: clk_wiz_0
datapath__1167: blk_mem_gen_10
logic__614: logic__40
case__148: clk_wiz_0
reg__2977: reg__20
muxpart__72: muxpart__72
reg__2955: reg__18
datapath__458: blk_mem_gen_10
counter__894: RTL_REG_SYNC2
counter__729: RTL_REG_SYNC2
reg__1372: RTL_REG_ASYNC0
case__127: clk_wiz_0
reg__1913: RTL_REG_ASYNC0
cic: cic
reg__3: reg__3
logic__2243: state_machine
integrator__466: blk_mem_gen_11
logic__1428: logic__41
logic__899: state_machine
counter__486: RTL_REG_SYNC2
reg__2759: reg__11
logic__880: logic__40
differentiator__750: differentiator
reg__395: RTL_REG_ASYNC0
case__90: clk_wiz_0
counter__34: RTL_REG_SYNC2
reg__59: RTL_REG_ASYNC0
logic__918: logic__40
logic__2240: logic__40
reg__2179: RTL_MUX10
reg__692: RTL_REG_ASYNC0
reg__1188: reg__11
datapath__543: blk_mem_gen_10
logic__2190: logic__40
counter__923: counter__3
logic__722: RTL_OR1
reg__910: RTL_REG_ASYNC0
logic__663: logic__40
datapath__1156: RTL_ADD0
case__214: clk_wiz_0
reg__995: reg__11
cic__64: cic
logic__571: state_machine
logic__1045: logic__40
counter__697: RTL_REG_SYNC2
muxpart__107: muxpart__107
logic__2405: logic__303
logic__564: logic__41
reg__912: RTL_REG_ASYNC0
reg__2669: reg__11
differentiator__33: differentiator
integrator__480: blk_mem_gen_11
logic__449: blk_mem_gen_8
case__392: case__25
reg__2782: RTL_REG_ASYNC0
cic__233: cic
cic__14: cic
counter__581: RTL_REG_SYNC2
differentiator__914: differentiator
logic__1813: logic__40
reg__646: RTL_REG_ASYNC0
differentiator__356: differentiator
logic__2381: logic__303
counter__944: RTL_REG_SYNC2
logic__1632: logic__40
reg__292: RTL_REG_ASYNC0
logic__1420: logic__41
differentiator__60: differentiator
reg__2615: RTL_REG_ASYNC0
datapath__1355: RTL_REG_ASYNC1
cic__49: cic
datapath__955: blk_mem_gen_10
logic__2218: RTL_OR1
reg__1343: RTL_MUX10
reg__499: RTL_REG_ASYNC0
differentiator__611: differentiator
reg__2516: RTL_REG_ASYNC0
reg__128: reg__11
reg__1049: RTL_REG_ASYNC0
cic__101: cic
differentiator__575: differentiator
logic__546: RTL_OR1
reg__17: reg__17
logic__1293: logic__40
reg__1770: RTL_REG_ASYNC0
reg__845: reg__11
datapath__113: RTL_REG_ASYNC1
reg__2206: RTL_REG_ASYNC0
logic__2362: logic__303
integrator__27: blk_mem_gen_11
counter__690: RTL_REG_SYNC2
integrator__138: blk_mem_gen_11
logic__1341: logic__40
counter__18: RTL_REG_SYNC2
datapath__380: blk_mem_gen_10
datapath__432: blk_mem_gen_10
logic__526: logic__40
reg__78: RTL_MUX10
logic__389: logic__40
reg__697: RTL_REG_ASYNC0
counter__374: RTL_REG_SYNC2
reg__1943: reg__11
logic__719: logic__40
reg__783: blk_mem_gen_9
reg__1474: reg__11
reg__2371: RTL_REG_ASYNC0
integrator__424: blk_mem_gen_11
signinv__8: signinv__8
integrator__467: blk_mem_gen_11
logic__460: logic__41
reg__1059: multi_ddr_to_sdr
logic__2200: logic__40
reg__2975: reg__19
integrator__258: blk_mem_gen_11
logic__537: blk_mem_gen_8
reg__72: RTL_REG_ASYNC0
reg__941: RTL_REG_ASYNC0
counter__963: counter__3
reg__2173: RTL_REG_ASYNC0
counter__188: RTL_REG_SYNC2
logic__1682: RTL_OR1
differentiator__685: differentiator
logic__1400: logic__40
logic__1904: logic__40
reg__826: RTL_MUX10
reg__2762: RTL_MUX10
reg__1901: reg__11
reg__1391: reg__11
reg__1728: RTL_MUX10
case__170: clk_wiz_0
datapath__1286: blk_mem_gen_10
reg__2332: reg__11
logic__375: logic__40
datapath__377: RTL_REG_ASYNC1
logic__1572: logic__41
reg__1268: multi_ddr_to_sdr
case__2: case__2
datapath__1542: blk_mem_gen_10
logic__57: logic__57
integrator__205: blk_mem_gen_11
reg__1541: RTL_MUX10
logic__757: logic__40
reg__1076: reg__11
logic__2082: RTL_OR1
counter__382: RTL_REG_SYNC2
integrator__377: blk_mem_gen_11
logic__821: logic__40
reg__3028: reg__20
reg__993: multi_ddr_to_sdr
cic__97: cic
differentiator__698: differentiator
cic__108: cic
muxpart__100: muxpart__100
counter__825: RTL_REG_SYNC2
differentiator__8: differentiator
counter__709: RTL_REG_SYNC2
differentiator__842: differentiator
case__57: case__57
datapath__38: blk_mem_gen_10
reg__168: multi_ddr_to_sdr
logic__530: RTL_OR1
reg__77: reg__11
counter__15: counter__3
datapath__1046: blk_mem_gen_10
counter__359: counter__3
integrator__719: blk_mem_gen_11
logic__1315: state_machine
differentiator__454: differentiator
datapath__4: datapath__4
datapath__599: RTL_REG_ASYNC1
counter__895: counter__3
datapath__424: RTL_ADD0
reg__1792: RTL_REG_ASYNC0
cic__15: cic
counter__609: RTL_REG_SYNC2
reg__668: RTL_REG_ASYNC0
counter__405: RTL_REG_SYNC2
logic__647: logic__40
differentiator__817: differentiator
mux_shift__15: mux_shift
datapath__150: blk_mem_gen_10
logic__1692: logic__41
differentiator__428: differentiator
muxpart__188: muxpart__188
reg__2151: RTL_REG_ASYNC0
reg__6: reg__6
blk_mem_gen_0__7: blk_mem_gen_0__7
reg__2624: RTL_REG_ASYNC0
logic__1627: state_machine
datapath__1119: blk_mem_gen_10
case__357: case__53
logic__1382: logic__40
datapath__94: RTL_ADD0
integrator__74: blk_mem_gen_11
integrator__352: blk_mem_gen_11
counter__731: counter__3
reg__1624: reg__11
logic__1380: logic__41
cic__3: cic
datapath__266: blk_mem_gen_10
logic__1958: logic__40
counter__546: RTL_REG_SYNC2
datapath__1500: blk_mem_gen_10
reg__1454: blk_mem_gen_9
differentiator__702: differentiator
reg__2218: reg__11
differentiator__31: differentiator
integrator__111: blk_mem_gen_11
reg__2264: reg__11
logic__715: state_machine
datapath__387: blk_mem_gen_10
reg__1941: reg__11
mux_shift__35: mux_shift
reg__2104: multi_ddr_to_sdr
logic__740: logic__41
counter__325: RTL_REG_SYNC2
counter__321: RTL_REG_SYNC2
differentiator__314: differentiator
counter__1015: counter__3
reg__56: RTL_MUX10
integrator__15: blk_mem_gen_11
reg__1292: reg__11
differentiator__155: differentiator
datapath__1011: blk_mem_gen_10
reg__483: RTL_REG_ASYNC0
differentiator__1002: differentiator
reg__889: reg__11
reg__255: blk_mem_gen_9
differentiator__71: differentiator
datapath__1014: blk_mem_gen_10
case__55: case__55
integrator__758: blk_mem_gen_11
logic__1393: blk_mem_gen_8
counter__447: counter__3
cic__92: cic
counter__962: RTL_REG_SYNC2
case__97: clk_wiz_0
logic__1290: RTL_OR1
datapath__1025: RTL_REG_ASYNC1
counter__9: RTL_REG_SYNC2
differentiator__589: differentiator
counter__127: counter__3
integrator__8: blk_mem_gen_11
differentiator__397: differentiator
logic__2210: RTL_OR1
integrator__93: blk_mem_gen_11
reg__64: reg__11
case__221: clk_wiz_0
muxpart__156: muxpart__156
reg__955: reg__11
datapath__1530: blk_mem_gen_10
integrator__338: blk_mem_gen_11
reg__696: multi_ddr_to_sdr
datapath__1456: RTL_ADD0
differentiator__217: differentiator
integrator__323: blk_mem_gen_11
counter__167: counter__3
cic__28: cic
logic__1301: logic__40
logic__1238: logic__40
counter__378: RTL_REG_SYNC2
logic__1592: logic__40
reg__3002: reg__19
counter__1016: RTL_REG_SYNC2
counter__722: RTL_REG_SYNC2
reg__1037: multi_ddr_to_sdr
cic__96: cic
logic__2288: logic__40
reg__416: reg__11
datapath__431: RTL_REG_ASYNC1
counter__303: counter__3
muxpart__39: muxpart__39
mux_shift__38: mux_shift
reg__1009: RTL_REG_ASYNC0
case__235: clk_wiz_0
differentiator__14: differentiator
cic__137: cic
case__87: clk_wiz_0
counter__433: RTL_REG_SYNC2
reg__1668: reg__11
reg__34: RTL_MUX10
differentiator__387: differentiator
reg__983: RTL_REG_ASYNC0
differentiator__34: differentiator
logic__344: logic__40
logic__1255: logic__40
integrator__264: blk_mem_gen_11
logic__1063: logic__40
differentiator__878: differentiator
differentiator__646: differentiator
logic__635: state_machine
reg__1866: reg__11
reg__3060: reg__3044
differentiator__693: differentiator
integrator__336: blk_mem_gen_11
datapath__670: RTL_ADD0
counter__836: RTL_REG_SYNC2
logic__2260: logic__41
cic__200: cic
reg__597: multi_ddr_to_sdr
datapath__36: blk_mem_gen_10
cic__16: cic
muxpart__161: muxpart__161
differentiator__1013: differentiator
reg__1533: RTL_REG_ASYNC0
reg__1481: reg__11
logic__1100: logic__41
datapath__826: RTL_ADD0
logic__1222: logic__40
reg__2298: RTL_REG_ASYNC0
case__268: clk_wiz_0
datapath__679: blk_mem_gen_10
logic__40: logic__40
cic__54: cic
reg__533: reg__11
logic__1471: logic__40
logic__506: RTL_OR1
differentiator__667: differentiator
reg__1964: RTL_REG_ASYNC0
differentiator__547: differentiator
reg__1649: RTL_REG_ASYNC0
cic__129: cic
counter__624: RTL_REG_SYNC2
reg__2243: RTL_REG_ASYNC0
logic__1490: RTL_OR1
logic__431: logic__40
counter__910: RTL_REG_SYNC2
differentiator__806: differentiator
reg__1940: RTL_REG_ASYNC0
logic__1802: RTL_OR1
reg__2297: reg__11
muxpart__62: muxpart__62
integrator__768: integrator__737
reg__81: RTL_REG_ASYNC0
datapath__692: blk_mem_gen_10
integrator__662: blk_mem_gen_11
reg__298: RTL_MUX10
datapath__842: blk_mem_gen_10
muxpart__250: muxpart__250
differentiator__410: differentiator
integrator__169: blk_mem_gen_11
reg__1236: RTL_REG_ASYNC0
counter__628: RTL_REG_SYNC2
logic__819: state_machine
mux_shift__53: mux_shift
reg__1364: reg__11
logic__654: logic__40
counter__992: RTL_REG_SYNC2
counter__95: counter__3
datapath__934: RTL_ADD0
cic__68: cic
reg__881: RTL_MUX10
logic__350: logic__40
reg__678: reg__11
reg__2739: reg__11
reg__415: RTL_REG_ASYNC0
datapath__1315: blk_mem_gen_10
datapath__45: blk_mem_gen_10
logic__1844: logic__41
differentiator__489: differentiator
reg__2379: multi_ddr_to_sdr
logic__1614: logic__40
reg__2256: RTL_MUX10
reg__771: RTL_MUX10
counter__969: RTL_REG_SYNC2
differentiator__183: differentiator
counter__148: RTL_REG_SYNC2
datapath__851: RTL_REG_ASYNC1
reg__2756: RTL_REG_ASYNC0
reg__28: RTL_REG_ASYNC0
reg__1104: RTL_REG_ASYNC0
case__40: case__40
counter__995: counter__3
datapath__1094: blk_mem_gen_10
reg__229: reg__11
logic__531: state_machine
reg__368: reg__11
logic__1001: blk_mem_gen_8
integrator__216: blk_mem_gen_11
counter__577: RTL_REG_SYNC2
reg__2843: reg__19
differentiator__68: differentiator
logic__2115: state_machine
reg__94: RTL_REG_ASYNC0
case__192: clk_wiz_0
reg__2425: reg__11
logic__832: logic__40
differentiator__488: differentiator
reg__1573: reg__11
reg__1083: reg__11
differentiator__640: differentiator
logic__2270: logic__40
reg__1265: reg__11
reg__5: RTL_ADD13
datapath__469: blk_mem_gen_10
reg__2009: reg__11
logic__2077: logic__40
logic__2331: state_machine
muxpart__139: muxpart__139
reg__553: multi_ddr_to_sdr
muxpart__260: muxpart__260
reg__1738: reg__11
datapath__726: blk_mem_gen_10
counter__637: RTL_REG_SYNC2
integrator__638: blk_mem_gen_11
logic__1357: logic__40
reg__2135: RTL_MUX10
datapath__1260: blk_mem_gen_10
datapath__776: blk_mem_gen_10
datapath__369: blk_mem_gen_10
reg__89: RTL_MUX10
logic__751: logic__40
reg__943: RTL_REG_ASYNC0
counter__8: RTL_REG_SYNC2
differentiator__361: differentiator
counter__99: counter__3
integrator__569: blk_mem_gen_11
counter__12: RTL_REG_SYNC2
logic__1636: logic__41
case__285: clk_wiz_0
reg__2011: reg__11
reg__1618: RTL_MUX10
cic__256: cic__245
logic__2215: logic__40
datapath__840: blk_mem_gen_10
cic__79: cic
logic__586: RTL_OR1
logic__1773: logic__40
reg__1130: RTL_REG_ASYNC0
datapath__558: blk_mem_gen_10
logic__713: blk_mem_gen_8
integrator__106: blk_mem_gen_11
datapath__1118: blk_mem_gen_10
logic__957: logic__40
logic__914: RTL_OR1
logic__1740: logic__41
reg__1683: reg__11
reg__2637: RTL_REG_ASYNC0
cic__61: cic
reg__1089: reg__11
datapath__1261: blk_mem_gen_10
integrator__760: blk_mem_gen_11
blk_mem_gen_0__15: blk_mem_gen_0__15
logic__2005: logic__40
counter__449: RTL_REG_SYNC2
reg__412: reg__11
reg__1283: reg__11
muxpart__109: muxpart__109
reg__1030: reg__11
datapath__1141: blk_mem_gen_10
reg__426: RTL_REG_ASYNC0
case__258: clk_wiz_0
reg__47: multi_ddr_to_sdr
datapath__1433: RTL_REG_ASYNC1
muxpart__215: muxpart__215
reg__2953: reg__20
reg__2359: reg__11
datapath__1036: RTL_ADD0
differentiator__595: differentiator
integrator__183: blk_mem_gen_11
reg__2729: RTL_MUX10
cic__86: cic
counter__953: RTL_REG_SYNC2
counter__470: RTL_REG_SYNC2
integrator__668: blk_mem_gen_11
logic__1978: RTL_OR1
reg__2105: RTL_REG_ASYNC0
reg__1323: multi_ddr_to_sdr
integrator__623: blk_mem_gen_11
reg__579: reg__11
logic__1143: logic__40
reg__675: RTL_REG_ASYNC0
datapath__526: RTL_ADD0
integrator__489: blk_mem_gen_11
reg__1719: multi_ddr_to_sdr
logic__849: blk_mem_gen_8
integrator__519: blk_mem_gen_11
cic__90: cic
logic__1962: RTL_OR1
datapath__1254: blk_mem_gen_10
logic__799: logic__40
counter__764: RTL_REG_SYNC2
reg__1413: reg__11
cic__127: cic
logic__1649: blk_mem_gen_8
reg__2090: reg__11
datapath__789: blk_mem_gen_10
case__280: clk_wiz_0
reg__2984: reg__19
case__322: case__53
reg__431: blk_mem_gen_9
integrator__515: blk_mem_gen_11
reg__369: RTL_REG_ASYNC0
cic__84: cic
reg__453: blk_mem_gen_9
counter__84: RTL_REG_SYNC2
reg__2807: blk_mem_gen_9
datapath__1047: blk_mem_gen_10
reg__2204: RTL_REG_ASYNC0
datapath__1573: datapath__10
reg__2701: RTL_REG_ASYNC0
datapath__130: RTL_ADD0
logic__745: blk_mem_gen_8
differentiator__206: differentiator
datapath__1509: blk_mem_gen_10
muxpart__128: muxpart__128
reg__2822: RTL_REG_ASYNC0
cic__88: cic
reg__2991: reg__18
case__12: case__51
reg__1182: reg__11
datapath__1490: blk_mem_gen_10
reg__2422: blk_mem_gen_9
reg__843: reg__11
logic__1947: state_machine
differentiator__831: differentiator
logic__1483: state_machine
datapath__11: datapath__11
reg__41: RTL_REG_ASYNC0
counter__755: counter__3
reg__2930: reg__19
differentiator__408: differentiator
logic__1644: logic__41
reg__2964: reg__18
reg__2223: RTL_MUX10
counter__56: RTL_REG_SYNC2
logic__599: logic__40
differentiator__902: differentiator
logic__2037: logic__40
reg__557: reg__11
differentiator__370: differentiator
reg__2925: reg__18
counter__844: RTL_REG_SYNC2
reg__93: reg__11
logic__1725: logic__40
integrator__10: blk_mem_gen_11
logic__1729: blk_mem_gen_8
logic__1194: RTL_OR1
logic__2186: RTL_OR1
reg__257: RTL_REG_ASYNC0
signinv__25: signinv__6
cic__20: cic
case__300: clk_wiz_0
datapath__1237: blk_mem_gen_10
counter__997: RTL_REG_SYNC2
logic__661: logic__40
counter__727: counter__3
datapath__926: blk_mem_gen_10
datapath__693: blk_mem_gen_10
datapath__1213: blk_mem_gen_10
differentiator__1009: differentiator
datapath__811: blk_mem_gen_10
reg__45: RTL_MUX10
datapath__528: blk_mem_gen_10
reg__408: RTL_MUX10
case__317: case__53
logic__47: logic__47
datapath__495: blk_mem_gen_10
integrator__417: blk_mem_gen_11
counter__107: counter__3
datapath__115: blk_mem_gen_10
datapath__217: blk_mem_gen_10
counter__98: RTL_REG_SYNC2
reg__1817: blk_mem_gen_9
logic__1602: RTL_OR1
counter__70: RTL_REG_SYNC2
logic__1742: logic__40
reg__37: RTL_REG_ASYNC0
logic__426: RTL_OR1
counter__354: RTL_REG_SYNC2
integrator__224: blk_mem_gen_11
reg__2752: blk_mem_gen_9
datapath__120: blk_mem_gen_10
reg__1349: reg__11
counter__369: RTL_REG_SYNC2
reg__2658: reg__11
mux_shift__45: mux_shift
datapath__783: blk_mem_gen_10
reg__1179: blk_mem_gen_9
logic__612: logic__41
reg__1393: reg__11
reg__1215: reg__11
counter__294: RTL_REG_SYNC2
datapath__1250: blk_mem_gen_10
reg__1868: reg__11
reg__90: blk_mem_gen_9
counter__715: counter__3
reg__455: RTL_REG_ASYNC0
integrator__603: blk_mem_gen_11
reg__2362: RTL_REG_ASYNC0
logic__1916: logic__41
case__79: clk_wiz_0
logic__743: logic__40
cic__19: cic
integrator__215: blk_mem_gen_11
counter__763: counter__3
differentiator__168: differentiator
logic__1025: blk_mem_gen_8
integrator__738: blk_mem_gen_11
reg__730: RTL_REG_ASYNC0
differentiator__922: differentiator
datapath__342: blk_mem_gen_10
reg__2124: RTL_MUX10
differentiator__974: differentiator
reg__1408: reg__11
logic__436: logic__41
logic__570: RTL_OR1
integrator__344: blk_mem_gen_11
case__272: clk_wiz_0
datapath__105: blk_mem_gen_10
reg__2: reg__2
cic__228: cic
muxpart__177: muxpart__177
datapath__664: RTL_ADD0
reg__392: reg__11
reg__236: reg__11
logic__1575: logic__40
reg__806: multi_ddr_to_sdr
logic__1185: blk_mem_gen_8
reg__1563: RTL_MUX10
reg__1712: reg__11
case__391: case__26
datapath__1324: RTL_ADD0
reg__85: RTL_REG_ASYNC0
logic__480: logic__40
logic__2259: state_machine
reg__999: reg__11
reg__174: reg__11
reg__1612: RTL_REG_ASYNC0
reg__1948: RTL_MUX10
reg__1355: blk_mem_gen_9
differentiator__956: differentiator
datapath__1516: RTL_ADD0
reg__353: RTL_MUX10
integrator__469: blk_mem_gen_11
reg__92: RTL_REG_ASYNC0
differentiator__177: differentiator
counter__438: RTL_REG_SYNC2
counter__875: counter__3
differentiator__409: differentiator
reg__2646: RTL_REG_ASYNC0
reg__26: reg__26
logic__1798: logic__40
datapath__53: RTL_REG_ASYNC1
datapath__1519: blk_mem_gen_10
reg__2242: reg__11
counter__791: counter__3
datapath__1082: blk_mem_gen_10
integrator__150: blk_mem_gen_11
reg__1855: reg__11
reg__1328: RTL_REG_ASYNC0
muxpart__200: muxpart__200
reg__12: reg__12
logic__1606: logic__40
logic__345: blk_mem_gen_8
counter__404: RTL_REG_SYNC2
cic__224: cic
datapath__1232: blk_mem_gen_10
datapath__997: blk_mem_gen_10
reg__2181: multi_ddr_to_sdr
logic__1812: logic__41
datapath__1574: datapath__9
logic__682: RTL_OR1
reg__108: reg__11
datapath__315: blk_mem_gen_10
counter__737: RTL_REG_SYNC2
integrator__439: blk_mem_gen_11
logic__1995: state_machine
counter__322: RTL_REG_SYNC2
integrator__667: blk_mem_gen_11
datapath__833: RTL_REG_ASYNC1
case__39: case__39
reg__1750: RTL_MUX10
reg__1173: reg__11
cic__85: cic
mux_shift__17: mux_shift
cic__188: cic
datapath__1563: datapath__20
logic__1227: state_machine
integrator__763: blk_mem_gen_11
reg__302: reg__11
integrator__305: blk_mem_gen_11
logic__1872: logic__40
reg__2888: reg__19
cic__83: cic
muxpart__180: muxpart__180
datapath__492: blk_mem_gen_10
cic__136: cic
counter__915: counter__3
integrator__90: blk_mem_gen_11
counter__708: RTL_REG_SYNC2
differentiator__147: differentiator
logic__2315: state_machine
reg__1197: reg__11
logic__1673: blk_mem_gen_8
differentiator__908: differentiator
differentiator__739: differentiator
reg__60: reg__11
reg__1176: RTL_REG_ASYNC0
reg__2098: RTL_REG_ASYNC0
datapath__1078: RTL_ADD0
datapath__674: blk_mem_gen_10
logic__581: logic__40
counter__970: RTL_REG_SYNC2
reg__1989: reg__11
integrator__182: blk_mem_gen_11
logic__788: logic__41
reg__1883: blk_mem_gen_9
muxpart__251: muxpart__251
cic__13: cic
reg__1642: multi_ddr_to_sdr
muxpart__74: muxpart__74
counter__408: RTL_REG_SYNC2
datapath__152: blk_mem_gen_10
reg__870: RTL_MUX10
reg__235: RTL_REG_ASYNC0
logic__2114: RTL_OR1
integrator__566: blk_mem_gen_11
datapath__1175: RTL_REG_ASYNC1
reg__1876: RTL_REG_ASYNC0
mux_shift__58: mux_shift
reg__63: RTL_REG_ASYNC0
datapath__1059: blk_mem_gen_10
reg__1733: RTL_REG_ASYNC0
logic__2060: logic__41
integrator__534: blk_mem_gen_11
reg__2920: reg__20
reg__1891: RTL_REG_ASYNC0
integrator__211: blk_mem_gen_11
datapath__168: blk_mem_gen_10
reg__32: RTL_REG_ASYNC0
reg__1777: RTL_REG_ASYNC0
reg__2722: reg__11
datapath__1435: blk_mem_gen_10
reg__2653: blk_mem_gen_9
integrator__9: blk_mem_gen_11
differentiator__265: differentiator
counter__275: counter__3
logic__1476: logic__41
counter__198: RTL_REG_SYNC2
case__9: case__52
datapath__1198: RTL_ADD0
reg__1661: reg__11
reg__1994: multi_ddr_to_sdr
counter__244: RTL_REG_SYNC2
logic__568: logic__40
datapath__634: RTL_ADD0
integrator__217: blk_mem_gen_11
case__4: RTL_REG
integrator__720: blk_mem_gen_11
datapath__682: RTL_ADD0
differentiator__1014: differentiator
differentiator__377: differentiator
reg__2103: blk_mem_gen_9
datapath__579: blk_mem_gen_10
logic__2126: logic__40
reg__1951: RTL_REG_ASYNC0
reg__1234: blk_mem_gen_9
datapath__785: RTL_REG_ASYNC1
cic__46: cic
reg__1101: RTL_MUX10
logic__1518: logic__40
logic__1849: blk_mem_gen_8
differentiator__157: differentiator
logic__1721: blk_mem_gen_8
reg__206: RTL_REG_ASYNC0
reg__1254: reg__11
logic__1925: logic__40
reg__1851: multi_ddr_to_sdr
counter__1006: RTL_REG_SYNC2
counter__175: counter__3
datapath__1217: RTL_REG_ASYNC1
reg__1592: RTL_REG_ASYNC0
integrator__162: blk_mem_gen_11
logic__2031: logic__40
datapath__882: blk_mem_gen_10
cic__25: cic
reg__430: RTL_MUX10
datapath__637: blk_mem_gen_10
integrator__646: blk_mem_gen_11
reg__992: blk_mem_gen_9
logic__1207: logic__40
counter__117: RTL_REG_SYNC2
logic__687: logic__40
logic__1807: logic__40
reg__3049: cic_array
logic__2151: logic__40
mux_shift__21: mux_shift
datapath__815: RTL_REG_ASYNC1
reg__1081: multi_ddr_to_sdr
reg__747: RTL_REG_ASYNC0
logic__2238: logic__40
case__393: case__24
reg__136: RTL_REG_ASYNC0
case__377: case__40
reg__2906: reg__19
reg__71: reg__11
logic__1619: state_machine
logic__1438: logic__40
reg__1099: RTL_REG_ASYNC0
reg__241: RTL_REG_ASYNC0
datapath__918: blk_mem_gen_10
counter__842: RTL_REG_SYNC2
datapath__421: blk_mem_gen_10
logic__671: logic__40
reg__903: RTL_MUX10
reg__159: reg__11
logic__1965: logic__40
datapath__744: blk_mem_gen_10
reg__2391: RTL_REG_ASYNC0
reg__2548: reg__11
case__240: clk_wiz_0
logic__1720: logic__40
logic__2064: logic__40
reg__95: reg__11
rom__1: rom
counter__329: RTL_REG_SYNC2
logic__1837: logic__40
reg__1879: reg__11
reg__2355: RTL_MUX10
differentiator__496: differentiator
reg__2995: reg__20
reg__237: RTL_REG_ASYNC0
counter__824: RTL_REG_SYNC2
counter__44: RTL_REG_SYNC2
differentiator__661: differentiator
reg__51: reg__11
muxpart__207: muxpart__207
logic__1436: logic__41
datapath__222: blk_mem_gen_10
logic__2080: logic__40
reg__909: reg__11
differentiator__690: differentiator
logic__1661: logic__40
logic__775: logic__40
integrator__594: blk_mem_gen_11
differentiator__980: differentiator
differentiator__890: differentiator
logic__1647: logic__40
reg__440: reg__11
reg__1284: RTL_REG_ASYNC0
reg__224: RTL_REG_ASYNC0
muxpart__105: muxpart__105
differentiator__75: differentiator
cic__39: cic
reg__605: reg__11
datapath__1512: blk_mem_gen_10
reg__2917: reg__20
counter__74: RTL_REG_SYNC2
logic__1475: state_machine
datapath__1475: RTL_REG_ASYNC1
logic__730: RTL_OR1
integrator__235: blk_mem_gen_11
logic__1902: logic__40
cic__241: cic
integrator__568: blk_mem_gen_11
reg__97: reg__11
case__53: case__53
reg__766: reg__11
counter__710: RTL_REG_SYNC2
reg__1803: RTL_REG_ASYNC0
reg__734: RTL_REG_ASYNC0
differentiator__218: differentiator
differentiator__368: differentiator
reg__869: reg__11
differentiator__295: differentiator
reg__3059: reg__3043
logic__1467: state_machine
reg__232: RTL_MUX10
logic__979: state_machine
logic__2296: logic__40
logic__1130: RTL_OR1
counter__551: counter__3
muxpart__101: muxpart__101
cic__32: cic
muxpart__175: muxpart__175
reg__2305: RTL_REG_ASYNC0
logic__1441: blk_mem_gen_8
case__297: clk_wiz_0
reg__2997: reg__18
counter__5: RTL_REG_SYNC2
differentiator__939: differentiator
reg__2408: RTL_REG_ASYNC0
differentiator__689: differentiator
counter__711: counter__3
counter__494: RTL_REG_SYNC2
case__376: case__41
cic__21: cic
logic__1141: logic__40
cic__158: cic
reg__2999: reg__19
datapath__544: RTL_ADD0
logic__1026: RTL_OR1
counter__32: RTL_REG_SYNC2
datapath__1103: RTL_REG_ASYNC1
reg__1171: reg__11
cic__94: cic
logic__593: blk_mem_gen_8
reg__2685: RTL_MUX10
reg__653: RTL_REG_ASYNC0
reg__2376: reg__11
reg__1871: RTL_MUX10
reg__2030: RTL_REG_ASYNC0
reg__701: RTL_REG_ASYNC0
reg__1594: RTL_REG_ASYNC0
logic__1633: blk_mem_gen_8
counter__833: RTL_REG_SYNC2
logic__697: blk_mem_gen_8
reg__1461: reg__11
cic__72: cic
logic__748: logic__41
logic__1342: logic__40
reg__1635: reg__11
integrator__412: blk_mem_gen_11
logic__785: blk_mem_gen_8
reg__1835: reg__11
reg__1702: RTL_REG_ASYNC0
integrator__520: blk_mem_gen_11
differentiator__962: differentiator
reg__2486: reg__11
datapath__348: blk_mem_gen_10
datapath__1576: datapath__7
reg__1270: reg__11
logic__1842: RTL_OR1
differentiator__977: differentiator
reg__205: reg__11
cic__4: cic
counter__2: counter__2
reg__946: reg__11
differentiator__811: differentiator
reg__196: reg__11
reg__3036: RTL_ADD20
logic__1739: state_machine
counter__746: RTL_REG_SYNC2
differentiator__919: differentiator
reg__2073: reg__11
logic__1037: logic__40
logic__1370: RTL_OR1
reg__110: reg__11
logic__1613: logic__40
muxpart__174: muxpart__174
reg__82: reg__11
reg__659: RTL_REG_ASYNC0
integrator__136: blk_mem_gen_11
logic__684: logic__41
counter__123: counter__3
counter__940: RTL_REG_SYNC2
logic__2306: RTL_OR1
logic__1276: logic__41
counter__288: RTL_REG_SYNC2
logic__360: logic__40
reg__2853: reg__18
logic__2065: blk_mem_gen_8
counter__837: RTL_REG_SYNC2
counter__4: counter__4
differentiator__259: differentiator
counter__393: RTL_REG_SYNC2
reg: reg
logic__1265: blk_mem_gen_8
differentiator__380: differentiator
datapath__1074: blk_mem_gen_10
cic__59: cic
datapath__684: blk_mem_gen_10
reg__2735: reg__11
reg__354: blk_mem_gen_9
datapath__396: blk_mem_gen_10
reg__2010: RTL_REG_ASYNC0
reg__3046: RTL_REG1
reg__2365: reg__11
differentiator__53: differentiator
counter__880: RTL_REG_SYNC2
reg__79: blk_mem_gen_9
datapath__29: RTL_REG_ASYNC1
case__76: clk_wiz_0
datapath__185: RTL_REG_ASYNC1
reg__27: reg__27
datapath__1089: blk_mem_gen_10
logic__1074: RTL_OR1
datapath__681: blk_mem_gen_10
datapath__1220: blk_mem_gen_10
logic__588: logic__41
logic__1908: logic__41
integrator__537: blk_mem_gen_11
muxpart__252: muxpart__252
cic__26: cic
reg__878: reg__11
reg__1898: RTL_REG_ASYNC0
datapath__91: blk_mem_gen_10
integrator__449: blk_mem_gen_11
reg__607: blk_mem_gen_9
reg__2668: RTL_REG_ASYNC0
reg__2717: reg__11
logic__767: logic__40
datapath__336: blk_mem_gen_10
reg__2421: RTL_MUX10
differentiator__310: differentiator
logic__1084: logic__41
logic__2135: logic__40
integrator__298: blk_mem_gen_11
logic__554: RTL_OR1
integrator__353: blk_mem_gen_11
reg__1199: reg__11
datapath__725: RTL_REG_ASYNC1
datapath__22: datapath__22
cic__89: cic
reg__2595: RTL_REG_ASYNC0
reg__425: reg__11
reg__2155: RTL_REG_ASYNC0
differentiator__875: differentiator
datapath__1329: blk_mem_gen_10
muxpart__34: muxpart__34
integrator__634: blk_mem_gen_11
logic__2053: logic__40
reg__599: reg__11
logic__448: logic__40
logic__1075: state_machine
reg__1807: multi_ddr_to_sdr
reg__1348: RTL_REG_ASYNC0
differentiator__251: differentiator
datapath__965: RTL_REG_ASYNC1
cic__34: cic
reg__1566: RTL_REG_ASYNC0
differentiator__357: differentiator
differentiator__264: differentiator
counter__769: RTL_REG_SYNC2
integrator__256: blk_mem_gen_11
reg__1116: reg__11
reg__2114: blk_mem_gen_9
datapath__609: blk_mem_gen_10
differentiator__235: differentiator
reg__717: blk_mem_gen_9
datapath__355: blk_mem_gen_10
logic__987: state_machine
datapath__855: blk_mem_gen_10
counter__409: RTL_REG_SYNC2
logic__2158: logic__40
cic__98: cic
reg__773: multi_ddr_to_sdr
differentiator__609: differentiator
datapath__1193: RTL_REG_ASYNC1
cic__249: cic
differentiator__337: differentiator
mux_shift__16: mux_shift
muxpart__82: muxpart__82
integrator__484: blk_mem_gen_11
counter__878: RTL_REG_SYNC2
datapath__1575: datapath__8
reg__726: reg__11
reg__2836: reg__11
differentiator__861: differentiator
differentiator__248: differentiator
differentiator__812: differentiator
logic__2234: RTL_OR1
cic__53: cic
reg__3043: RTL_ROM3
datapath__265: blk_mem_gen_10
counter__402: RTL_REG_SYNC2
datapath__838: RTL_ADD0
integrator__124: blk_mem_gen_11
datapath__594: blk_mem_gen_10
counter__487: counter__3
datapath__928: RTL_ADD0
datapath__12: datapath__12
reg__2005: multi_ddr_to_sdr
differentiator__46: differentiator
logic__2110: logic__40
cic__183: cic
reg__488: RTL_REG_ASYNC0
logic__881: blk_mem_gen_8
muxpart__103: muxpart__103
datapath__1257: blk_mem_gen_10
reg__42: reg__11
logic__316: logic__316
logic__485: logic__40
logic__412: logic__41
datapath__1077: blk_mem_gen_10
logic__795: state_machine
reg__1035: RTL_MUX10
logic__1481: blk_mem_gen_8
logic__1880: logic__40
differentiator__328: differentiator
datapath__198: blk_mem_gen_10
reg__2229: reg__11
logic__1129: blk_mem_gen_8
reg__1644: reg__11
logic__2193: blk_mem_gen_8
counter__664: RTL_REG_SYNC2
reg__1159: RTL_REG_ASYNC0
logic__869: logic__40
reg__29: reg__11
datapath__239: RTL_REG_ASYNC1
reg__1484: RTL_REG_ASYNC0
logic__2422: logic__303
reg__679: RTL_REG_ASYNC0
logic__1241: blk_mem_gen_8
datapath__510: blk_mem_gen_10
reg__1010: reg__11
cic__221: cic
reg__2493: reg__11
logic__1932: logic__41
reg__75: reg__11
reg__1545: reg__11
datapath__782: blk_mem_gen_10
reg__1926: RTL_MUX10
integrator__529: blk_mem_gen_11
counter__307: counter__3
counter__391: counter__3
datapath__1427: RTL_REG_ASYNC1
datapath__451: blk_mem_gen_10
datapath__540: blk_mem_gen_10
counter__178: RTL_REG_SYNC2
logic__1686: logic__40
integrator__724: blk_mem_gen_11
datapath__250: RTL_ADD0
reg__1973: RTL_REG_ASYNC0
reg__301: RTL_REG_ASYNC0
reg__2894: reg__19
integrator__410: blk_mem_gen_11
differentiator__986: differentiator
logic__790: logic__40
case__232: clk_wiz_0
cic__95: cic
logic__662: logic__40
case__363: case__53
datapath__338: blk_mem_gen_10
logic__2007: logic__40
integrator__432: blk_mem_gen_11
datapath__1526: blk_mem_gen_10
logic__2192: logic__40
logic__464: logic__40
integrator__506: blk_mem_gen_11
counter__274: RTL_REG_SYNC2
reg__1071: RTL_REG_ASYNC0
counter__387: counter__3
reg__209: reg__11
reg__31: reg__11
reg__297: reg__11
reg__1260: RTL_REG_ASYNC0
reg__2846: reg__19
logic__1371: state_machine
logic__617: blk_mem_gen_8
differentiator__797: differentiator
logic__2420: logic__303
datapath__101: RTL_REG_ASYNC1
differentiator__365: differentiator
logic__1819: state_machine
logic__1446: logic__40
logic__1193: blk_mem_gen_8
cic__93: cic
reg__2072: RTL_REG_ASYNC0
reg__762: multi_ddr_to_sdr
datapath__525: blk_mem_gen_10
logic__681: blk_mem_gen_8
case__13: case__50
reg__242: reg__11
muxpart__106: muxpart__106
logic__469: logic__40
counter__406: RTL_REG_SYNC2
reg__2490: RTL_REG_ASYNC0
logic__840: logic__40
counter__42: RTL_REG_SYNC2
datapath__516: blk_mem_gen_10
differentiator__379: differentiator
reg__623: reg__11
reg__1620: multi_ddr_to_sdr
counter__476: RTL_REG_SYNC2
counter__315: counter__3
muxpart__154: muxpart__154
reg__87: RTL_REG_ASYNC0
logic__2068: logic__41
signinv__3: signinv__3
datapath__920: blk_mem_gen_10
reg__2291: multi_ddr_to_sdr
logic__2013: logic__40
logic__435: state_machine
logic__1734: logic__40
muxpart__192: muxpart__192
reg__1338: reg__11
logic__2011: state_machine
case__398: case__1
differentiator__785: differentiator
reg__2583: reg__11
logic__565: logic__40
cic__148: cic
datapath__1098: blk_mem_gen_10
logic__424: logic__40
cic__55: cic
case__130: clk_wiz_0
reg__2611: RTL_REG_ASYNC0
differentiator__768: differentiator
mux_shift__55: mux_shift
reg__1613: reg__11
logic__2124: logic__41
differentiator__601: differentiator
datapath__952: RTL_ADD0
case__261: clk_wiz_0
integrator__279: blk_mem_gen_11
counter__60: RTL_REG_SYNC2
reg__475: blk_mem_gen_9
logic__1764: logic__41
cic__24: cic
logic__1310: logic__40
reg__185: reg__11
reg__1924: RTL_REG_ASYNC0
datapath__383: RTL_REG_ASYNC1
logic__5: logic__6
reg__1087: reg__11
logic__807: logic__40
datapath__805: blk_mem_gen_10
logic__2396: logic__303
datapath__79: blk_mem_gen_10
logic__768: logic__40
reg__1450: reg__11
muxpart__70: muxpart__70
differentiator__613: differentiator
cic__63: cic
reg__1106: RTL_REG_ASYNC0
datapath__819: blk_mem_gen_10
datapath__857: RTL_REG_ASYNC1
logic__734: logic__40
datapath__1464: blk_mem_gen_10
case__164: clk_wiz_0
reg__1637: reg__11
datapath__1495: blk_mem_gen_10
reg__364: RTL_MUX10
counter__190: RTL_REG_SYNC2
integrator__517: blk_mem_gen_11
datapath__666: blk_mem_gen_10
logic__1356: logic__41
reg__1203: RTL_REG_ASYNC0
reg__2521: blk_mem_gen_9
logic__1698: RTL_OR1
cic__35: cic
datapath__368: blk_mem_gen_10
ddr_to_sdr: RTL_ADD19
reg__1281: reg__11
logic__1055: logic__40
reg__269: reg__11
datapath__1275: blk_mem_gen_10
cic__192: cic
reg__1517: RTL_REG_ASYNC0
datapath__195: blk_mem_gen_10
reg__895: RTL_REG_ASYNC0
differentiator__631: differentiator
cic__106: cic
datapath__796: RTL_ADD0
datapath__1107: blk_mem_gen_10
mux_shift__28: mux_shift
datapath__77: RTL_REG_ASYNC1
logic__2412: logic__303
reg__73: reg__11
case__61: clk_wiz_0
datapath__1405: blk_mem_gen_10
muxpart__149: muxpart__149
logic__621: logic__40
datapath__580: RTL_ADD0
reg__1660: RTL_REG_ASYNC0
reg__149: RTL_REG_ASYNC0
reg__2534: RTL_REG_ASYNC0
differentiator__688: differentiator
reg__1558: reg__11
integrator__740: blk_mem_gen_11
datapath__1202: blk_mem_gen_10
counter__269: RTL_REG_SYNC2
differentiator__965: differentiator
reg__2753: multi_ddr_to_sdr
counter__638: RTL_REG_SYNC2
reg__86: reg__11
logic__532: logic__41
muxpart__240: muxpart__240
counter__196: RTL_REG_SYNC2
case__273: clk_wiz_0
case__29: case__29
case__204: clk_wiz_0
reg__2467: multi_ddr_to_sdr
counter__999: counter__3
logic__501: logic__40
reg__596: blk_mem_gen_9
logic__2169: blk_mem_gen_8
datapath__828: blk_mem_gen_10
logic__1691: state_machine
logic__1512: logic__40
reg__67: RTL_MUX10
reg__1447: RTL_REG_ASYNC0
reg__2600: RTL_REG_ASYNC0
differentiator__577: differentiator
differentiator__895: differentiator
differentiator__978: differentiator
integrator__367: blk_mem_gen_11
integrator__232: blk_mem_gen_11
differentiator__154: differentiator
muxpart__64: muxpart__64
cic__76: cic
logic__533: logic__40
reg__1047: blk_mem_gen_9
differentiator__672: differentiator
logic__1585: blk_mem_gen_8
differentiator__254: differentiator
counter__696: RTL_REG_SYNC2
integrator__160: blk_mem_gen_11
integrator__148: blk_mem_gen_11
datapath__210: blk_mem_gen_10
logic__2076: logic__41
differentiator__108: differentiator
reg__1741: multi_ddr_to_sdr
reg__1526: RTL_REG_ASYNC0
reg__1684: RTL_MUX10
differentiator__906: differentiator
datapath__706: RTL_ADD0
reg__15: reg__15
integrator__633: blk_mem_gen_11
reg__514: RTL_REG_ASYNC0
core__1: core
datapath__1507: blk_mem_gen_10
differentiator__961: differentiator
counter__1018: RTL_REG_SYNC2
reg__979: reg__11
logic__1495: logic__40
datapath__1408: RTL_ADD0
logic__1568: logic__40
integrator__144: blk_mem_gen_11
logic__1935: logic__40
cic__45: cic
differentiator__1023: differentiator
datapath__673: blk_mem_gen_10
logic__1377: blk_mem_gen_8
cic__107: cic
differentiator__843: differentiator
reg__2620: blk_mem_gen_9
integrator__686: blk_mem_gen_11
signinv__9: signinv__9
logic__1178: RTL_OR1
reg__1258: RTL_REG_ASYNC0
integrator__62: blk_mem_gen_11
cic__37: cic
logic__2162: RTL_OR1
logic__2400: logic__303
datapath__686: blk_mem_gen_10
logic__2226: RTL_OR1
logic__1526: logic__40
reg__1527: reg__11
reg__2954: reg__19
datapath__193: blk_mem_gen_10
reg__2314: RTL_REG_ASYNC0
reg__3068: reg__3036
reg__947: RTL_MUX10
reg__2484: reg__11
counter__990: RTL_REG_SYNC2
cic__77: cic
reg__2050: RTL_REG_ASYNC0
differentiator__911: differentiator
logic__1640: logic__40
logic__376: logic__40
counter__110: RTL_REG_SYNC2
counter__308: RTL_REG_SYNC2
reg__2190: RTL_MUX10
integrator__280: blk_mem_gen_11
datapath__685: blk_mem_gen_10
integrator__238: blk_mem_gen_11
datapath__155: RTL_REG_ASYNC1
reg__326: reg__11
reg__52: RTL_REG_ASYNC0
differentiator__146: differentiator
logic__1537: blk_mem_gen_8
reg__690: RTL_REG_ASYNC0
reg__2136: blk_mem_gen_9
reg__492: RTL_REG_ASYNC0
reg__2423: multi_ddr_to_sdr
datapath__536: blk_mem_gen_10
reg__2612: reg__11
integrator__63: blk_mem_gen_11
muxpart__267: muxpart__267
cic__57: cic
integrator__749: blk_mem_gen_11
differentiator__580: differentiator
differentiator__473: differentiator
counter__707: counter__3
logic__545: blk_mem_gen_8
counter__662: RTL_REG_SYNC2
reg__44: reg__11
integrator__576: blk_mem_gen_11
logic__816: logic__40
counter__430: RTL_REG_SYNC2
logic__387: state_machine
differentiator__338: differentiator
integrator__478: blk_mem_gen_11
datapath__169: blk_mem_gen_10
integrator__540: blk_mem_gen_11
reg__1195: reg__11
logic__933: logic__40
reg__2643: multi_ddr_to_sdr
differentiator__969: differentiator
differentiator__170: differentiator
cic__17: cic
case__365: case__53
counter__510: RTL_REG_SYNC2
logic__352: logic__40
datapath__649: blk_mem_gen_10
counter__913: RTL_REG_SYNC2
logic__2070: logic__40
counter__536: RTL_REG_SYNC2
differentiator__518: differentiator
logic__930: RTL_OR1
case__329: case__53
counter__994: RTL_REG_SYNC2
datapath__1120: RTL_ADD0
reg__595: RTL_MUX10
counter__118: RTL_REG_SYNC2
muxpart__259: muxpart__259
logic__629: logic__40
reg__1178: RTL_MUX10
reg__39: RTL_REG_ASYNC0
counter__396: RTL_REG_SYNC2
reg__2644: RTL_REG_ASYNC0
reg__1222: RTL_MUX10
cic__119: cic
logic__2090: RTL_OR1
reg__2469: reg__11
datapath__786: blk_mem_gen_10
logic__1822: logic__40
counter__507: counter__3
datapath__1442: blk_mem_gen_10
integrator__39: blk_mem_gen_11
case__303: clk_wiz_0
datapath__899: RTL_REG_ASYNC1
datapath__806: blk_mem_gen_10
reg__16: reg__16
datapath__885: blk_mem_gen_10
logic__810: RTL_OR1
reg__1299: RTL_MUX10
reg__318: RTL_REG_ASYNC0
reg__19: reg__19
integrator__531: blk_mem_gen_11
reg__896: reg__11
differentiator__716: differentiator
reg__2531: RTL_MUX10
datapath__1191: blk_mem_gen_10
cic__36: cic
reg__207: reg__11
counter__743: counter__3
logic__310: logic__310
datapath__5: datapath__5
logic__2348: logic__41
reg__2296: RTL_REG_ASYNC0
datapath__1543: blk_mem_gen_10
logic__2295: logic__40
reg__1351: reg__11
datapath__435: blk_mem_gen_10
logic__937: blk_mem_gen_8
datapath__397: blk_mem_gen_10
cic__42: cic
reg__801: reg__11
integrator__33: blk_mem_gen_11
reg__2501: RTL_REG_ASYNC0
datapath__1379: RTL_REG_ASYNC1
reg__2406: RTL_REG_ASYNC0
datapath__676: RTL_ADD0
counter__815: counter__3
logic__1440: logic__40
reg__300: multi_ddr_to_sdr
reg__2424: RTL_REG_ASYNC0
logic__1316: logic__41
integrator__393: blk_mem_gen_11
reg__968: reg__11
counter__967: counter__3
reg__1596: RTL_MUX10
differentiator__231: differentiator
reg__621: reg__11
cic__47: cic
counter__826: RTL_REG_SYNC2
logic__1230: logic__40
reg__1697: multi_ddr_to_sdr
reg__937: blk_mem_gen_9
datapath__644: blk_mem_gen_10
datapath__197: RTL_REG_ASYNC1
reg__239: RTL_REG_ASYNC0
datapath__1327: blk_mem_gen_10
datapath__291: blk_mem_gen_10
datapath__497: RTL_REG_ASYNC1
reg__1229: RTL_REG_ASYNC0
differentiator__433: differentiator
datapath__1479: blk_mem_gen_10
logic__359: logic__40
logic__2253: logic__40
differentiator__466: differentiator
reg__1181: RTL_REG_ASYNC0
datapath__417: blk_mem_gen_10
logic__1914: RTL_OR1
cic__66: cic
muxpart__112: muxpart__112
case__191: clk_wiz_0
integrator__200: blk_mem_gen_11
reg__355: multi_ddr_to_sdr
datapath__1474: RTL_ADD0
integrator__648: blk_mem_gen_11
reg__1742: RTL_REG_ASYNC0
differentiator__1024: differentiator__983
logic__2327: logic__40
reg__2784: RTL_MUX10
counter__653: RTL_REG_SYNC2
muxpart__181: muxpart__181
reg__2456: multi_ddr_to_sdr
logic__1448: logic__40
logic__428: logic__41
cic__69: cic
datapath__790: RTL_ADD0
datapath__358: RTL_ADD0
reg__2377: RTL_MUX10
integrator__532: blk_mem_gen_11
reg__749: RTL_MUX10
signinv__17: signinv__14
counter__347: counter__3
muxpart__217: muxpart__217
reg__929: reg__11
datapath__847: blk_mem_gen_10
integrator__22: blk_mem_gen_11
logic__1854: logic__40
reg__2048: blk_mem_gen_9
reg__131: RTL_REG_ASYNC0
reg__568: reg__11
logic__2116: logic__41
reg__299: blk_mem_gen_9
logic__1430: logic__40
case__233: clk_wiz_0
integrator__330: blk_mem_gen_11
reg__2472: RTL_REG_ASYNC0
reg__1149: reg__11
logic__1520: logic__40
counter__756: RTL_REG_SYNC2
reg__84: reg__11
integrator__632: blk_mem_gen_11
counter__426: RTL_REG_SYNC2
reg__571: RTL_REG_ASYNC0
reg__2207: reg__11
datapath__1375: blk_mem_gen_10
case__399: case
muxpart__83: muxpart__83
case__169: clk_wiz_0
reg__2220: reg__11
reg__2352: reg__11
logic__1496: logic__40
differentiator__521: differentiator
integrator__685: blk_mem_gen_11
datapath__24: datapath__24
case__11: case__53
differentiator__645: differentiator
differentiator__446: differentiator
reg__76: RTL_REG_ASYNC0
datapath__1248: blk_mem_gen_10
differentiator__500: differentiator
logic__941: logic__40
cic__133: cic
case__390: case__27
reg__859: RTL_MUX10
reg__2416: reg__11
reg__98: RTL_REG_ASYNC0
integrator__400: blk_mem_gen_11
logic__2195: state_machine
datapath__392: blk_mem_gen_10
counter__298: RTL_REG_SYNC2
integrator__362: blk_mem_gen_11
counter__872: RTL_REG_SYNC2
datapath__537: blk_mem_gen_10
differentiator__366: differentiator
reg__1158: multi_ddr_to_sdr
logic__1590: logic__40
case__314: case__53
reg__1435: reg__11
datapath__483: blk_mem_gen_10
counter__361: RTL_REG_SYNC2
differentiator__591: differentiator
reg__1987: reg__11
reg__2097: reg__11
reg__1352: RTL_REG_ASYNC0
integrator__38: blk_mem_gen_11
reg__38: reg__11
mux_shift__56: mux_shift
integrator__716: blk_mem_gen_11
logic__2095: logic__40
reg__423: reg__11
fifo_generator_0: fifo_generator_0
case__265: clk_wiz_0
reg__2570: reg__11
logic__1461: logic__40
counter__821: RTL_REG_SYNC2
logic__1413: logic__40
datapath__468: blk_mem_gen_10
reg__582: RTL_REG_ASYNC0
logic__2345: blk_mem_gen_8
logic__1281: blk_mem_gen_8
datapath__506: blk_mem_gen_10
datapath__1087: blk_mem_gen_10
reg__505: RTL_REG_ASYNC0
integrator__71: blk_mem_gen_11
reg__197: RTL_REG_ASYNC0
counter__428: RTL_REG_SYNC2
integrator__601: blk_mem_gen_11
muxpart__97: muxpart__97
integrator__121: blk_mem_gen_11
reg__610: reg__11
datapath__703: blk_mem_gen_10
reg__2879: reg__19
reg__2082: multi_ddr_to_sdr
mux_shift__49: mux_shift
cic__210: cic
integrator__212: blk_mem_gen_11
logic__1165: logic__40
counter__718: RTL_REG_SYNC2
integrator__691: blk_mem_gen_11
case__38: case__38
differentiator__932: differentiator
reg__625: reg__11
logic__2278: logic__40
reg__187: reg__11
reg__2002: reg__11
reg__2180: blk_mem_gen_9
integrator__227: blk_mem_gen_11
datapath__372: blk_mem_gen_10
integrator__431: blk_mem_gen_11
integrator__81: blk_mem_gen_11
reg__1452: reg__11
logic__2140: logic__41
differentiator__502: differentiator
case__189: clk_wiz_0
cic__173: cic
integrator__539: blk_mem_gen_11
integrator__347: blk_mem_gen_11
integrator__246: blk_mem_gen_11
datapath__1485: blk_mem_gen_10
differentiator__57: differentiator
logic__765: logic__40
logic__408: logic__40
reg__68: blk_mem_gen_9
reg__1001: reg__11
integrator__624: blk_mem_gen_11
reg__729: multi_ddr_to_sdr
counter__724: RTL_REG_SYNC2
datapath__1552: RTL_ADD0
cic__40: cic
integrator__375: blk_mem_gen_11
counter__285: RTL_REG_SYNC2
reg__1330: RTL_REG_ASYNC0
counter__869: RTL_REG_SYNC2
logic__1322: RTL_OR1
mux_shift__46: mux_shift
differentiator__309: differentiator
reg__1581: RTL_REG_ASYNC0
integrator__756: blk_mem_gen_11
integrator__475: blk_mem_gen_11
differentiator__359: differentiator
datapath__1061: RTL_REG_ASYNC1
reg__567: RTL_REG_ASYNC0
cic__146: cic
logic__1324: logic__41
case__123: clk_wiz_0
counter__422: RTL_REG_SYNC2
logic__1901: logic__40
logic__2271: logic__40
reg__2579: reg__11
reg__2944: reg__20
reg__795: multi_ddr_to_sdr
reg__2102: RTL_MUX10
differentiator__1006: differentiator
counter__658: RTL_REG_SYNC2
reg__1177: reg__11
cic__80: cic
logic__1620: logic__41
muxpart__243: muxpart__243
logic__1144: logic__40
datapath__1294: RTL_ADD0
datapath__484: RTL_ADD0
reg__3063: reg__3039
logic__1690: RTL_OR1
datapath__364: RTL_ADD0
logic__616: logic__40
reg__295: reg__11
logic__497: blk_mem_gen_8
integrator__628: blk_mem_gen_11
datapath__80: blk_mem_gen_10
cic__71: cic
datapath__911: RTL_REG_ASYNC1
logic__1924: logic__41
logic__2029: logic__40
integrator__676: blk_mem_gen_11
reg__2834: reg__11
reg__2483: RTL_REG_ASYNC0
case__3: case__3
reg__424: RTL_REG_ASYNC0
datapath__874: RTL_ADD0
datapath__305: RTL_REG_ASYNC1
reg__2182: RTL_REG_ASYNC0
reg__1929: RTL_REG_ASYNC0
signinv__26: signinv__5
muxpart__256: muxpart__256
logic__377: blk_mem_gen_8
integrator__108: blk_mem_gen_11
reg__2818: blk_mem_gen_9
logic__384: logic__40
counter__96: RTL_REG_SYNC2
logic__346: RTL_OR1
counter__239: counter__3
datapath__375: blk_mem_gen_10
datapath__132: blk_mem_gen_10
reg__589: RTL_REG_ASYNC0
cic__10: cic
reg__277: blk_mem_gen_9
logic__307: logic__307
logic__931: state_machine
logic__820: logic__41
counter__683: counter__3
counter__819: counter__3
reg__2539: reg__11
datapath__554: blk_mem_gen_10
counter__616: RTL_REG_SYNC2
differentiator__981: differentiator
logic__875: state_machine
reg__2549: RTL_REG_ASYNC0
case__263: clk_wiz_0
cic__56: cic
reg__1771: reg__11
reg__1842: reg__11
datapath__1159: blk_mem_gen_10
datapath__126: blk_mem_gen_10
reg__1761: RTL_MUX10
reg__2038: multi_ddr_to_sdr
integrator__199: blk_mem_gen_11
case__117: clk_wiz_0
counter__993: RTL_REG_SYNC2
integrator__507: blk_mem_gen_11
counter__342: RTL_REG_SYNC2
reg__663: multi_ddr_to_sdr
counter__618: RTL_REG_SYNC2
logic__538: RTL_OR1
logic__1304: logic__40
cic__50: cic
integrator__711: blk_mem_gen_11
logic__1985: blk_mem_gen_8
reg__2259: RTL_REG_ASYNC0
datapath__884: blk_mem_gen_10
reg__2589: RTL_REG_ASYNC0
integrator__307: blk_mem_gen_11
reg__24: reg__24
logic__2280: logic__40
case__245: clk_wiz_0
reg__1900: RTL_REG_ASYNC0
counter__145: RTL_REG_SYNC2
reg__2540: RTL_REG_ASYNC0
logic__1335: logic__40
counter__576: RTL_REG_SYNC2
integrator__403: blk_mem_gen_11
reg__1377: blk_mem_gen_9
datapath__1510: RTL_ADD0
logic__1003: state_machine
reg__1875: reg__11
differentiator__469: differentiator
reg__588: reg__11
logic__2185: blk_mem_gen_8
integrator__125: blk_mem_gen_11
logic__1221: logic__40
counter__760: RTL_REG_SYNC2
counter__390: RTL_REG_SYNC2
differentiator__320: differentiator
muxpart__111: muxpart__111
counter__935: counter__3
reg__2632: multi_ddr_to_sdr
reg__2255: reg__11
logic__2125: logic__40
logic__2097: blk_mem_gen_8
datapath__713: RTL_REG_ASYNC1
datapath__163: blk_mem_gen_10
counter__570: RTL_REG_SYNC2
logic__1487: logic__40
counter__774: RTL_REG_SYNC2
datapath__611: RTL_REG_ASYNC1
logic__1583: logic__40
differentiator__255: differentiator
integrator__225: blk_mem_gen_11
reg__2796: blk_mem_gen_9
case__47: case__47
reg__1689: RTL_REG_ASYNC0
cic__125: cic
logic__515: state_machine
counter__253: RTL_REG_SYNC2
logic__733: logic__40
logic__956: logic__41
datapath__103: blk_mem_gen_10
integrator__598: blk_mem_gen_11
reg__1746: RTL_REG_ASYNC0
reg__1562: reg__11
differentiator__427: differentiator
reg__789: RTL_REG_ASYNC0
counter__988: RTL_REG_SYNC2
datapath__968: blk_mem_gen_10
reg__1872: blk_mem_gen_9
reg__1331: reg__11
reg__2785: blk_mem_gen_9
datapath__1273: blk_mem_gen_10
datapath__1005: blk_mem_gen_10
counter__529: RTL_REG_SYNC2
reg__1572: RTL_REG_ASYNC0
reg__2663: RTL_MUX10
reg__877: RTL_REG_ASYNC0
reg__1927: blk_mem_gen_9
cic__235: cic
muxpart__23: muxpart__23
reg__30: RTL_REG_ASYNC0
mux_shift__8: mux_shift
reg__2939: reg__19
counter__24: RTL_REG_SYNC2
reg__2621: multi_ddr_to_sdr
counter__389: RTL_REG_SYNC2
reg__1002: RTL_MUX10
logic__332: logic__41
logic__1072: logic__40
integrator__560: blk_mem_gen_11
datapath__345: blk_mem_gen_10
case__336: case__53
cic__8: cic
logic__626: RTL_OR1
case__135: clk_wiz_0
differentiator__505: differentiator
logic__451: state_machine
counter__484: RTL_REG_SYNC2
reg__21: reg__21
reg__1862: multi_ddr_to_sdr
reg__2274: RTL_REG_ASYNC0
reg__2775: multi_ddr_to_sdr
integrator__241: blk_mem_gen_11
logic__1009: blk_mem_gen_8
logic__1551: logic__40
datapath__1292: blk_mem_gen_10
cic__245: cic
cic__9: cic
muxpart__31: muxpart__31
counter__394: RTL_REG_SYNC2
datapath__584: blk_mem_gen_10
datapath__343: blk_mem_gen_10
integrator__277: blk_mem_gen_11
logic__1472: logic__40
counter__436: RTL_REG_SYNC2
logic__1011: state_machine
datapath__1264: RTL_ADD0
cic__43: cic
datapath__6: datapath__6
differentiator__778: differentiator
reg__256: multi_ddr_to_sdr
logic__760: logic__40
datapath__1196: blk_mem_gen_10
integrator__69: blk_mem_gen_11
logic__1912: logic__40
logic__717: logic__40
logic__477: logic__40
counter__364: RTL_REG_SYNC2
logic__1064: logic__40
logic__2016: logic__40
cic__243: cic
logic__1730: RTL_OR1
reg__871: blk_mem_gen_9
datapath__1314: blk_mem_gen_10
reg__2705: RTL_REG_ASYNC0
datapath__1348: RTL_ADD0
reg__600: RTL_REG_ASYNC0
case__80: clk_wiz_0
differentiator__865: differentiator
reg__608: multi_ddr_to_sdr
reg__1999: RTL_REG_ASYNC0
muxpart__253: muxpart__253
reg__66: reg__11
reg__2122: RTL_REG_ASYNC0
logic__438: logic__40
reg__689: reg__11
reg__2027: multi_ddr_to_sdr
logic__584: logic__40
reg__2561: reg__11
logic__2347: state_machine
datapath__1155: blk_mem_gen_10
reg__2803: reg__11
differentiator__439: differentiator
reg__1380: reg__11
reg__409: blk_mem_gen_9
reg__848: RTL_MUX10
logic__2293: logic__40
datapath__1300: RTL_ADD0
differentiator__327: differentiator
cic__1: cic
reg__1353: reg__11
case__271: clk_wiz_0
counter__463: counter__3
logic__1480: logic__40
muxpart__264: muxpart__264
logic__1088: logic__40
logic__774: logic__40
integrator__743: blk_mem_gen_11
integrator__122: blk_mem_gen_11
counter__412: RTL_REG_SYNC2
reg__811: RTL_REG_ASYNC0
integrator__458: blk_mem_gen_11
datapath__1209: blk_mem_gen_10
logic__817: blk_mem_gen_8
logic__658: RTL_OR1
reg__1961: multi_ddr_to_sdr
muxpart__117: muxpart__117
reg__1221: reg__11
logic__1852: logic__41
counter__156: RTL_REG_SYNC2
logic__2109: logic__40
reg__3061: reg__3045
differentiator__708: differentiator
reg__2165: reg__11
datapath__1207: blk_mem_gen_10
reg__2794: reg__11
differentiator__41: differentiator
logic__1810: RTL_OR1
reg__61: RTL_REG_ASYNC0
logic__1573: logic__40
counter__468: RTL_REG_SYNC2
datapath__1127: RTL_REG_ASYNC1
reg__774: RTL_REG_ASYNC0
reg__2809: RTL_REG_ASYNC0
integrator__416: blk_mem_gen_11
reg__777: reg__11
counter__977: RTL_REG_SYNC2
counter__792: RTL_REG_SYNC2
logic__2006: logic__40
logic__669: logic__40
integrator__547: blk_mem_gen_11
datapath__1132: RTL_ADD0
logic__2026: RTL_OR1
logic__1106: RTL_OR1
integrator__46: blk_mem_gen_11
datapath__1318: RTL_ADD0
datapath__226: RTL_ADD0
differentiator__260: differentiator
logic__2344: logic__40
logic__1541: logic__40
datapath__290: blk_mem_gen_10
logic__1717: logic__40
integrator__372: blk_mem_gen_11
counter__317: RTL_REG_SYNC2
reg__788: reg__11
muxpart__236: muxpart__236
muxpart__157: muxpart__157
differentiator__467: differentiator
reg__203: reg__11
reg__1670: reg__11
datapath__359: RTL_REG_ASYNC1
reg__2286: reg__11
reg__980: RTL_MUX10
integrator__596: blk_mem_gen_11
logic__1597: logic__40
mux_shift__5: mux_shift
cic__70: cic
cic__251: cic
case__98: clk_wiz_0
reg__111: RTL_MUX10
differentiator__655: differentiator
reg__2012: RTL_REG_ASYNC0
integrator__713: blk_mem_gen_11
reg__1313: RTL_REG_ASYNC0
reg__921: RTL_REG_ASYNC0
differentiator__815: differentiator
reg__2837: RTL_REG_ASYNC0
datapath__777: blk_mem_gen_10
counter__416: RTL_REG_SYNC2
logic__1937: blk_mem_gen_8
datapath__1455: blk_mem_gen_10
reg__1779: RTL_REG_ASYNC0
logic__1409: blk_mem_gen_8
reg__2338: RTL_REG_ASYNC0
differentiator__958: differentiator
datapath__1109: RTL_REG_ASYNC1
case__281: clk_wiz_0
reg__35: blk_mem_gen_9
reg__2903: reg__19
differentiator__101: differentiator
integrator__331: blk_mem_gen_11
reg__1034: reg__11
counter__886: RTL_REG_SYNC2
reg__1401: RTL_REG_ASYNC0
datapath__428: blk_mem_gen_10
logic__1050: RTL_OR1
datapath__829: blk_mem_gen_10
reg__555: reg__11
reg__246: RTL_REG_ASYNC0
reg__2411: blk_mem_gen_9
logic__1041: blk_mem_gen_8
datapath__276: blk_mem_gen_10
datapath__698: blk_mem_gen_10
reg__905: multi_ddr_to_sdr
differentiator__553: differentiator
reg__49: reg__11
logic__835: state_machine
counter__972: RTL_REG_SYNC2
reg__1466: multi_ddr_to_sdr
logic__1921: blk_mem_gen_8
integrator__725: blk_mem_gen_11
reg__2885: reg__19
reg__2239: RTL_REG_ASYNC0
reg__2608: RTL_MUX10
reg__911: reg__11
reg__3020: reg__19
reg__468: RTL_REG_ASYNC0
differentiator__848: differentiator
logic__949: logic__40
logic__1709: logic__40
logic__2032: logic__40
datapath__727: blk_mem_gen_10
counter__53: RTL_REG_SYNC2
integrator__294: blk_mem_gen_11
datapath__1267: blk_mem_gen_10
datapath__408: blk_mem_gen_10
datapath__1301: RTL_REG_ASYNC1
logic__2102: logic__40
integrator__262: blk_mem_gen_11
differentiator__610: differentiator
reg__2004: blk_mem_gen_9
reg__1963: reg__11
counter__924: RTL_REG_SYNC2
reg__1172: RTL_REG_ASYNC0
integrator__660: blk_mem_gen_11
reg__523: RTL_REG_ASYNC0
case__174: clk_wiz_0
logic__1792: logic__40
muxpart__205: muxpart__205
integrator__735: blk_mem_gen_11
datapath__745: blk_mem_gen_10
logic__885: logic__40
reg__2370: reg__11
reg__971: multi_ddr_to_sdr
differentiator__694: differentiator
differentiator__679: differentiator
differentiator__30: differentiator
integrator__504: blk_mem_gen_11
datapath__1513: blk_mem_gen_10
reg__669: reg__11
case__304: clk_wiz_0
logic__1795: state_machine
reg__1698: RTL_REG_ASYNC0
reg__2077: reg__11
counter__498: RTL_REG_SYNC2
reg__2838: reg__11
differentiator__620: differentiator
reg__1250: reg__11
logic__1395: state_machine
differentiator__644: differentiator
muxpart__254: muxpart__254
logic__2121: blk_mem_gen_8
reg__1248: reg__11
logic__695: logic__40
counter__805: RTL_REG_SYNC2
differentiator__607: differentiator
ddr_to_sdr__7: RTL_ADD19
logic__2402: logic__303
logic__2285: logic__40
logic__891: state_machine
datapath__802: RTL_ADD0
logic__2119: logic__40
cic__75: cic
integrator__304: blk_mem_gen_11
reg__169: RTL_REG_ASYNC0
reg__2375: RTL_REG_ASYNC0
logic__908: logic__41
logic__836: logic__41
datapath__215: RTL_REG_ASYNC1
counter__704: RTL_REG_SYNC2
counter__558: RTL_REG_SYNC2
reg__2585: reg__11
datapath__162: blk_mem_gen_10
integrator__333: blk_mem_gen_11
datapath__62: blk_mem_gen_10
datapath__135: blk_mem_gen_10
logic__701: logic__40
logic__1411: state_machine
datapath__344: blk_mem_gen_10
differentiator__599: differentiator
reg__1: reg__1
muxpart__63: muxpart__63
datapath__532: RTL_ADD0
datapath__184: RTL_ADD0
logic__1650: RTL_OR1
counter__371: counter__3
reg__3050: RTL_REG1
differentiator__350: differentiator
reg__1174: RTL_REG_ASYNC0
reg__1928: multi_ddr_to_sdr
reg__13: reg__13
reg__1040: RTL_REG_ASYNC0
datapath__1349: RTL_REG_ASYNC1
reg__2065: RTL_REG_ASYNC0
cic__105: cic
datapath__1121: RTL_REG_ASYNC1
datapath__160: RTL_ADD0
integrator__16: blk_mem_gen_11
differentiator__780: differentiator
datapath__1541: RTL_REG_ASYNC1
reg__2996: reg__19
counter__459: counter__3
reg__1375: reg__11
differentiator__1020: differentiator
logic__860: logic__41
counter__417: RTL_REG_SYNC2
integrator__712: blk_mem_gen_11
counter__881: RTL_REG_SYNC2
reg__2625: reg__11
logic__642: RTL_OR1
integrator__584: blk_mem_gen_11
muxpart__193: muxpart__193
case__239: clk_wiz_0
reg__69: multi_ddr_to_sdr
muxpart__50: muxpart__50
logic__1607: logic__40
differentiator__391: differentiator
differentiator__953: differentiator
muxpart__131: muxpart__131
datapath__1168: RTL_ADD0
counter__541: RTL_REG_SYNC2
reg__194: reg__11
differentiator__647: differentiator
reg__2471: reg__11
signinv__27: signinv__4
differentiator__285: differentiator
cic__52: cic
logic__1183: logic__40
reg__2302: multi_ddr_to_sdr
datapath__1263: blk_mem_gen_10
integrator__152: blk_mem_gen_11
reg__2918: reg__19
reg__2470: RTL_REG_ASYNC0
differentiator__982: differentiator
datapath__794: blk_mem_gen_10
logic__386: RTL_OR1
cic__5: cic
counter__229: RTL_REG_SYNC2
muxpart__257: muxpart__257
logic__1160: logic__40
reg__1031: RTL_REG_ASYNC0
counter__368: RTL_REG_SYNC2
counter__810: RTL_REG_SYNC2
differentiator__385: differentiator
reg__2067: RTL_REG_ASYNC0
logic__2373: logic__303
reg__803: reg__11
datapath__942: blk_mem_gen_10
cic__11: cic
muxpart__20: muxpart__20
reg__1800: reg__11
counter__770: RTL_REG_SYNC2
integrator__510: blk_mem_gen_11
datapath__156: blk_mem_gen_10
cic__206: cic
reg__2502: reg__11
differentiator__624: differentiator
integrator__717: blk_mem_gen_11
logic__595: state_machine
blk_mem_gen_0__11: blk_mem_gen_0__11
datapath__527: RTL_REG_ASYNC1
integrator__619: blk_mem_gen_11
cic__209: cic
datapath__357: blk_mem_gen_10
logic__320: logic__40
reg__74: RTL_REG_ASYNC0
differentiator__605: differentiator
logic__1630: logic__40
counter__1003: counter__3
counter__955: counter__3
differentiator__209: differentiator
reg__1317: RTL_REG_ASYNC0
reg__1417: reg__11
differentiator__923: differentiator
datapath__1066: RTL_ADD0
differentiator__522: differentiator
counter__645: RTL_REG_SYNC2
case__167: clk_wiz_0
reg__155: RTL_MUX10
reg__96: RTL_REG_ASYNC0
reg__759: reg__11
reg__2841: reg__18
logic__830: logic__40
integrator__371: blk_mem_gen_11
counter__651: counter__3
differentiator__731: differentiator
counter__981: RTL_REG_SYNC2
datapath__1240: RTL_ADD0
logic__1544: logic__40
case__73: clk_wiz_0
reg__454: multi_ddr_to_sdr
case__158: clk_wiz_0
reg__2523: RTL_REG_ASYNC0
cic__22: cic
counter__666: RTL_REG_SYNC2
reg__770: reg__11
reg__864: RTL_REG_ASYNC0
counter__414: RTL_REG_SYNC2
reg__3032: RTL_ADD20
logic__2314: RTL_OR1
differentiator__857: differentiator
reg__319: reg__11
reg__2691: reg__11
reg__80: multi_ddr_to_sdr
reg__563: blk_mem_gen_9
datapath__1030: RTL_ADD0
reg__2387: reg__11
counter__714: RTL_REG_SYNC2
logic__613: logic__40
datapath__799: blk_mem_gen_10
integrator__571: blk_mem_gen_11
logic__2388: logic__303
datapath__800: blk_mem_gen_10
reg__1938: blk_mem_gen_9
logic__1061: logic__40
cic__30: cic
reg__1700: RTL_REG_ASYNC0
datapath__1259: RTL_REG_ASYNC1
datapath__1236: blk_mem_gen_10
datapath__450: blk_mem_gen_10
counter__793: RTL_REG_SYNC2
integrator__665: blk_mem_gen_11
counter__948: RTL_REG_SYNC2
differentiator__442: differentiator
logic__1998: logic__40
logic__764: logic__41
muxpart__137: muxpart__137
reg__83: RTL_REG_ASYNC0
reg__2972: reg__19
reg__1889: RTL_REG_ASYNC0
datapath__309: blk_mem_gen_10
cic__199: cic
datapath__487: blk_mem_gen_10
logic__382: logic__40
datapath__459: blk_mem_gen_10
logic__2250: RTL_OR1
logic__1753: blk_mem_gen_8
counter__925: RTL_REG_SYNC2
datapath__220: RTL_ADD0
differentiator__892: differentiator
reg__985: RTL_REG_ASYNC0
reg__1183: RTL_REG_ASYNC0
datapath__945: blk_mem_gen_10
logic__569: blk_mem_gen_8
datapath__146: blk_mem_gen_10
logic__1988: logic__41
cic__44: cic
datapath__1345: blk_mem_gen_10
counter__876: RTL_REG_SYNC2
reg__1165: RTL_REG_ASYNC0
signinv__16: signinv__15
signinv__5: signinv__5
differentiator__457: differentiator
datapath__311: RTL_REG_ASYNC1
logic__718: logic__40
logic__2376: logic__303
logic__691: state_machine
reg__2666: RTL_REG_ASYNC0
datapath__601: blk_mem_gen_10
muxpart__40: muxpart__40
integrator__64: blk_mem_gen_11
logic__2146: RTL_OR1
differentiator__180: differentiator
logic__1797: logic__40
cic__238: cic
reg__1209: RTL_REG_ASYNC0
logic__1169: blk_mem_gen_8
cic__38: cic
logic__463: logic__40
muxpart__56: muxpart__56
differentiator__542: differentiator
logic__1756: logic__41
reg__793: RTL_MUX10
differentiator__910: differentiator
reg__2859: reg__18
reg__565: RTL_REG_ASYNC0
logic__861: logic__40
counter__740: RTL_REG_SYNC2
logic__1697: blk_mem_gen_8
reg__1687: RTL_REG_ASYNC0
reg__109: RTL_REG_ASYNC0
differentiator__471: differentiator
logic__943: logic__40
logic__1868: logic__41
counter__205: RTL_REG_SYNC2
case__289: clk_wiz_0
reg__1757: RTL_REG_ASYNC0
reg__1063: reg__11
datapath__612: blk_mem_gen_10
cic__2: cic
cic__140: cic
logic__2177: blk_mem_gen_8
reg__1190: blk_mem_gen_9
counter__154: RTL_REG_SYNC2
reg__1826: reg__11
reg__1478: RTL_REG_ASYNC0
reg__160: RTL_REG_ASYNC0
datapath__1364: blk_mem_gen_10
reg__1264: RTL_REG_ASYNC0
mux_shift__1: mux_shift
reg__50: RTL_REG_ASYNC0
logic__723: state_machine
reg__1005: RTL_REG_ASYNC0
reg__231: reg__11
case__353: case__53
cic__155: cic
reg__170: reg__11
integrator__542: blk_mem_gen_11
reg__672: RTL_MUX10
logic__1109: logic__40
datapath__1163: RTL_REG_ASYNC1
datapath__1423: blk_mem_gen_10
reg__481: RTL_REG_ASYNC0
datapath__1462: RTL_ADD0
reg__1133: reg__11
logic__484: logic__41
counter__733: RTL_REG_SYNC2
logic__396: logic__41
differentiator__562: differentiator
datapath__759: blk_mem_gen_10
reg__1881: reg__11
cic__82: cic
differentiator__860: differentiator
counter__323: counter__3
reg__532: RTL_REG_ASYNC0
reg__2627: reg__11
reg__2463: RTL_REG_ASYNC0
reg__2156: reg__11
logic__2166: logic__40
differentiator__281: differentiator
datapath__688: RTL_ADD0
logic__370: RTL_OR1
differentiator__920: differentiator
datapath__1062: blk_mem_gen_10
differentiator__491: differentiator
reg__2196: reg__11
reg__227: reg__11
logic__1415: logic__40
datapath__1372: RTL_ADD0
differentiator__140: differentiator
logic__648: logic__40
datapath__1312: RTL_ADD0
integrator__402: blk_mem_gen_11
datapath__978: blk_mem_gen_10
logic__388: logic__41
counter__191: counter__3
integrator__396: blk_mem_gen_11
cic__139: cic
datapath__672: blk_mem_gen_10
reg__928: RTL_REG_ASYNC0
datapath__1255: blk_mem_gen_10
logic__1289: blk_mem_gen_8
reg__1346: RTL_REG_ASYNC0
case__36: case__36
reg__70: RTL_REG_ASYNC0
case__251: clk_wiz_0
reg__411: RTL_REG_ASYNC0
cic__255: cic
datapath__1219: blk_mem_gen_10
logic__491: state_machine
counter__599: counter__3
logic__1656: logic__40
logic__1601: blk_mem_gen_8
differentiator__532: differentiator
counter__794: RTL_REG_SYNC2
reg__1890: reg__11
logic__2375: logic__303
reg__972: RTL_REG_ASYNC0
logic__1262: logic__40
reg__43: RTL_REG_ASYNC0
differentiator__885: differentiator
reg__2099: reg__11
counter__951: counter__3
reg__2772: reg__11
differentiator__462: differentiator
case__187: clk_wiz_0
counter__520: RTL_REG_SYNC2
datapath__843: blk_mem_gen_10
reg__2989: reg__20
reg__1979: RTL_REG_ASYNC0
logic__1071: logic__40
reg__1908: reg__11
integrator__171: blk_mem_gen_11
reg__2224: blk_mem_gen_9
logic__2212: logic__41
differentiator__204: differentiator
logic__1456: logic__40
logic__505: blk_mem_gen_8
logic__843: state_machine
reg__2623: reg__11
cic__60: cic
reg__2675: blk_mem_gen_9
counter__920: RTL_REG_SYNC2
differentiator__54: differentiator
reg__420: blk_mem_gen_9
logic__1066: RTL_OR1
differentiator__524: differentiator
logic__1828: logic__41
reg__956: RTL_REG_ASYNC0
counter__429: RTL_REG_SYNC2
reg__2747: RTL_REG_ASYNC0
logic__1966: logic__40
differentiator__537: differentiator
differentiator__858: differentiator
differentiator__836: differentiator
integrator__91: blk_mem_gen_11
datapath__1019: RTL_REG_ASYNC1
case__59: case__59
datapath__1358: blk_mem_gen_10
counter__828: RTL_REG_SYNC2
reg__1922: RTL_REG_ASYNC0
reg__432: multi_ddr_to_sdr
logic__1825: blk_mem_gen_8
counter__101: RTL_REG_SYNC2
reg__1289: blk_mem_gen_9
logic__1836: logic__41
logic__938: RTL_OR1
reg__1505: reg__11
differentiator__331: differentiator
reg__645: reg__11
logic__1731: state_machine
differentiator__765: differentiator
logic__912: logic__40
datapath__1313: RTL_REG_ASYNC1
logic__2061: logic__40
datapath__1497: blk_mem_gen_10
reg__818: RTL_REG_ASYNC0
reg__2940: reg__18
logic__917: logic__40
muxpart__231: muxpart__231
muxpart__166: muxpart__166
reg__634: reg__11
differentiator__880: differentiator
datapath__1208: blk_mem_gen_10
logic__1892: logic__41
logic__2322: RTL_OR1
reg__1320: reg__11
reg__954: RTL_REG_ASYNC0
reg__57: blk_mem_gen_9
reg__1710: reg__11
datapath__235: blk_mem_gen_10
logic__1211: state_machine
logic__553: blk_mem_gen_8
datapath__995: RTL_REG_ASYNC1
counter__687: counter__3
differentiator__662: differentiator
reg__2440: reg__11
reg__212: multi_ddr_to_sdr
integrator__214: blk_mem_gen_11
integrator__718: blk_mem_gen_11
datapath__1041: blk_mem_gen_10
counter__375: counter__3
integrator__327: blk_mem_gen_11
reg__3037: cic_array
logic__492: logic__41
differentiator__362: differentiator
logic__871: logic__40
datapath__1073: RTL_REG_ASYNC1
reg__718: multi_ddr_to_sdr
logic__1206: logic__40
logic__1407: logic__40
differentiator__92: differentiator
reg__335: reg__11
differentiator__134: differentiator
reg__2192: multi_ddr_to_sdr
datapath__376: RTL_ADD0
counter__326: RTL_REG_SYNC2
logic__1654: logic__40
reg__2322: RTL_MUX10
datapath__1577: datapath__6
differentiator__435: differentiator
reg__2766: reg__11
reg__2963: reg__19
logic__2228: logic__41
logic__1816: logic__40
integrator__56: blk_mem_gen_11
reg__1884: multi_ddr_to_sdr
muxpart__163: muxpart__163
reg__1823: RTL_REG_ASYNC0
reg__2679: RTL_REG_ASYNC0
reg__1256: blk_mem_gen_9
reg__1619: blk_mem_gen_9
counter__845: RTL_REG_SYNC2
reg__2969: reg__19
logic__489: blk_mem_gen_8
datapath__792: blk_mem_gen_10
reg__330: reg__11
reg__182: RTL_REG_ASYNC0
datapath__1218: blk_mem_gen_10
reg__139: reg__11
datapath__869: RTL_REG_ASYNC1
counter__849: RTL_REG_SYNC2
integrator__468: blk_mem_gen_11
reg__366: multi_ddr_to_sdr
datapath__486: blk_mem_gen_10
logic__2333: logic__40
reg__2574: reg__11
logic__1191: logic__40
reg__598: RTL_REG_ASYNC0
datapath__292: RTL_ADD0
reg__102: multi_ddr_to_sdr
reg__904: blk_mem_gen_9
counter__600: RTL_REG_SYNC2
integrator__112: blk_mem_gen_11
datapath__31: blk_mem_gen_10
reg__381: reg__11
reg__2557: reg__11
reg__1235: multi_ddr_to_sdr
logic__1855: logic__40
reg__2079: reg__11
integrator__387: blk_mem_gen_11
datapath__1473: blk_mem_gen_10
reg__1934: reg__11
datapath__656: blk_mem_gen_10
datapath__545: RTL_REG_ASYNC1
logic__1256: logic__40
logic__403: state_machine
cic__211: cic
reg__2327: RTL_REG_ASYNC0
counter__644: RTL_REG_SYNC2
logic__1889: blk_mem_gen_8
reg__1699: reg__11
logic__555: state_machine
signinv__14: signinv__14
logic__486: logic__40
logic__544: logic__40
reg__356: RTL_REG_ASYNC0
integrator__464: blk_mem_gen_11
logic__1302: logic__40
counter__55: counter__3
counter__524: RTL_REG_SYNC2
reg__1277: RTL_MUX10
logic__1306: RTL_OR1
datapath__303: blk_mem_gen_10
reg__114: RTL_REG_ASYNC0
logic__1180: logic__41
counter__372: RTL_REG_SYNC2
logic__495: logic__40
cic__187: cic
logic__1137: blk_mem_gen_8
reg__1984: RTL_REG_ASYNC0
reg__2178: reg__11
logic__1668: logic__41
datapath__901: blk_mem_gen_10
integrator__168: blk_mem_gen_11
reg__2606: RTL_REG_ASYNC0
reg__2036: RTL_MUX10
case__274: clk_wiz_0
integrator__430: blk_mem_gen_11
case__252: clk_wiz_0
logic__2416: logic__303
integrator__574: blk_mem_gen_11
logic__1030: logic__40
reg__2639: RTL_REG_ASYNC0
reg__471: reg__11
datapath__229: blk_mem_gen_10
datapath__1296: blk_mem_gen_10
integrator__288: blk_mem_gen_11
reg__2801: reg__11
datapath__907: blk_mem_gen_10
logic__1783: logic__40
differentiator__79: differentiator
differentiator__855: differentiator
differentiator__237: differentiator
reg__417: RTL_REG_ASYNC0
cic__253: cic
datapath__426: blk_mem_gen_10
datapath__1540: RTL_ADD0
counter__686: RTL_REG_SYNC2
counter__587: counter__3
logic__2262: logic__40
logic__13: logic__1
reg__1310: RTL_MUX10
datapath__46: RTL_ADD0
counter__256: RTL_REG_SYNC2
datapath__1298: blk_mem_gen_10
case__6: case__57
case__264: clk_wiz_0
logic__2027: state_machine
logic__1838: logic__40
logic__985: blk_mem_gen_8
reg__2353: RTL_REG_ASYNC0
counter__142: RTL_REG_SYNC2
differentiator__80: differentiator
reg__2605: reg__11
reg__2360: RTL_REG_ASYNC0
counter__54: RTL_REG_SYNC2
datapath__419: RTL_REG_ASYNC1
datapath__1284: blk_mem_gen_10
case__99: clk_wiz_0
reg__986: reg__11
reg__2677: RTL_REG_ASYNC0
reg__2603: reg__11
reg__1252: reg__11
datapath__439: blk_mem_gen_10
integrator__251: blk_mem_gen_11
counter__306: RTL_REG_SYNC2
case__378: case__39
logic__598: logic__40
logic__467: state_machine
logic__1759: logic__40
integrator__314: blk_mem_gen_11
logic__1605: logic__40
reg__115: reg__11
counter__483: counter__3
logic__1203: state_machine
differentiator__642: differentiator
differentiator__568: differentiator
logic__1831: logic__40
integrator__612: blk_mem_gen_11
integrator__245: blk_mem_gen_11
case__347: case__53
differentiator__964: differentiator
datapath__332: blk_mem_gen_10
datapath__1454: blk_mem_gen_10
case__78: clk_wiz_0
mux_shift__18: mux_shift
differentiator__272: differentiator
datapath__1411: blk_mem_gen_10
logic__2304: logic__40
reg__2113: RTL_MUX10
case__30: case__30
reg__2564: RTL_MUX10
counter__772: RTL_REG_SYNC2
differentiator__187: differentiator
integrator__419: blk_mem_gen_11
reg__2254: RTL_REG_ASYNC0
datapath__213: blk_mem_gen_10
logic__1217: blk_mem_gen_8
counter__235: counter__3
reg__1358: reg__11
mux_shift__37: mux_shift
datapath__1353: blk_mem_gen_10
mux_shift__14: mux_shift
muxpart__79: muxpart__79
datapath__399: blk_mem_gen_10
logic__2131: state_machine
reg__841: reg__11
reg__1336: reg__11
reg__377: multi_ddr_to_sdr
integrator__599: blk_mem_gen_11
differentiator__967: differentiator
logic__1379: state_machine
integrator__391: blk_mem_gen_11
datapath__747: blk_mem_gen_10
datapath__1387: blk_mem_gen_10
differentiator__162: differentiator
reg__2278: RTL_MUX10
reg__1520: blk_mem_gen_9
reg__308: reg__11
logic__2163: state_machine
logic__2113: blk_mem_gen_8
logic__1384: logic__40
counter__887: counter__3
datapath__1032: blk_mem_gen_10
reg__245: multi_ddr_to_sdr
logic__2265: blk_mem_gen_8
differentiator__596: differentiator
reg__1012: reg__11
reg__1763: multi_ddr_to_sdr
datapath__1383: blk_mem_gen_10
reg__2021: RTL_REG_ASYNC0
logic__1205: logic__40
reg__1977: RTL_REG_ASYNC0
logic__1886: logic__40
muxpart__125: muxpart__125
logic__58: logic__58
logic__1364: logic__41
integrator: integrator
cic__159: cic
reg__2394: reg__11
counter__891: counter__3
case__394: case__5
logic__1981: logic__40
reg__1192: RTL_REG_ASYNC0
reg__221: RTL_MUX10
differentiator__299: differentiator
differentiator__1016: differentiator
reg__1374: RTL_REG_ASYNC0
datapath__998: blk_mem_gen_10
integrator__697: blk_mem_gen_11
datapath__923: RTL_REG_ASYNC1
integrator__461: blk_mem_gen_11
reg__2335: multi_ddr_to_sdr
counter__263: counter__3
integrator__438: blk_mem_gen_11
reg__1225: RTL_REG_ASYNC0
datapath__755: RTL_REG_ASYNC1
reg__687: reg__11
integrator__55: blk_mem_gen_11
integrator__588: blk_mem_gen_11
reg__1892: reg__11
datapath__457: blk_mem_gen_10
reg__1184: reg__11
datapath__413: RTL_REG_ASYNC1
reg__2912: reg__19
reg__2791: RTL_REG_ASYNC0
logic__423: logic__40
integrator__578: blk_mem_gen_11
logic__1859: state_machine
datapath__1079: RTL_REG_ASYNC1
integrator__653: blk_mem_gen_11
datapath__1063: blk_mem_gen_10
reg__949: multi_ddr_to_sdr
reg__1778: reg__11
reg__309: RTL_MUX10
reg__1399: blk_mem_gen_9
reg__812: reg__11
logic__2257: blk_mem_gen_8
reg__2321: reg__11
case__86: clk_wiz_0
datapath__391: blk_mem_gen_10
counter__939: counter__3
reg__1617: reg__11
case__91: clk_wiz_0
reg__2074: RTL_REG_ASYNC0
integrator__745: blk_mem_gen_11
datapath__1339: blk_mem_gen_10
reg__290: RTL_REG_ASYNC0
signinv__6: signinv__6
reg__2392: reg__11
logic__1299: state_machine
reg__11: reg__11
differentiator__222: differentiator
logic__1554: RTL_OR1
logic__348: logic__41
reg__1805: RTL_MUX10
logic__921: blk_mem_gen_8
counter__276: RTL_REG_SYNC2
datapath__1317: blk_mem_gen_10
integrator__356: blk_mem_gen_11
datapath__1432: RTL_ADD0
differentiator__701: differentiator
reg__1251: RTL_REG_ASYNC0
case__283: clk_wiz_0
logic__2374: logic__303
differentiator__425: differentiator
datapath__620: blk_mem_gen_10
case__104: clk_wiz_0
integrator__167: blk_mem_gen_11
counter__602: RTL_REG_SYNC2
reg__3004: reg__20
differentiator__243: differentiator
differentiator__949: differentiator
reg__2344: RTL_MUX10
datapath__1165: blk_mem_gen_10
datapath__60: blk_mem_gen_10
case__295: clk_wiz_0
logic__461: logic__40
logic__2111: logic__40
reg__516: RTL_REG_ASYNC0
reg__2346: multi_ddr_to_sdr
case__241: clk_wiz_0
reg__2191: blk_mem_gen_9
reg__100: RTL_MUX10
muxpart__35: muxpart__35
differentiator__238: differentiator
cic__254: cic
logic__472: logic__40
reg__2056: RTL_REG_ASYNC0
case__308: clk_wiz_0
differentiator__800: differentiator
logic__1098: RTL_OR1
reg__861: multi_ddr_to_sdr
counter__621: RTL_REG_SYNC2
logic__1478: logic__40
counter__210: RTL_REG_SYNC2
datapath__1559: datapath__1496
reg__699: RTL_REG_ASYNC0
reg__1045: reg__11
datapath__1177: blk_mem_gen_10
logic__1118: logic__40
counter__721: RTL_REG_SYNC2
counter__870: RTL_REG_SYNC2
reg__359: reg__11
reg__1444: multi_ddr_to_sdr
reg__1919: reg__11
logic__1533: logic__40
logic__1163: state_machine
logic__964: logic__41
logic__974: logic__40
case__328: case__53
datapath__669: blk_mem_gen_10
integrator__369: blk_mem_gen_11
case__379: case__38
counter__650: RTL_REG_SYNC2
datapath__19: datapath__19
counter__47: counter__3
reg__1205: RTL_REG_ASYNC0
integrator__699: blk_mem_gen_11
reg__1097: RTL_REG_ASYNC0
logic__1134: logic__40
reg__479: RTL_REG_ASYNC0
logic__841: blk_mem_gen_8
datapath__69: blk_mem_gen_10
counter__365: RTL_REG_SYNC2
reg__2709: multi_ddr_to_sdr
datapath__1438: RTL_ADD0
reg__1569: reg__11
datapath__1081: blk_mem_gen_10
differentiator__58: differentiator
datapath__660: blk_mem_gen_10
datapath__1371: blk_mem_gen_10
muxpart__198: muxpart__198
reg__1707: blk_mem_gen_9
datapath__1457: RTL_REG_ASYNC1
logic__482: RTL_OR1
counter__834: RTL_REG_SYNC2
reg__745: RTL_REG_ASYNC0
counter__725: RTL_REG_SYNC2
logic__1793: blk_mem_gen_8
reg__920: reg__11
datapath__1426: RTL_ADD0
logic__1670: logic__40
logic__2329: blk_mem_gen_8
datapath__1083: blk_mem_gen_10
logic__834: RTL_OR1
datapath__1050: blk_mem_gen_10
logic__2303: logic__40
cic__170: cic
differentiator__124: differentiator
differentiator__414: differentiator
integrator__754: blk_mem_gen_11
integrator__222: blk_mem_gen_11
counter__921: RTL_REG_SYNC2
reg__792: reg__11
reg__135: multi_ddr_to_sdr
counter__1031: counter__1
datapath__1412: blk_mem_gen_10
counter__113: RTL_REG_SYNC2
logic__2232: logic__40
differentiator__106: differentiator
reg__1990: RTL_REG_ASYNC0
logic__1331: state_machine
ddr_to_sdr__6: RTL_ADD19
datapath__878: blk_mem_gen_10
differentiator__315: differentiator
logic__2245: logic__40
datapath__575: RTL_REG_ASYNC1
reg__419: RTL_MUX10
datapath__57: blk_mem_gen_10
reg__348: reg__11
reg__733: reg__11
counter__465: RTL_REG_SYNC2
integrator__351: blk_mem_gen_11
integrator__202: blk_mem_gen_11
datapath__1334: blk_mem_gen_10
datapath__1027: blk_mem_gen_10
logic__2231: logic__40
logic__2289: blk_mem_gen_8
reg__1167: RTL_MUX10
datapath__1352: blk_mem_gen_10
integrator__59: blk_mem_gen_11
reg__1185: RTL_REG_ASYNC0
reg__1887: RTL_REG_ASYNC0
datapath__267: blk_mem_gen_10
case__279: clk_wiz_0
logic__886: logic__40
reg__536: RTL_REG_ASYNC0
logic__2378: logic__303
reg__1070: multi_ddr_to_sdr
datapath__1105: blk_mem_gen_10
reg__2731: multi_ddr_to_sdr
counter__575: counter__3
integrator__750: blk_mem_gen_11
differentiator__913: differentiator
reg__739: blk_mem_gen_9
logic__672: logic__40
reg__1043: reg__11
reg__1066: RTL_REG_ASYNC0
reg__1120: reg__11
differentiator__117: differentiator
reg__1098: reg__11
muxpart__201: muxpart__201
datapath__10: datapath__10
counter__1: counter__1
logic__2255: logic__40
integrator__405: blk_mem_gen_11
integrator__485: blk_mem_gen_11
reg__515: reg__11
datapath__72: blk_mem_gen_10
reg__2810: reg__11
integrator__627: blk_mem_gen_11
reg__217: RTL_REG_ASYNC0
reg__2364: RTL_REG_ASYNC0
datapath__691: blk_mem_gen_10
integrator__551: blk_mem_gen_11
integrator__592: blk_mem_gen_11
differentiator__915: differentiator
reg__2814: reg__11
datapath__1470: blk_mem_gen_10
counter__353: RTL_REG_SYNC2
reg__1530: RTL_MUX10
datapath__398: blk_mem_gen_10
counter__950: RTL_REG_SYNC2
reg__2765: RTL_REG_ASYNC0
logic__954: RTL_OR1
reg__2488: blk_mem_gen_9
reg__1912: reg__11
counter__467: counter__3
reg__2573: RTL_REG_ASYNC0
counter__206: RTL_REG_SYNC2
logic__2358: logic__40
logic__1584: logic__40
reg__2682: reg__11
differentiator__185: differentiator
logic__2133: logic__40
differentiator__918: differentiator
integrator__462: blk_mem_gen_11
integrator__230: blk_mem_gen_11
reg__2404: RTL_REG_ASYNC0
reg__1674: blk_mem_gen_9
logic__1746: RTL_OR1
logic__935: logic__40
integrator__570: blk_mem_gen_11
reg__2412: multi_ddr_to_sdr
reg__1410: blk_mem_gen_9
logic__1014: logic__40
logic__1657: blk_mem_gen_8
logic__2160: logic__40
counter__200: RTL_REG_SYNC2
counter__592: RTL_REG_SYNC2
reg__443: multi_ddr_to_sdr
counter__39: counter__3
reg__2141: reg__11
datapath__207: blk_mem_gen_10
logic__308: logic__308
reg__2597: RTL_MUX10
logic__1261: logic__40
integrator__88: blk_mem_gen_11
logic__2290: RTL_OR1
integrator__116: blk_mem_gen_11
reg__2453: reg__11
logic__2048: logic__40
integrator__583: blk_mem_gen_11
logic__1240: logic__40
cic__181: cic
datapath__916: RTL_ADD0
logic__920: logic__40
reg__3027: reg__18
reg__407: reg__11
reg__2043: RTL_REG_ASYNC0
differentiator__89: differentiator
cic__110: cic
reg__2505: RTL_REG_ASYNC0
differentiator__724: differentiator
counter__122: RTL_REG_SYNC2
case__199: clk_wiz_0
logic__1745: blk_mem_gen_8
counter__143: counter__3
differentiator__753: differentiator
reg__2289: RTL_MUX10
logic__890: RTL_OR1
logic__1615: logic__40
integrator__308: blk_mem_gen_11
reg__1955: RTL_REG_ASYNC0
logic__716: logic__41
counter__509: RTL_REG_SYNC2
datapath__643: blk_mem_gen_10
counter__146: RTL_REG_SYNC2
differentiator__66: differentiator
reg__3070: reg__3038
counter__847: counter__3
datapath__1247: RTL_REG_ASYNC1
logic__1223: logic__40
counter__914: RTL_REG_SYNC2
counter__983: counter__3
logic__1846: logic__40
differentiator__458: differentiator
logic__1385: blk_mem_gen_8
reg__539: reg__11
fifo_generator_0__1: fifo_generator_0__1
reg__964: reg__11
logic__455: logic__40
reg__1798: reg__11
muxpart__68: muxpart__68
logic__2196: logic__41
reg__152: reg__11
differentiator__15: differentiator
datapath__1461: blk_mem_gen_10
logic__690: RTL_OR1
differentiator__933: differentiator
reg__1275: RTL_REG_ASYNC0
logic__1414: logic__40
reg__1269: RTL_REG_ASYNC0
reg__1666: reg__11
reg__2720: multi_ddr_to_sdr
cic__169: cic
reg__2941: reg__20
reg__952: RTL_REG_ASYNC0
datapath__1466: blk_mem_gen_10
logic__1252: logic__41
datapath__556: RTL_ADD0
reg__1749: reg__11
logic__2224: logic__40
counter__415: counter__3
reg__2088: reg__11
integrator__533: blk_mem_gen_11
reg__2902: reg__20
differentiator__451: differentiator
integrator__143: blk_mem_gen_11
datapath__991: blk_mem_gen_10
datapath__390: blk_mem_gen_10
reg__2847: reg__18
reg__466: RTL_REG_ASYNC0
reg__2763: blk_mem_gen_9
logic__1543: logic__40
logic__2284: logic__41
datapath__34: RTL_ADD0
logic__2175: logic__40
logic__1484: logic__41
differentiator__59: differentiator
integrator__374: blk_mem_gen_11
datapath__402: blk_mem_gen_10
reg__211: blk_mem_gen_9
logic__1282: RTL_OR1
reg__1125: multi_ddr_to_sdr
reg__2710: RTL_REG_ASYNC0
logic__1714: RTL_OR1
reg__2303: RTL_REG_ASYNC0
reg__618: blk_mem_gen_9
logic__365: logic__40
integrator__673: blk_mem_gen_11
reg__1965: reg__11
differentiator__771: differentiator
logic__1869: logic__40
reg__2961: reg__18
counter__752: RTL_REG_SYNC2
differentiator__799: differentiator
datapath__337: blk_mem_gen_10
logic__1235: state_machine
reg__932: RTL_REG_ASYNC0
differentiator__992: differentiator
reg__2034: RTL_REG_ASYNC0
reg__2856: reg__18
differentiator__100: differentiator
datapath__1199: RTL_REG_ASYNC1
datapath__1396: RTL_ADD0
reg__3011: reg__19
differentiator__625: differentiator
logic__2248: logic__40
differentiator__814: differentiator
counter__678: RTL_REG_SYNC2
counter__311: counter__3
datapath__1212: blk_mem_gen_10
reg__393: RTL_REG_ASYNC0
datapath__212: blk_mem_gen_10
datapath__881: RTL_REG_ASYNC1
reg__1677: reg__11
reg__1902: RTL_REG_ASYNC0
integrator__626: blk_mem_gen_11
cic__154: cic
reg__3008: reg__19
differentiator__417: differentiator
differentiator__276: differentiator
case__227: clk_wiz_0
datapath__771: blk_mem_gen_10
datapath__1484: blk_mem_gen_10
counter__366: RTL_REG_SYNC2
counter__776: RTL_REG_SYNC2
counter__328: RTL_REG_SYNC2
reg__1305: reg__11
integrator__605: blk_mem_gen_11
reg__1956: reg__11
logic__470: logic__40
reg__1791: reg__11
reg__449: reg__11
logic__1530: RTL_OR1
reg__1819: RTL_REG_ASYNC0
reg__2713: reg__11
logic__1618: RTL_OR1
logic__1933: logic__40
datapath__889: blk_mem_gen_10
logic__1201: blk_mem_gen_8
counter__103: counter__3
case__21: case__21
reg__1119: RTL_REG_ASYNC0
muxpart__135: muxpart__135
counter__527: counter__3
differentiator__289: differentiator
reg__2893: reg__20
reg__325: RTL_REG_ASYNC0
logic__825: blk_mem_gen_8
case__237: clk_wiz_0
counter__213: RTL_REG_SYNC2
differentiator__96: differentiator
reg__1736: reg__11
differentiator__448: differentiator
reg__1711: RTL_REG_ASYNC0
datapath__100: RTL_ADD0
differentiator__11: differentiator
differentiator__347: differentiator
counter__488: RTL_REG_SYNC2
blk_mem_gen_0__16: blk_mem_gen_0__1
reg__636: reg__11
logic__996: logic__41
counter__734: RTL_REG_SYNC2
counter__748: RTL_REG_SYNC2
datapath__310: RTL_ADD0
integrator__737: blk_mem_gen_11
datapath__1524: blk_mem_gen_10
counter__295: counter__3
counter__135: counter__3
reg__3016: reg__20
differentiator__189: differentiator
differentiator__966: differentiator
reg__153: RTL_REG_ASYNC0
counter__231: counter__3
reg__444: RTL_REG_ASYNC0
integrator__535: blk_mem_gen_11
logic__1489: blk_mem_gen_8
datapath__1203: blk_mem_gen_10
logic__868: logic__41
logic__373: logic__40
reg__2513: reg__11
logic__1057: blk_mem_gen_8
reg__2631: blk_mem_gen_9
reg__1018: RTL_REG_ASYNC0
datapath__1038: blk_mem_gen_10
integrator__50: blk_mem_gen_11
logic__337: blk_mem_gen_8
reg__2511: multi_ddr_to_sdr
reg__508: blk_mem_gen_9
logic__858: RTL_OR1
datapath__769: blk_mem_gen_10
reg__853: RTL_REG_ASYNC0
logic__2356: logic__41
reg__1675: multi_ddr_to_sdr
differentiator__975: differentiator
logic__1711: logic__40
reg__763: RTL_REG_ASYNC0
counter__401: RTL_REG_SYNC2
differentiator__798: differentiator
integrator__514: blk_mem_gen_11
logic__2197: logic__40
reg__2329: RTL_REG_ASYNC0
reg__1329: reg__11
reg__2368: multi_ddr_to_sdr
counter__547: counter__3
mux_shift__36: mux_shift
datapath__300: blk_mem_gen_10
logic__2: logic__11
reg__1145: RTL_MUX10
reg__1595: reg__11
reg__445: reg__11
integrator__509: blk_mem_gen_11
logic__703: logic__40
differentiator__172: differentiator
reg__3062: reg__3046
datapath__810: blk_mem_gen_10
datapath__1035: blk_mem_gen_10
reg__2042: reg__11
logic__427: state_machine
reg__810: reg__11
datapath__254: blk_mem_gen_10
counter__956: RTL_REG_SYNC2
reg__1392: RTL_REG_ASYNC0
mux_shift__51: mux_shift
logic__2302: logic__40
integrator__392: blk_mem_gen_11
datapath__1137: blk_mem_gen_10
logic__1458: RTL_OR1
integrator__450: blk_mem_gen_11
logic__1817: blk_mem_gen_8
differentiator__660: differentiator
case__42: case__42
logic__1639: logic__40
reg__145: blk_mem_gen_9
logic__488: logic__40
differentiator__394: differentiator
reg__2062: reg__11
mux_shift__27: mux_shift
datapath__122: blk_mem_gen_10
differentiator__122: differentiator
logic__1784: logic__40
logic__1610: RTL_OR1
counter__857: RTL_REG_SYNC2
datapath__76: RTL_ADD0
datapath__1579: datapath__4
cic__153: cic
logic__1948: logic__41
logic__2258: RTL_OR1
reg__1300: blk_mem_gen_9
case__360: case__53
reg__2857: reg__20
datapath__1506: blk_mem_gen_10
datapath__454: RTL_ADD0
differentiator__67: differentiator
logic__567: logic__40
reg__2185: reg__11
reg__874: reg__11
datapath__876: blk_mem_gen_10
counter__883: counter__3
reg__1540: reg__11
reg__127: RTL_REG_ASYNC0
logic__414: logic__40
counter__552: RTL_REG_SYNC2
muxpart__185: muxpart__185
logic__1867: state_machine
datapath__658: RTL_ADD0
datapath__365: RTL_REG_ASYNC1
reg__1672: reg__11
case__359: case__53
logic__1559: logic__40
integrator__476: blk_mem_gen_11
reg__686: RTL_REG_ASYNC0
counter__454: RTL_REG_SYNC2
datapath__645: blk_mem_gen_10
integrator__178: blk_mem_gen_11
counter__362: RTL_REG_SYNC2
reg__121: reg__11
reg__360: RTL_REG_ASYNC0
logic__2357: logic__40
logic__2028: logic__41
muxpart__153: muxpart__153
reg__2131: RTL_REG_ASYNC0
reg__552: blk_mem_gen_9
case__56: case__56
integrator__661: blk_mem_gen_11
logic__2107: state_machine
reg__332: blk_mem_gen_9
logic__1975: logic__40
reg__1122: reg__11
datapath__715: blk_mem_gen_10
logic__827: state_machine
reg__1126: RTL_REG_ASYNC0
differentiator__510: differentiator
case__395: case__4
reg__287: RTL_MUX10
datapath__18: datapath__18
reg__1419: reg__11
reg__886: RTL_REG_ASYNC0
reg__1088: RTL_REG_ASYNC0
logic__341: logic__40
datapath__1214: blk_mem_gen_10
counter__712: RTL_REG_SYNC2
logic__732: logic__41
integrator__29: blk_mem_gen_11
logic__1094: logic__40
differentiator__252: differentiator
reg__2066: reg__11
cic__229: cic
reg__2590: reg__11
datapath__956: blk_mem_gen_10
reg__249: reg__11
integrator__20: blk_mem_gen_11
datapath__323: RTL_REG_ASYNC1
differentiator__115: differentiator
differentiator__65: differentiator
logic__2365: logic__303
differentiator__520: differentiator
differentiator__774: differentiator
counter__475: counter__3
logic__2004: logic__41
datapath__1158: blk_mem_gen_10
logic__2307: state_machine
reg__1794: RTL_MUX10
integrator__302: blk_mem_gen_11
case__267: clk_wiz_0
logic__2279: logic__40
logic__805: logic__40
differentiator__710: differentiator
logic__2220: logic__41
reg__2481: RTL_REG_ASYNC0
integrator__68: blk_mem_gen_11
reg__2949: reg__18
logic__1564: logic__41
reg__1141: RTL_REG_ASYNC0
logic__619: state_machine
reg__2474: RTL_REG_ASYNC0
reg__1103: multi_ddr_to_sdr
reg__218: reg__11
counter__965: RTL_REG_SYNC2
integrator__159: blk_mem_gen_11
datapath__256: RTL_ADD0
differentiator__825: differentiator
logic__948: logic__41
differentiator__749: differentiator
case__220: clk_wiz_0
datapath__444: blk_mem_gen_10
case__190: clk_wiz_0
datapath__1311: blk_mem_gen_10
reg__391: RTL_REG_ASYNC0
mux_shift__11: mux_shift
differentiator__561: differentiator
logic__752: logic__40
counter__840: RTL_REG_SYNC2
differentiator__720: differentiator
datapath__114: blk_mem_gen_10
counter__119: counter__3
differentiator__12: differentiator
datapath__304: RTL_ADD0
reg__521: RTL_REG_ASYNC0
reg__856: reg__11
counter__109: RTL_REG_SYNC2
datapath__271: blk_mem_gen_10
reg__1708: multi_ddr_to_sdr
datapath__947: RTL_REG_ASYNC1
logic__2118: logic__40
logic__670: logic__40
reg__575: multi_ddr_to_sdr
reg__107: RTL_REG_ASYNC0
counter__900: RTL_REG_SYNC2
muxpart__227: muxpart__227
reg__545: RTL_REG_ASYNC0
datapath__42: blk_mem_gen_10
datapath__733: blk_mem_gen_10
counter__35: counter__3
logic__1492: logic__41
reg__1584: reg__11
blk_mem_gen_0__13: blk_mem_gen_0__13
reg__2268: blk_mem_gen_9
reg__1888: reg__11
differentiator__955: differentiator
logic__1419: state_machine
muxpart__91: muxpart__91
logic__1277: logic__40
differentiator__213: differentiator
cic__121: cic
counter__349: RTL_REG_SYNC2
logic__2178: RTL_OR1
counter__466: RTL_REG_SYNC2
datapath__731: RTL_REG_ASYNC1
logic__1968: logic__40
reg__1500: RTL_REG_ASYNC0
datapath__1002: blk_mem_gen_10
differentiator__597: differentiator
datapath__90: blk_mem_gen_10
datapath__1424: blk_mem_gen_10
integrator__218: blk_mem_gen_11
reg__1428: reg__11
reg__278: multi_ddr_to_sdr
reg__953: reg__11
cic__147: cic
integrator__644: blk_mem_gen_11
counter__3: counter__3
case__299: clk_wiz_0
integrator__78: blk_mem_gen_11
integrator__767: blk_mem_gen_11
datapath__1537: blk_mem_gen_10
reg__2613: RTL_REG_ASYNC0
reg__1493: RTL_REG_ASYNC0
muxpart__214: muxpart__214
reg__352: reg__11
datapath__81: blk_mem_gen_10
counter__543: counter__3
reg__1332: RTL_MUX10
reg__2568: reg__11
logic__1272: logic__40
datapath__1578: datapath__5
reg__1394: RTL_REG_ASYNC0
counter__129: RTL_REG_SYNC2
logic__1556: logic__41
datapath__1469: RTL_REG_ASYNC1
counter__332: RTL_REG_SYNC2
integrator__83: blk_mem_gen_11
reg__291: reg__11
logic__528: logic__40
reg__1028: reg__11
differentiator__291: differentiator
logic__2083: state_machine
reg__1405: RTL_REG_ASYNC0
datapath__1206: blk_mem_gen_10
logic__1977: blk_mem_gen_8
reg__2482: reg__11
integrator__524: blk_mem_gen_11
reg__1054: reg__11
differentiator__270: differentiator
datapath__1494: blk_mem_gen_10
datapath__143: RTL_REG_ASYNC1
differentiator__253: differentiator
counter__477: RTL_REG_SYNC2
logic__720: logic__40
logic__1685: logic__40
counter__1019: counter__3
datapath__867: blk_mem_gen_10
logic__2287: logic__40
reg__1632: RTL_REG_ASYNC0
counter__351: counter__3
integrator__77: blk_mem_gen_11
reg__2128: reg__11
integrator__561: blk_mem_gen_11
case__150: clk_wiz_0
counter__293: RTL_REG_SYNC2
counter__1023: counter__3
datapath__177: blk_mem_gen_10
datapath__1095: blk_mem_gen_10
reg__840: RTL_REG_ASYNC0
reg__106: reg__11
counter__335: counter__3
reg__2543: blk_mem_gen_9
differentiator__111: differentiator
reg__2492: RTL_REG_ASYNC0
muxpart__46: muxpart__46
reg__222: blk_mem_gen_9
reg__2070: blk_mem_gen_9
datapath__1295: RTL_REG_ASYNC1
reg__2532: blk_mem_gen_9
reg__2811: RTL_REG_ASYNC0
logic__2367: logic__303
reg__3069: reg__3037
logic__712: logic__40
logic__2340: logic__41
logic__781: logic__40
counter__195: counter__3
logic__1239: logic__40
reg__496: RTL_MUX10
reg__2551: RTL_REG_ASYNC0
integrator__278: blk_mem_gen_11
logic__1286: logic__40
datapath__1382: blk_mem_gen_10
integrator__473: blk_mem_gen_11
integrator__617: blk_mem_gen_11
logic__2406: logic__303
counter__78: RTL_REG_SYNC2
reg__2270: RTL_REG_ASYNC0
differentiator__1003: differentiator
reg__2965: reg__20
counter__75: counter__3
integrator__348: blk_mem_gen_11
counter__1022: RTL_REG_SYNC2
reg__259: RTL_REG_ASYNC0
differentiator__540: differentiator
cic__219: cic
logic__1323: state_machine
counter__530: RTL_REG_SYNC2
datapath__1481: RTL_REG_ASYNC1
integrator__582: blk_mem_gen_11
counter__625: RTL_REG_SYNC2
differentiator__219: differentiator
counter__874: RTL_REG_SYNC2
logic__756: logic__41
counter__377: RTL_REG_SYNC2
counter__860: RTL_REG_SYNC2
counter__442: RTL_REG_SYNC2
integrator__706: blk_mem_gen_11
datapath__921: blk_mem_gen_10
integrator__455: blk_mem_gen_11
differentiator__744: differentiator
integrator__58: blk_mem_gen_11
reg__2024: reg__11
datapath__233: RTL_REG_ASYNC1
counter__964: RTL_REG_SYNC2
integrator__604: blk_mem_gen_11
differentiator__482: differentiator
reg__1219: reg__11
reg__1113: blk_mem_gen_9
differentiator__282: differentiator
counter__562: RTL_REG_SYNC2
integrator__247: blk_mem_gen_11
reg__1136: multi_ddr_to_sdr
case__223: clk_wiz_0
reg__2284: reg__11
counter__435: counter__3
reg__104: reg__11
case__217: clk_wiz_0
counter__588: RTL_REG_SYNC2
reg__204: RTL_REG_ASYNC0
integrator__492: blk_mem_gen_11
case__41: case__41
logic__2337: blk_mem_gen_8
datapath__610: RTL_ADD0
cic__225: cic
logic__1594: RTL_OR1
reg__820: RTL_REG_ASYNC0
logic__504: logic__40
reg__2496: RTL_REG_ASYNC0
logic__1581: logic__40
reg__2315: reg__11
logic__420: logic__41
logic__796: logic__41
reg__2152: reg__11
reg__680: reg__11
logic__971: state_machine
reg__1824: reg__11
case__247: clk_wiz_0
logic__2033: blk_mem_gen_8
logic__789: logic__40
integrator__126: blk_mem_gen_11
reg__2221: RTL_REG_ASYNC0
reg__577: reg__11
counter__851: counter__3
logic__1871: logic__40
differentiator__728: differentiator
logic__1873: blk_mem_gen_8
differentiator__492: differentiator
datapath__809: RTL_REG_ASYNC1
logic__1396: logic__41
differentiator__529: differentiator
integrator__550: blk_mem_gen_11
differentiator__372: differentiator
datapath__969: blk_mem_gen_10
reg__572: reg__11
datapath__1195: blk_mem_gen_10
reg__2447: reg__11
differentiator__367: differentiator
datapath__1194: blk_mem_gen_10
reg__657: RTL_REG_ASYNC0
datapath__1241: RTL_REG_ASYNC1
datapath__1422: blk_mem_gen_10
reg__310: blk_mem_gen_9
logic__939: state_machine
logic__631: logic__40
logic__1022: logic__40
reg__931: reg__11
integrator__147: blk_mem_gen_11
datapath__252: blk_mem_gen_10
muxpart__86: muxpart__86
integrator__381: blk_mem_gen_11
integrator__496: blk_mem_gen_11
reg__673: blk_mem_gen_9
reg__807: RTL_REG_ASYNC0
logic__2108: logic__41
reg__2402: RTL_REG_ASYNC0
logic__560: logic__40
logic__2071: logic__40
counter__271: counter__3
reg__1519: RTL_MUX10
differentiator__566: differentiator
integrator__131: blk_mem_gen_11
logic__782: logic__40
logic__1142: logic__40
reg__1276: reg__11
datapath__165: blk_mem_gen_10
datapath__1126: RTL_ADD0
reg__2878: reg__20
logic__2117: logic__40
reg__451: reg__11
counter__133: RTL_REG_SYNC2
logic__1510: logic__40
datapath__1491: blk_mem_gen_10
reg__1630: blk_mem_gen_9
logic__1699: state_machine
differentiator__788: differentiator
integrator__53: blk_mem_gen_11
counter__1025: RTL_REG_SYNC2
counter__909: RTL_REG_SYNC2
reg__365: blk_mem_gen_9
logic__1482: RTL_OR1
reg__230: RTL_REG_ASYNC0
counter__960: RTL_REG_SYNC2
reg__2503: RTL_REG_ASYNC0
datapath__667: blk_mem_gen_10
mux_shift__3: mux_shift
muxpart__195: muxpart__195
datapath__1170: blk_mem_gen_10
reg__1449: RTL_REG_ASYNC0
reg__397: RTL_MUX10
logic__1771: state_machine
logic__493: logic__40
reg__101: blk_mem_gen_9
reg__2230: RTL_REG_ASYNC0
logic__2316: logic__41
differentiator__55: differentiator
logic__916: logic__41
logic__2272: logic__40
reg__2020: reg__11
datapath__75: blk_mem_gen_10
differentiator__874: differentiator
reg__2533: multi_ddr_to_sdr
reg__2280: multi_ddr_to_sdr
datapath__1360: RTL_ADD0
muxpart__14: muxpart__14
muxpart__226: muxpart__226
mux_shift__26: mux_shift
differentiator__423: differentiator
differentiator__201: differentiator
integrator__236: blk_mem_gen_11
logic__524: logic__41
integrator__303: blk_mem_gen_11
reg__776: RTL_REG_ASYNC0
datapath__47: RTL_REG_ASYNC1
reg__270: RTL_REG_ASYNC0
reg__118: RTL_REG_ASYNC0
counter__691: counter__3
differentiator__29: differentiator
case__106: clk_wiz_0
datapath__378: blk_mem_gen_10
differentiator__738: differentiator
logic__1845: logic__40
integrator__659: blk_mem_gen_11
datapath__463: blk_mem_gen_10
reg__1304: RTL_REG_ASYNC0
reg__1991: reg__11
logic__898: RTL_OR1
reg__2725: RTL_REG_ASYNC0
logic__1166: logic__40
muxpart__230: muxpart__230
logic__657: blk_mem_gen_8
reg__2698: multi_ddr_to_sdr
cic__231: cic
reg__1065: reg__11
muxpart__228: muxpart__228
logic__1531: state_machine
reg__1042: RTL_REG_ASYNC0
reg__370: reg__11
case__177: clk_wiz_0
reg__261: RTL_REG_ASYNC0
muxpart__24: muxpart__24
reg__590: reg__11
reg__1877: reg__11
integrator__129: blk_mem_gen_11
datapath__788: blk_mem_gen_10
reg__2862: reg__18
reg__144: RTL_MUX10
reg__2345: blk_mem_gen_9
datapath__767: RTL_REG_ASYNC1
reg__2369: RTL_REG_ASYNC0
datapath__502: RTL_ADD0
case__356: case__53
signinv__19: signinv__12
reg__1551: reg__11
logic__792: logic__40
datapath__739: blk_mem_gen_10
reg__1968: RTL_REG_ASYNC0
reg__737: reg__11
counter__413: RTL_REG_SYNC2
counter__892: RTL_REG_SYNC2
logic__1887: logic__40
differentiator__650: differentiator
integrator__173: blk_mem_gen_11
differentiator__876: differentiator
datapath__836: blk_mem_gen_10
reg__134: blk_mem_gen_9
reg__2861: reg__19
integrator__270: blk_mem_gen_11
reg__2033: reg__11
datapath__1342: RTL_ADD0
datapath__757: blk_mem_gen_10
integrator__518: blk_mem_gen_11
datapath__1343: RTL_REG_ASYNC1
reg__804: RTL_MUX10
counter__1012: RTL_REG_SYNC2
reg__1003: blk_mem_gen_9
logic__1099: state_machine
integrator__194: blk_mem_gen_11
reg__2866: reg__20
case__307: clk_wiz_0
logic__1608: logic__40
reg__3022: reg__20
integrator__406: blk_mem_gen_11
logic__1209: blk_mem_gen_8
counter__786: RTL_REG_SYNC2
reg__3025: reg__20
differentiator__745: differentiator
reg__1121: RTL_REG_ASYNC0
logic__1271: logic__40
case__153: clk_wiz_0
logic__2180: logic__41
differentiator__128: differentiator
integrator__282: blk_mem_gen_11
datapath__1224: blk_mem_gen_10
logic__966: logic__40
datapath__1173: blk_mem_gen_10
differentiator__6: differentiator
differentiator__616: differentiator
reg__2350: reg__11
cic__218: cic
reg__2017: RTL_REG_ASYNC0
reg__546: reg__11
counter__273: RTL_REG_SYNC2
logic__1418: RTL_OR1
case__134: clk_wiz_0
differentiator__896: differentiator
reg__1067: reg__11
datapath__242: blk_mem_gen_10
logic__620: logic__41
datapath__1022: blk_mem_gen_10
logic__550: logic__40
reg__349: RTL_REG_ASYNC0
reg__2767: RTL_REG_ASYNC0
integrator__734: blk_mem_gen_11
mux_shift__43: mux_shift
differentiator__584: differentiator
logic__688: logic__40
integrator__164: blk_mem_gen_11
datapath__1104: blk_mem_gen_10
logic__1694: logic__40
muxpart__67: muxpart__67
datapath__50: blk_mem_gen_10
logic__1794: RTL_OR1
reg__2594: reg__11
datapath__445: blk_mem_gen_10
logic__1326: logic__40
differentiator__758: differentiator
reg__1972: multi_ddr_to_sdr
logic__1121: blk_mem_gen_8
logic__1152: logic__40
integrator__555: blk_mem_gen_11
logic__2361: logic__303
counter__41: RTL_REG_SYNC2
reg__2768: reg__11
datapath__638: blk_mem_gen_10
integrator__145: blk_mem_gen_11
logic__2386: logic__303
datapath__166: RTL_ADD0
datapath__696: blk_mem_gen_10
reg__559: reg__11
reg__1058: blk_mem_gen_9
integrator__283: blk_mem_gen_11
differentiator__82: differentiator
state_machine: state_machine
datapath__1535: RTL_REG_ASYNC1
logic__1317: logic__40
logic__761: blk_mem_gen_8
logic__659: state_machine
differentiator__470: differentiator
logic__1687: logic__40
differentiator__531: differentiator
counter__739: counter__3
logic__1442: RTL_OR1
logic__1102: logic__40
datapath__1410: blk_mem_gen_10
differentiator__893: differentiator
logic__2277: logic__40
logic__2012: logic__41
case__396: case__3
counter__169: RTL_REG_SYNC2
logic__312: logic__312
logic__1803: state_machine
counter__703: counter__3
reg__1836: RTL_REG_ASYNC0
datapath__1152: blk_mem_gen_10
integrator__522: blk_mem_gen_11
reg__2565: blk_mem_gen_9
logic__1432: logic__40
logic__2089: blk_mem_gen_8
reg__780: RTL_REG_ASYNC0
differentiator__549: differentiator
muxpart__147: muxpart__147
differentiator__412: differentiator
datapath__264: blk_mem_gen_10
logic__1931: state_machine
reg__643: reg__11
logic__1658: RTL_OR1
datapath__563: RTL_REG_ASYNC1
logic__854: logic__40
logic__2058: RTL_OR1
reg__2304: reg__11
logic__1167: logic__40
counter__788: RTL_REG_SYNC2
reg__2442: reg__11
differentiator__246: differentiator
datapath__977: RTL_REG_ASYNC1
datapath__327: blk_mem_gen_10
differentiator__167: differentiator
reg__2397: RTL_REG_ASYNC0
datapath__1386: blk_mem_gen_10
logic__983: logic__40
integrator__587: blk_mem_gen_11
counter__439: counter__3
reg__654: reg__11
logic__456: logic__40
counter__474: RTL_REG_SYNC2
reg__436: reg__11
state_machine__1: state_machine
logic__1349: logic__40
datapath__1365: blk_mem_gen_10
reg__1546: RTL_REG_ASYNC0
logic__1749: logic__40
reg__1085: reg__11
logic__1877: logic__40
logic__1522: RTL_OR1
datapath__827: RTL_REG_ASYNC1
differentiator__528: differentiator
logic__1574: logic__40
differentiator__674: differentiator
reg__677: RTL_REG_ASYNC0
reg__1992: RTL_MUX10
logic__1506: RTL_OR1
datapath__386: blk_mem_gen_10
counter__823: counter__3
logic__2069: logic__40
differentiator__1004: differentiator
counter__553: RTL_REG_SYNC2
reg__2238: reg__11
reg__2575: RTL_MUX10
differentiator__316: differentiator
reg__914: RTL_MUX10
differentiator__882: differentiator
reg__2407: reg__11
datapath__1338: blk_mem_gen_10
datapath__334: RTL_ADD0
datapath__1042: RTL_ADD0
reg__2133: RTL_REG_ASYNC0
reg__2153: RTL_REG_ASYNC0
reg__2312: blk_mem_gen_9
logic__1390: logic__40
datapath__236: blk_mem_gen_10
reg__800: RTL_REG_ASYNC0
differentiator__569: differentiator
counter__261: RTL_REG_SYNC2
integrator__564: blk_mem_gen_11
datapath__299: RTL_REG_ASYNC1
logic__1114: RTL_OR1
reg__617: RTL_MUX10
differentiator__340: differentiator
datapath__940: RTL_ADD0
reg__1091: blk_mem_gen_9
reg__1787: reg__11
logic__2372: logic__303
integrator__170: blk_mem_gen_11
logic__462: logic__40
integrator__154: blk_mem_gen_11
reg__2139: reg__11
logic__1138: RTL_OR1
differentiator__657: differentiator
logic__2394: logic__306
datapath__933: blk_mem_gen_10
reg__2032: RTL_REG_ASYNC0
datapath__1144: RTL_ADD0
logic__2275: state_machine
reg__410: multi_ddr_to_sdr
logic__393: blk_mem_gen_8
logic__797: logic__40
reg__1579: RTL_REG_ASYNC0
logic__1976: logic__40
signinv__2: signinv__2
muxpart__223: muxpart__223
datapath__723: blk_mem_gen_10
integrator__337: blk_mem_gen_11
reg__2358: RTL_REG_ASYNC0
counter__21: RTL_REG_SYNC2
reg__667: reg__11
counter__469: RTL_REG_SYNC2
cic__166: cic
reg__969: RTL_MUX10
cic__240: cic
reg__1976: reg__11
reg__3071: reg__3031
case__157: clk_wiz_0
datapath__1446: blk_mem_gen_10
reg__1142: reg__11
reg__389: RTL_REG_ASYNC0
reg__363: reg__11
counter__680: RTL_REG_SYNC2
counter__812: RTL_REG_SYNC2
differentiator__355: differentiator
datapath__737: RTL_REG_ASYNC1
datapath__566: blk_mem_gen_10
reg__1207: RTL_REG_ASYNC0
reg__1814: RTL_REG_ASYNC0
integrator__263: blk_mem_gen_11
logic__660: logic__41
reg__2244: reg__11
counter__804: RTL_REG_SYNC2
reg__1023: reg__11
logic__1515: state_machine
counter__40: RTL_REG_SYNC2
differentiator__174: differentiator
case__326: case__53
logic__1470: logic__40
differentiator__820: differentiator
reg__427: reg__11
logic__1708: logic__41
integrator__751: blk_mem_gen_11
logic__349: logic__40
reg__2755: reg__11
differentiator__519: differentiator
cic__213: cic
datapath__54: blk_mem_gen_10
counter__376: RTL_REG_SYNC2
datapath__270: blk_mem_gen_10
datapath__741: blk_mem_gen_10
differentiator__683: differentiator
logic__919: logic__40
reg__2410: RTL_MUX10
case__93: clk_wiz_0
reg__1679: reg__11
logic__851: state_machine
differentiator__244: differentiator
reg__661: RTL_MUX10
differentiator__754: differentiator
core: RTL_MUX34
integrator__702: blk_mem_gen_11
reg__2118: RTL_REG_ASYNC0
differentiator__498: differentiator
differentiator__121: differentiator
logic__1934: logic__40
counter__633: RTL_REG_SYNC2
reg__1021: reg__11
differentiator__215: differentiator
logic__1319: logic__40
reg__2460: reg__11
reg__838: blk_mem_gen_9
logic__1040: logic__40
reg__2706: reg__11
logic__928: logic__40
counter__121: RTL_REG_SYNC2
logic__1599: logic__40
case__15: case__48
counter__64: RTL_REG_SYNC2
reg__2498: RTL_MUX10
counter__758: RTL_REG_SYNC2
reg__527: RTL_REG_ASYNC0
reg__1701: reg__11
reg__583: reg__11
datapath__1058: blk_mem_gen_10
logic__2399: logic__303
datapath__280: RTL_ADD0
logic__976: logic__40
datapath__573: blk_mem_gen_10
datapath__367: blk_mem_gen_10
logic__2168: logic__40
logic__1999: logic__40
reg__1952: reg__11
logic__1548: logic__41
datapath__218: blk_mem_gen_10
reg__1134: RTL_MUX10
differentiator__119: differentiator
datapath__104: blk_mem_gen_10
reg__1078: reg__11
reg__464: blk_mem_gen_9
logic__2364: logic__303
muxpart__258: muxpart__258
integrator__292: blk_mem_gen_11
reg__1333: blk_mem_gen_9
counter__901: RTL_REG_SYNC2
logic__667: state_machine
logic__1270: logic__40
logic__778: RTL_OR1
datapath__1451: RTL_REG_ASYNC1
logic__1044: logic__41
counter__1010: RTL_REG_SYNC2
logic__855: logic__40
datapath__641: RTL_REG_ASYNC1
logic__2397: logic__303
reg__3040: RTL_ADD20
reg__1135: blk_mem_gen_9
logic__547: state_machine
reg__647: reg__11
reg__2820: RTL_REG_ASYNC0
integrator__315: blk_mem_gen_11
datapath__1447: blk_mem_gen_10
logic__1101: logic__40
logic__1457: blk_mem_gen_8
reg__2094: RTL_REG_ASYNC0
datapath__366: blk_mem_gen_10
datapath__151: blk_mem_gen_10
reg__1245: blk_mem_gen_9
reg__712: RTL_REG_ASYNC0
differentiator__623: differentiator
logic__459: state_machine
reg__671: reg__11
reg__1164: reg__11
differentiator__673: differentiator
logic__1047: logic__40
logic__2223: logic__40
logic__381: logic__40
logic__1278: logic__40
differentiator__351: differentiator
differentiator__148: differentiator
counter__232: RTL_REG_SYNC2
logic__2171: state_machine
reg__313: reg__11
datapath__186: blk_mem_gen_10
datapath__982: RTL_ADD0
reg__2162: RTL_REG_ASYNC0
reg__2504: reg__11
logic__1473: blk_mem_gen_8
reg__1325: reg__11
integrator__361: blk_mem_gen_11
differentiator__141: differentiator
logic__1352: logic__40
datapath__1021: blk_mem_gen_10
logic__965: logic__40
reg__2764: multi_ddr_to_sdr
muxpart__104: muxpart__104
reg__1796: multi_ddr_to_sdr
integrator__607: blk_mem_gen_11
logic__558: logic__40
datapath__485: RTL_REG_ASYNC1
reg__2664: blk_mem_gen_9
integrator__703: blk_mem_gen_11
muxpart__126: muxpart__126
datapath__748: RTL_ADD0
datapath__13: datapath__13
reg__2692: RTL_REG_ASYNC0
logic__2100: logic__41
counter__209: RTL_REG_SYNC2
datapath__414: blk_mem_gen_10
reg__580: RTL_REG_ASYNC0
logic__846: logic__40
logic__2401: logic__303
counter__292: RTL_REG_SYNC2
logic__806: logic__40
reg__2617: RTL_REG_ASYNC0
signinv__28: signinv__3
muxpart__190: muxpart__190
differentiator__342: differentiator
datapath__1151: RTL_REG_ASYNC1
reg__1857: reg__11
differentiator__796: differentiator
datapath__1048: RTL_ADD0
logic__9: logic__9
logic__1002: RTL_OR1
datapath__1226: blk_mem_gen_10
logic__1376: logic__40
integrator__141: blk_mem_gen_11
reg__935: reg__11
reg__2827: reg__11
logic__2144: logic__40
logic__1181: logic__40
reg__141: reg__11
counter__795: counter__3
counter__896: RTL_REG_SYNC2
datapath__515: RTL_REG_ASYNC1
datapath__520: RTL_ADD0
logic__1814: logic__40
datapath__1518: blk_mem_gen_10
logic__2266: RTL_OR1
case__332: case__53
differentiator__2: differentiator
integrator__293: blk_mem_gen_11
reg__798: RTL_REG_ASYNC0
counter__51: counter__3
reg__1692: reg__11
reg__3026: reg__19
case__339: case__53
differentiator__756: differentiator
differentiator__169: differentiator
reg__3073: reg__3033
counter__461: RTL_REG_SYNC2
differentiator__450: differentiator
logic__2334: logic__40
logic__1791: logic__40
differentiator__444: differentiator
cic__178: cic
reg__179: multi_ddr_to_sdr
datapath__55: blk_mem_gen_10
case__358: case__53
counter__185: RTL_REG_SYNC2
logic__1267: state_machine
integrator__130: blk_mem_gen_11
case__143: clk_wiz_0
datapath__1361: RTL_REG_ASYNC1
logic__999: logic__40
reg__1508: RTL_MUX10
counter__131: counter__3
datapath__773: RTL_REG_ASYNC1
logic__1927: logic__40
reg__2333: RTL_MUX10
datapath__1016: blk_mem_gen_10
logic__1032: logic__40
counter__500: RTL_REG_SYNC2
logic__627: state_machine
integrator__757: blk_mem_gen_11
logic__2167: logic__40
case__293: clk_wiz_0
reg__2028: RTL_REG_ASYNC0
integrator__248: blk_mem_gen_11
case__89: clk_wiz_0
datapath__1409: RTL_REG_ASYNC1
datapath__394: RTL_ADD0
reg__1820: reg__11
datapath__1060: RTL_ADD0
logic__321: blk_mem_gen_8
integrator__753: blk_mem_gen_11
muxpart__172: muxpart__172
reg__2123: reg__11
datapath__632: blk_mem_gen_10
counter__451: counter__3
logic__2359: logic__40
datapath__354: blk_mem_gen_10
integrator__538: blk_mem_gen_11
differentiator__133: differentiator
case__22: case__22
datapath__1075: blk_mem_gen_10
datapath__1154: blk_mem_gen_10
logic__1523: state_machine
reg__2741: blk_mem_gen_9
logic__1204: logic__41
differentiator__973: differentiator
integrator__441: blk_mem_gen_11
datapath__446: blk_mem_gen_10
reg__1828: blk_mem_gen_9
muxpart__89: muxpart__89
differentiator__536: differentiator
reg__2987: reg__19
counter__501: RTL_REG_SYNC2
logic__1253: logic__40
differentiator__465: differentiator
datapath__1439: RTL_REG_ASYNC1
reg__1350: RTL_REG_ASYNC0
reg__1201: blk_mem_gen_9
differentiator__1008: differentiator
datapath__140: blk_mem_gen_10
muxpart__129: muxpart__129
reg__320: RTL_MUX10
reg__482: reg__11
reg__2923: reg__20
reg__2554: blk_mem_gen_9
logic__804: logic__41
reg__2602: RTL_REG_ASYNC0
case__316: case__53
muxpart__224: muxpart__224
reg__2622: RTL_REG_ASYNC0
reg__1406: reg__11
reg__376: blk_mem_gen_9
counter__773: RTL_REG_SYNC2
integrator__219: blk_mem_gen_11
differentiator__827: differentiator
datapath__702: blk_mem_gen_10
counter__219: counter__3
datapath__461: RTL_REG_ASYNC1
integrator__368: blk_mem_gen_11
integrator__557: blk_mem_gen_11
logic__440: logic__40
datapath__1583: datapath
reg__2508: reg__11
differentiator__604: differentiator
differentiator__883: differentiator
logic__2325: logic__40
reg__467: reg__11
datapath__352: RTL_ADD0
logic__2227: state_machine
logic__1437: logic__40
logic__368: logic__40
differentiator__926: differentiator
case__201: clk_wiz_0
reg__2437: RTL_REG_ASYNC0
logic__927: logic__40
counter__43: counter__3
differentiator__61: differentiator
datapath__1258: RTL_ADD0
counter__688: RTL_REG_SYNC2
datapath__1528: RTL_ADD0
logic__2112: logic__40
counter__176: RTL_REG_SYNC2
datapath__971: RTL_REG_ASYNC1
reg__1570: RTL_REG_ASYNC0
logic__1225: blk_mem_gen_8
logic__319: logic__40
logic__1643: state_machine
logic__863: logic__40
reg__3003: reg__18
reg__2390: multi_ddr_to_sdr
counter__566: RTL_REG_SYNC2
reg__2569: RTL_REG_ASYNC0
differentiator__449: differentiator
logic__1565: logic__40
logic__2403: logic__303
counter__853: RTL_REG_SYNC2
logic__1926: logic__40
reg__1969: reg__11
differentiator__239: differentiator
reg__2919: reg__18
logic__7: RTL_ADD17
logic__809: blk_mem_gen_8
differentiator__166: differentiator
signinv__29: signinv__2
reg__1020: RTL_REG_ASYNC0
datapath__654: blk_mem_gen_10
reg__1457: reg__11
case__66: clk_wiz_0
counter__649: RTL_REG_SYNC2
case__286: clk_wiz_0
datapath__401: RTL_REG_ASYNC1
mux_shift__13: mux_shift
differentiator__138: differentiator
datapath__170: blk_mem_gen_10
logic__361: blk_mem_gen_8
datapath__275: RTL_REG_ASYNC1
differentiator__330: differentiator
cic__157: cic
datapath__732: blk_mem_gen_10
logic__338: RTL_OR1
reg__1488: multi_ddr_to_sdr
muxpart__155: muxpart__155
counter__674: RTL_REG_SYNC2
datapath__778: RTL_ADD0
integrator__133: blk_mem_gen_11
logic__522: RTL_OR1
reg__984: reg__11
reg__2875: reg__20
logic__650: RTL_OR1
logic__2216: logic__40
cic__180: cic
reg__1864: reg__11
logic__2091: state_machine
integrator__319: blk_mem_gen_11
datapath__823: blk_mem_gen_10
blk_mem_gen_0__10: blk_mem_gen_0__10
reg__1465: blk_mem_gen_9
differentiator__665: differentiator
integrator__447: blk_mem_gen_11
datapath__1008: blk_mem_gen_10
integrator__395: blk_mem_gen_11
datapath__1280: blk_mem_gen_10
differentiator__947: differentiator
datapath__420: blk_mem_gen_10
counter__735: counter__3
datapath__44: blk_mem_gen_10
reg__279: RTL_REG_ASYNC0
reg__1962: RTL_REG_ASYNC0
integrator__109: blk_mem_gen_11
datapath__28: RTL_ADD0
datapath__615: blk_mem_gen_10
reg__944: reg__11
reg__226: RTL_REG_ASYNC0
datapath__581: RTL_REG_ASYNC1
reg__2045: RTL_REG_ASYNC0
reg__1681: reg__11
reg__1773: blk_mem_gen_9
logic__746: RTL_OR1
logic__1275: state_machine
reg__2023: RTL_REG_ASYNC0
logic__1970: RTL_OR1
logic__1258: RTL_OR1
reg__2770: reg__11
datapath__320: blk_mem_gen_10
logic__2003: state_machine
datapath__993: blk_mem_gen_10
reg__1725: reg__11
logic__1899: state_machine
datapath__473: RTL_REG_ASYNC1
counter__603: counter__3
logic__1500: logic__41
datapath__249: blk_mem_gen_10
logic__1990: logic__40
logic__1857: blk_mem_gen_8
counter__254: RTL_REG_SYNC2
counter__852: RTL_REG_SYNC2
counter__695: counter__3
datapath__1146: blk_mem_gen_10
reg__901: RTL_REG_ASYNC0
logic__1017: blk_mem_gen_8
logic__936: logic__40
muxpart__160: muxpart__160
logic__1826: RTL_OR1
logic__527: logic__40
mux_shift__52: mux_shift
reg__1893: RTL_MUX10
logic__725: logic__40
integrator__195: blk_mem_gen_11
reg__2593: RTL_REG_ASYNC0
reg__3064: reg__3040
reg__1218: RTL_REG_ASYNC0
reg__2714: RTL_REG_ASYNC0
reg__2001: RTL_REG_ASYNC0
datapath__772: RTL_ADD0
counter__316: RTL_REG_SYNC2
reg__831: RTL_REG_ASYNC0
reg__1294: reg__11
integrator__386: blk_mem_gen_11
counter__100: RTL_REG_SYNC2
counter__595: counter__3
reg__2209: reg__11
reg__162: RTL_REG_ASYNC0
reg__192: reg__11
logic__2202: RTL_OR1
counter__506: RTL_REG_SYNC2
reg__1053: RTL_REG_ASYNC0
reg__703: RTL_REG_ASYNC0
datapath__875: RTL_REG_ASYNC1
reg__2792: reg__11
reg__2253: reg__11
integrator__276: blk_mem_gen_11
logic__14: logic
reg__2418: reg__11
datapath__1293: blk_mem_gen_10
reg__460: reg__11
counter__705: RTL_REG_SYNC2
reg__890: RTL_REG_ASYNC0
differentiator__112: differentiator
reg__2648: RTL_REG_ASYNC0
differentiator__786: differentiator
logic__615: logic__40
reg__1166: reg__11
signinv__18: signinv__13
integrator__328: blk_mem_gen_11
counter__927: counter__3
integrator__95: blk_mem_gen_11
datapath__616: RTL_ADD0
reg__1090: RTL_MUX10
datapath__1225: blk_mem_gen_10
logic__975: logic__40
integrator__25: blk_mem_gen_11
logic__1674: RTL_OR1
logic__963: state_machine
counter__19: counter__3
logic__1634: RTL_OR1
logic__1339: state_machine
counter__797: RTL_REG_SYNC2
cic__151: cic
counter__300: RTL_REG_SYNC2
datapath__500: blk_mem_gen_10
logic__2355: state_machine
reg__915: blk_mem_gen_9
reg__1939: multi_ddr_to_sdr
logic__2101: logic__40
case__198: clk_wiz_0
reg__1388: blk_mem_gen_9
counter__299: counter__3
counter__931: counter__3
datapath__853: blk_mem_gen_10
logic__2023: logic__40
counter__147: counter__3
datapath__887: RTL_REG_ASYNC1
reg__974: RTL_REG_ASYNC0
reg__585: blk_mem_gen_9
integrator__589: blk_mem_gen_11
logic__2059: state_machine
reg__1050: reg__11
reg__2870: reg__19
reg__2217: RTL_REG_ASYNC0
counter__778: RTL_REG_SYNC2
logic__10: logic__10
reg__2641: RTL_MUX10
differentiator__191: differentiator
reg__805: blk_mem_gen_9
reg__989: RTL_REG_ASYNC0
reg__1080: blk_mem_gen_9
differentiator__181: differentiator
reg__329: RTL_REG_ASYNC0
reg__1781: RTL_REG_ASYNC0
datapath__1185: blk_mem_gen_10
reg__1614: RTL_REG_ASYNC0
reg__520: multi_ddr_to_sdr
logic__2207: logic__40
reg__1282: RTL_REG_ASYNC0
reg__509: multi_ddr_to_sdr
logic__649: blk_mem_gen_8
ddr_to_sdr__5: RTL_ADD19
datapath__1076: blk_mem_gen_10
reg__341: reg__11
logic__993: blk_mem_gen_8
differentiator__760: differentiator
muxpart__110: muxpart__110
differentiator__735: differentiator
muxpart__17: muxpart__17
differentiator__781: differentiator
differentiator__709: differentiator
logic__693: logic__40
datapath__403: blk_mem_gen_10
logic__2326: logic__40
differentiator__988: differentiator
reg__674: multi_ddr_to_sdr
logic__1653: logic__40
reg__3065: reg__3041
mux_shift__39: mux_shift
logic__1161: blk_mem_gen_8
muxpart__53: muxpart__53
counter__899: counter__3
case__230: clk_wiz_0
logic__1641: blk_mem_gen_8
counter__1032: counter
case__14: case__49
reg__1446: reg__11
counter__675: counter__3
datapath__221: RTL_REG_ASYNC1
logic__1982: logic__40
integrator__233: blk_mem_gen_11
muxpart__114: muxpart__114
reg__2566: multi_ddr_to_sdr
logic__444: logic__41
differentiator__868: differentiator
logic__739: state_machine
differentiator__472: differentiator
logic__1128: logic__40
counter__184: RTL_REG_SYNC2
integrator__6: blk_mem_gen_11
logic__1447: logic__40
differentiator__508: differentiator
integrator__322: blk_mem_gen_11
integrator__261: blk_mem_gen_11
logic__1212: logic__41
datapath__1458: blk_mem_gen_10
integrator__187: blk_mem_gen_11
datapath__1148: blk_mem_gen_10
case__52: case__52
reg__413: RTL_REG_ASYNC0
logic__1429: logic__40
case__262: clk_wiz_0
datapath__479: RTL_REG_ASYNC1
reg__293: reg__11
datapath__891: blk_mem_gen_10
differentiator__851: differentiator
muxpart__246: muxpart__246
datapath__98: blk_mem_gen_10
reg__2267: RTL_MUX10
datapath__325: blk_mem_gen_10
logic__876: logic__41
datapath__371: RTL_REG_ASYNC1
logic__1093: logic__40
reg__2339: reg__11
reg__374: reg__11
counter__418: RTL_REG_SYNC2
reg__522: reg__11
differentiator__494: differentiator
logic__1960: logic__40
datapath__1555: blk_mem_gen_10
logic__1220: logic__41
reg__2730: blk_mem_gen_9
integrator__731: blk_mem_gen_11
integrator__380: blk_mem_gen_11
differentiator__1: differentiator
logic__904: logic__40
datapath__1234: RTL_ADD0
datapath__1394: blk_mem_gen_10
datapath__1180: RTL_ADD0
reg__167: blk_mem_gen_9
datapath__1297: blk_mem_gen_10
differentiator__42: differentiator
reg__1715: RTL_REG_ASYNC0
reg__2455: blk_mem_gen_9
logic__896: logic__40
logic__1082: RTL_OR1
integrator__463: blk_mem_gen_11
counter__73: RTL_REG_SYNC2
reg__1986: RTL_REG_ASYNC0
logic__2001: blk_mem_gen_8
datapath__614: blk_mem_gen_10
differentiator__560: differentiator
case__142: clk_wiz_0
reg__1039: reg__11
blk_mem_gen_16__1: blk_mem_gen_16
reg__2430: RTL_REG_ASYNC0
reg__1709: RTL_REG_ASYNC0
reg__2686: blk_mem_gen_9
mux_shift__33: mux_shift
counter__634: RTL_REG_SYNC2
differentiator__159: differentiator
logic__415: logic__40
case__354: case__53
differentiator__526: differentiator
counter__266: RTL_REG_SYNC2
reg__2150: reg__11
reg__930: RTL_REG_ASYNC0
reg__2599: multi_ddr_to_sdr
case__185: clk_wiz_0
logic__1652: logic__41
blk_mem_gen_13: blk_mem_gen_13
logic__1450: RTL_OR1
integrator__158: blk_mem_gen_11
counter__1004: RTL_REG_SYNC2
reg__296: RTL_REG_ASYNC0
reg__1356: multi_ddr_to_sdr
differentiator__898: differentiator
datapath__1320: blk_mem_gen_10
reg__2100: RTL_REG_ASYNC0
counter__385: RTL_REG_SYNC2
ddr_to_sdr__2: RTL_ADD19
datapath__816: blk_mem_gen_10
datapath__456: blk_mem_gen_10
reg__531: multi_ddr_to_sdr
reg__378: RTL_REG_ASYNC0
datapath__919: blk_mem_gen_10
counter__71: counter__3
differentiator__416: differentiator
differentiator__262: differentiator
reg__1206: reg__11
reg__1246: multi_ddr_to_sdr
logic__1878: logic__40
logic__380: logic__41
reg__1273: RTL_REG_ASYNC0
logic__1311: logic__40
signinv__30: signinv__1
reg__1809: reg__11
counter__140: RTL_REG_SYNC2
counter__626: RTL_REG_SYNC2
logic__1153: blk_mem_gen_8
datapath__491: RTL_REG_ASYNC1
integrator__692: blk_mem_gen_11
logic__1790: logic__40
reg__1944: RTL_REG_ASYNC0
reg__1491: RTL_REG_ASYNC0
reg__2294: RTL_REG_ASYNC0
cic__113: cic
differentiator__713: differentiator
logic__1363: state_machine
counter__265: RTL_REG_SYNC2
counter__189: RTL_REG_SYNC2
logic__845: logic__40
datapath__203: RTL_REG_ASYNC1
integrator__153: blk_mem_gen_11
differentiator__279: differentiator
integrator__606: blk_mem_gen_11
logic__894: logic__40
logic__517: logic__40
reg__3034: RTL_REG1
differentiator__188: differentiator
logic__1466: RTL_OR1
cic__230: cic
logic__1534: logic__40
datapath__530: blk_mem_gen_10
datapath__941: RTL_REG_ASYNC1
reg__2159: multi_ddr_to_sdr
reg__1933: RTL_REG_ASYNC0
reg__642: RTL_REG_ASYNC0
counter__111: counter__3
datapath__511: blk_mem_gen_10
reg__2874: reg__18
reg__948: blk_mem_gen_9
reg__228: RTL_REG_ASYNC0
logic__6: logic__6
case__234: clk_wiz_0
logic__780: logic__41
logic__356: logic__41
logic__1257: blk_mem_gen_8
integrator__723: blk_mem_gen_11
reg__1287: reg__11
logic__12: logic__12
reg__458: reg__11
differentiator__792: differentiator
logic__347: state_machine
reg__138: RTL_REG_ASYNC0
datapath__1337: RTL_REG_ASYNC1
counter__884: RTL_REG_SYNC2
integrator__523: blk_mem_gen_11
reg__658: reg__11
counter__947: counter__3
reg__156: blk_mem_gen_9
reg__2308: reg__11
logic__1704: logic__40
datapath__1174: RTL_ADD0
integrator__349: blk_mem_gen_11
logic__335: logic__40
reg__303: RTL_REG_ASYNC0
reg__1659: reg__11
reg__751: multi_ddr_to_sdr
counter__528: RTL_REG_SYNC2
logic__2074: RTL_OR1
reg__2213: blk_mem_gen_9
reg__2733: reg__11
integrator__297: blk_mem_gen_11
datapath__798: blk_mem_gen_10
muxpart__127: muxpart__127
case__109: clk_wiz_0
reg__2992: reg__20
datapath__123: blk_mem_gen_10
logic__813: logic__40
reg__2201: RTL_MUX10
logic__666: RTL_OR1
reg__1223: blk_mem_gen_9
datapath__1453: blk_mem_gen_10
logic__2157: logic__40
integrator__527: blk_mem_gen_11
case__211: clk_wiz_0
differentiator__618: differentiator
reg__2558: RTL_REG_ASYNC0
datapath__953: RTL_REG_ASYNC1
reg__1608: blk_mem_gen_9
datapath__1084: RTL_ADD0
reg__1368: RTL_REG_ASYNC0
counter__1027: counter__4
reg__1068: RTL_MUX10
logic__1337: blk_mem_gen_8
differentiator__834: differentiator
reg__1383: RTL_REG_ASYNC0
reg__2948: reg__19
differentiator__574: differentiator
counter__582: RTL_REG_SYNC2
differentiator__436: differentiator
logic__1378: RTL_OR1
integrator__637: blk_mem_gen_11
datapath__1015: blk_mem_gen_10
differentiator__846: differentiator
integrator__350: blk_mem_gen_11
counter__177: RTL_REG_SYNC2
logic__2251: state_machine
differentiator__452: differentiator
reg__537: reg__11
logic__397: logic__40
counter__344: RTL_REG_SYNC2
muxpart__96: muxpart__96
logic__479: logic__40
logic__1703: logic__40
datapath__1201: blk_mem_gen_10
differentiator__936: differentiator
differentiator__104: differentiator
reg__1279: multi_ddr_to_sdr
reg__709: reg__11
reg__367: RTL_REG_ASYNC0
datapath__756: blk_mem_gen_10
logic__683: state_machine
logic__677: logic__40
case__292: clk_wiz_0
reg__1213: multi_ddr_to_sdr
datapath__1522: RTL_ADD0
differentiator__608: differentiator
differentiator__776: differentiator
reg__1143: RTL_REG_ASYNC0
reg__2130: reg__11
differentiator__62: differentiator
reg__2161: reg__11
datapath__1006: RTL_ADD0
reg__1860: RTL_MUX10
integrator__98: blk_mem_gen_11
differentiator__284: differentiator
counter__885: RTL_REG_SYNC2
reg__2186: RTL_REG_ASYNC0
integrator__311: blk_mem_gen_11
reg__2285: RTL_REG_ASYNC0
reg__938: multi_ddr_to_sdr
integrator__715: blk_mem_gen_11
logic__1170: RTL_OR1
cic__248: cic
muxpart__244: muxpart__244
datapath__1285: blk_mem_gen_10
differentiator__819: differentiator
counter__741: RTL_REG_SYNC2
datapath__1178: blk_mem_gen_10
reg__1605: RTL_REG_ASYNC0
differentiator__212: differentiator
counter__561: RTL_REG_SYNC2
reg__1925: reg__11
differentiator__234: differentiator
reg__1432: blk_mem_gen_9
reg__2177: RTL_REG_ASYNC0
datapath__567: blk_mem_gen_10
counter__682: RTL_REG_SYNC2
reg__772: blk_mem_gen_9
logic__646: logic__40
differentiator__341: differentiator
reg__2199: RTL_REG_ASYNC0
integrator__481: blk_mem_gen_11
reg__936: RTL_MUX10
datapath__886: RTL_ADD0
differentiator__669: differentiator
differentiator__732: differentiator
mux_shift__61: mux_shift
reg__2260: reg__11
differentiator__28: differentiator
differentiator__90: differentiator
logic__1127: logic__40
mux_shift__2: mux_shift
logic__1451: state_machine
datapath__1176: blk_mem_gen_10
differentiator__484: differentiator
differentiator__877: differentiator
logic__1528: logic__40
reg__1583: RTL_REG_ASYNC0
counter__66: RTL_REG_SYNC2
datapath__209: RTL_REG_ASYNC1
integrator__622: blk_mem_gen_11
logic__2189: logic__40
reg__401: reg__11
reg__2093: multi_ddr_to_sdr
datapath__617: RTL_REG_ASYNC1
differentiator__570: differentiator
logic__1712: logic__40
reg__1721: reg__11
reg__1296: reg__11
differentiator__280: differentiator
logic__1989: logic__40
reg__2454: RTL_MUX10
integrator__651: blk_mem_gen_11
integrator__267: blk_mem_gen_11
reg__1151: reg__11
datapath__604: RTL_ADD0
reg__1057: RTL_MUX10
integrator__545: blk_mem_gen_11
logic__2390: logic__303
datapath__202: RTL_ADD0
case__276: clk_wiz_0
datapath__349: blk_mem_gen_10
counter__716: RTL_REG_SYNC2
counter__61: RTL_REG_SYNC2
datapath__71: RTL_REG_ASYNC1
integrator__382: blk_mem_gen_11
datapath__333: blk_mem_gen_10
reg__1077: RTL_REG_ASYNC0
counter__814: RTL_REG_SYNC2
logic__1903: logic__40
reg__1827: RTL_MUX10
logic__1909: logic__40
reg__1307: reg__11
integrator__609: blk_mem_gen_11
logic__1911: logic__40
logic__2142: logic__40
integrator__60: blk_mem_gen_11
reg__2485: RTL_REG_ASYNC0
datapath__1460: blk_mem_gen_10
logic__1416: logic__40
logic__970: RTL_OR1
datapath__595: blk_mem_gen_10
counter__490: RTL_REG_SYNC2
reg__630: multi_ddr_to_sdr
counter__237: RTL_REG_SYNC2
reg__470: RTL_REG_ASYNC0
reg__1974: reg__11
logic__1488: logic__40
reg__2188: RTL_REG_ASYNC0
reg__3038: RTL_REG1
datapath__1332: blk_mem_gen_10
logic__758: logic__40
logic__1111: logic__40
reg__816: blk_mem_gen_9
differentiator__957: differentiator
datapath__896: blk_mem_gen_10
logic__1375: logic__40
differentiator__173: differentiator
integrator__554: blk_mem_gen_11
muxpart__140: muxpart__140
counter__384: RTL_REG_SYNC2
logic__311: logic__311
datapath__1414: RTL_ADD0
integrator__234: blk_mem_gen_11
integrator__379: blk_mem_gen_11
reg__664: RTL_REG_ASYNC0
reg__1756: reg__11
reg__288: blk_mem_gen_9
reg__1489: RTL_REG_ASYNC0
differentiator__102: differentiator
datapath__481: blk_mem_gen_10
datapath__1235: RTL_REG_ASYNC1
logic__1229: logic__40
reg__497: blk_mem_gen_9
reg__2047: RTL_MUX10
logic__582: logic__40
reg__2545: RTL_REG_ASYNC0
reg__754: RTL_REG_ASYNC0
reg__1361: RTL_REG_ASYNC0
logic__1547: state_machine
datapath__728: blk_mem_gen_10
logic__1726: logic__40
reg__1499: multi_ddr_to_sdr
datapath__1486: RTL_ADD0
logic__1199: logic__40
reg__2629: reg__11
logic__2021: logic__40
case__282: clk_wiz_0
differentiator__829: differentiator
datapath__862: RTL_ADD0
logic__749: logic__40
integrator__700: blk_mem_gen_11
reg__724: reg__11
logic__1621: logic__40
reg__2711: reg__11
reg__2804: RTL_REG_ASYNC0
reg__1586: blk_mem_gen_9
counter__45: RTL_REG_SYNC2
differentiator__963: differentiator
datapath__858: blk_mem_gen_10
logic__603: state_machine
reg__334: RTL_REG_ASYNC0
datapath__255: blk_mem_gen_10
differentiator__346: differentiator
logic__632: logic__40
reg__639: RTL_MUX10
cic__220: cic
reg__1309: reg__11
reg__2356: blk_mem_gen_9
reg__713: reg__11
differentiator__968: differentiator
integrator__335: blk_mem_gen_11
counter__567: counter__3
reg__1004: multi_ddr_to_sdr
datapath__668: blk_mem_gen_10
reg__1084: RTL_REG_ASYNC0
reg__2212: RTL_MUX10
datapath__852: blk_mem_gen_10
logic__1983: logic__40
muxpart__108: muxpart__108
reg__2721: RTL_REG_ASYNC0
logic__1462: logic__40
datapath__385: blk_mem_gen_10
reg__933: reg__11
logic__2183: logic__40
datapath__21: datapath__21
logic__328: logic__40
logic__652: logic__41
logic__1705: blk_mem_gen_8
reg__164: RTL_REG_ASYNC0
datapath__87: blk_mem_gen_10
logic__1503: logic__40
reg__1554: multi_ddr_to_sdr
muxpart__122: muxpart__122
reg__2015: blk_mem_gen_9
logic__592: logic__40
integrator__614: blk_mem_gen_11
differentiator__343: differentiator
reg__2385: reg__11
datapath__127: blk_mem_gen_10
reg__2265: RTL_REG_ASYNC0
reg__511: reg__11
reg__243: RTL_MUX10
differentiator__867: differentiator
case__302: clk_wiz_0
logic__857: blk_mem_gen_8
reg__1804: reg__11
reg__1958: reg__11
cic__126: cic
integrator__329: blk_mem_gen_11
logic__2134: logic__40
reg__372: reg__11
counter__954: RTL_REG_SYNC2
counter__843: counter__3
counter__780: RTL_REG_SYNC2
integrator__613: blk_mem_gen_11
reg__1249: RTL_REG_ASYNC0
case__371: case__53
differentiator__358: differentiator
mux_shift__12: mux_shift
reg__1669: RTL_REG_ASYNC0
integrator__460: blk_mem_gen_11
datapath__758: blk_mem_gen_10
case__176: clk_wiz_0
reg__1109: reg__11
datapath__1135: blk_mem_gen_10
datapath__196: RTL_ADD0
datapath__190: RTL_ADD0
reg__1996: reg__11
logic__2123: state_machine
datapath__1581: datapath__2
case__380: case__37
reg__2980: reg__20
ddr_to_sdr__1: RTL_ADD19
reg__2555: multi_ddr_to_sdr
counter__574: RTL_REG_SYNC2
integrator__54: blk_mem_gen_11
reg__1578: reg__11
reg__2911: reg__20
reg__1314: reg__11
integrator__549: blk_mem_gen_11
datapath__1053: blk_mem_gen_10
differentiator__564: differentiator
reg__2232: RTL_REG_ASYNC0
logic__561: blk_mem_gen_8
integrator__678: blk_mem_gen_11
reg__120: RTL_REG_ASYNC0
logic__1501: logic__40
counter__699: counter__3
differentiator__300: differentiator
datapath__1476: blk_mem_gen_10
reg__2277: reg__11
logic__551: logic__40
case__16: case__47
counter__787: counter__3
reg__2760: RTL_REG_ASYNC0
reg__1327: reg__11
datapath__272: blk_mem_gen_10
differentiator__511: differentiator
logic__1004: logic__41
counter__554: RTL_REG_SYNC2
logic__3: logic__10
counter__228: RTL_REG_SYNC2
reg__1371: reg__11
datapath__1188: blk_mem_gen_10
reg__1322: blk_mem_gen_9
reg__1369: reg__11
datapath__482: blk_mem_gen_10
muxpart__144: muxpart__144
counter__152: RTL_REG_SYNC2
datapath__1210: RTL_ADD0
datapath__625: blk_mem_gen_10
reg__2061: RTL_REG_ASYNC0
case__147: clk_wiz_0
reg__2057: reg__11
counter__943: counter__3
logic__2179: state_machine
datapath__363: blk_mem_gen_10
integrator__198: blk_mem_gen_11
reg__2848: reg__20
counter__302: RTL_REG_SYNC2
logic__2050: RTL_OR1
logic__418: RTL_OR1
logic__770: RTL_OR1
datapath__1122: blk_mem_gen_10
differentiator__126: differentiator
datapath__565: blk_mem_gen_10
differentiator__557: differentiator
integrator__309: blk_mem_gen_11
reg__1502: RTL_REG_ASYNC0
logic__2075: state_machine
integrator__36: blk_mem_gen_11
reg__384: RTL_REG_ASYNC0
reg__2883: reg__18
reg__469: reg__11
reg__963: RTL_REG_ASYNC0
logic__1549: logic__40
differentiator__872: differentiator
logic__822: logic__40
differentiator__816: differentiator
datapath__873: blk_mem_gen_10
differentiator__626: differentiator
reg__2295: reg__11
differentiator__807: differentiator
logic__1015: logic__40
logic__1038: logic__40
reg__2535: reg__11
datapath__994: RTL_ADD0
reg__2326: reg__11
cic__116: cic
integrator__421: blk_mem_gen_11
differentiator__348: differentiator
logic__1139: state_machine
datapath__231: blk_mem_gen_10
logic__826: RTL_OR1
counter__340: RTL_REG_SYNC2
reg__1793: reg__11
differentiator__787: differentiator
datapath__124: RTL_ADD0
counter__120: RTL_REG_SYNC2
logic__2104: logic__40
datapath__507: blk_mem_gen_10
muxpart__32: muxpart__32
datapath__230: blk_mem_gen_10
reg__1111: reg__11
datapath__830: blk_mem_gen_10
datapath__274: RTL_ADD0
reg__2910: reg__18
integrator__140: blk_mem_gen_11
reg__447: reg__11
reg__2886: reg__18
reg__3072: reg__3032
reg__276: RTL_MUX10
logic__2419: logic__303
counter__643: counter__3
differentiator__837: differentiator
logic__990: logic__40
case__24: case__24
reg__2160: RTL_REG_ASYNC0
reg__2257: blk_mem_gen_9
logic__824: logic__40
logic__1246: logic__40
datapath__900: blk_mem_gen_10
reg__1154: RTL_REG_ASYNC0
reg__2897: reg__19
reg__3021: reg__18
reg__1079: RTL_MUX10
integrator__443: blk_mem_gen_11
datapath__865: blk_mem_gen_10
integrator__679: blk_mem_gen_11
datapath__1429: blk_mem_gen_10
counter__324: RTL_REG_SYNC2
logic__2229: logic__40
logic__1651: state_machine
case__96: clk_wiz_0
datapath__720: blk_mem_gen_10
datapath__499: blk_mem_gen_10
reg__1818: multi_ddr_to_sdr
logic__1588: logic__41
logic__2017: blk_mem_gen_8
case__259: clk_wiz_0
reg__3001: reg__20
differentiator__833: differentiator
counter__569: RTL_REG_SYNC2
logic__1426: RTL_OR1
logic__481: blk_mem_gen_8
reg__2737: reg__11
datapath__346: RTL_ADD0
reg__1451: RTL_REG_ASYNC0
datapath__631: blk_mem_gen_10
counter__296: RTL_REG_SYNC2
datapath__736: RTL_ADD0
datapath__1346: blk_mem_gen_10
datapath__171: blk_mem_gen_10
counter__491: counter__3
reg__1415: reg__11
counter__987: counter__3
datapath__1417: blk_mem_gen_10
logic__1897: blk_mem_gen_8
logic__696: logic__40
reg__2932: reg__23
reg__2323: blk_mem_gen_9
integrator__340: blk_mem_gen_11
reg__1370: RTL_REG_ASYNC0
case__46: case__46
logic__2408: logic__303
logic__2351: logic__40
datapath__775: blk_mem_gen_10
counter__6: RTL_REG_SYNC2
reg__2446: RTL_REG_ASYNC0
reg__919: RTL_REG_ASYNC0
integrator__166: blk_mem_gen_11
case__350: case__53
datapath__1431: blk_mem_gen_10
reg__2935: reg__20
datapath__1316: blk_mem_gen_10
datapath__214: RTL_ADD0
reg__925: RTL_MUX10
logic__637: logic__40
datapath__835: blk_mem_gen_10
counter__557: RTL_REG_SYNC2
logic__1120: logic__40
reg__2121: reg__11
reg__1000: RTL_REG_ASYNC0
differentiator__614: differentiator
differentiator__339: differentiator
logic__503: logic__40
datapath__711: blk_mem_gen_10
reg__2247: multi_ddr_to_sdr
counter__85: RTL_REG_SYNC2
reg__2064: reg__11
reg__2014: RTL_MUX10
datapath__64: RTL_ADD0
counter__906: RTL_REG_SYNC2
datapath__587: RTL_REG_ASYNC1
datapath__407: RTL_REG_ASYNC1
counter__497: RTL_REG_SYNC2
datapath__188: blk_mem_gen_10
datapath__642: blk_mem_gen_10
reg__1861: blk_mem_gen_9
counter__65: RTL_REG_SYNC2
differentiator__641: differentiator
integrator__290: blk_mem_gen_11
datapath__427: blk_mem_gen_10
muxpart__90: muxpart__90
reg__2293: reg__11
reg__274: RTL_REG_ASYNC0
differentiator__242: differentiator
reg__2019: RTL_REG_ASYNC0
differentiator__637: differentiator
reg__2227: reg__11
reg__129: RTL_REG_ASYNC0
datapath__960: blk_mem_gen_10
reg__813: RTL_REG_ASYNC0
reg__283: RTL_REG_ASYNC0
reg__1589: reg__11
reg__1220: RTL_REG_ASYNC0
logic__2120: logic__40
integrator__273: blk_mem_gen_11
datapath__621: blk_mem_gen_10
logic__1285: logic__40
mux_shift__34: mux_shift
datapath__51: blk_mem_gen_10
reg__1013: RTL_MUX10
counter__360: RTL_REG_SYNC2
reg__2800: RTL_REG_ASYNC0
reg__1274: reg__11
case__244: clk_wiz_0
datapath__577: blk_mem_gen_10
logic__2426: logic__303
differentiator__554: differentiator
reg__1278: blk_mem_gen_9
counter__751: counter__3
logic__523: state_machine
datapath__903: blk_mem_gen_10
datapath__750: blk_mem_gen_10
differentiator__69: differentiator
reg__907: reg__11
datapath__40: RTL_ADD0
logic__542: logic__40
reg__2058: RTL_MUX10
differentiator__680: differentiator
integrator__255: blk_mem_gen_11
datapath__870: blk_mem_gen_10
cic__223: cic
logic__1882: RTL_OR1
datapath__958: RTL_ADD0
differentiator__384: differentiator
integrator__404: blk_mem_gen_11
counter__593: RTL_REG_SYNC2
differentiator__197: differentiator
logic__1234: RTL_OR1
logic__636: logic__41
logic__1126: logic__40
logic__2040: logic__40
differentiator__388: differentiator
reg__1591: reg__11
case__114: clk_wiz_0
differentiator__499: differentiator
datapath__59: RTL_REG_ASYNC1
logic__1174: logic__40
datapath__1416: blk_mem_gen_10
differentiator__278: differentiator
reg__957: reg__11
counter__446: RTL_REG_SYNC2
blk_mem_gen_0__12: blk_mem_gen_0__12
reg__2806: RTL_MUX10
reg__1237: reg__11
datapath__655: blk_mem_gen_10
logic__883: state_machine
counter__279: counter__3
counter__348: RTL_REG_SYNC2
case__159: clk_wiz_0
logic__1065: blk_mem_gen_8
logic__638: logic__40
reg__2143: reg__11
reg__2928: reg__18
logic__2297: blk_mem_gen_8
datapath__803: RTL_REG_ASYNC1
reg__323: RTL_REG_ASYNC0
datapath__818: blk_mem_gen_10
datapath__849: blk_mem_gen_10
reg__2120: RTL_REG_ASYNC0
logic__2036: logic__41
differentiator__107: differentiator
reg__1291: RTL_REG_ASYNC0
counter__973: RTL_REG_SYNC2
differentiator__862: differentiator
logic__759: logic__40
differentiator__336: differentiator
logic__557: logic__40
differentiator__671: differentiator
reg__1072: reg__11
datapath__25: blk_mem_gen_10
integrator__189: blk_mem_gen_11
muxpart__206: muxpart__206
reg__851: RTL_REG_ASYNC0
differentiator__629: differentiator
reg__2497: reg__11
counter__771: counter__3
reg__2389: blk_mem_gen_9
reg__1363: RTL_REG_ASYNC0
logic__594: RTL_OR1
reg__2922: reg__18
reg__1524: RTL_REG_ASYNC0
differentiator__948: differentiator
integrator__631: blk_mem_gen_11
counter__855: counter__3
logic__1020: logic__41
case__200: clk_wiz_0
integrator__325: blk_mem_gen_11
datapath__659: RTL_REG_ASYNC1
logic__1787: state_machine
reg__2530: reg__11
case__81: clk_wiz_0
case__116: clk_wiz_0
reg__1463: reg__11
datapath__52: RTL_ADD0
reg__1048: multi_ddr_to_sdr
reg__961: RTL_REG_ASYNC0
logic__736: logic__40
differentiator__719: differentiator
reg__1832: RTL_REG_ASYNC0
case__373: case__53
case__193: clk_wiz_0
reg__1966: RTL_REG_ASYNC0
reg__1272: reg__11
differentiator__353: differentiator
reg__2957: reg__19
datapath__8: datapath__8
reg__2306: reg__11
logic__1628: logic__41
integrator__695: blk_mem_gen_11
reg__342: RTL_MUX10
logic__1497: blk_mem_gen_8
reg__1822: reg__11
reg__1830: RTL_REG_ASYNC0
logic__1646: logic__40
reg__1337: RTL_REG_ASYNC0
case__344: case__53
muxpart__247: muxpart__247
logic__429: logic__40
differentiator__142: differentiator
reg__529: RTL_MUX10
integrator__149: blk_mem_gen_11
logic__1365: logic__40
reg__1599: RTL_REG_ASYNC0
datapath__1344: blk_mem_gen_10
reg__544: reg__11
logic__628: logic__41
datapath__411: blk_mem_gen_10
logic__432: logic__40
datapath__1071: blk_mem_gen_10
reg__1496: reg__11
counter__978: RTL_REG_SYNC2
datapath__519: blk_mem_gen_10
datapath__293: RTL_REG_ASYNC1
reg__2802: RTL_REG_ASYNC0
differentiator__617: differentiator
datapath__683: RTL_REG_ASYNC1
muxpart__81: muxpart__81
case__63: clk_wiz_0
reg__133: RTL_MUX10
reg__612: reg__11
reg__2290: blk_mem_gen_9
counter__685: RTL_REG_SYNC2
logic__559: logic__40
logic__1034: RTL_OR1
counter__642: RTL_REG_SYNC2
logic__714: RTL_OR1
reg__158: RTL_REG_ASYNC0
logic__969: blk_mem_gen_8
logic__951: logic__40
reg__1747: reg__11
datapath__74: blk_mem_gen_10
datapath__1366: RTL_ADD0
logic__369: blk_mem_gen_8
reg__2266: reg__11
muxpart__248: muxpart__248
differentiator__1011: differentiator
reg__2845: reg__20
reg__2144: RTL_REG_ASYNC0
reg__1904: RTL_MUX10
datapath__448: RTL_ADD0
logic__334: logic__40
datapath__307: blk_mem_gen_10
integrator__639: blk_mem_gen_11
differentiator__803: differentiator
logic__1555: state_machine
datapath__841: blk_mem_gen_10
integrator__687: blk_mem_gen_11
logic__2022: logic__40
counter__423: counter__3
reg__1611: reg__11
datapath__78: blk_mem_gen_10
differentiator__845: differentiator
case__171: clk_wiz_0
reg__1854: RTL_REG_ASYNC0
case__94: clk_wiz_0
logic__946: RTL_OR1
datapath__361: blk_mem_gen_10
datapath__550: RTL_ADD0
counter__610: RTL_REG_SYNC2
reg__1680: RTL_REG_ASYNC0
datapath__1380: blk_mem_gen_10
reg__2703: RTL_REG_ASYNC0
datapath__1231: blk_mem_gen_10
datapath__1034: blk_mem_gen_10
datapath__559: blk_mem_gen_10
logic__2034: RTL_OR1
logic__1876: logic__41
counter__94: RTL_REG_SYNC2
counter__255: counter__3
datapath__1147: blk_mem_gen_10
reg__1590: RTL_REG_ASYNC0
cic__217: cic
reg__414: reg__11
blk_mem_gen_11: blk_mem_gen_11
reg__122: RTL_MUX10
integrator__206: blk_mem_gen_11
reg__923: RTL_REG_ASYNC0
differentiator__431: differentiator
counter__754: RTL_REG_SYNC2
reg__1529: reg__11
logic__2324: logic__41
counter__427: counter__3
differentiator__1000: differentiator
differentiator__583: differentiator
case__222: clk_wiz_0
logic__1051: state_machine
differentiator__393: differentiator
reg__1734: reg__11
reg__1588: RTL_REG_ASYNC0
logic__1760: logic__40
logic__604: logic__41
reg__2301: blk_mem_gen_9
logic__1334: logic__40
reg__2142: RTL_REG_ASYNC0
integrator__87: blk_mem_gen_11
integrator__394: blk_mem_gen_11
counter__248: RTL_REG_SYNC2
datapath__441: blk_mem_gen_10
logic__1427: state_machine
reg__2187: reg__11
reg__2898: reg__18
reg__2149: RTL_REG_ASYNC0
reg__1286: RTL_REG_ASYNC0
reg__351: RTL_REG_ASYNC0
reg__2307: RTL_REG_ASYNC0
reg__2604: RTL_REG_ASYNC0
integrator__260: blk_mem_gen_11
differentiator__670: differentiator
reg__3005: reg__19
logic__1195: state_machine
reg__3000: reg__18
datapath__1271: RTL_REG_ASYNC1
integrator__435: blk_mem_gen_11
counter__345: RTL_REG_SYNC2
logic__1468: logic__41
datapath__1116: blk_mem_gen_10
reg__1227: RTL_REG_ASYNC0
reg__1376: RTL_MUX10
datapath__406: RTL_ADD0
reg__1538: reg__11
datapath__1483: blk_mem_gen_10
case__126: clk_wiz_0
integrator__221: blk_mem_gen_11
reg__1921: reg__11
reg__1846: reg__11
logic__1833: blk_mem_gen_8
differentiator__870: differentiator
reg__2909: reg__19
counter__514: RTL_REG_SYNC2
datapath__546: blk_mem_gen_10
counter__425: RTL_REG_SYNC2
logic__2208: logic__40
reg__113: multi_ddr_to_sdr
counter__614: RTL_REG_SYNC2
counter__305: RTL_REG_SYNC2
reg__1515: RTL_REG_ASYNC0
datapath__628: RTL_ADD0
reg__731: reg__11
reg__1140: reg__11
reg__2309: RTL_REG_ASYNC0
case__345: case__53
differentiator__808: differentiator
counter__607: counter__3
logic__46: blk_mem_gen_8
blk_mem_gen_12: blk_mem_gen_12
reg__578: RTL_REG_ASYNC0
logic__1117: logic__40
counter__959: counter__3
datapath__605: RTL_REG_ASYNC1
reg__2538: RTL_REG_ASYNC0
logic__1104: logic__40
logic__1369: blk_mem_gen_8
datapath__1150: RTL_ADD0
reg__3067: reg__3035
reg__247: reg__11
datapath__1502: blk_mem_gen_10
counter__518: RTL_REG_SYNC2
differentiator__475: differentiator
reg__2400: blk_mem_gen_9
datapath__602: blk_mem_gen_10
reg__781: reg__11
reg__2684: reg__11
reg__755: reg__11
reg__883: multi_ddr_to_sdr
differentiator__304: differentiator
reg__885: reg__11
datapath__350: blk_mem_gen_10
logic__1096: logic__40
logic__1603: state_machine
reg__809: RTL_REG_ASYNC0
blk_mem_gen_0__14: blk_mem_gen_0__14
reg__289: multi_ddr_to_sdr
differentiator__110: differentiator
differentiator__392: differentiator
reg__3053: cic_array
blk_mem_gen_0__9: blk_mem_gen_0__9
reg__1217: reg__11
reg__796: RTL_REG_ASYNC0
differentiator__4: differentiator
reg__2745: RTL_REG_ASYNC0
logic__2411: logic__303
reg__1128: RTL_REG_ASYNC0
reg__214: reg__11
reg__1625: RTL_REG_ASYNC0
reg__2075: reg__11
reg__2844: reg__18
muxpart__93: muxpart__93
counter__258: RTL_REG_SYNC2
counter__861: RTL_REG_SYNC2
integrator__334: blk_mem_gen_11
logic__1232: logic__40
datapath__1398: blk_mem_gen_10
reg__2205: reg__11
datapath__418: RTL_ADD0
logic__2045: logic__40
integrator__184: blk_mem_gen_11
differentiator__847: differentiator
differentiator__440: differentiator
differentiator__887: differentiator
logic__395: state_machine
reg__2037: blk_mem_gen_9
reg__683: RTL_MUX10
logic__959: logic__40
blk_mem_gen_16: blk_mem_gen_16
logic__1524: logic__41
datapath__915: blk_mem_gen_10
logic__2143: logic__40
datapath__951: blk_mem_gen_10
reg__1476: blk_mem_gen_9
counter__629: RTL_REG_SYNC2
integrator__525: blk_mem_gen_11
datapath__1440: blk_mem_gen_10
logic__929: blk_mem_gen_8
reg__2823: reg__11
reg__2657: RTL_REG_ASYNC0
logic__664: logic__40
logic__562: RTL_OR1
logic__1340: logic__41
integrator__585: blk_mem_gen_11
differentiator__294: differentiator
reg__2587: blk_mem_gen_9
datapath__246: blk_mem_gen_10
differentiator__274: differentiator
differentiator__483: differentiator
counter__223: counter__3
datapath__373: blk_mem_gen_10
logic__1804: logic__41
reg__2704: reg__11
differentiator__663: differentiator
reg__2824: RTL_REG_ASYNC0
reg__863: reg__11
reg__189: blk_mem_gen_9
datapath__1363: blk_mem_gen_10
integrator__102: blk_mem_gen_11
datapath__724: RTL_ADD0
datapath__1378: RTL_ADD0
reg__1656: RTL_REG_ASYNC0
logic__1089: blk_mem_gen_8
integrator__746: blk_mem_gen_11
reg__2588: multi_ddr_to_sdr
datapath__1169: RTL_REG_ASYNC1
integrator__647: blk_mem_gen_11
logic__1368: logic__40
reg__2951: reg__19
datapath__1004: blk_mem_gen_10
logic__1243: state_machine
differentiator__325: differentiator
reg__406: RTL_REG_ASYNC0
reg__1622: reg__11
case__74: clk_wiz_0
logic__651: state_machine
reg__1267: blk_mem_gen_9
integrator__494: blk_mem_gen_11
integrator__299: blk_mem_gen_11
logic__2030: logic__40
datapath__948: blk_mem_gen_10
reg__2216: reg__11
datapath__913: blk_mem_gen_10
reg__1290: multi_ddr_to_sdr
differentiator__678: differentiator
reg__2968: reg__20
reg__2828: RTL_MUX10
differentiator__761: differentiator
datapath__1070: blk_mem_gen_10
reg__2175: RTL_REG_ASYNC0
logic__874: RTL_OR1
integrator__343: blk_mem_gen_11
logic__306: logic__306
reg__1293: RTL_REG_ASYNC0
counter__768: RTL_REG_SYNC2
case__33: case__33
reg__2808: multi_ddr_to_sdr
reg__898: reg__11
reg__373: RTL_REG_ASYNC0
reg__2758: RTL_REG_ASYNC0
datapath__1003: blk_mem_gen_10
datapath__187: blk_mem_gen_10
reg__190: multi_ddr_to_sdr
case__23: case__23
blk_mem_gen_10: blk_mem_gen_10
differentiator__81: differentiator
reg__2262: reg__11
datapath__1515: blk_mem_gen_10
differentiator__480: differentiator
logic__2055: logic__40
datapath__542: blk_mem_gen_10
reg__1032: reg__11
reg__117: reg__11
datapath__204: blk_mem_gen_10
reg__723: RTL_REG_ASYNC0
case__112: clk_wiz_0
reg__554: RTL_REG_ASYNC0
logic__1005: logic__40
cic__162: cic
reg__1194: RTL_REG_ASYNC0
logic__2221: logic__40
reg__2674: RTL_MUX10
datapath__562: RTL_ADD0
datapath__1091: RTL_REG_ASYNC1
logic__333: logic__40
logic__516: logic__41
reg__103: RTL_REG_ASYNC0
logic__771: state_machine
logic__1325: logic__40
logic__600: logic__40
datapath__1504: RTL_ADD0
counter__441: RTL_REG_SYNC2
datapath__606: blk_mem_gen_10
logic__2398: logic__303
integrator__35: blk_mem_gen_11
logic__1677: logic__40
differentiator__606: differentiator
integrator__113: blk_mem_gen_11
reg__422: RTL_REG_ASYNC0
datapath__85: blk_mem_gen_10
datapath__1069: blk_mem_gen_10
datapath__1096: RTL_ADD0
integrator__552: blk_mem_gen_11
datapath__707: RTL_REG_ASYNC1
differentiator__223: differentiator
reg__495: reg__11
reg__720: reg__11
reg__594: reg__11
differentiator__691: differentiator
datapath__1580: datapath__3
logic__1938: RTL_OR1
integrator__755: blk_mem_gen_11
muxpart__184: muxpart__184
datapath__1553: RTL_REG_ASYNC1
reg__940: reg__11
logic__2056: logic__40
reg__865: reg__11
differentiator__78: differentiator
integrator__80: blk_mem_gen_11
reg__2491: reg__11
reg__708: RTL_REG_ASYNC0
counter__908: RTL_REG_SYNC2
reg__2053: reg__11
logic__2360: logic__40
datapath__569: RTL_REG_ASYNC1
reg__1849: RTL_MUX10
logic__2159: logic__40
differentiator__179: differentiator
logic__2014: logic__40
datapath__1269: blk_mem_gen_10
counter__511: counter__3
logic__1156: logic__41
datapath__157: blk_mem_gen_10
reg__2934: reg__21
reg__2475: reg__11
case__362: case__53
case__43: case__43
datapath__768: blk_mem_gen_10
reg__785: RTL_REG_ASYNC0
logic__1168: logic__40
datapath__570: blk_mem_gen_10
logic__1056: logic__40
integrator__456: blk_mem_gen_11
reg__2138: RTL_REG_ASYNC0
reg__2890: reg__20
differentiator__1019: differentiator
integrator__134: blk_mem_gen_11
logic__2363: logic__303
logic__2174: logic__40
counter__889: RTL_REG_SYNC2
logic__2421: logic__303
differentiator__145: differentiator
muxpart__210: muxpart__210
differentiator__286: differentiator
reg__2169: blk_mem_gen_9
datapath__61: blk_mem_gen_10
counter__907: counter__3
datapath__1276: RTL_ADD0
datapath__1340: blk_mem_gen_10
differentiator__664: differentiator
reg__2500: multi_ddr_to_sdr
integrator__511: blk_mem_gen_11
ddr_to_sdr__3: RTL_ADD19
integrator__354: blk_mem_gen_11
datapath__219: blk_mem_gen_10
reg__641: multi_ddr_to_sdr
integrator__666: blk_mem_gen_11
logic__1688: logic__40
reg__2850: reg__18
reg__1626: reg__11
differentiator__941: differentiator
counter__220: RTL_REG_SYNC2
logic__2235: state_machine
logic__453: logic__40
logic__2371: logic__303
datapath__872: blk_mem_gen_10
differentiator__27: differentiator
cic__198: cic
logic__2352: logic__40
reg__2349: RTL_REG_ASYNC0
logic__1245: logic__40
reg__836: reg__11
counter__604: RTL_REG_SYNC2
logic__639: logic__40
reg__1469: RTL_REG_ASYNC0
datapath__547: blk_mem_gen_10
integrator__611: blk_mem_gen_11
reg__2891: reg__19
logic__842: RTL_OR1
datapath__821: RTL_REG_ASYNC1
logic__2281: blk_mem_gen_8
logic__828: logic__41
logic__41: logic__41
counter__81: RTL_REG_SYNC2
case__243: clk_wiz_0
integrator__115: blk_mem_gen_11
reg__1585: RTL_MUX10
reg__2750: reg__11
datapath__381: blk_mem_gen_10
muxpart__119: muxpart__119
differentiator__195: differentiator
integrator__89: blk_mem_gen_11
reg__627: reg__11
datapath__48: blk_mem_gen_10
differentiator__700: differentiator
datapath__1362: blk_mem_gen_10
datapath__552: blk_mem_gen_10
datapath__1143: blk_mem_gen_10
logic__1486: logic__40
datapath__1243: blk_mem_gen_10
differentiator__85: differentiator
datapath__1554: blk_mem_gen_10
reg__1923: reg__11
reg__1576: multi_ddr_to_sdr
logic__2164: logic__41
case__325: case__53
reg__1468: reg__11
reg__1615: reg__11
reg__1460: RTL_REG_ASYNC0
counter__846: RTL_REG_SYNC2
blk_mem_gen_15: blk_mem_gen_15
differentiator__275: differentiator
logic__407: logic__40
logic__1162: RTL_OR1
case__254: clk_wiz_0
differentiator__987: differentiator
datapath__629: RTL_REG_ASYNC1
differentiator__224: differentiator
counter__652: RTL_REG_SYNC2
differentiator__227: differentiator
datapath__1290: blk_mem_gen_10
reg__2517: reg__11
reg__1347: reg__11
logic__1477: logic__40
logic__995: state_machine
reg__2799: reg__11
counter__513: RTL_REG_SYNC2
reg__216: reg__11
counter__742: RTL_REG_SYNC2
differentiator__634: differentiator
datapath__888: blk_mem_gen_10
case__346: case__53
integrator__34: blk_mem_gen_11
integrator__508: blk_mem_gen_11
logic__1906: RTL_OR1
datapath__322: RTL_ADD0
reg__3009: reg__18
counter__572: RTL_REG_SYNC2
integrator__41: blk_mem_gen_11
integrator__66: blk_mem_gen_11
differentiator__571: differentiator
differentiator__344: differentiator
datapath__39: blk_mem_gen_10
datapath__9: datapath__9
reg__252: RTL_REG_ASYNC0
case__67: clk_wiz_0
reg__2288: reg__11
reg__1303: reg__11
datapath__834: blk_mem_gen_10
datapath__225: blk_mem_gen_10
differentiator__13: differentiator
logic__1829: logic__40
muxpart__36: muxpart__36
reg__1816: RTL_MUX10
reg__2018: reg__11
reg__1841: RTL_REG_ASYNC0
counter__281: RTL_REG_SYNC2
reg__1212: blk_mem_gen_9
reg__1693: RTL_REG_ASYNC0
reg__978: RTL_REG_ASYNC0
logic__1840: logic__40
datapath__296: blk_mem_gen_10
logic__1689: blk_mem_gen_8
datapath: datapath
reg__1511: RTL_REG_ASYNC0
datapath__1251: blk_mem_gen_10
logic__1494: logic__40
logic__1732: logic__41
reg__1161: RTL_REG_ASYNC0
reg__191: RTL_REG_ASYNC0
reg__1735: RTL_REG_ASYNC0
logic__2049: blk_mem_gen_8
logic__439: logic__40
cic__222: cic
signinv__20: signinv__11
logic: logic
integrator__17: blk_mem_gen_11
muxpart__116: muxpart__116
reg__1155: reg__11
case__179: clk_wiz_0
datapath__1392: blk_mem_gen_10
reg__2881: reg__20
integrator__389: blk_mem_gen_11
blk_mem_gen_0__2: blk_mem_gen_0__2
cic__142: cic
reg__918: reg__11
reg__1772: RTL_MUX10
logic__446: logic__40
reg__1645: RTL_REG_ASYNC0
logic__1737: blk_mem_gen_8
differentiator__991: differentiator
integrator__163: blk_mem_gen_11
cic__175: cic
logic__2204: logic__41
counter__400: RTL_REG_SYNC2
integrator__674: blk_mem_gen_11
logic__2217: blk_mem_gen_8
ram: ram
mux_shift__22: mux_shift
case__260: clk_wiz_0
logic__390: logic__40
reg__459: RTL_REG_ASYNC0
reg__2008: RTL_REG_ASYNC0
datapath__586: RTL_ADD0
datapath__719: RTL_REG_ASYNC1
logic__1582: logic__40
reg__2967: reg__18
logic__2042: RTL_OR1
mux_shift__29: mux_shift
counter__996: RTL_REG_SYNC2
differentiator__220: differentiator
reg__2354: reg__11
logic__2267: state_machine
logic__1042: RTL_OR1
reg__486: blk_mem_gen_9
integrator__197: blk_mem_gen_11
datapath__96: blk_mem_gen_10
logic__798: logic__40
reg__962: reg__11
datapath__112: RTL_ADD0
reg__3048: RTL_ADD20
logic__437: logic__40
reg__2147: blk_mem_gen_9
reg__1821: RTL_REG_ASYNC0
datapath__1376: blk_mem_gen_10
datapath__173: RTL_REG_ASYNC1
reg__1027: RTL_REG_ASYNC0
differentiator__386: differentiator
reg__827: blk_mem_gen_9
reg__498: multi_ddr_to_sdr
differentiator__21: differentiator
reg__2462: reg__11
counter__762: RTL_REG_SYNC2
reg__2586: RTL_MUX10
reg__1950: multi_ddr_to_sdr
muxpart__42: muxpart__42
logic__1834: RTL_OR1
logic__1662: logic__40
reg__982: multi_ddr_to_sdr
integrator__559: blk_mem_gen_11
reg__615: RTL_REG_ASYNC0
case__162: clk_wiz_0
muxpart__25: muxpart__25
logic__549: logic__40
datapath__1463: RTL_REG_ASYNC1
counter__890: RTL_REG_SYNC2
reg__1678: RTL_REG_ASYNC0
counter__69: RTL_REG_SYNC2
differentiator__371: differentiator
counter__444: RTL_REG_SYNC2
blk_mem_gen_17: blk_mem_gen_17
counter__745: RTL_REG_SYNC2
reg__2415: RTL_REG_ASYNC0
datapath__1043: RTL_REG_ASYNC1
logic__1019: state_machine
integrator__365: blk_mem_gen_11
datapath__470: blk_mem_gen_10
differentiator__632: differentiator
logic__575: logic__40
logic__357: logic__40
logic__2273: blk_mem_gen_8
logic__1786: RTL_OR1
case__175: clk_wiz_0
counter__89: RTL_REG_SYNC2
reg__1443: blk_mem_gen_9
reg__213: RTL_REG_ASYNC0
logic__1967: logic__40
integrator__652: blk_mem_gen_11
datapath__1517: RTL_REG_ASYNC1
reg__1593: reg__11
datapath__1102: RTL_ADD0
integrator__398: blk_mem_gen_11
counter__297: RTL_REG_SYNC2
differentiator__228: differentiator
mux_shift__50: mux_shift
logic__583: logic__40
reg__1315: RTL_REG_ASYNC0
reg__390: reg__11
reg__2840: reg__19
datapath__1305: blk_mem_gen_10
logic__1107: state_machine
datapath__134: blk_mem_gen_10
logic__1736: logic__40
counter__898: RTL_REG_SYNC2
differentiator__401: differentiator
differentiator__163: differentiator
logic__1830: logic__40
case__26: case__26
logic__624: logic__40
datapath__909: blk_mem_gen_10
reg__1455: multi_ddr_to_sdr
differentiator__924: differentiator
reg__922: reg__11
logic__1539: state_machine
logic__1422: logic__40
datapath__181: blk_mem_gen_10
differentiator__221: differentiator
reg__1255: RTL_MUX10
reg__2921: reg__19
reg__1495: RTL_REG_ASYNC0
reg__3057: cic_array
case__216: clk_wiz_0
cic__102: cic
reg__2537: reg__11
logic__735: logic__40
reg__1016: RTL_REG_ASYNC0
reg__2234: RTL_MUX10
datapath__779: RTL_REG_ASYNC1
reg__1240: RTL_REG_ASYNC0
reg__1224: multi_ddr_to_sdr
cic__131: cic
counter__941: RTL_REG_SYNC2
logic__1058: RTL_OR1
logic__1190: logic__40
counter__580: RTL_REG_SYNC2
datapath__646: RTL_ADD0
reg__1959: RTL_MUX10
mux_shift__44: mux_shift
logic__1820: logic__41
integrator__399: blk_mem_gen_11
differentiator__901: differentiator
counter__830: RTL_REG_SYNC2
differentiator__766: differentiator
differentiator__44: differentiator
counter__230: RTL_REG_SYNC2
reg__821: reg__11
datapath__680: blk_mem_gen_10
reg__2916: reg__18
logic__2385: logic__303
datapath__949: blk_mem_gen_10
reg__446: RTL_REG_ASYNC0
logic__404: logic__41
logic__409: blk_mem_gen_8
logic__587: state_machine
case__266: clk_wiz_0
reg__2431: reg__11
differentiator__905: differentiator
reg__2228: RTL_REG_ASYNC0
case__209: clk_wiz_0
counter__499: counter__3
logic__1984: logic__40
datapath__416: blk_mem_gen_10
logic__2046: logic__40
logic__2300: logic__41
logic__853: logic__40
datapath__308: blk_mem_gen_10
integrator__729: blk_mem_gen_11
reg__3014: reg__19
datapath__281: RTL_REG_ASYNC1
datapath__92: blk_mem_gen_10
logic__997: logic__40
reg__2319: reg__11
reg__573: RTL_MUX10
counter__636: RTL_REG_SYNC2
logic__1288: logic__40
differentiator__506: differentiator
logic__1969: blk_mem_gen_8
reg__688: RTL_REG_ASYNC0
datapath__172: RTL_ADD0
datapath__813: blk_mem_gen_10
reg__2031: reg__11
reg__2689: reg__11
counter__336: RTL_REG_SYNC2
reg__1970: RTL_MUX10
counter__250: RTL_REG_SYNC2
integrator__321: blk_mem_gen_11
differentiator__363: differentiator
datapath__535: blk_mem_gen_10
reg__1025: blk_mem_gen_9
datapath__576: blk_mem_gen_10
integrator__428: blk_mem_gen_11
case__145: clk_wiz_0
datapath__1266: blk_mem_gen_10
differentiator__928: differentiator
differentiator__443: differentiator
reg__1247: RTL_REG_ASYNC0
logic__2313: blk_mem_gen_8
reg__2494: RTL_REG_ASYNC0
logic__728: logic__40
logic__640: logic__40
differentiator__1001: differentiator
reg__832: reg__11
cic__236: cic
reg__3018: reg__18
counter__419: counter__3
reg__1475: RTL_MUX10
reg__2754: RTL_REG_ASYNC0
