/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU0_INTTYPE7
#define SCL__0__MASK 0x80u
#define SCL__0__PC CYREG_PRT0_PC7
#define SCL__0__PORT 0u
#define SCL__0__SHIFT 7u
#define SCL__AG CYREG_PRT0_AG
#define SCL__AMUX CYREG_PRT0_AMUX
#define SCL__BIE CYREG_PRT0_BIE
#define SCL__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCL__BYP CYREG_PRT0_BYP
#define SCL__CTL CYREG_PRT0_CTL
#define SCL__DM0 CYREG_PRT0_DM0
#define SCL__DM1 CYREG_PRT0_DM1
#define SCL__DM2 CYREG_PRT0_DM2
#define SCL__DR CYREG_PRT0_DR
#define SCL__INP_DIS CYREG_PRT0_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCL__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCL__LCD_EN CYREG_PRT0_LCD_EN
#define SCL__MASK 0x80u
#define SCL__PORT 0u
#define SCL__PRT CYREG_PRT0_PRT
#define SCL__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCL__PS CYREG_PRT0_PS
#define SCL__SHIFT 7u
#define SCL__SLW CYREG_PRT0_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU12_INTTYPE3
#define SDA__0__MASK 0x08u
#define SDA__0__PC CYREG_PRT12_PC3
#define SDA__0__PORT 12u
#define SDA__0__SHIFT 3u
#define SDA__AG CYREG_PRT12_AG
#define SDA__BIE CYREG_PRT12_BIE
#define SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA__BYP CYREG_PRT12_BYP
#define SDA__DM0 CYREG_PRT12_DM0
#define SDA__DM1 CYREG_PRT12_DM1
#define SDA__DM2 CYREG_PRT12_DM2
#define SDA__DR CYREG_PRT12_DR
#define SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA__MASK 0x08u
#define SDA__PORT 12u
#define SDA__PRT CYREG_PRT12_PRT
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA__PS CYREG_PRT12_PS
#define SDA__SHIFT 3u
#define SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA__SLW CYREG_PRT12_SLW

/* X_PWM */
#define X_PWM_OUT__0__INTTYPE CYREG_PICU0_INTTYPE0
#define X_PWM_OUT__0__MASK 0x01u
#define X_PWM_OUT__0__PC CYREG_PRT0_PC0
#define X_PWM_OUT__0__PORT 0u
#define X_PWM_OUT__0__SHIFT 0u
#define X_PWM_OUT__AG CYREG_PRT0_AG
#define X_PWM_OUT__AMUX CYREG_PRT0_AMUX
#define X_PWM_OUT__BIE CYREG_PRT0_BIE
#define X_PWM_OUT__BIT_MASK CYREG_PRT0_BIT_MASK
#define X_PWM_OUT__BYP CYREG_PRT0_BYP
#define X_PWM_OUT__CTL CYREG_PRT0_CTL
#define X_PWM_OUT__DM0 CYREG_PRT0_DM0
#define X_PWM_OUT__DM1 CYREG_PRT0_DM1
#define X_PWM_OUT__DM2 CYREG_PRT0_DM2
#define X_PWM_OUT__DR CYREG_PRT0_DR
#define X_PWM_OUT__INP_DIS CYREG_PRT0_INP_DIS
#define X_PWM_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define X_PWM_OUT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define X_PWM_OUT__LCD_EN CYREG_PRT0_LCD_EN
#define X_PWM_OUT__MASK 0x01u
#define X_PWM_OUT__PORT 0u
#define X_PWM_OUT__PRT CYREG_PRT0_PRT
#define X_PWM_OUT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define X_PWM_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define X_PWM_OUT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define X_PWM_OUT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define X_PWM_OUT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define X_PWM_OUT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define X_PWM_OUT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define X_PWM_OUT__PS CYREG_PRT0_PS
#define X_PWM_OUT__SHIFT 0u
#define X_PWM_OUT__SLW CYREG_PRT0_SLW
#define X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define X_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define X_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define X_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define X_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define X_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define X_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define X_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define X_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define X_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define X_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define X_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define X_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define X_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define X_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define X_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define X_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define X_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define X_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define X_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define X_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define X_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define X_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define X_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define X_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define X_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define X_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define X_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define X_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define X_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define X_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define X_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define X_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define X_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define X_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define X_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define X_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define X_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define X_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define X_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define X_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define X_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define X_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define X_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define X_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define X_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1

/* Y_PWM */
#define Y_PWM_OUT__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Y_PWM_OUT__0__MASK 0x10u
#define Y_PWM_OUT__0__PC CYREG_PRT0_PC4
#define Y_PWM_OUT__0__PORT 0u
#define Y_PWM_OUT__0__SHIFT 4u
#define Y_PWM_OUT__AG CYREG_PRT0_AG
#define Y_PWM_OUT__AMUX CYREG_PRT0_AMUX
#define Y_PWM_OUT__BIE CYREG_PRT0_BIE
#define Y_PWM_OUT__BIT_MASK CYREG_PRT0_BIT_MASK
#define Y_PWM_OUT__BYP CYREG_PRT0_BYP
#define Y_PWM_OUT__CTL CYREG_PRT0_CTL
#define Y_PWM_OUT__DM0 CYREG_PRT0_DM0
#define Y_PWM_OUT__DM1 CYREG_PRT0_DM1
#define Y_PWM_OUT__DM2 CYREG_PRT0_DM2
#define Y_PWM_OUT__DR CYREG_PRT0_DR
#define Y_PWM_OUT__INP_DIS CYREG_PRT0_INP_DIS
#define Y_PWM_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Y_PWM_OUT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Y_PWM_OUT__LCD_EN CYREG_PRT0_LCD_EN
#define Y_PWM_OUT__MASK 0x10u
#define Y_PWM_OUT__PORT 0u
#define Y_PWM_OUT__PRT CYREG_PRT0_PRT
#define Y_PWM_OUT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Y_PWM_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Y_PWM_OUT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Y_PWM_OUT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Y_PWM_OUT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Y_PWM_OUT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Y_PWM_OUT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Y_PWM_OUT__PS CYREG_PRT0_PS
#define Y_PWM_OUT__SHIFT 4u
#define Y_PWM_OUT__SLW CYREG_PRT0_SLW
#define Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Y_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Y_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Y_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Y_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Y_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Y_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define Y_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Y_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Y_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Y_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Y_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define Y_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Y_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define Y_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Y_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Y_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Y_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define Y_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Y_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define Y_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define Y_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define Y_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Y_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Y_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Y_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1

/* Z_PWM */
#define Z_PWM_OUT__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Z_PWM_OUT__0__MASK 0x40u
#define Z_PWM_OUT__0__PC CYREG_PRT0_PC6
#define Z_PWM_OUT__0__PORT 0u
#define Z_PWM_OUT__0__SHIFT 6u
#define Z_PWM_OUT__AG CYREG_PRT0_AG
#define Z_PWM_OUT__AMUX CYREG_PRT0_AMUX
#define Z_PWM_OUT__BIE CYREG_PRT0_BIE
#define Z_PWM_OUT__BIT_MASK CYREG_PRT0_BIT_MASK
#define Z_PWM_OUT__BYP CYREG_PRT0_BYP
#define Z_PWM_OUT__CTL CYREG_PRT0_CTL
#define Z_PWM_OUT__DM0 CYREG_PRT0_DM0
#define Z_PWM_OUT__DM1 CYREG_PRT0_DM1
#define Z_PWM_OUT__DM2 CYREG_PRT0_DM2
#define Z_PWM_OUT__DR CYREG_PRT0_DR
#define Z_PWM_OUT__INP_DIS CYREG_PRT0_INP_DIS
#define Z_PWM_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Z_PWM_OUT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Z_PWM_OUT__LCD_EN CYREG_PRT0_LCD_EN
#define Z_PWM_OUT__MASK 0x40u
#define Z_PWM_OUT__PORT 0u
#define Z_PWM_OUT__PRT CYREG_PRT0_PRT
#define Z_PWM_OUT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Z_PWM_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Z_PWM_OUT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Z_PWM_OUT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Z_PWM_OUT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Z_PWM_OUT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Z_PWM_OUT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Z_PWM_OUT__PS CYREG_PRT0_PS
#define Z_PWM_OUT__SHIFT 6u
#define Z_PWM_OUT__SLW CYREG_PRT0_SLW
#define Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Z_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Z_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Z_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Z_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define Z_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define Z_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define Z_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define Z_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Z_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Z_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Z_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define Z_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Z_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define Z_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Z_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define Z_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Z_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define Z_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Z_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define Z_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define Z_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define Z_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Z_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Z_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Z_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define Z_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define Z_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Z_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB01_A0
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB01_A1
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB01_D0
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB01_D1
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB01_F0
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB01_F1
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Z_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL

/* QUAD_A */
#define QUAD_A__0__INTTYPE CYREG_PICU3_INTTYPE3
#define QUAD_A__0__MASK 0x08u
#define QUAD_A__0__PC CYREG_PRT3_PC3
#define QUAD_A__0__PORT 3u
#define QUAD_A__0__SHIFT 3u
#define QUAD_A__AG CYREG_PRT3_AG
#define QUAD_A__AMUX CYREG_PRT3_AMUX
#define QUAD_A__BIE CYREG_PRT3_BIE
#define QUAD_A__BIT_MASK CYREG_PRT3_BIT_MASK
#define QUAD_A__BYP CYREG_PRT3_BYP
#define QUAD_A__CTL CYREG_PRT3_CTL
#define QUAD_A__DM0 CYREG_PRT3_DM0
#define QUAD_A__DM1 CYREG_PRT3_DM1
#define QUAD_A__DM2 CYREG_PRT3_DM2
#define QUAD_A__DR CYREG_PRT3_DR
#define QUAD_A__INP_DIS CYREG_PRT3_INP_DIS
#define QUAD_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define QUAD_A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define QUAD_A__LCD_EN CYREG_PRT3_LCD_EN
#define QUAD_A__MASK 0x08u
#define QUAD_A__PORT 3u
#define QUAD_A__PRT CYREG_PRT3_PRT
#define QUAD_A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define QUAD_A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define QUAD_A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define QUAD_A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define QUAD_A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define QUAD_A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define QUAD_A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define QUAD_A__PS CYREG_PRT3_PS
#define QUAD_A__SHIFT 3u
#define QUAD_A__SLW CYREG_PRT3_SLW

/* QUAD_B */
#define QUAD_B__0__INTTYPE CYREG_PICU3_INTTYPE4
#define QUAD_B__0__MASK 0x10u
#define QUAD_B__0__PC CYREG_PRT3_PC4
#define QUAD_B__0__PORT 3u
#define QUAD_B__0__SHIFT 4u
#define QUAD_B__AG CYREG_PRT3_AG
#define QUAD_B__AMUX CYREG_PRT3_AMUX
#define QUAD_B__BIE CYREG_PRT3_BIE
#define QUAD_B__BIT_MASK CYREG_PRT3_BIT_MASK
#define QUAD_B__BYP CYREG_PRT3_BYP
#define QUAD_B__CTL CYREG_PRT3_CTL
#define QUAD_B__DM0 CYREG_PRT3_DM0
#define QUAD_B__DM1 CYREG_PRT3_DM1
#define QUAD_B__DM2 CYREG_PRT3_DM2
#define QUAD_B__DR CYREG_PRT3_DR
#define QUAD_B__INP_DIS CYREG_PRT3_INP_DIS
#define QUAD_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define QUAD_B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define QUAD_B__LCD_EN CYREG_PRT3_LCD_EN
#define QUAD_B__MASK 0x10u
#define QUAD_B__PORT 3u
#define QUAD_B__PRT CYREG_PRT3_PRT
#define QUAD_B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define QUAD_B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define QUAD_B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define QUAD_B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define QUAD_B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define QUAD_B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define QUAD_B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define QUAD_B__PS CYREG_PRT3_PS
#define QUAD_B__SHIFT 4u
#define QUAD_B__SLW CYREG_PRT3_SLW

/* I2C_IMU */
#define I2C_IMU_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_IMU_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_IMU_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_IMU_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_IMU_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_IMU_I2C_FF__D CYREG_I2C_D
#define I2C_IMU_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_IMU_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_IMU_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_IMU_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_IMU_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_IMU_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_IMU_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_IMU_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_IMU_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_IMU_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_IMU_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_IMU_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_IMU_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_IMU_I2C_IRQ__INTC_NUMBER 15u
#define I2C_IMU_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_IMU_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_IMU_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_IMU_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* QuadDec */
#define QuadDec_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_bQuadDec_Stsreg__0__POS 0
#define QuadDec_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_bQuadDec_Stsreg__1__POS 1
#define QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define QuadDec_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_bQuadDec_Stsreg__2__POS 2
#define QuadDec_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_bQuadDec_Stsreg__3__POS 3
#define QuadDec_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define QuadDec_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_isr__INTC_MASK 0x02u
#define QuadDec_isr__INTC_NUMBER 1u
#define QuadDec_isr__INTC_PRIOR_NUM 7u
#define QuadDec_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define QuadDec_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UPDATE_UI */
#define UPDATE_UI__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UPDATE_UI__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UPDATE_UI__INTC_MASK 0x01u
#define UPDATE_UI__INTC_NUMBER 0u
#define UPDATE_UI__INTC_PRIOR_NUM 7u
#define UPDATE_UI__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define UPDATE_UI__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UPDATE_UI__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* X_DIR_OUT */
#define X_DIR_OUT__0__INTTYPE CYREG_PICU15_INTTYPE2
#define X_DIR_OUT__0__MASK 0x04u
#define X_DIR_OUT__0__PC CYREG_IO_PC_PRT15_PC2
#define X_DIR_OUT__0__PORT 15u
#define X_DIR_OUT__0__SHIFT 2u
#define X_DIR_OUT__AG CYREG_PRT15_AG
#define X_DIR_OUT__AMUX CYREG_PRT15_AMUX
#define X_DIR_OUT__BIE CYREG_PRT15_BIE
#define X_DIR_OUT__BIT_MASK CYREG_PRT15_BIT_MASK
#define X_DIR_OUT__BYP CYREG_PRT15_BYP
#define X_DIR_OUT__CTL CYREG_PRT15_CTL
#define X_DIR_OUT__DM0 CYREG_PRT15_DM0
#define X_DIR_OUT__DM1 CYREG_PRT15_DM1
#define X_DIR_OUT__DM2 CYREG_PRT15_DM2
#define X_DIR_OUT__DR CYREG_PRT15_DR
#define X_DIR_OUT__INP_DIS CYREG_PRT15_INP_DIS
#define X_DIR_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define X_DIR_OUT__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define X_DIR_OUT__LCD_EN CYREG_PRT15_LCD_EN
#define X_DIR_OUT__MASK 0x04u
#define X_DIR_OUT__PORT 15u
#define X_DIR_OUT__PRT CYREG_PRT15_PRT
#define X_DIR_OUT__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define X_DIR_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define X_DIR_OUT__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define X_DIR_OUT__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define X_DIR_OUT__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define X_DIR_OUT__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define X_DIR_OUT__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define X_DIR_OUT__PS CYREG_PRT15_PS
#define X_DIR_OUT__SHIFT 2u
#define X_DIR_OUT__SLW CYREG_PRT15_SLW

/* Y_DIR_OUT */
#define Y_DIR_OUT__0__INTTYPE CYREG_PICU15_INTTYPE3
#define Y_DIR_OUT__0__MASK 0x08u
#define Y_DIR_OUT__0__PC CYREG_IO_PC_PRT15_PC3
#define Y_DIR_OUT__0__PORT 15u
#define Y_DIR_OUT__0__SHIFT 3u
#define Y_DIR_OUT__AG CYREG_PRT15_AG
#define Y_DIR_OUT__AMUX CYREG_PRT15_AMUX
#define Y_DIR_OUT__BIE CYREG_PRT15_BIE
#define Y_DIR_OUT__BIT_MASK CYREG_PRT15_BIT_MASK
#define Y_DIR_OUT__BYP CYREG_PRT15_BYP
#define Y_DIR_OUT__CTL CYREG_PRT15_CTL
#define Y_DIR_OUT__DM0 CYREG_PRT15_DM0
#define Y_DIR_OUT__DM1 CYREG_PRT15_DM1
#define Y_DIR_OUT__DM2 CYREG_PRT15_DM2
#define Y_DIR_OUT__DR CYREG_PRT15_DR
#define Y_DIR_OUT__INP_DIS CYREG_PRT15_INP_DIS
#define Y_DIR_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Y_DIR_OUT__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Y_DIR_OUT__LCD_EN CYREG_PRT15_LCD_EN
#define Y_DIR_OUT__MASK 0x08u
#define Y_DIR_OUT__PORT 15u
#define Y_DIR_OUT__PRT CYREG_PRT15_PRT
#define Y_DIR_OUT__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Y_DIR_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Y_DIR_OUT__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Y_DIR_OUT__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Y_DIR_OUT__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Y_DIR_OUT__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Y_DIR_OUT__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Y_DIR_OUT__PS CYREG_PRT15_PS
#define Y_DIR_OUT__SHIFT 3u
#define Y_DIR_OUT__SLW CYREG_PRT15_SLW

/* Z_DIR_OUT */
#define Z_DIR_OUT__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Z_DIR_OUT__0__MASK 0x04u
#define Z_DIR_OUT__0__PC CYREG_PRT12_PC2
#define Z_DIR_OUT__0__PORT 12u
#define Z_DIR_OUT__0__SHIFT 2u
#define Z_DIR_OUT__AG CYREG_PRT12_AG
#define Z_DIR_OUT__BIE CYREG_PRT12_BIE
#define Z_DIR_OUT__BIT_MASK CYREG_PRT12_BIT_MASK
#define Z_DIR_OUT__BYP CYREG_PRT12_BYP
#define Z_DIR_OUT__DM0 CYREG_PRT12_DM0
#define Z_DIR_OUT__DM1 CYREG_PRT12_DM1
#define Z_DIR_OUT__DM2 CYREG_PRT12_DM2
#define Z_DIR_OUT__DR CYREG_PRT12_DR
#define Z_DIR_OUT__INP_DIS CYREG_PRT12_INP_DIS
#define Z_DIR_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Z_DIR_OUT__MASK 0x04u
#define Z_DIR_OUT__PORT 12u
#define Z_DIR_OUT__PRT CYREG_PRT12_PRT
#define Z_DIR_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Z_DIR_OUT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Z_DIR_OUT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Z_DIR_OUT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Z_DIR_OUT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Z_DIR_OUT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Z_DIR_OUT__PS CYREG_PRT12_PS
#define Z_DIR_OUT__SHIFT 2u
#define Z_DIR_OUT__SIO_CFG CYREG_PRT12_SIO_CFG
#define Z_DIR_OUT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Z_DIR_OUT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Z_DIR_OUT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Z_DIR_OUT__SLW CYREG_PRT12_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x01u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x02u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x02u

/* ADC_DelSig_1 */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* Output_Enable */
#define Output_Enable_Sync_ctrl_reg__0__MASK 0x01u
#define Output_Enable_Sync_ctrl_reg__0__POS 0
#define Output_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Output_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Output_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Output_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Output_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Output_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Output_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Output_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Output_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Output_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Output_Enable_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB01_CTL
#define Output_Enable_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Output_Enable_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB01_CTL
#define Output_Enable_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Output_Enable_Sync_ctrl_reg__MASK 0x01u
#define Output_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Output_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Output_Enable_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB01_MSK

/* Encoder_Button */
#define Encoder_Button__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Encoder_Button__0__MASK 0x04u
#define Encoder_Button__0__PC CYREG_PRT3_PC2
#define Encoder_Button__0__PORT 3u
#define Encoder_Button__0__SHIFT 2u
#define Encoder_Button__AG CYREG_PRT3_AG
#define Encoder_Button__AMUX CYREG_PRT3_AMUX
#define Encoder_Button__BIE CYREG_PRT3_BIE
#define Encoder_Button__BIT_MASK CYREG_PRT3_BIT_MASK
#define Encoder_Button__BYP CYREG_PRT3_BYP
#define Encoder_Button__CTL CYREG_PRT3_CTL
#define Encoder_Button__DM0 CYREG_PRT3_DM0
#define Encoder_Button__DM1 CYREG_PRT3_DM1
#define Encoder_Button__DM2 CYREG_PRT3_DM2
#define Encoder_Button__DR CYREG_PRT3_DR
#define Encoder_Button__INP_DIS CYREG_PRT3_INP_DIS
#define Encoder_Button__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Encoder_Button__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Encoder_Button__LCD_EN CYREG_PRT3_LCD_EN
#define Encoder_Button__MASK 0x04u
#define Encoder_Button__PORT 3u
#define Encoder_Button__PRT CYREG_PRT3_PRT
#define Encoder_Button__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Encoder_Button__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Encoder_Button__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Encoder_Button__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Encoder_Button__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Encoder_Button__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Encoder_Button__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Encoder_Button__PS CYREG_PRT3_PS
#define Encoder_Button__SHIFT 2u
#define Encoder_Button__SLW CYREG_PRT3_SLW

/* UpdateTimer_UI */
#define UpdateTimer_UI_TimerHW__CAP0 CYREG_TMR0_CAP0
#define UpdateTimer_UI_TimerHW__CAP1 CYREG_TMR0_CAP1
#define UpdateTimer_UI_TimerHW__CFG0 CYREG_TMR0_CFG0
#define UpdateTimer_UI_TimerHW__CFG1 CYREG_TMR0_CFG1
#define UpdateTimer_UI_TimerHW__CFG2 CYREG_TMR0_CFG2
#define UpdateTimer_UI_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define UpdateTimer_UI_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define UpdateTimer_UI_TimerHW__PER0 CYREG_TMR0_PER0
#define UpdateTimer_UI_TimerHW__PER1 CYREG_TMR0_PER1
#define UpdateTimer_UI_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define UpdateTimer_UI_TimerHW__PM_ACT_MSK 0x01u
#define UpdateTimer_UI_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define UpdateTimer_UI_TimerHW__PM_STBY_MSK 0x01u
#define UpdateTimer_UI_TimerHW__RT0 CYREG_TMR0_RT0
#define UpdateTimer_UI_TimerHW__RT1 CYREG_TMR0_RT1
#define UpdateTimer_UI_TimerHW__SR0 CYREG_TMR0_SR0

/* XYZ_Direction_Select */
#define XYZ_Direction_Select_Sync_ctrl_reg__0__MASK 0x01u
#define XYZ_Direction_Select_Sync_ctrl_reg__0__POS 0
#define XYZ_Direction_Select_Sync_ctrl_reg__1__MASK 0x02u
#define XYZ_Direction_Select_Sync_ctrl_reg__1__POS 1
#define XYZ_Direction_Select_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define XYZ_Direction_Select_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define XYZ_Direction_Select_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define XYZ_Direction_Select_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define XYZ_Direction_Select_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define XYZ_Direction_Select_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define XYZ_Direction_Select_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define XYZ_Direction_Select_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define XYZ_Direction_Select_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define XYZ_Direction_Select_Sync_ctrl_reg__2__MASK 0x04u
#define XYZ_Direction_Select_Sync_ctrl_reg__2__POS 2
#define XYZ_Direction_Select_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define XYZ_Direction_Select_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define XYZ_Direction_Select_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define XYZ_Direction_Select_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define XYZ_Direction_Select_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define XYZ_Direction_Select_Sync_ctrl_reg__MASK 0x07u
#define XYZ_Direction_Select_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define XYZ_Direction_Select_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define XYZ_Direction_Select_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "3HC_Firmware_0_1"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008002u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
