(* UserExecFacts.v -- pure U-mode [execute] facts for the trap-producing
   instruction families, feeding the classification's per-family
   obligations (UserArms.v):

     ECALL / EBREAK       -> [rv64d_types.Trap (User, make_sync_exception
                             e xv, pc)] with the state UNCHANGED -- these
                             feed [execute_trap_obligation] directly
                             (E_U_EnvCall's tval is None for any xv, so
                             the [make_sync_exception] spelling matches
                             execute_ECALL's literal record).
     MRET / SRET / WFI /
     the sfence family    -> [Illegal_Instruction tt] with the state
                             UNCHANGED (every privileged instruction is
                             illegal at User; WFI because
                             [plat_wfi_available_to_usermode = false]) --
                             these feed [illegal_obligation], whose step
                             shape delivers E_Illegal_Instr with the
                             INSTRUCTION BITS as tval
                             ([exec_riscv_step_execute_illegal],
                             UserTrap.v).  SINVAL_VMA is an [ExecuteAs]
                             redirection to SFENCE_VMA.

   All lemmas are stated at an ARBITRARY state with the two lookups the
   clauses read (cur_privilege = User, PC) -- no page-table or fetch
   machinery is involved.                                                 *)
From Stdlib Require Import ZArith Bool Lia.
From stdpp Require Import gmap bitvector.definitions.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvLang RiscvExec RiscvTryStep RiscvFetchExec.
Require Import Riscv.rv64d_types Riscv.rv64d.
Require Import HartMemRun.
Local Open Scope Z_scope.
Import Defs.

(* ===================================================================== *)
(* THE [goodmb] TWINS (the <exec, goodmb> pair convention).               *)
(*                                                                        *)
(* Every [exec_X] below has a [goodmb_X] immediately after it with the     *)
(* SAME binders and hypotheses, plus the FOOTPRINT hypotheses -- one       *)
(* [Dr r = true] per register the stretch READS and one [Dw r = true] per  *)
(* register it WRITES -- stated over abstract [Dr]/[Dw] so nothing here    *)
(* depends on the tier's frame sets ([HartMemRun.goodmb_mono] specialises  *)
(* them for free).  All of them are at [mm := ∅]: these families touch no  *)
(* memory, and [HartMemRun.goodmb_map_mono] lifts an ∅-certificate to any  *)
(* map, so a caller standing on the whole user image loses nothing.        *)
(*                                                                        *)
(* THE ASSEMBLY IS THE EXEC PROOF, NODE FOR NODE, with [exec_bind_Some]    *)
(* replaced by [HartMemRun.goodmb_bind_empty] and the head's [exec] fact   *)
(* PAIRED with the head's own certificate: the three goals an              *)
(* [erewrite goodmb_bind_empty] leaves are (the rewritten tail, the head's *)
(* certificate, the head's [exec] fact), in that order.                    *)
(* ===================================================================== *)


Lemma exec_execute_ECALL_U (s : mstate) (va : mword 64) :
  register_lookup cur_privilege s.(sregs) = User ->
  register_lookup PC s.(sregs) = va ->
  exec (execute (ECALL tt)) s
    = Some (rv64d_types.Trap
              (User, make_sync_exception (E_U_EnvCall tt) (zeros' 64), va), s).
Proof.
  intros Hpriv Hpc.
  change (execute (ECALL tt)) with (execute_ECALL tt).
  unfold execute_ECALL.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
  rewrite Hpriv. cbn match.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_returnM (E_U_EnvCall tt) s)). cbn beta.
  cbv zeta.
  unfold trap.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
  rewrite Hpriv.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg PC s)). cbn beta.
  rewrite Hpc.
  apply exec_returnm.
Qed.

Lemma goodmb_execute_ECALL_U (Dr Dw : register -> bool) (s : mstate) (va : mword 64) :
  Dr cur_privilege = true -> Dr PC = true ->
  register_lookup cur_privilege s.(sregs) = User ->
  register_lookup PC s.(sregs) = va ->
  goodmb Dr Dw (execute (ECALL tt)) s ∅ = true.
Proof.
  intros HDp HDpc Hpriv Hpc.
  change (execute (ECALL tt)) with (execute_ECALL tt).
  unfold execute_ECALL.
  gm_rr cur_privilege HDp. rewrite Hpriv. cbn match.
  gm_pure. cbv zeta. unfold trap.
  gm_rr cur_privilege HDp. rewrite Hpriv.
  gm_rr PC HDpc.
  apply goodmb_returnm.
Qed.

Lemma exec_execute_EBREAK_U (s : mstate) (va : mword 64) :
  register_lookup cur_privilege s.(sregs) = User ->
  register_lookup PC s.(sregs) = va ->
  exec (execute (EBREAK tt)) s
    = Some (rv64d_types.Trap
              (User, make_sync_exception (E_Breakpoint Brk_Software) va, va), s).
Proof.
  intros Hpriv Hpc.
  change (execute (EBREAK tt)) with (execute_EBREAK tt).
  unfold execute_EBREAK.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg PC s)). cbn beta.
  rewrite Hpc.
  unfold trap.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
  rewrite Hpriv.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg PC s)). cbn beta.
  rewrite Hpc.
  apply exec_returnm.
Qed.

Lemma goodmb_execute_EBREAK_U (Dr Dw : register -> bool) (s : mstate) (va : mword 64) :
  Dr cur_privilege = true -> Dr PC = true ->
  register_lookup cur_privilege s.(sregs) = User ->
  register_lookup PC s.(sregs) = va ->
  goodmb Dr Dw (execute (EBREAK tt)) s ∅ = true.
Proof.
  intros HDp HDpc Hpriv Hpc.
  change (execute (EBREAK tt)) with (execute_EBREAK tt).
  unfold execute_EBREAK.
  gm_rr PC HDpc. rewrite Hpc. unfold trap.
  gm_rr cur_privilege HDp. rewrite Hpriv.
  gm_rr PC HDpc.
  apply goodmb_returnm.
Qed.

Lemma exec_execute_MRET_U (s : mstate) :
  register_lookup cur_privilege s.(sregs) = User ->
  exec (execute (MRET tt)) s = Some (Illegal_Instruction tt, s).
Proof.
  intros Hpriv.
  change (execute (MRET tt)) with (execute_MRET tt).
  unfold execute_MRET.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
  rewrite Hpriv.
  replace (generic_neq User Machine) with true by reflexivity. cbn match.
  apply exec_returnm.
Qed.

Lemma goodmb_execute_MRET_U (Dr Dw : register -> bool) (s : mstate) :
  Dr cur_privilege = true ->
  register_lookup cur_privilege s.(sregs) = User ->
  goodmb Dr Dw (execute (MRET tt)) s ∅ = true.
Proof.
  intros HDp Hpriv.
  change (execute (MRET tt)) with (execute_MRET tt).
  unfold execute_MRET.
  gm_rr cur_privilege HDp. rewrite Hpriv.
  replace (generic_neq User Machine) with true by reflexivity. cbn match.
  apply goodmb_returnm.
Qed.

Lemma exec_execute_SRET_U (s : mstate) :
  register_lookup cur_privilege s.(sregs) = User ->
  exec (execute (SRET tt)) s = Some (Illegal_Instruction tt, s).
Proof.
  intros Hpriv.
  change (execute (SRET tt)) with (execute_SRET tt).
  unfold execute_SRET.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
  rewrite Hpriv. cbn match.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_returnM true s)). cbn beta.
  cbn match.
  apply exec_returnm.
Qed.

Lemma goodmb_execute_SRET_U (Dr Dw : register -> bool) (s : mstate) :
  Dr cur_privilege = true ->
  register_lookup cur_privilege s.(sregs) = User ->
  goodmb Dr Dw (execute (SRET tt)) s ∅ = true.
Proof.
  intros HDp Hpriv.
  change (execute (SRET tt)) with (execute_SRET tt).
  unfold execute_SRET.
  gm_rr cur_privilege HDp. rewrite Hpriv. cbn match.
  gm_pure. cbn match.
  apply goodmb_returnm.
Qed.

Lemma exec_execute_WFI_U (s : mstate) :
  register_lookup cur_privilege s.(sregs) = User ->
  exec (execute (WFI tt)) s = Some (Illegal_Instruction tt, s).
Proof.
  intros Hpriv.
  change (execute (WFI tt)) with (execute_WFI tt).
  unfold execute_WFI.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
  rewrite Hpriv. cbn match.
  apply exec_returnm.
Qed.

Lemma goodmb_execute_WFI_U (Dr Dw : register -> bool) (s : mstate) :
  Dr cur_privilege = true ->
  register_lookup cur_privilege s.(sregs) = User ->
  goodmb Dr Dw (execute (WFI tt)) s ∅ = true.
Proof.
  intros HDp Hpriv.
  change (execute (WFI tt)) with (execute_WFI tt).
  unfold execute_WFI.
  gm_rr cur_privilege HDp. rewrite Hpriv. cbn match.
  apply goodmb_returnm.
Qed.

(* the sfence/sinval family: illegal at User.  SFENCE_VMA reads its two
   source registers (harmlessly, via the total [exec_rX_bits_gpr]) before
   the privilege check; the barrier sfences check privilege directly.
   SINVAL_VMA is a pure [ExecuteAs] REDIRECTION to SFENCE_VMA -- the
   classification composes it through the one-redirection path.           *)
Require Import WpGpr.

(* the model's Zicsr probe, certified: it reads nothing, and both the U-mode
   CSR gates ([UserCsr]) and the trap tower ([UserTrap]) bottom out in it. *)
Lemma goodmb_hartSupports_Zicsr (Dr Dw : register -> bool) (s : mstate) mm :
  goodmb Dr Dw (hartSupports Ext_Zicsr) s mm = true.
Proof.
  unfold hartSupports. destruct (Defs.Zwf_guarded _).
  cbn [_rec_hartSupports]. unfold Defs.assert_exp'.
  replace (Z.geb (hartSupports_measure Ext_Zicsr) 0) with true by reflexivity.
  cbn match.
  erewrite goodmb_bind; [ | apply goodmb_returnm | apply (exec_returnM eq_refl s) ].
  apply goodmb_returnm.
Qed.

Lemma goodmb_rec_cE_Zicsr (Dr Dw : register -> bool) (s : mstate)
    (acc : Acc (Zwf 0) 0) mm :
  goodmb Dr Dw (_rec_currentlyEnabled Ext_Zicsr 0 acc) s mm = true.
Proof.
  destruct acc. cbn [_rec_currentlyEnabled]. unfold Defs.assert_exp'.
  replace (Z.geb 0 0) with true by reflexivity. cbn match.
  erewrite goodmb_bind; [ | apply goodmb_returnm | apply (exec_returnM eq_refl s) ].
  cbn match. apply goodmb_hartSupports_Zicsr.
Qed.

(* ---------------------------------------------------------------------- *)
(* THE ONE NODE NO WALKER TAKES: a SYMBOLIC register index.  [rX_bits] /    *)
(* [wX_bits] are certified by the same 32-way [lia] split                   *)
(* [WpGpr.exec_rX_bits_gpr] uses, and the durable notes' rule that a     *)
(* FOOTPRINT CANNOT RUN SYMBOLIC OPERANDS does not bind here:    *)
(* nothing ever COMPUTES the walker, so the certificate only has to name    *)
(* the register [gpr_of_Z] picks.  (The twin lives here rather than beside  *)
(* [exec_rX_bits_gpr] in [WpGpr.v] for the reason [HartMFrame.swp_rX_bits]  *)
(* does: [WpGpr.v] has ~1080 dependents and must not grow a [HartMemRun]    *)
(* edge.)                                                                   *)
(*                                                                         *)
(* Both are stated at an ARBITRARY byte map -- they are free there and the  *)
(* memory families want them at a real one.                                 *)
(*                                                                         *)
(* THE PEEL IS [etransitivity] + [apply], never [rewrite]: the [gpr_of_Z]   *)
(* case is reached by CONVERSION out of the model's 32-way [Z.eqb] chain,   *)
(* which no [cbn] flag set reduces, and [etransitivity] unifies against one *)
(* side only (the durable notes' register-file-tower rule).                 *)
(* ---------------------------------------------------------------------- *)

Ltac gpr32 i :=
  pose proof (uint5_lt i) as Hb;
  assert (Hc : uint i = 0 \/ uint i = 1 \/ uint i = 2 \/ uint i = 3 \/ uint i = 4 \/
    uint i = 5 \/ uint i = 6 \/ uint i = 7 \/ uint i = 8 \/ uint i = 9 \/ uint i = 10 \/
    uint i = 11 \/ uint i = 12 \/ uint i = 13 \/ uint i = 14 \/ uint i = 15 \/ uint i = 16 \/
    uint i = 17 \/ uint i = 18 \/ uint i = 19 \/ uint i = 20 \/ uint i = 21 \/ uint i = 22 \/
    uint i = 23 \/ uint i = 24 \/ uint i = 25 \/ uint i = 26 \/ uint i = 27 \/ uint i = 28 \/
    uint i = 29 \/ uint i = 30 \/ uint i = 31) by lia;
  destruct Hc as [H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|[H|H]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]].

Lemma goodmb_rX_bits_gpr (Dr Dw : register -> bool) (i : mword 5) (s : mstate)
    mm :
  (uint i <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i))) = true) ->
  goodmb Dr Dw (rX_bits (Regidx i)) s mm = true.
Proof.
  intros HD. gpr32 i.
  1:{ unfold rX_bits, rX. rewrite H. cbn match. reflexivity. }
  all: specialize (HD ltac:(rewrite H; lia));
       rewrite H in HD;
       unfold rX_bits, rX; rewrite H;
       etransitivity; [ apply goodmb_read_reg | exact HD ].
Qed.

Lemma goodmb_wX_bits_gpr (Dr Dw : register -> bool) (i : mword 5) (v : mword 64)
    (s : mstate) mm :
  (uint i <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint i))) = true) ->
  goodmb Dr Dw (wX_bits (Regidx i) v) s mm = true.
Proof.
  intros HD. gpr32 i.
  1:{ unfold wX_bits, wX. rewrite H. cbn match. reflexivity. }
  all: specialize (HD ltac:(rewrite H; lia));
       rewrite H in HD;
       unfold wX_bits, wX; rewrite H;
       etransitivity; [ apply goodmb_write_reg | exact HD ].
Qed.

Ltac gm_rd i H :=
  erewrite goodmb_bind_empty;
    [ | apply goodmb_rX_bits_gpr, H | apply (exec_rX_bits_gpr i _) ].

Ltac gm_rd_pure i H :=
  erewrite goodmb_bind_empty;
    [ | erewrite goodmb_bind_empty;
        [ apply goodmb_returnm | apply goodmb_rX_bits_gpr, H
        | apply (exec_rX_bits_gpr i _) ]
    | erewrite exec_bind_Some;
        [ apply exec_returnm | apply (exec_rX_bits_gpr i _) ] ].

Ltac gm_wr d H :=
  erewrite goodmb_bind0_empty;
    [ | apply goodmb_wX_bits_gpr, H | apply (exec_wX_bits_gpr d _ _) ].

Ltac gm_rd2_pure i1 i2 H1 H2 :=
  erewrite goodmb_bind_empty;
    [ | erewrite goodmb_bind_empty;
        [ erewrite goodmb_bind_empty;
            [ apply goodmb_returnm | apply goodmb_rX_bits_gpr, H2
            | apply (exec_rX_bits_gpr i2 _) ]
        | apply goodmb_rX_bits_gpr, H1 | apply (exec_rX_bits_gpr i1 _) ]
    | erewrite exec_bind_Some;
        [ erewrite exec_bind_Some;
            [ apply exec_returnm | apply (exec_rX_bits_gpr i2 _) ]
        | apply (exec_rX_bits_gpr i1 _) ] ].

Ltac gm_rrw i1 i2 ird H1 H2 Hd :=
  gm_rd i1 H1; cbn beta; cbv zeta;
  gm_rd i2 H2; cbn beta; cbv zeta;
  gm_wr ird Hd; apply goodmb_returnm.

Ltac gm_rw i1 ird H1 Hd :=
  gm_rd i1 H1; cbn beta; cbv zeta; gm_wr ird Hd; apply goodmb_returnm.


Lemma exec_execute_SFENCE_VMA_U (i1 i2 : mword 5) (s : mstate) :
  register_lookup cur_privilege s.(sregs) = User ->
  exec (execute (SFENCE_VMA (Regidx i1, Regidx i2))) s
    = Some (Illegal_Instruction tt, s).
Proof.
  intros Hpriv.
  change (execute (SFENCE_VMA (Regidx i1, Regidx i2)))
    with (execute_SFENCE_VMA (Regidx i1) (Regidx i2)).
  unfold execute_SFENCE_VMA.
  destruct (generic_neq (Regidx i1) zreg) eqn:E1;
  destruct (generic_neq (Regidx i2) zreg) eqn:E2.
  - erewrite exec_bind_Some.
    2:{ erewrite exec_bind_Some; [ apply exec_returnm | apply (exec_rX_bits_gpr i1 s) ]. }
    cbn beta.
    erewrite exec_bind_Some.
    2:{ erewrite exec_bind_Some; [ apply exec_returnm | apply (exec_rX_bits_gpr i2 s) ]. }
    cbn beta.
    rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
    rewrite Hpriv. cbn match.
    apply exec_returnm.
  - erewrite exec_bind_Some.
    2:{ erewrite exec_bind_Some; [ apply exec_returnm | apply (exec_rX_bits_gpr i1 s) ]. }
    cbn beta.
    rewrite (exec_bind_Some _ _ _ _ _ (exec_returnM (@None (mword 16)) s)). cbn beta.
    rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
    rewrite Hpriv. cbn match.
    apply exec_returnm.
  - rewrite (exec_bind_Some _ _ _ _ _ (exec_returnM (@None (mword 64)) s)). cbn beta.
    erewrite exec_bind_Some.
    2:{ erewrite exec_bind_Some; [ apply exec_returnm | apply (exec_rX_bits_gpr i2 s) ]. }
    cbn beta.
    rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
    rewrite Hpriv. cbn match.
    apply exec_returnm.
  - rewrite (exec_bind_Some _ _ _ _ _ (exec_returnM (@None (mword 64)) s)). cbn beta.
    rewrite (exec_bind_Some _ _ _ _ _ (exec_returnM (@None (mword 16)) s)). cbn beta.
    rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
    rewrite Hpriv. cbn match.
    apply exec_returnm.
Qed.

Lemma goodmb_execute_SFENCE_VMA_U (Dr Dw : register -> bool) (i1 i2 : mword 5)
    (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  Dr cur_privilege = true ->
  register_lookup cur_privilege s.(sregs) = User ->
  goodmb Dr Dw (execute (SFENCE_VMA (Regidx i1, Regidx i2))) s ∅ = true.
Proof.
  intros H1 H2 HDp Hpriv.
  change (execute (SFENCE_VMA (Regidx i1, Regidx i2)))
    with (execute_SFENCE_VMA (Regidx i1) (Regidx i2)).
  unfold execute_SFENCE_VMA.
  destruct (generic_neq (Regidx i1) zreg) eqn:E1;
  destruct (generic_neq (Regidx i2) zreg) eqn:E2.
  - gm_rd_pure i1 H1. gm_rd_pure i2 H2.
    gm_rr cur_privilege HDp. rewrite Hpriv. cbn match. apply goodmb_returnm.
  - gm_rd_pure i1 H1. gm_pure.
    gm_rr cur_privilege HDp. rewrite Hpriv. cbn match. apply goodmb_returnm.
  - gm_pure. gm_rd_pure i2 H2.
    gm_rr cur_privilege HDp. rewrite Hpriv. cbn match. apply goodmb_returnm.
  - gm_pure. gm_pure.
    gm_rr cur_privilege HDp. rewrite Hpriv. cbn match. apply goodmb_returnm.
Qed.

Lemma exec_execute_SFENCE_W_INVAL_U (s : mstate) :
  register_lookup cur_privilege s.(sregs) = User ->
  exec (execute (SFENCE_W_INVAL tt)) s = Some (Illegal_Instruction tt, s).
Proof.
  intros Hpriv.
  change (execute (SFENCE_W_INVAL tt)) with (execute_SFENCE_W_INVAL tt).
  unfold execute_SFENCE_W_INVAL.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
  rewrite Hpriv.
  replace (generic_eq User User) with true by reflexivity. cbn match.
  apply exec_returnm.
Qed.

Lemma goodmb_execute_SFENCE_W_INVAL_U (Dr Dw : register -> bool) (s : mstate) :
  Dr cur_privilege = true ->
  register_lookup cur_privilege s.(sregs) = User ->
  goodmb Dr Dw (execute (SFENCE_W_INVAL tt)) s ∅ = true.
Proof.
  intros HDp Hpriv.
  change (execute (SFENCE_W_INVAL tt)) with (execute_SFENCE_W_INVAL tt).
  unfold execute_SFENCE_W_INVAL.
  gm_rr cur_privilege HDp. rewrite Hpriv.
  replace (generic_eq User User) with true by reflexivity. cbn match.
  apply goodmb_returnm.
Qed.

Lemma exec_execute_SFENCE_INVAL_IR_U (s : mstate) :
  register_lookup cur_privilege s.(sregs) = User ->
  exec (execute (SFENCE_INVAL_IR tt)) s = Some (Illegal_Instruction tt, s).
Proof.
  intros Hpriv.
  change (execute (SFENCE_INVAL_IR tt)) with (execute_SFENCE_INVAL_IR tt).
  unfold execute_SFENCE_INVAL_IR.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
  rewrite Hpriv.
  replace (generic_eq User User) with true by reflexivity. cbn match.
  apply exec_returnm.
Qed.

Lemma goodmb_execute_SFENCE_INVAL_IR_U (Dr Dw : register -> bool) (s : mstate) :
  Dr cur_privilege = true ->
  register_lookup cur_privilege s.(sregs) = User ->
  goodmb Dr Dw (execute (SFENCE_INVAL_IR tt)) s ∅ = true.
Proof.
  intros HDp Hpriv.
  change (execute (SFENCE_INVAL_IR tt)) with (execute_SFENCE_INVAL_IR tt).
  unfold execute_SFENCE_INVAL_IR.
  gm_rr cur_privilege HDp. rewrite Hpriv.
  replace (generic_eq User User) with true by reflexivity. cbn match.
  apply goodmb_returnm.
Qed.

Lemma exec_execute_SINVAL_VMA (rs1 rs2 : regidx) (s : mstate) :
  exec (execute (SINVAL_VMA (rs1, rs2))) s
    = Some (ExecuteAs (SFENCE_VMA (rs1, rs2)), s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_SINVAL_VMA (Dr Dw : register -> bool) (rs1 rs2 : regidx)
    (s : mstate) :
  goodmb Dr Dw (execute (SINVAL_VMA (rs1, rs2))) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

(* WRS: a PURE Enter_Wait outcome (user-executable; the enter-wait step
   shape parks the hart WAITING with no pc tick).                          *)
Lemma exec_execute_WRS (op : wrsop) (s : mstate) :
  exec (execute (WRS op)) s
    = Some (Enter_Wait (match op with
                        | WRS_STO => WAIT_WRS_STO
                        | WRS_NTO => WAIT_WRS_NTO
                        end), s).
Proof. destruct op; apply exec_returnm. Qed.

Lemma goodmb_execute_WRS (Dr Dw : register -> bool) (op : wrsop) (s : mstate) :
  goodmb Dr Dw (execute (WRS op)) s ∅ = true.
Proof. destruct op; apply goodmb_returnm. Qed.

(* ===================================================================== *)
(* RETIRING compute-family TOTALITY facts: for EVERY operand assignment    *)
(* (including rd = x0), execute retires with a single (possibly vacuous)   *)
(* gpr write -- the shape [retire_obligation]'s dischargers need.  The     *)
(* written VALUE is existential: safety never tracks it.                   *)
(* [gpr_write_state] is [exec_wX_bits_gpr]'s post-state, packaged.         *)
(* ===================================================================== *)

Definition gpr_write_state (rd : mword 5) (v : mword 64) (s : mstate) : mstate :=
  if Z.eqb (uint rd) 0 then s
  else set_reg s (R_bitvector_64 (gpr_of_Z (uint rd))) v.

Lemma exec_execute_ITYPE_total (imm : mword 12) (i1 ird : mword 5)
    (op : iop) (s : mstate) :
  exists v : mword 64,
    exec (execute (ITYPE (imm, Regidx i1, Regidx ird, op))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (ITYPE (imm, Regidx i1, Regidx ird, op)))
    with (execute_ITYPE imm (Regidx i1) (Regidx ird) op).
  unfold execute_ITYPE, gpr_write_state. cbv zeta.
  destruct op; eexists;
    (erewrite exec_bind_Some;
      [ | erewrite exec_bind_Some; [ apply exec_returnm | apply (exec_rX_bits_gpr i1 s) ] ]);
    cbn beta;
    (erewrite exec_bind0_Some;
      [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ]).
Qed.

Lemma goodmb_execute_ITYPE_total (Dr Dw : register -> bool) (imm : mword 12)
    (i1 ird : mword 5) (op : iop) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (ITYPE (imm, Regidx i1, Regidx ird, op))) s ∅ = true.
Proof.
  intros H1 Hd.
  change (execute (ITYPE (imm, Regidx i1, Regidx ird, op)))
    with (execute_ITYPE imm (Regidx i1) (Regidx ird) op).
  unfold execute_ITYPE. cbv zeta.
  destruct op;
    (erewrite goodmb_bind_empty;
      [ | erewrite goodmb_bind_empty;
          [ apply goodmb_returnm
          | apply goodmb_rX_bits_gpr, H1
          | apply (exec_rX_bits_gpr i1 s) ]
      | erewrite exec_bind_Some;
          [ apply exec_returnm | apply (exec_rX_bits_gpr i1 s) ] ]);
    (erewrite goodmb_bind0_empty;
      [ apply goodmb_returnm
      | apply goodmb_wX_bits_gpr, Hd
      | apply (exec_wX_bits_gpr ird _ s) ]).
Qed.

Lemma exec_execute_RTYPE_total (i2 i1 ird : mword 5) (op : rop) (s : mstate) :
  exists v : mword 64,
    exec (execute (RTYPE (Regidx i2, Regidx i1, Regidx ird, op))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (RTYPE (Regidx i2, Regidx i1, Regidx ird, op)))
    with (execute_RTYPE (Regidx i2) (Regidx i1) (Regidx ird) op).
  unfold execute_RTYPE, gpr_write_state.
  destruct op; eexists;
    (erewrite exec_bind_Some;
      [ | erewrite exec_bind_Some;
          [ cbn beta;
            erewrite exec_bind_Some;
            [ apply exec_returnm | apply (exec_rX_bits_gpr i2 s) ]
          | apply (exec_rX_bits_gpr i1 s) ] ]);
    cbn beta;
    (erewrite exec_bind0_Some;
      [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ]).
Qed.

Lemma goodmb_execute_RTYPE_total (Dr Dw : register -> bool) (i2 i1 ird : mword 5)
    (op : rop) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (RTYPE (Regidx i2, Regidx i1, Regidx ird, op))) s ∅ = true.
Proof.
  intros H1 H2 Hd.
  change (execute (RTYPE (Regidx i2, Regidx i1, Regidx ird, op)))
    with (execute_RTYPE (Regidx i2) (Regidx i1) (Regidx ird) op).
  unfold execute_RTYPE.
  destruct op; gm_rd2_pure i1 i2 H1 H2; gm_wr ird Hd; apply goodmb_returnm.
Qed.

Lemma exec_execute_RTYPEW_total (i2 i1 ird : mword 5) (op : ropw) (s : mstate) :
  exists v : mword 64,
    exec (execute (RTYPEW (Regidx i2, Regidx i1, Regidx ird, op))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (RTYPEW (Regidx i2, Regidx i1, Regidx ird, op)))
    with (execute_RTYPEW (Regidx i2) (Regidx i1) (Regidx ird) op).
  unfold execute_RTYPEW, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i2 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_RTYPEW_total (Dr Dw : register -> bool) (i2 i1 ird : mword 5)
    (op : ropw) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (RTYPEW (Regidx i2, Regidx i1, Regidx ird, op))) s ∅ = true.
Proof.
  intros H1 H2 Hd.
  change (execute (RTYPEW (Regidx i2, Regidx i1, Regidx ird, op)))
    with (execute_RTYPEW (Regidx i2) (Regidx i1) (Regidx ird) op).
  unfold execute_RTYPEW.
  gm_rd i1 H1. cbn beta. cbv zeta.
  gm_rd i2 H2. cbn beta. cbv zeta.
  gm_wr ird Hd. apply goodmb_returnm.
Qed.

Lemma exec_execute_SHIFTIOP_total (shamt : mword 6) (i1 ird : mword 5)
    (op : sop) (s : mstate) :
  exists v : mword 64,
    exec (execute (SHIFTIOP (shamt, Regidx i1, Regidx ird, op))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (SHIFTIOP (shamt, Regidx i1, Regidx ird, op)))
    with (execute_SHIFTIOP shamt (Regidx i1) (Regidx ird) op).
  unfold execute_SHIFTIOP, gpr_write_state. cbv zeta.
  destruct op; eexists;
    (erewrite exec_bind_Some;
      [ | erewrite exec_bind_Some; [ apply exec_returnm | apply (exec_rX_bits_gpr i1 s) ] ]);
    cbn beta;
    (erewrite exec_bind0_Some;
      [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ]).
Qed.

Lemma goodmb_execute_SHIFTIOP_total (Dr Dw : register -> bool) (shamt : mword 6)
    (i1 ird : mword 5) (op : sop) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (SHIFTIOP (shamt, Regidx i1, Regidx ird, op))) s ∅ = true.
Proof.
  intros H1 Hd.
  change (execute (SHIFTIOP (shamt, Regidx i1, Regidx ird, op)))
    with (execute_SHIFTIOP shamt (Regidx i1) (Regidx ird) op).
  unfold execute_SHIFTIOP. cbv zeta.
  destruct op; gm_rd_pure i1 H1; gm_wr ird Hd; apply goodmb_returnm.
Qed.

Lemma exec_execute_SHIFTIWOP_total (shamt : mword 5) (i1 ird : mword 5)
    (op : sopw) (s : mstate) :
  exists v : mword 64,
    exec (execute (SHIFTIWOP (shamt, Regidx i1, Regidx ird, op))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (SHIFTIWOP (shamt, Regidx i1, Regidx ird, op)))
    with (execute_SHIFTIWOP shamt (Regidx i1) (Regidx ird) op).
  unfold execute_SHIFTIWOP, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_SHIFTIWOP_total (Dr Dw : register -> bool) (shamt : mword 5)
    (i1 ird : mword 5) (op : sopw) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (SHIFTIWOP (shamt, Regidx i1, Regidx ird, op))) s ∅ = true.
Proof.
  intros H1 Hd.
  change (execute (SHIFTIWOP (shamt, Regidx i1, Regidx ird, op)))
    with (execute_SHIFTIWOP shamt (Regidx i1) (Regidx ird) op).
  unfold execute_SHIFTIWOP.
  gm_rd i1 H1. cbn beta. cbv zeta.
  gm_wr ird Hd. apply goodmb_returnm.
Qed.

Lemma exec_execute_ADDIW_total (imm : mword 12) (i1 ird : mword 5) (s : mstate) :
  exists v : mword 64,
    exec (execute (ADDIW (imm, Regidx i1, Regidx ird))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (ADDIW (imm, Regidx i1, Regidx ird)))
    with (execute_ADDIW imm (Regidx i1) (Regidx ird)).
  unfold execute_ADDIW, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_ADDIW_total (Dr Dw : register -> bool) (imm : mword 12)
    (i1 ird : mword 5) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (ADDIW (imm, Regidx i1, Regidx ird))) s ∅ = true.
Proof.
  intros H1 Hd.
  change (execute (ADDIW (imm, Regidx i1, Regidx ird)))
    with (execute_ADDIW imm (Regidx i1) (Regidx ird)).
  unfold execute_ADDIW.
  gm_rd i1 H1. cbn beta. cbv zeta.
  gm_wr ird Hd. apply goodmb_returnm.
Qed.

Lemma exec_execute_MUL_total (i2 i1 ird : mword 5) (op : mul_op) (s : mstate) :
  exists v : mword 64,
    exec (execute (MUL (Regidx i2, Regidx i1, Regidx ird, op))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (MUL (Regidx i2, Regidx i1, Regidx ird, op)))
    with (execute_MUL (Regidx i2) (Regidx i1) (Regidx ird) op).
  unfold execute_MUL, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i2 s) ]. cbn beta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_MUL_total (Dr Dw : register -> bool) (i2 i1 ird : mword 5)
    (op : mul_op) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (MUL (Regidx i2, Regidx i1, Regidx ird, op))) s ∅ = true.
Proof.
  intros H1 H2 Hd.
  change (execute (MUL (Regidx i2, Regidx i1, Regidx ird, op)))
    with (execute_MUL (Regidx i2) (Regidx i1) (Regidx ird) op).
  unfold execute_MUL. gm_rrw i1 i2 ird H1 H2 Hd.
Qed.

Lemma exec_execute_MULW_total (i2 i1 ird : mword 5) (s : mstate) :
  exists v : mword 64,
    exec (execute (MULW (Regidx i2, Regidx i1, Regidx ird))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (MULW (Regidx i2, Regidx i1, Regidx ird)))
    with (execute_MULW (Regidx i2) (Regidx i1) (Regidx ird)).
  unfold execute_MULW, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i2 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_MULW_total (Dr Dw : register -> bool) (i2 i1 ird : mword 5)
    (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (MULW (Regidx i2, Regidx i1, Regidx ird))) s ∅ = true.
Proof.
  intros H1 H2 Hd.
  change (execute (MULW (Regidx i2, Regidx i1, Regidx ird)))
    with (execute_MULW (Regidx i2) (Regidx i1) (Regidx ird)).
  unfold execute_MULW. gm_rrw i1 i2 ird H1 H2 Hd.
Qed.

Lemma exec_execute_DIV_total (i2 i1 ird : mword 5) (u : bool) (s : mstate) :
  exists v : mword 64,
    exec (execute (DIV (Regidx i2, Regidx i1, Regidx ird, u))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (DIV (Regidx i2, Regidx i1, Regidx ird, u)))
    with (execute_DIV (Regidx i2) (Regidx i1) (Regidx ird) u).
  unfold execute_DIV, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i2 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_DIV_total (Dr Dw : register -> bool) (i2 i1 ird : mword 5)
    (u : bool) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (DIV (Regidx i2, Regidx i1, Regidx ird, u))) s ∅ = true.
Proof.
  intros H1 H2 Hd.
  change (execute (DIV (Regidx i2, Regidx i1, Regidx ird, u)))
    with (execute_DIV (Regidx i2) (Regidx i1) (Regidx ird) u).
  unfold execute_DIV. gm_rrw i1 i2 ird H1 H2 Hd.
Qed.

Lemma exec_execute_DIVW_total (i2 i1 ird : mword 5) (u : bool) (s : mstate) :
  exists v : mword 64,
    exec (execute (DIVW (Regidx i2, Regidx i1, Regidx ird, u))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (DIVW (Regidx i2, Regidx i1, Regidx ird, u)))
    with (execute_DIVW (Regidx i2) (Regidx i1) (Regidx ird) u).
  unfold execute_DIVW, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i2 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_DIVW_total (Dr Dw : register -> bool) (i2 i1 ird : mword 5)
    (u : bool) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (DIVW (Regidx i2, Regidx i1, Regidx ird, u))) s ∅ = true.
Proof.
  intros H1 H2 Hd.
  change (execute (DIVW (Regidx i2, Regidx i1, Regidx ird, u)))
    with (execute_DIVW (Regidx i2) (Regidx i1) (Regidx ird) u).
  unfold execute_DIVW. gm_rrw i1 i2 ird H1 H2 Hd.
Qed.

Lemma exec_execute_REM_total (i2 i1 ird : mword 5) (u : bool) (s : mstate) :
  exists v : mword 64,
    exec (execute (REM (Regidx i2, Regidx i1, Regidx ird, u))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (REM (Regidx i2, Regidx i1, Regidx ird, u)))
    with (execute_REM (Regidx i2) (Regidx i1) (Regidx ird) u).
  unfold execute_REM, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i2 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_REM_total (Dr Dw : register -> bool) (i2 i1 ird : mword 5)
    (u : bool) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (REM (Regidx i2, Regidx i1, Regidx ird, u))) s ∅ = true.
Proof.
  intros H1 H2 Hd.
  change (execute (REM (Regidx i2, Regidx i1, Regidx ird, u)))
    with (execute_REM (Regidx i2) (Regidx i1) (Regidx ird) u).
  unfold execute_REM. gm_rrw i1 i2 ird H1 H2 Hd.
Qed.

Lemma exec_execute_REMW_total (i2 i1 ird : mword 5) (u : bool) (s : mstate) :
  exists v : mword 64,
    exec (execute (REMW (Regidx i2, Regidx i1, Regidx ird, u))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (REMW (Regidx i2, Regidx i1, Regidx ird, u)))
    with (execute_REMW (Regidx i2) (Regidx i1) (Regidx ird) u).
  unfold execute_REMW, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i2 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_REMW_total (Dr Dw : register -> bool) (i2 i1 ird : mword 5)
    (u : bool) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (REMW (Regidx i2, Regidx i1, Regidx ird, u))) s ∅ = true.
Proof.
  intros H1 H2 Hd.
  change (execute (REMW (Regidx i2, Regidx i1, Regidx ird, u)))
    with (execute_REMW (Regidx i2) (Regidx i1) (Regidx ird) u).
  unfold execute_REMW. gm_rrw i1 i2 ird H1 H2 Hd.
Qed.

(* PAUSE / NTL: pure RETIRE_SUCCESS no-ops. *)
Lemma exec_execute_PAUSE (s : mstate) :
  exec (execute (PAUSE tt)) s = Some (RETIRE_SUCCESS, s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_PAUSE (Dr Dw : register -> bool) (s : mstate) :
  goodmb Dr Dw (execute (PAUSE tt)) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

Lemma exec_execute_UTYPE_total (imm : mword 20) (ird : mword 5)
    (op : uop) (s : mstate) :
  exists v : mword 64,
    exec (execute (UTYPE (imm, Regidx ird, op))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (UTYPE (imm, Regidx ird, op)))
    with (execute_UTYPE imm (Regidx ird) op).
  unfold execute_UTYPE, gpr_write_state. cbv zeta.
  destruct op; eexists.
  - (* LUI: pure *)
    erewrite exec_bind_Some; [ | apply exec_returnm ]. cbn beta.
    erewrite exec_bind0_Some;
      [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
  - (* AUIPC: reads PC *)
    erewrite exec_bind_Some.
    2:{ erewrite exec_bind_Some; [ apply exec_returnm | ].
        unfold get_arch_pc. apply (exec_read_reg PC s). }
    cbn beta.
    erewrite exec_bind0_Some;
      [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_UTYPE_total (Dr Dw : register -> bool) (imm : mword 20)
    (ird : mword 5) (op : uop) (s : mstate) :
  Dr PC = true ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (UTYPE (imm, Regidx ird, op))) s ∅ = true.
Proof.
  intros HDpc Hd.
  change (execute (UTYPE (imm, Regidx ird, op)))
    with (execute_UTYPE imm (Regidx ird) op).
  unfold execute_UTYPE. cbv zeta.
  destruct op.
  - gm_pure. gm_wr ird Hd. apply goodmb_returnm.
  - erewrite goodmb_bind_empty;
      [ | erewrite goodmb_bind_empty;
          [ apply goodmb_returnm
          | unfold get_arch_pc; etransitivity;
              [ apply goodmb_read_reg | exact HDpc ]
          | unfold get_arch_pc; apply (exec_read_reg PC) ]
      | erewrite exec_bind_Some;
          [ apply exec_returnm | unfold get_arch_pc; apply (exec_read_reg PC) ] ].
    gm_wr ird Hd. apply goodmb_returnm.
Qed.

(* the fence family: state-preserving retires (a barrier is a no-op in the
   functional interpreter).  FENCE's pred/succ dispatch is a pure if-tree
   over the effective sets; at User [is_fiom_active] reads menvcfg and
   senvcfg (values irrelevant -- every branch is a barrier-or-nothing). *)
Local Lemma exec_sail_barrier' (b : Arch.barrier) s :
  exec (sail_barrier b) s = Some (tt, s).
Proof. reflexivity. Qed.

Lemma goodmb_sail_barrier' (Dr Dw : register -> bool) (b : Arch.barrier) (s : mstate) :
  goodmb Dr Dw (sail_barrier b : M unit) s ∅ = true.
Proof. reflexivity. Qed.

Lemma exec_execute_NTL (g : ntl_type) (s : mstate) :
  exec (execute (NTL g)) s = Some (RETIRE_SUCCESS, s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_NTL (Dr Dw : register -> bool) (g : ntl_type) (s : mstate) :
  goodmb Dr Dw (execute (NTL g)) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

Lemma exec_execute_FENCE_TSO_U (s : mstate) :
  exec (execute (FENCE_TSO tt)) s = Some (RETIRE_SUCCESS, s).
Proof.
  change (execute (FENCE_TSO tt)) with (execute_FENCE_TSO tt).
  unfold execute_FENCE_TSO.
  rewrite (exec_bind0_Some _ _ _ _ _ (exec_sail_barrier' _ s)).
  apply exec_returnm.
Qed.

Lemma goodmb_execute_FENCE_TSO_U (Dr Dw : register -> bool) (s : mstate) :
  goodmb Dr Dw (execute (FENCE_TSO tt)) s ∅ = true.
Proof.
  change (execute (FENCE_TSO tt)) with (execute_FENCE_TSO tt).
  unfold execute_FENCE_TSO.
  erewrite goodmb_bind0_empty;
    [ | apply goodmb_sail_barrier' | apply (exec_sail_barrier' _ s) ].
  apply goodmb_returnm.
Qed.

Lemma exec_execute_FENCEI_U (imm : mword 12) (i1 ird : mword 5) (s : mstate) :
  exec (execute (FENCEI (imm, Regidx i1, Regidx ird))) s
    = Some (RETIRE_SUCCESS, s).
Proof.
  change (execute (FENCEI (imm, Regidx i1, Regidx ird)))
    with (execute_FENCEI imm (Regidx i1) (Regidx ird)).
  unfold execute_FENCEI.
  rewrite (exec_bind0_Some _ _ _ _ _ (exec_sail_barrier' _ s)).
  apply exec_returnm.
Qed.

Lemma goodmb_execute_FENCEI_U (Dr Dw : register -> bool) (imm : mword 12)
    (i1 ird : mword 5) (s : mstate) :
  goodmb Dr Dw (execute (FENCEI (imm, Regidx i1, Regidx ird))) s ∅ = true.
Proof.
  change (execute (FENCEI (imm, Regidx i1, Regidx ird)))
    with (execute_FENCEI imm (Regidx i1) (Regidx ird)).
  unfold execute_FENCEI.
  erewrite goodmb_bind0_empty;
    [ | apply goodmb_sail_barrier' | apply (exec_sail_barrier' _ s) ].
  apply goodmb_returnm.
Qed.

Lemma exec_execute_FENCE_total_U (fm pred succ : mword 4) (i1 ird : mword 5)
    (s : mstate) :
  register_lookup cur_privilege s.(sregs) = User ->
  exec (execute (FENCE (fm, pred, succ, Regidx i1, Regidx ird))) s
    = Some (RETIRE_SUCCESS, s).
Proof.
  intros Hpriv.
  change (execute (FENCE (fm, pred, succ, Regidx i1, Regidx ird)))
    with (execute_FENCE fm pred succ (Regidx i1) (Regidx ird)).
  unfold execute_FENCE.
  erewrite exec_bind_Some.
  2:{ unfold is_fiom_active.
      rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
      rewrite Hpriv. cbn match.
      rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg menvcfg s)). cbn beta.
      rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg senvcfg s)). cbn beta.
      apply exec_returnm. }
  cbn beta. cbv zeta.
  cbn match.
  erewrite exec_bind0_Some.
  2:{ repeat match goal with
             | |- exec (if ?b then _ else _) _ = _ => destruct b
             | |- exec (returnM (if ?b then _ else _)) _ = _ => destruct b
             end;
      first [ apply (exec_sail_barrier' _ s) | apply exec_returnm ]. }
  apply exec_returnm.
Qed.

Lemma goodmb_execute_FENCE_total_U (Dr Dw : register -> bool)
    (fm pred succ : mword 4) (i1 ird : mword 5) (s : mstate) :
  Dr cur_privilege = true -> Dr menvcfg = true -> Dr senvcfg = true ->
  register_lookup cur_privilege s.(sregs) = User ->
  goodmb Dr Dw (execute (FENCE (fm, pred, succ, Regidx i1, Regidx ird))) s ∅ = true.
Proof.
  intros HDp HDm HDs Hpriv.
  change (execute (FENCE (fm, pred, succ, Regidx i1, Regidx ird)))
    with (execute_FENCE fm pred succ (Regidx i1) (Regidx ird)).
  unfold execute_FENCE.
  erewrite goodmb_bind_empty.
  2:{ unfold is_fiom_active.
      gm_rr cur_privilege HDp. rewrite Hpriv. cbn match.
      gm_rr menvcfg HDm. gm_rr senvcfg HDs. apply goodmb_returnm. }
  2:{ unfold is_fiom_active.
      rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege s)). cbn beta.
      rewrite Hpriv. cbn match.
      rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg menvcfg s)). cbn beta.
      rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg senvcfg s)). cbn beta.
      apply exec_returnm. }
  cbn beta. cbv zeta. cbn match.
  erewrite goodmb_bind0_empty.
  2:{ repeat match goal with
             | |- goodmb _ _ (if ?b then _ else _) _ _ = _ => destruct b
             end;
      first [ apply goodmb_sail_barrier' | apply goodmb_returnm ]. }
  2:{ repeat match goal with
             | |- exec (if ?b then _ else _) _ = _ => destruct b
             | |- exec (returnM (if ?b then _ else _)) _ = _ => destruct b
             end;
      first [ apply (exec_sail_barrier' _ s) | apply exec_returnm ]. }
  apply goodmb_returnm.
Qed.

(* ===================================================================== *)
(* CONTROL FLOW: JAL / JALR / BTYPE.  All three route through [jump_to];   *)
(* with C enabled ([currentlyEnabled Ext_Zca = true], from hw_config's     *)
(* misa pin) a 2-aligned target always succeeds.  The BIT-0 premise on     *)
(* JAL/BTYPE targets is a DECODER invariant (encdec appends '0' to the     *)
(* immediate; the fetched pc is 2-aligned) -- jump_to ASSERTS it (a false  *)
(* assert is stuck, not a trap), so the classification must discharge it   *)
(* from the planned decode-wf refinement of [decode_total_u_set].  JALR    *)
(* clears bit 0 explicitly, so it needs no such premise -- only the        *)
(* Zicfilp-off reduction for [update_elp_state].                           *)
(* ===================================================================== *)
Require Import ExecCommon WpIntrCore UserBits.

Lemma goodmb_jump_to_zca (Dr Dw : register -> bool) (target : mword 64) (s : mstate) :
  Dw nextPC = true ->
  goodmb Dr Dw (currentlyEnabled Ext_Zca) s ∅ = true ->
  eq_vec (access_vec_dec target 0) ('b"0") = true ->
  exec (currentlyEnabled Ext_Zca) s = Some (true, s) ->
  goodmb Dr Dw (jump_to target) s ∅ = true.
Proof.
  intros HDn Hgz Halign Hzca.
  unfold jump_to. apply goodmb_cer.
  change (ext_control_check_pc target) with (@None unit). cbv iota beta.
  erewrite (goodmb_bindR_empty _ _ _ _ _ s false).
  3:{ unfold Defs.bind0.
      erewrite execR_bind_Some.
      2:{ erewrite execR_bind_Some.
          2:{ apply execR_returnR_fwd. }
          rewrite execR_liftR. unfold assert_exp. rewrite Halign. cbn match.
          rewrite exec_returnm. reflexivity. }
      unfold and_boolM.
      rewrite (execR_bind_Some _ _ _ (bit_to_bool (access_vec_dec target 1)) s).
      2:{ apply execR_returnR_fwd. }
      destruct (bit_to_bool (access_vec_dec target 1)).
      - cbv iota beta.
        rewrite (execR_bind_Some _ _ _ true s).
        2:{ rewrite execR_liftR. rewrite Hzca. reflexivity. }
        cbv iota beta. apply execR_returnR_fwd.
      - cbv iota beta. apply execR_returnR_fwd. }
  2:{ unfold Defs.bind0.
      erewrite goodmb_bindR_empty.
      3:{ erewrite execR_bind_Some; [ | apply execR_returnR_fwd ].
          rewrite execR_liftR. unfold assert_exp. rewrite Halign. cbn match.
          rewrite exec_returnm. reflexivity. }
      2:{ erewrite goodmb_bindR_empty;
            [ | apply goodmb_returnm | apply execR_returnR_fwd ].
          apply goodmb_liftR. unfold assert_exp. rewrite Halign.
          apply goodmb_returnm. }
      unfold and_boolM.
      erewrite goodmb_bindR_empty;
        [ | apply goodmb_returnm | apply execR_returnR_fwd ].
      destruct (bit_to_bool (access_vec_dec target 1)).
      - cbv iota beta.
        erewrite goodmb_bindR_empty;
          [ | apply goodmb_liftR, Hgz
            | rewrite execR_liftR; rewrite Hzca; reflexivity ].
        cbv iota beta. apply goodmb_returnm.
      - cbv iota beta. apply goodmb_returnm. }
  cbv iota beta. unfold Defs.bind0.
  erewrite goodmb_bindR_empty.
  3:{ rewrite execR_liftR. rewrite exec_set_next_pc. reflexivity. }
  2:{ apply goodmb_liftR. unfold set_next_pc. cbn match.
      erewrite goodmb_bind0_empty;
        [ | etransitivity; [ apply goodmb_write_reg | exact HDn ]
          | apply (exec_write_reg nextPC target s) ].
      apply goodmb_returnm. }
  apply goodmb_returnm.
Qed.

Lemma exec_execute_JAL_total (imm : mword 21) (ird : mword 5) (s : mstate) :
  exec (currentlyEnabled Ext_Zca) s = Some (true, s) ->
  eq_vec (access_vec_dec
            (add_vec (register_lookup PC s.(sregs)) (sign_extend' 64 imm)) 0)
         ('b"0") = true ->
  exists v : mword 64,
    exec (execute (JAL (imm, Regidx ird))) s
      = Some (RETIRE_SUCCESS,
              gpr_write_state ird v
                (set_reg s nextPC
                   (add_vec (register_lookup PC s.(sregs)) (sign_extend' 64 imm)))).
Proof.
  intros Hzca Halign.
  change (execute (JAL (imm, Regidx ird))) with (execute_JAL imm (Regidx ird)).
  unfold execute_JAL, get_next_pc, gpr_write_state.
  eexists.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg nextPC s)). cbn beta.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg PC s)). cbn beta.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_jump_to_zca _ s Halign Hzca)). cbn beta.
  change RETIRE_SUCCESS with (Retire_Success tt). cbn match.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ _) ].
Qed.

Lemma goodmb_execute_JAL_total (Dr Dw : register -> bool) (imm : mword 21)
    (ird : mword 5) (s : mstate) :
  Dr nextPC = true -> Dr PC = true -> Dw nextPC = true ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (currentlyEnabled Ext_Zca) s ∅ = true ->
  exec (currentlyEnabled Ext_Zca) s = Some (true, s) ->
  eq_vec (access_vec_dec
            (add_vec (register_lookup PC s.(sregs)) (sign_extend' 64 imm)) 0)
         ('b"0") = true ->
  goodmb Dr Dw (execute (JAL (imm, Regidx ird))) s ∅ = true.
Proof.
  intros HDrn HDpc HDwn Hd Hgz Hzca Halign.
  change (execute (JAL (imm, Regidx ird))) with (execute_JAL imm (Regidx ird)).
  unfold execute_JAL, get_next_pc.
  gm_rr nextPC HDrn. gm_rr PC HDpc.
  erewrite goodmb_bind_empty;
    [ | apply (goodmb_jump_to_zca Dr Dw _ s HDwn Hgz Halign Hzca)
      | apply (exec_jump_to_zca _ s Halign Hzca) ].
  change RETIRE_SUCCESS with (Retire_Success tt). cbn match.
  gm_wr ird Hd. apply goodmb_returnm.
Qed.

Lemma exec_execute_JALR_total (imm : mword 12) (i1 ird : mword 5) (s : mstate) :
  exec (currentlyEnabled Ext_Zicfilp) s = Some (false, s) ->
  exec (currentlyEnabled Ext_Zca) s = Some (true, s) ->
  exists (v tgt : mword 64),
    exec (execute (JALR (imm, Regidx i1, Regidx ird))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v (set_reg s nextPC tgt)).
Proof.
  intros Hzic Hzca.
  pose proof bit0_update0_64 as Hbit0.
  change (execute (JALR (imm, Regidx i1, Regidx ird)))
    with (execute_JALR imm (Regidx i1) (Regidx ird)).
  unfold execute_JALR, gpr_write_state.
  assert (Help : exec (update_elp_state (Regidx i1)) s = Some (tt, s)).
  { unfold update_elp_state. rewrite (exec_bind_Some _ _ _ _ _ Hzic).
    cbn match. apply exec_returnm. }
  assert (Hpre : exec (Defs.bind0 (update_elp_state (Regidx i1)) (get_next_pc tt)) s
                 = Some (register_lookup nextPC s.(sregs), s)).
  { rewrite (exec_bind0_Some _ _ _ _ _ Help).
    unfold get_next_pc. exact (exec_read_reg nextPC s). }
  do 2 eexists.
  rewrite (exec_bind_Some _ _ _ _ _ Hpre).
  cbn beta.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_rX_bits_gpr i1 s)). cbn beta. cbv zeta.
  erewrite exec_bind_Some.
  2:{ apply (exec_jump_to_zca _ s); [ apply Hbit0 | exact Hzca ]. }
  cbn beta.
  change RETIRE_SUCCESS with (Retire_Success tt). cbn match.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ _) ].
Qed.

Lemma goodmb_execute_JALR_total (Dr Dw : register -> bool) (imm : mword 12)
    (i1 ird : mword 5) (s : mstate) :
  Dr nextPC = true -> Dw nextPC = true ->
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (currentlyEnabled Ext_Zicfilp) s ∅ = true ->
  exec (currentlyEnabled Ext_Zicfilp) s = Some (false, s) ->
  goodmb Dr Dw (currentlyEnabled Ext_Zca) s ∅ = true ->
  exec (currentlyEnabled Ext_Zca) s = Some (true, s) ->
  goodmb Dr Dw (execute (JALR (imm, Regidx i1, Regidx ird))) s ∅ = true.
Proof.
  intros HDrn HDwn H1 Hd Hgzic Hzic Hgzca Hzca.
  pose proof bit0_update0_64 as Hbit0.
  change (execute (JALR (imm, Regidx i1, Regidx ird)))
    with (execute_JALR imm (Regidx i1) (Regidx ird)).
  unfold execute_JALR.
  assert (Help : exec (update_elp_state (Regidx i1)) s = Some (tt, s)).
  { unfold update_elp_state. rewrite (exec_bind_Some _ _ _ _ _ Hzic).
    cbn match. apply exec_returnm. }
  assert (Hgelp : goodmb Dr Dw (update_elp_state (Regidx i1)) s ∅ = true).
  { unfold update_elp_state.
    erewrite goodmb_bind_empty; [ | exact Hgzic | exact Hzic ].
    cbn match. apply goodmb_returnm. }
  assert (Hpre : exec (Defs.bind0 (update_elp_state (Regidx i1)) (get_next_pc tt)) s
                 = Some (register_lookup nextPC s.(sregs), s)).
  { rewrite (exec_bind0_Some _ _ _ _ _ Help).
    unfold get_next_pc. exact (exec_read_reg nextPC s). }
  assert (Hgpre : goodmb Dr Dw
                    (Defs.bind0 (update_elp_state (Regidx i1)) (get_next_pc tt)) s ∅
                  = true).
  { erewrite goodmb_bind0_empty; [ | exact Hgelp | exact Help ].
    unfold get_next_pc.
    etransitivity; [ apply goodmb_read_reg | exact HDrn ]. }
  erewrite goodmb_bind_empty; [ | exact Hgpre | exact Hpre ].
  cbn beta.
  gm_rd i1 H1. cbn beta. cbv zeta.
  erewrite goodmb_bind_empty;
    [ | apply goodmb_jump_to_zca;
          [ exact HDwn | exact Hgzca | apply Hbit0 | exact Hzca ]
      | apply (exec_jump_to_zca _ s); [ apply Hbit0 | exact Hzca ] ].
  change RETIRE_SUCCESS with (Retire_Success tt). cbn match.
  gm_wr ird Hd. apply goodmb_returnm.
Qed.

Lemma exec_execute_BTYPE_total (imm : mword 13) (i2 i1 : mword 5)
    (op : bop) (s : mstate) :
  exec (currentlyEnabled Ext_Zca) s = Some (true, s) ->
  eq_vec (access_vec_dec
            (add_vec (register_lookup PC s.(sregs)) (sign_extend' 64 imm)) 0)
         ('b"0") = true ->
  exists s' : mstate,
    exec (execute (BTYPE (imm, Regidx i2, Regidx i1, op))) s
      = Some (RETIRE_SUCCESS, s')
    /\ (s' = s \/
        s' = set_reg s nextPC
               (add_vec (register_lookup PC s.(sregs)) (sign_extend' 64 imm))).
Proof.
  intros Hzca Halign.
  change (execute (BTYPE (imm, Regidx i2, Regidx i1, op)))
    with (execute_BTYPE imm (Regidx i2) (Regidx i1) op).
  unfold execute_BTYPE.
  destruct op;
    ((erewrite exec_bind_Some;
       [ | erewrite exec_bind_Some;
           [ cbn beta;
             erewrite exec_bind_Some;
             [ apply exec_returnm | apply (exec_rX_bits_gpr i2 s) ]
           | apply (exec_rX_bits_gpr i1 s) ] ]);
     cbn beta;
     (match goal with
      | |- context [ if ?C then _ else _ ] => destruct C
      end;
      [ (* taken: read PC, jump_to *)
        eexists; split;
        [ rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg PC s)); cbn beta;
          apply (exec_jump_to_zca _ s Halign Hzca)
        | right; reflexivity ]
      | (* fall-through *)
        eexists; split; [ apply exec_returnm | left; reflexivity ] ])).
Qed.

Lemma goodmb_execute_BTYPE_total (Dr Dw : register -> bool) (imm : mword 13)
    (i2 i1 : mword 5) (op : bop) (s : mstate) :
  Dr PC = true -> Dw nextPC = true ->
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  goodmb Dr Dw (currentlyEnabled Ext_Zca) s ∅ = true ->
  exec (currentlyEnabled Ext_Zca) s = Some (true, s) ->
  eq_vec (access_vec_dec
            (add_vec (register_lookup PC s.(sregs)) (sign_extend' 64 imm)) 0)
         ('b"0") = true ->
  goodmb Dr Dw (execute (BTYPE (imm, Regidx i2, Regidx i1, op))) s ∅ = true.
Proof.
  intros HDpc HDwn H1 H2 Hgz Hzca Halign.
  change (execute (BTYPE (imm, Regidx i2, Regidx i1, op)))
    with (execute_BTYPE imm (Regidx i2) (Regidx i1) op).
  unfold execute_BTYPE.
  destruct op; gm_rd2_pure i1 i2 H1 H2; cbn beta;
    (match goal with
     | |- context [ if ?C then _ else _ ] => destruct C
     end;
     [ gm_rr PC HDpc;
       apply (goodmb_jump_to_zca Dr Dw _ s HDwn Hgz Halign Hzca)
     | apply goodmb_returnm ]).
Qed.

(* ===================================================================== *)
(* The Zbb / Zbs-adjacent / Zicond / Zbc / Zimop retiring families.  Their *)
(* extension gates live at DECODE time (the decoder only produces these    *)
(* constructors when the extension is enabled), so the execute bodies are  *)
(* gate-free plain read/compute/write shapes.                              *)
(* ===================================================================== *)

Lemma exec_execute_ZBB_RTYPE_total (i2 i1 ird : mword 5) (op : brop_zbb) (s : mstate) :
  exists v : mword 64,
    exec (execute (ZBB_RTYPE (Regidx i2, Regidx i1, Regidx ird, op))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (ZBB_RTYPE (Regidx i2, Regidx i1, Regidx ird, op)))
    with (execute_ZBB_RTYPE (Regidx i2) (Regidx i1) (Regidx ird) op).
  unfold execute_ZBB_RTYPE, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i2 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_ZBB_RTYPE_total (Dr Dw : register -> bool) (i2 i1 ird : mword 5)
    (op : brop_zbb) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (ZBB_RTYPE (Regidx i2, Regidx i1, Regidx ird, op))) s ∅ = true.
Proof.
  intros H1 H2 Hd.
  change (execute (ZBB_RTYPE (Regidx i2, Regidx i1, Regidx ird, op)))
    with (execute_ZBB_RTYPE (Regidx i2) (Regidx i1) (Regidx ird) op).
  unfold execute_ZBB_RTYPE. gm_rrw i1 i2 ird H1 H2 Hd.
Qed.

Lemma exec_execute_ZBB_RTYPEW_total (i2 i1 ird : mword 5) (op : bropw_zbb) (s : mstate) :
  exists v : mword 64,
    exec (execute (ZBB_RTYPEW (Regidx i2, Regidx i1, Regidx ird, op))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (ZBB_RTYPEW (Regidx i2, Regidx i1, Regidx ird, op)))
    with (execute_ZBB_RTYPEW (Regidx i2) (Regidx i1) (Regidx ird) op).
  unfold execute_ZBB_RTYPEW, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i2 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_ZBB_RTYPEW_total (Dr Dw : register -> bool) (i2 i1 ird : mword 5)
    (op : bropw_zbb) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (ZBB_RTYPEW (Regidx i2, Regidx i1, Regidx ird, op))) s ∅ = true.
Proof.
  intros H1 H2 Hd.
  change (execute (ZBB_RTYPEW (Regidx i2, Regidx i1, Regidx ird, op)))
    with (execute_ZBB_RTYPEW (Regidx i2) (Regidx i1) (Regidx ird) op).
  unfold execute_ZBB_RTYPEW. gm_rrw i1 i2 ird H1 H2 Hd.
Qed.

Lemma exec_execute_CLMUL_total (i2 i1 ird : mword 5) (s : mstate) :
  exists v : mword 64,
    exec (execute (CLMUL (Regidx i2, Regidx i1, Regidx ird))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (CLMUL (Regidx i2, Regidx i1, Regidx ird)))
    with (execute_CLMUL (Regidx i2) (Regidx i1) (Regidx ird)).
  unfold execute_CLMUL, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i2 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_CLMUL_total (Dr Dw : register -> bool) (i2 i1 ird : mword 5)
    (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (CLMUL (Regidx i2, Regidx i1, Regidx ird))) s ∅ = true.
Proof.
  intros H1 H2 Hd.
  change (execute (CLMUL (Regidx i2, Regidx i1, Regidx ird)))
    with (execute_CLMUL (Regidx i2) (Regidx i1) (Regidx ird)).
  unfold execute_CLMUL. gm_rrw i1 i2 ird H1 H2 Hd.
Qed.

Lemma exec_execute_CLMULH_total (i2 i1 ird : mword 5) (s : mstate) :
  exists v : mword 64,
    exec (execute (CLMULH (Regidx i2, Regidx i1, Regidx ird))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (CLMULH (Regidx i2, Regidx i1, Regidx ird)))
    with (execute_CLMULH (Regidx i2) (Regidx i1) (Regidx ird)).
  unfold execute_CLMULH, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i2 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_CLMULH_total (Dr Dw : register -> bool) (i2 i1 ird : mword 5)
    (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (CLMULH (Regidx i2, Regidx i1, Regidx ird))) s ∅ = true.
Proof.
  intros H1 H2 Hd.
  change (execute (CLMULH (Regidx i2, Regidx i1, Regidx ird)))
    with (execute_CLMULH (Regidx i2) (Regidx i1) (Regidx ird)).
  unfold execute_CLMULH. gm_rrw i1 i2 ird H1 H2 Hd.
Qed.

Lemma exec_execute_CLMULR_total (i2 i1 ird : mword 5) (s : mstate) :
  exists v : mword 64,
    exec (execute (CLMULR (Regidx i2, Regidx i1, Regidx ird))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (CLMULR (Regidx i2, Regidx i1, Regidx ird)))
    with (execute_CLMULR (Regidx i2) (Regidx i1) (Regidx ird)).
  unfold execute_CLMULR, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i2 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_CLMULR_total (Dr Dw : register -> bool) (i2 i1 ird : mword 5)
    (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (CLMULR (Regidx i2, Regidx i1, Regidx ird))) s ∅ = true.
Proof.
  intros H1 H2 Hd.
  change (execute (CLMULR (Regidx i2, Regidx i1, Regidx ird)))
    with (execute_CLMULR (Regidx i2) (Regidx i1) (Regidx ird)).
  unfold execute_CLMULR. gm_rrw i1 i2 ird H1 H2 Hd.
Qed.

Lemma exec_execute_REV8_total (i1 ird : mword 5) (s : mstate) :
  exists v : mword 64,
    exec (execute (REV8 (Regidx i1, Regidx ird))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (REV8 (Regidx i1, Regidx ird)))
    with (execute_REV8 (Regidx i1) (Regidx ird)).
  unfold execute_REV8, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_REV8_total (Dr Dw : register -> bool) (i1 ird : mword 5)
    (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (REV8 (Regidx i1, Regidx ird))) s ∅ = true.
Proof.
  intros H1 Hd.
  change (execute (REV8 (Regidx i1, Regidx ird)))
    with (execute_REV8 (Regidx i1) (Regidx ird)).
  unfold execute_REV8. gm_rw i1 ird H1 Hd.
Qed.

Lemma exec_execute_RORI_total (shamt : mword 6) (i1 ird : mword 5) (s : mstate) :
  exists v : mword 64,
    exec (execute (RORI (shamt, Regidx i1, Regidx ird))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (RORI (shamt, Regidx i1, Regidx ird)))
    with (execute_RORI shamt (Regidx i1) (Regidx ird)).
  unfold execute_RORI, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_RORI_total (Dr Dw : register -> bool) (shamt : mword 6)
    (i1 ird : mword 5) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (RORI (shamt, Regidx i1, Regidx ird))) s ∅ = true.
Proof.
  intros H1 Hd.
  change (execute (RORI (shamt, Regidx i1, Regidx ird)))
    with (execute_RORI shamt (Regidx i1) (Regidx ird)).
  unfold execute_RORI. gm_rw i1 ird H1 Hd.
Qed.

Lemma exec_execute_RORIW_total (shamt : mword 5) (i1 ird : mword 5) (s : mstate) :
  exists v : mword 64,
    exec (execute (RORIW (shamt, Regidx i1, Regidx ird))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (RORIW (shamt, Regidx i1, Regidx ird)))
    with (execute_RORIW shamt (Regidx i1) (Regidx ird)).
  unfold execute_RORIW, gpr_write_state.
  eexists.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i1 s) ]. cbn beta. cbv zeta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_RORIW_total (Dr Dw : register -> bool) (shamt : mword 5)
    (i1 ird : mword 5) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (RORIW (shamt, Regidx i1, Regidx ird))) s ∅ = true.
Proof.
  intros H1 Hd.
  change (execute (RORIW (shamt, Regidx i1, Regidx ird)))
    with (execute_RORIW shamt (Regidx i1) (Regidx ird)).
  unfold execute_RORIW. gm_rw i1 ird H1 Hd.
Qed.

Lemma exec_execute_ZIMOP_MOP_R_total (mop : mword 5) (i1 ird : mword 5) (s : mstate) :
  exists v : mword 64,
    exec (execute (ZIMOP_MOP_R (mop, Regidx i1, Regidx ird))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (ZIMOP_MOP_R (mop, Regidx i1, Regidx ird)))
    with (execute_ZIMOP_MOP_R mop (Regidx i1) (Regidx ird)).
  unfold execute_ZIMOP_MOP_R, gpr_write_state.
  eexists.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_ZIMOP_MOP_R_total (Dr Dw : register -> bool) (mop : mword 5)
    (i1 ird : mword 5) (s : mstate) :
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (ZIMOP_MOP_R (mop, Regidx i1, Regidx ird))) s ∅ = true.
Proof.
  intros Hd.
  change (execute (ZIMOP_MOP_R (mop, Regidx i1, Regidx ird)))
    with (execute_ZIMOP_MOP_R mop (Regidx i1) (Regidx ird)).
  unfold execute_ZIMOP_MOP_R. gm_wr ird Hd. apply goodmb_returnm.
Qed.

Lemma exec_execute_ZIMOP_MOP_RR_total (mop : mword 3) (i2 i1 ird : mword 5) (s : mstate) :
  exists v : mword 64,
    exec (execute (ZIMOP_MOP_RR (mop, Regidx i2, Regidx i1, Regidx ird))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  change (execute (ZIMOP_MOP_RR (mop, Regidx i2, Regidx i1, Regidx ird)))
    with (execute_ZIMOP_MOP_RR mop (Regidx i2) (Regidx i1) (Regidx ird)).
  unfold execute_ZIMOP_MOP_RR, gpr_write_state.
  eexists.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr ird _ s) ].
Qed.

Lemma goodmb_execute_ZIMOP_MOP_RR_total (Dr Dw : register -> bool) (mop : mword 3)
    (i2 i1 ird : mword 5) (s : mstate) :
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (ZIMOP_MOP_RR (mop, Regidx i2, Regidx i1, Regidx ird))) s ∅
    = true.
Proof.
  intros Hd.
  change (execute (ZIMOP_MOP_RR (mop, Regidx i2, Regidx i1, Regidx ird)))
    with (execute_ZIMOP_MOP_RR mop (Regidx i2) (Regidx i1) (Regidx ird)).
  unfold execute_ZIMOP_MOP_RR. gm_wr ird Hd. apply goodmb_returnm.
Qed.

(* ZICOND: the write value depends on an abstract runtime condition;
   [exec_execute_ZICOND_RTYPE_gpr] (ZicondGpr.v) is already total and
   premise-free, so the totality form is a corollary. *)
Require Import ZicondGpr.

Lemma exec_execute_ZICOND_RTYPE_total (i2 i1 ird : mword 5)
    (op : zicondop) (s : mstate) :
  exists v : mword 64,
    exec (execute (ZICOND_RTYPE (Regidx i2, Regidx i1, Regidx ird, op))) s
      = Some (RETIRE_SUCCESS, gpr_write_state ird v s).
Proof.
  eexists.
  change (execute (ZICOND_RTYPE (Regidx i2, Regidx i1, Regidx ird, op)))
    with (execute_ZICOND_RTYPE (Regidx i2) (Regidx i1) (Regidx ird) op).
  unfold gpr_write_state.
  apply exec_execute_ZICOND_RTYPE_gpr.
Qed.

Lemma goodmb_execute_ZICOND_RTYPE_total (Dr Dw : register -> bool)
    (i2 i1 ird : mword 5) (op : zicondop) (s : mstate) :
  (uint i1 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i1))) = true) ->
  (uint i2 <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i2))) = true) ->
  (uint ird <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint ird))) = true) ->
  goodmb Dr Dw (execute (ZICOND_RTYPE (Regidx i2, Regidx i1, Regidx ird, op))) s ∅
    = true.
Proof.
  intros H1 H2 Hd.
  change (execute (ZICOND_RTYPE (Regidx i2, Regidx i1, Regidx ird, op)))
    with (execute_ZICOND_RTYPE (Regidx i2) (Regidx i1) (Regidx ird) op).
  unfold execute_ZICOND_RTYPE.
  destruct op;
    (erewrite goodmb_bind_empty;
      [ | erewrite goodmb_bind_empty;
          [ apply goodmb_returnm | apply goodmb_rX_bits_gpr, H2
          | apply (exec_rX_bits_gpr i2 s) ]
      | erewrite exec_bind_Some;
          [ apply exec_returnM | apply (exec_rX_bits_gpr i2 s) ] ]);
    cbn match;
    [ destruct (eq_vec _ _) | destruct (neq_vec _ _) ];
    first
      [ (gm_pure; gm_wr ird Hd; apply goodmb_returnm)
      | (gm_rd i1 H1; gm_wr ird Hd; apply goodmb_returnm) ].
Qed.

(* ===================================================================== *)
(* The remaining compressed EXPANSION facts (decodable_c stragglers --    *)
(* WpMmodeLeafBase.v has the other ~20, operand-generic).  Each pure      *)
(* expansion is [returnM (ExecuteAs base)]; conversion unfolds the        *)
(* execute_C_* body and its lets, so [exec_returnm] closes them.          *)
(* C_NOT / C_ZEXT_B are DIRECT retires (monadic read/write, no            *)
(* redirection); C_NOP / C_NTL / ZCMOP / C_ILLEGAL are pure results.      *)
(* ===================================================================== *)

Lemma exec_execute_C_ADDW (rsd rs2 : cregidx) (s : mstate) :
  exec (execute (C_ADDW (rsd, rs2))) s
    = Some (ExecuteAs (RTYPEW (creg2reg_idx rs2, creg2reg_idx rsd,
                               creg2reg_idx rsd, ADDW)), s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_C_ADDW (Dr Dw : register -> bool) (rsd rs2 : cregidx) (s : mstate) :
  goodmb Dr Dw (execute (C_ADDW (rsd, rs2))) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

Lemma exec_execute_C_SUBW (rsd rs2 : cregidx) (s : mstate) :
  exec (execute (C_SUBW (rsd, rs2))) s
    = Some (ExecuteAs (RTYPEW (creg2reg_idx rs2, creg2reg_idx rsd,
                               creg2reg_idx rsd, SUBW)), s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_C_SUBW (Dr Dw : register -> bool) (rsd rs2 : cregidx) (s : mstate) :
  goodmb Dr Dw (execute (C_SUBW (rsd, rs2))) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

Lemma exec_execute_C_SUB (rsd rs2 : cregidx) (s : mstate) :
  exec (execute (C_SUB (rsd, rs2))) s
    = Some (ExecuteAs (RTYPE (creg2reg_idx rs2, creg2reg_idx rsd,
                              creg2reg_idx rsd, SUB)), s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_C_SUB (Dr Dw : register -> bool) (rsd rs2 : cregidx) (s : mstate) :
  goodmb Dr Dw (execute (C_SUB (rsd, rs2))) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

Lemma exec_execute_C_XOR (rsd rs2 : cregidx) (s : mstate) :
  exec (execute (C_XOR (rsd, rs2))) s
    = Some (ExecuteAs (RTYPE (creg2reg_idx rs2, creg2reg_idx rsd,
                              creg2reg_idx rsd, XOR)), s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_C_XOR (Dr Dw : register -> bool) (rsd rs2 : cregidx) (s : mstate) :
  goodmb Dr Dw (execute (C_XOR (rsd, rs2))) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

Lemma exec_execute_C_ANDI (imm : mword 6) (rsd : cregidx) (s : mstate) :
  exec (execute (C_ANDI (imm, rsd))) s
    = Some (ExecuteAs (ITYPE (sign_extend' 12 imm, creg2reg_idx rsd,
                              creg2reg_idx rsd, ANDI)), s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_C_ANDI (Dr Dw : register -> bool) (imm : mword 6) (rsd : cregidx)
    (s : mstate) :
  goodmb Dr Dw (execute (C_ANDI (imm, rsd))) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

Lemma exec_execute_C_SRAI (shamt : mword 6) (rsd : cregidx) (s : mstate) :
  exec (execute (C_SRAI (shamt, rsd))) s
    = Some (ExecuteAs (SHIFTIOP (shamt, creg2reg_idx rsd,
                                 creg2reg_idx rsd, SRAI)), s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_C_SRAI (Dr Dw : register -> bool) (shamt : mword 6) (rsd : cregidx)
    (s : mstate) :
  goodmb Dr Dw (execute (C_SRAI (shamt, rsd))) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

Lemma exec_execute_C_MUL (rsdc rsc2 : cregidx) (s : mstate) :
  exists mop,
    exec (execute (C_MUL (rsdc, rsc2))) s
      = Some (ExecuteAs (MUL (creg2reg_idx rsc2, creg2reg_idx rsdc,
                              creg2reg_idx rsdc, mop)), s).
Proof. eexists. apply exec_returnm. Qed.

Lemma goodmb_execute_C_MUL (Dr Dw : register -> bool) (rsdc rsc2 : cregidx) (s : mstate) :
  goodmb Dr Dw (execute (C_MUL (rsdc, rsc2))) s ∅ = true.
Proof. apply goodmb_returnm. Qed.


Lemma exec_execute_C_EBREAK_U (s : mstate) :
  exec (execute (C_EBREAK tt)) s = Some (ExecuteAs (EBREAK tt), s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_C_EBREAK_U (Dr Dw : register -> bool) (s : mstate) :
  goodmb Dr Dw (execute (C_EBREAK tt)) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

Lemma exec_execute_C_ILLEGAL (w : mword 16) (s : mstate) :
  exec (execute (C_ILLEGAL w)) s = Some (Illegal_Instruction tt, s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_C_ILLEGAL (Dr Dw : register -> bool) (w : mword 16) (s : mstate) :
  goodmb Dr Dw (execute (C_ILLEGAL w)) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

Lemma exec_execute_C_NOP (g : mword 6) (s : mstate) :
  exec (execute (C_NOP g)) s = Some (RETIRE_SUCCESS, s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_C_NOP (Dr Dw : register -> bool) (g : mword 6) (s : mstate) :
  goodmb Dr Dw (execute (C_NOP g)) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

Lemma exec_execute_C_NTL (g : ntl_type) (s : mstate) :
  exec (execute (C_NTL g)) s = Some (RETIRE_SUCCESS, s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_C_NTL (Dr Dw : register -> bool) (g : ntl_type) (s : mstate) :
  goodmb Dr Dw (execute (C_NTL g)) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

Lemma exec_execute_ZCMOP (mop : mword 3) (s : mstate) :
  exec (execute (ZCMOP mop)) s = Some (RETIRE_SUCCESS, s).
Proof. apply exec_returnm. Qed.

Lemma goodmb_execute_ZCMOP (Dr Dw : register -> bool) (mop : mword 3) (s : mstate) :
  goodmb Dr Dw (execute (ZCMOP mop)) s ∅ = true.
Proof. apply goodmb_returnm. Qed.

(* the compressed memory expansions *)


(* C_NOT / C_ZEXT_B: DIRECT retires (read/write the same creg). *)
Lemma exec_execute_C_NOT_total (c : cregidx) (s : mstate) :
  exists (i : mword 5) (v : mword 64),
    creg2reg_idx c = Regidx i /\
    exec (execute (C_NOT c)) s = Some (RETIRE_SUCCESS, gpr_write_state i v s).
Proof.
  change (execute (C_NOT c)) with (execute_C_NOT c).
  unfold execute_C_NOT. cbv zeta.
  destruct (creg2reg_idx c) as [i] eqn:E.
  exists i. eexists. split; [ reflexivity | ].
  unfold gpr_write_state.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i s) ]. cbn beta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr i _ s) ].
Qed.

Lemma goodmb_execute_C_NOT_total (Dr Dw : register -> bool) (c : cregidx) (s : mstate) :
  (forall i : mword 5, creg2reg_idx c = Regidx i ->
     (uint i <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i))) = true) /\
     (uint i <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint i))) = true)) ->
  goodmb Dr Dw (execute (C_NOT c)) s ∅ = true.
Proof.
  intros HD.
  change (execute (C_NOT c)) with (execute_C_NOT c).
  unfold execute_C_NOT. cbv zeta.
  destruct (creg2reg_idx c) as [i] eqn:E.
  destruct (HD i eq_refl) as [H1 Hd].
  gm_rd i H1. cbn beta. gm_wr i Hd. apply goodmb_returnm.
Qed.

Lemma exec_execute_C_ZEXT_B_total (c : cregidx) (s : mstate) :
  exists (i : mword 5) (v : mword 64),
    creg2reg_idx c = Regidx i /\
    exec (execute (C_ZEXT_B c)) s = Some (RETIRE_SUCCESS, gpr_write_state i v s).
Proof.
  change (execute (C_ZEXT_B c)) with (execute_C_ZEXT_B c).
  unfold execute_C_ZEXT_B. cbv zeta.
  destruct (creg2reg_idx c) as [i] eqn:E.
  exists i. eexists. split; [ reflexivity | ].
  unfold gpr_write_state.
  erewrite exec_bind_Some; [ | apply (exec_rX_bits_gpr i s) ]. cbn beta.
  erewrite exec_bind0_Some;
    [ apply exec_returnm | apply (exec_wX_bits_gpr i _ s) ].
Qed.

Lemma goodmb_execute_C_ZEXT_B_total (Dr Dw : register -> bool) (c : cregidx) (s : mstate) :
  (forall i : mword 5, creg2reg_idx c = Regidx i ->
     (uint i <> 0 -> Dr (R_bitvector_64 (gpr_of_Z (uint i))) = true) /\
     (uint i <> 0 -> Dw (R_bitvector_64 (gpr_of_Z (uint i))) = true)) ->
  goodmb Dr Dw (execute (C_ZEXT_B c)) s ∅ = true.
Proof.
  intros HD.
  change (execute (C_ZEXT_B c)) with (execute_C_ZEXT_B c).
  unfold execute_C_ZEXT_B. cbv zeta.
  destruct (creg2reg_idx c) as [i] eqn:E.
  destruct (HD i eq_refl) as [H1 Hd].
  gm_rd i H1. cbn beta. gm_wr i Hd. apply goodmb_returnm.
Qed.

(* ===================================================================== *)
(* Zicbom / Zicboz at User: ILLEGAL under the pinned configs.  MENVCFG_S  *)
(* has CBZE/CBCFE clear and CBIE = 00 (CBIE_ILLEGAL), so                  *)
(* [feature_enabled_for_priv] short-circuits on the machine-enable bit    *)
(* and [cbop_priv_check] returns CBOP_ILLEGAL from mCBIE alone; the       *)
(* senvcfg = 0 pin keeps [read_senvcfg]'s sCBIE decode off the reserved-  *)
(* encoding error.  (ZICBOP is NOT here: prefetch does a real             *)
(* translation -- ADUE-coupled.)                                          *)
(* ===================================================================== *)

Lemma exec_read_senvcfg_pinned (st : mstate) :
  register_lookup menvcfg st.(sregs) = MENVCFG_S ->
  register_lookup senvcfg st.(sregs) = (mword_of_int 0 : mword 64) ->
  exec (read_senvcfg tt) st
    = Some (_update_SEnvcfg_SSE (mword_of_int 0 : mword 64)
              (and_vec (_get_MEnvcfg_SSE MENVCFG_S)
                       (_get_SEnvcfg_SSE (mword_of_int 0 : mword 64))), st).
Proof.
  intros Hmenv Hsenv.
  unfold read_senvcfg.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg senvcfg st)). cbn beta.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg menvcfg st)). cbn beta.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg senvcfg st)). cbn beta.
  rewrite Hmenv, Hsenv.
  apply exec_returnm.
Qed.

Lemma goodmb_read_senvcfg_pinned (Dr Dw : register -> bool) (st : mstate) :
  Dr menvcfg = true -> Dr senvcfg = true ->
  register_lookup menvcfg st.(sregs) = MENVCFG_S ->
  register_lookup senvcfg st.(sregs) = (mword_of_int 0 : mword 64) ->
  goodmb Dr Dw (read_senvcfg tt) st ∅ = true.
Proof.
  intros HDm HDs Hmenv Hsenv.
  unfold read_senvcfg.
  gm_rr senvcfg HDs. gm_rr menvcfg HDm. gm_rr senvcfg HDs.
  apply goodmb_returnm.
Qed.

Lemma exec_feature_illegal_U (m s h : mword 1) (st : mstate) :
  eq_vec m ('b"1") = false ->
  exec (feature_enabled_for_priv User m s h) st = Some (FEATURE_ILLEGAL, st).
Proof.
  intro Hm.
  unfold feature_enabled_for_priv. cbn match.
  unfold and_boolM.
  erewrite exec_bind_Some.
  2:{ erewrite exec_bind_Some; [ | apply (exec_returnM (eq_vec m ('b"1")) st) ].
      cbn beta. rewrite Hm. cbn match. apply (exec_returnM false st). }
  cbn beta. cbv zeta. cbn match.
  apply exec_returnm.
Qed.

Lemma goodmb_feature_illegal_U (Dr Dw : register -> bool) (m s h : mword 1)
    (st : mstate) :
  eq_vec m ('b"1") = false ->
  goodmb Dr Dw (feature_enabled_for_priv User m s h) st ∅ = true.
Proof.
  intro Hm.
  unfold feature_enabled_for_priv. cbn match. unfold and_boolM.
  erewrite goodmb_bind_empty.
  2:{ erewrite goodmb_bind_empty;
        [ | apply goodmb_returnm | apply (exec_returnM (eq_vec m ('b"1")) st) ].
      rewrite Hm. cbn match. apply goodmb_returnm. }
  2:{ erewrite exec_bind_Some; [ | apply (exec_returnM (eq_vec m ('b"1")) st) ].
      cbn beta. rewrite Hm. cbn match. apply (exec_returnM false st). }
  cbn beta. cbv zeta. cbn match.
  apply goodmb_returnm.
Qed.

Lemma exec_execute_ZICBOZ_U (i1 : mword 5) (st : mstate) :
  register_lookup cur_privilege st.(sregs) = User ->
  register_lookup menvcfg st.(sregs) = MENVCFG_S ->
  register_lookup senvcfg st.(sregs) = (mword_of_int 0 : mword 64) ->
  exec (execute (ZICBOZ (Regidx i1))) st = Some (Illegal_Instruction tt, st).
Proof.
  intros Hpriv Hmenv Hsenv.
  change (execute (ZICBOZ (Regidx i1))) with (execute_ZICBOZ (Regidx i1)).
  unfold execute_ZICBOZ.
  rewrite exec_catch_early_return.
  rewrite execR_bind, execR_liftR, (exec_read_reg cur_privilege st), Hpriv. cbn match.
  assert (Hrdm : exec ((read_reg menvcfg) : M (mword 64)) st = Some (MENVCFG_S, st)).
  { etransitivity; [ exact (exec_read_reg menvcfg st) | rewrite Hmenv; reflexivity ]. }
  rewrite execR_bind, execR_liftR, Hrdm. cbn match.
  rewrite execR_bind, execR_liftR, (exec_read_senvcfg_pinned st Hmenv Hsenv). cbn match.
  rewrite execR_bind, execR_liftR.
  erewrite exec_feature_illegal_U. 2:{ vm_compute; reflexivity. }
  cbn match.
  rewrite execR_bind. rewrite execR_bind0.
  rewrite execR_early_return. cbn match.
  reflexivity.
Qed.


Ltac gm_rrC r H :=
  erewrite goodmb_cer_bind_empty;
    [ | apply goodmb_liftR; etransitivity; [ apply goodmb_read_reg | exact H ]
      | rewrite execR_liftR, (exec_read_reg r); reflexivity ].

Lemma goodmb_execute_ZICBOZ_U (Dr Dw : register -> bool) (i1 : mword 5) (st : mstate) :
  Dr cur_privilege = true -> Dr menvcfg = true -> Dr senvcfg = true ->
  register_lookup cur_privilege st.(sregs) = User ->
  register_lookup menvcfg st.(sregs) = MENVCFG_S ->
  register_lookup senvcfg st.(sregs) = (mword_of_int 0 : mword 64) ->
  goodmb Dr Dw (execute (ZICBOZ (Regidx i1))) st ∅ = true.
Proof.
  intros HDp HDm HDs Hpriv Hmenv Hsenv.
  change (execute (ZICBOZ (Regidx i1))) with (execute_ZICBOZ (Regidx i1)).
  unfold execute_ZICBOZ.
  gm_rrC cur_privilege HDp. rewrite Hpriv. cbn match.
  gm_rrC menvcfg HDm. rewrite Hmenv. cbn match.
  erewrite goodmb_cer_bind_empty.
  2:{ apply goodmb_liftR.
      apply (goodmb_read_senvcfg_pinned Dr Dw st HDm HDs Hmenv Hsenv). }
  2:{ rewrite execR_liftR, (exec_read_senvcfg_pinned st Hmenv Hsenv). reflexivity. }
  cbn match.
  erewrite goodmb_cer_bind_empty.
  2:{ apply goodmb_liftR. apply goodmb_feature_illegal_U.
      vm_compute; reflexivity. }
  2:{ rewrite execR_liftR.
      erewrite exec_feature_illegal_U; [ reflexivity | vm_compute; reflexivity ]. }
  cbn match.
  reflexivity.
Qed.

Lemma exec_execute_ZICBOM_U (op : cbop_zicbom) (i1 : mword 5) (st : mstate) :
  register_lookup cur_privilege st.(sregs) = User ->
  register_lookup menvcfg st.(sregs) = MENVCFG_S ->
  register_lookup senvcfg st.(sregs) = (mword_of_int 0 : mword 64) ->
  exec (currentlyEnabled Ext_S) st = Some (true, st) ->
  exec (execute (ZICBOM (op, Regidx i1))) st = Some (Illegal_Instruction tt, st).
Proof.
  intros Hpriv Hmenv Hsenv HES.
  change (execute (ZICBOM (op, Regidx i1))) with (execute_ZICBOM op (Regidx i1)).
  unfold execute_ZICBOM. cbv zeta.
  destruct op.
  - (* CBO_CLEAN: CBCFE gate *)
    rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege st)). cbn beta.
    rewrite Hpriv.
    rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg menvcfg st)). cbn beta.
    rewrite Hmenv.
    rewrite (exec_bind_Some _ _ _ _ _ (exec_read_senvcfg_pinned st Hmenv Hsenv)). cbn beta.
    erewrite exec_bind_Some.
    2:{ apply exec_feature_illegal_U. vm_compute; reflexivity. }
    cbn beta. cbn match. apply exec_returnm.
  - (* CBO_FLUSH: CBCFE gate *)
    rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege st)). cbn beta.
    rewrite Hpriv.
    rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg menvcfg st)). cbn beta.
    rewrite Hmenv.
    rewrite (exec_bind_Some _ _ _ _ _ (exec_read_senvcfg_pinned st Hmenv Hsenv)). cbn beta.
    erewrite exec_bind_Some.
    2:{ apply exec_feature_illegal_U. vm_compute; reflexivity. }
    cbn beta. cbn match. apply exec_returnm.
  - (* CBO_INVAL: cbop_priv_check, CBOP_ILLEGAL from mCBIE = 00 *)
    rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg cur_privilege st)). cbn beta.
    rewrite Hpriv.
    erewrite exec_bind_Some.
    2:{ unfold cbop_priv_check.
        rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg menvcfg st)). cbn beta.
        rewrite Hmenv.
        erewrite exec_bind_Some.
        2:{ unfold encdec_cbie_backwards. cbv zeta.
            replace (eq_vec (_get_MEnvcfg_CBIE MENVCFG_S) ('b"00")) with true
              by (vm_compute; reflexivity).
            cbn match. apply (exec_returnM CBIE_ILLEGAL st). }
        cbn beta.
        rewrite (exec_bind_Some _ _ _ _ _ HES). cbn beta. cbn match.
        erewrite exec_bind_Some.
        2:{ rewrite (exec_bind_Some _ _ _ _ _ (exec_read_senvcfg_pinned st Hmenv Hsenv)).
            cbn beta.
            unfold encdec_cbie_backwards. cbv zeta.
            match goal with
            | |- exec (if ?g then _ else _) _ = _ =>
                replace g with true by (vm_compute; reflexivity)
            end.
            cbn match. apply (exec_returnM CBIE_ILLEGAL st). }
        cbn beta. cbn match.
        apply (exec_returnM CBOP_ILLEGAL st). }
    cbn beta. cbn match.
    apply exec_returnm.
Qed.

Lemma goodmb_execute_ZICBOM_U (Dr Dw : register -> bool) (op : cbop_zicbom)
    (i1 : mword 5) (st : mstate) :
  Dr cur_privilege = true -> Dr menvcfg = true -> Dr senvcfg = true ->
  register_lookup cur_privilege st.(sregs) = User ->
  register_lookup menvcfg st.(sregs) = MENVCFG_S ->
  register_lookup senvcfg st.(sregs) = (mword_of_int 0 : mword 64) ->
  goodmb Dr Dw (currentlyEnabled Ext_S) st ∅ = true ->
  exec (currentlyEnabled Ext_S) st = Some (true, st) ->
  goodmb Dr Dw (execute (ZICBOM (op, Regidx i1))) st ∅ = true.
Proof.
  intros HDp HDm HDs Hpriv Hmenv Hsenv HgES HES.
  change (execute (ZICBOM (op, Regidx i1))) with (execute_ZICBOM op (Regidx i1)).
  unfold execute_ZICBOM. cbv zeta.
  destruct op.
  - gm_rr cur_privilege HDp. rewrite Hpriv.
    gm_rr menvcfg HDm. rewrite Hmenv.
    erewrite goodmb_bind_empty;
      [ | apply (goodmb_read_senvcfg_pinned Dr Dw st HDm HDs Hmenv Hsenv)
        | apply (exec_read_senvcfg_pinned st Hmenv Hsenv) ].
    erewrite goodmb_bind_empty.
    2:{ apply goodmb_feature_illegal_U. vm_compute; reflexivity. }
    2:{ apply exec_feature_illegal_U. vm_compute; reflexivity. }
    cbn beta. cbn match. apply goodmb_returnm.
  - gm_rr cur_privilege HDp. rewrite Hpriv.
    gm_rr menvcfg HDm. rewrite Hmenv.
    erewrite goodmb_bind_empty;
      [ | apply (goodmb_read_senvcfg_pinned Dr Dw st HDm HDs Hmenv Hsenv)
        | apply (exec_read_senvcfg_pinned st Hmenv Hsenv) ].
    erewrite goodmb_bind_empty.
    2:{ apply goodmb_feature_illegal_U. vm_compute; reflexivity. }
    2:{ apply exec_feature_illegal_U. vm_compute; reflexivity. }
    cbn beta. cbn match. apply goodmb_returnm.
  - gm_rr cur_privilege HDp. rewrite Hpriv.
    erewrite goodmb_bind_empty.
    2:{ unfold cbop_priv_check.
        gm_rr menvcfg HDm. rewrite Hmenv.
        erewrite goodmb_bind_empty.
        2:{ unfold encdec_cbie_backwards. cbv zeta.
            replace (eq_vec (_get_MEnvcfg_CBIE MENVCFG_S) ('b"00")) with true
              by (vm_compute; reflexivity).
            cbn match. apply goodmb_returnm. }
        2:{ unfold encdec_cbie_backwards. cbv zeta.
            replace (eq_vec (_get_MEnvcfg_CBIE MENVCFG_S) ('b"00")) with true
              by (vm_compute; reflexivity).
            cbn match. apply (exec_returnM CBIE_ILLEGAL st). }
        cbn beta.
        erewrite goodmb_bind_empty; [ | exact HgES | exact HES ].
        cbn beta. cbn match.
        erewrite goodmb_bind_empty.
        2:{ erewrite goodmb_bind_empty;
              [ | apply (goodmb_read_senvcfg_pinned Dr Dw st HDm HDs Hmenv Hsenv)
                | apply (exec_read_senvcfg_pinned st Hmenv Hsenv) ].
            unfold encdec_cbie_backwards. cbv zeta.
            match goal with
            | |- goodmb _ _ (if ?g then _ else _) _ _ = _ =>
                replace g with true by (vm_compute; reflexivity)
            end.
            cbn match. apply goodmb_returnm. }
        2:{ rewrite (exec_bind_Some _ _ _ _ _ (exec_read_senvcfg_pinned st Hmenv Hsenv)).
            cbn beta.
            unfold encdec_cbie_backwards. cbv zeta.
            match goal with
            | |- exec (if ?g then _ else _) _ = _ =>
                replace g with true by (vm_compute; reflexivity)
            end.
            cbn match. apply (exec_returnM CBIE_ILLEGAL st). }
        cbn beta. cbn match. apply goodmb_returnm. }
    2:{ unfold cbop_priv_check.
        rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg menvcfg st)). cbn beta.
        rewrite Hmenv.
        erewrite exec_bind_Some.
        2:{ unfold encdec_cbie_backwards. cbv zeta.
            replace (eq_vec (_get_MEnvcfg_CBIE MENVCFG_S) ('b"00")) with true
              by (vm_compute; reflexivity).
            cbn match. apply (exec_returnM CBIE_ILLEGAL st). }
        cbn beta.
        rewrite (exec_bind_Some _ _ _ _ _ HES). cbn beta. cbn match.
        erewrite exec_bind_Some.
        2:{ rewrite (exec_bind_Some _ _ _ _ _ (exec_read_senvcfg_pinned st Hmenv Hsenv)).
            cbn beta.
            unfold encdec_cbie_backwards. cbv zeta.
            match goal with
            | |- exec (if ?g then _ else _) _ = _ =>
                replace g with true by (vm_compute; reflexivity)
            end.
            cbn match. apply (exec_returnM CBIE_ILLEGAL st). }
        cbn beta. cbn match.
        apply (exec_returnM CBOP_ILLEGAL st). }
    cbn beta. cbn match. apply goodmb_returnm.
Qed.

(* SSAMOSWAP (Zicfiss shadow-stack swap): ILLEGAL at User under the pins --
   the xSSE gate reads senvcfg.SSE, which the [read_senvcfg] composite pins
   to 0 (menvcfg.SSE ∧ senvcfg.SSE with senvcfg = 0). *)
Lemma exec_execute_SSAMOSWAP_U (aq rl : bool) (i2 i1 ird : mword 5)
    (width : Z) (st : mstate) :
  register_lookup cur_privilege st.(sregs) = User ->
  register_lookup menvcfg st.(sregs) = MENVCFG_S ->
  register_lookup senvcfg st.(sregs) = (mword_of_int 0 : mword 64) ->
  exec (currentlyEnabled Ext_S) st = Some (true, st) ->
  exec (execute (SSAMOSWAP (aq, rl, Regidx i2, Regidx i1, width, Regidx ird))) st
    = Some (Illegal_Instruction tt, st).
Proof.
  intros Hpriv Hmenv Hsenv HES.
  change (execute (SSAMOSWAP (aq, rl, Regidx i2, Regidx i1, width, Regidx ird)))
    with (execute_SSAMOSWAP aq rl (Regidx i2) (Regidx i1) width (Regidx ird)).
  unfold execute_SSAMOSWAP.
  rewrite exec_catch_early_return.
  rewrite execR_bind, execR_liftR, (exec_read_reg cur_privilege st), Hpriv. cbn match.
  cbv beta iota.
  rewrite execR_bind0.
  rewrite execR_bind.
  unfold or_boolM.
  rewrite execR_bind.
  rewrite execR_bind, execR_liftR, HES. cbn match.
  rewrite execR_returnR. cbn [not negb]. cbn match.
  rewrite execR_bind, execR_liftR, (exec_read_senvcfg_pinned st Hmenv Hsenv). cbn match.
  rewrite execR_returnR. cbn match.
  match goal with
  | |- context [ if ?g then _ else _ ] =>
      replace g with true by (vm_compute; reflexivity)
  end.
  cbn match.
  rewrite execR_early_return. cbn match.
  reflexivity.
Qed.

Lemma goodmb_execute_SSAMOSWAP_U (Dr Dw : register -> bool) (aq rl : bool)
    (i2 i1 ird : mword 5) (width : Z) (st : mstate) :
  Dr cur_privilege = true -> Dr menvcfg = true -> Dr senvcfg = true ->
  register_lookup cur_privilege st.(sregs) = User ->
  register_lookup menvcfg st.(sregs) = MENVCFG_S ->
  register_lookup senvcfg st.(sregs) = (mword_of_int 0 : mword 64) ->
  goodmb Dr Dw (currentlyEnabled Ext_S) st ∅ = true ->
  exec (currentlyEnabled Ext_S) st = Some (true, st) ->
  goodmb Dr Dw (execute (SSAMOSWAP (aq, rl, Regidx i2, Regidx i1, width, Regidx ird)))
    st ∅ = true.
Proof.
  intros HDp HDm HDs Hpriv Hmenv Hsenv HgES HES.
  change (execute (SSAMOSWAP (aq, rl, Regidx i2, Regidx i1, width, Regidx ird)))
    with (execute_SSAMOSWAP aq rl (Regidx i2) (Regidx i1) width (Regidx ird)).
  unfold execute_SSAMOSWAP.
  gm_rrC cur_privilege HDp. rewrite Hpriv. cbv beta iota.
  unfold Defs.bind0 at 1.
  erewrite goodmb_cer_bind_nest_empty.
  3:{ unfold or_boolM.
      erewrite execR_bind_Some.
      2:{ erewrite execR_bind_Some; [ | rewrite execR_liftR, HES; reflexivity ].
          rewrite execR_returnR. reflexivity. }
      cbn [not negb]. cbn match.
      erewrite execR_bind_Some;
        [ | rewrite execR_liftR, (exec_read_senvcfg_pinned st Hmenv Hsenv);
            reflexivity ].
      rewrite execR_returnR. reflexivity. }
  2:{ unfold or_boolM.
      erewrite goodmb_bindR_empty.
      2:{ erewrite goodmb_bindR_empty;
            [ | apply goodmb_liftR, HgES | rewrite execR_liftR, HES; reflexivity ].
          apply goodmb_returnm. }
      2:{ erewrite execR_bind_Some; [ | rewrite execR_liftR, HES; reflexivity ].
          rewrite execR_returnR. reflexivity. }
      cbn [not negb]. cbn match.
      erewrite goodmb_bindR_empty.
      2:{ apply goodmb_liftR.
          apply (goodmb_read_senvcfg_pinned Dr Dw st HDm HDs Hmenv Hsenv). }
      2:{ rewrite execR_liftR, (exec_read_senvcfg_pinned st Hmenv Hsenv).
          reflexivity. }
      apply goodmb_returnm. }
  match goal with
  | |- context [ if ?g then _ else _ ] =>
      replace g with true by (vm_compute; reflexivity)
  end.
  cbn match. reflexivity.
Qed.
