Author: Darshn

VHDL code for generating pwm signal with variable duty cycle.Taking in 7 bit input in binary from 0(0000000) to 100(1100100)