/*
 * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

/ {
	tegra_soc_hwpm {
		compatible = "nvidia,t234-soc-hwpm";
		dma-coherent;
		reg = <0x0 0xf100000 0x0 0x1000 /* VI0_PERFMON */
		       0x0 0xf101000 0x0 0x1000 /* VI1_PERFMON */
		       0x0 0xf102000 0x0 0x1000 /* ISP0_PERFMON */
		       0x0 0xf103000 0x0 0x1000 /* VICA0_PERFMON */
		       0x0 0xf104000 0x0 0x1000 /* OFAA0_PERFMON */
		       0x0 0xf105000 0x0 0x1000 /* PVAV0_PERFMON */
		       0x0 0xf106000 0x0 0x1000 /* PVAV1_PERFMON */
		       0x0 0xf107000 0x0 0x1000 /* PVAC0_PERFMON */
		       0x0 0xf108000 0x0 0x1000 /* NVDLAB0_PERFMON */
		       0x0 0xf109000 0x0 0x1000 /* NVDLAB1_PERFMON */
		       0x0 0xf10a000 0x0 0x1000 /* NVDISPLAY0_PERFMON */
		       0x0 0xf10b000 0x0 0x1000 /* SYS0_PERFMON */
		       0x0 0xf10c000 0x0 0x1000 /* MGBE0_PERFMON */
		       0x0 0xf10d000 0x0 0x1000 /* MGBE1_PERFMON */
		       0x0 0xf10e000 0x0 0x1000 /* MGBE2_PERFMON */
		       0x0 0xf10f000 0x0 0x1000 /* MGBE3_PERFMON */
		       0x0 0xf110000 0x0 0x1000 /* SCF0_PERFMON */
		       0x0 0xf111000 0x0 0x1000 /* NVDECA0_PERFMON */
		       0x0 0xf112000 0x0 0x1000 /* NVENCA0_PERFMON */
		       0x0 0xf113000 0x0 0x1000 /* MSSNVLHSH0_PERFMON */
		       0x0 0xf114000 0x0 0x1000 /* PCIE0_PERFMON */
		       0x0 0xf115000 0x0 0x1000 /* PCIE1_PERFMON */
		       0x0 0xf116000 0x0 0x1000 /* PCIE2_PERFMON */
		       0x0 0xf117000 0x0 0x1000 /* PCIE3_PERFMON */
		       0x0 0xf118000 0x0 0x1000 /* PCIE4_PERFMON */
		       0x0 0xf119000 0x0 0x1000 /* PCIE5_PERFMON */
		       0x0 0xf11a000 0x0 0x1000 /* PCIE6_PERFMON */
		       0x0 0xf11b000 0x0 0x1000 /* PCIE7_PERFMON */
		       0x0 0xf11c000 0x0 0x1000 /* PCIE8_PERFMON */
		       0x0 0xf11d000 0x0 0x1000 /* PCIE9_PERFMON */
		       0x0 0xf11e000 0x0 0x1000 /* PCIE10_PERFMON */
		       0x0 0xf11f000 0x0 0x1000 /* MSSCHANNELPARTA0_PERFMON */
		       0x0 0xf120000 0x0 0x1000 /* MSSCHANNELPARTA1_PERFMON */
		       0x0 0xf121000 0x0 0x1000 /* MSSCHANNELPARTA2_PERFMON */
		       0x0 0xf122000 0x0 0x1000 /* MSSCHANNELPARTA3_PERFMON */
		       0x0 0xf123000 0x0 0x1000 /* MSSCHANNELPARTB0_PERFMON */
		       0x0 0xf124000 0x0 0x1000 /* MSSCHANNELPARTB1_PERFMON */
		       0x0 0xf125000 0x0 0x1000 /* MSSCHANNELPARTB2_PERFMON */
		       0x0 0xf126000 0x0 0x1000 /* MSSCHANNELPARTB3_PERFMON */
		       0x0 0xf127000 0x0 0x1000 /* MSSCHANNELPARTC0_PERFMON */
		       0x0 0xf128000 0x0 0x1000 /* MSSCHANNELPARTC1_PERFMON */
		       0x0 0xf129000 0x0 0x1000 /* MSSCHANNELPARTC2_PERFMON */
		       0x0 0xf12a000 0x0 0x1000 /* MSSCHANNELPARTC3_PERFMON */
		       0x0 0xf12b000 0x0 0x1000 /* MSSCHANNELPARTD0_PERFMON */
		       0x0 0xf12c000 0x0 0x1000 /* MSSCHANNELPARTD1_PERFMON */
		       0x0 0xf12d000 0x0 0x1000 /* MSSCHANNELPARTD2_PERFMON */
		       0x0 0xf12e000 0x0 0x1000 /* MSSCHANNELPARTD3_PERFMON */
		       0x0 0xf12f000 0x0 0x1000 /* MSSHUB0_PERFMON */
		       0x0 0xf130000 0x0 0x1000 /* MSSHUB1_PERFMON */
		       0x0 0xf131000 0x0 0x1000 /* MSSMCFCLIENT0_PERFMON */
		       0x0 0xf132000 0x0 0x1000 /* MSSMCFMEM0_PERFMON */
		       0x0 0xf133000 0x0 0x1000 /* MSSMCFMEM1_PERFMON */
		       0x0 0xf14a000 0x0 0x2000   /* PMA */
		       0x0 0xf14d000 0x0 0x1000>; /* RTR */

		clocks = <&bpmp_clks TEGRA234_CLK_LA>,
				<&bpmp_clks TEGRA234_CLK_PLLREFE_VCOOUT_GATED>;
		clock-names = "la", "parent";
		resets = <&bpmp_resets TEGRA234_RESET_LA>,
			<&bpmp_resets TEGRA234_RESET_HWPM>;
		reset-names = "la", "hwpm";
		iommus = <&smmu_niso1 TEGRA_SID_NISO1_HWMP_PMA>;
		status = "disabled";
	};
};
