# This directory contains all the verilog files that are required for 8-bit parallel in parallel out register.

# PIPO_8_bit_register is the top module.

# All the codes are written in structural description.

# Input clock is of 100 MHz (in my project)
