#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 18 12:17:19 2015
# Process ID: 8172
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/vivado.log
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.xpr
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pipe_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
save_wave_config {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg}
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
run 5320 ns
run 5320 ns
run 5320 ns
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
run 5320 ns
run 5320 ns
run 5320 ns
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
restart
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
restart
run 5320 ns
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
run 5320 ns
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
launch_simulation
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/atb_test.vhd
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd w ]
add_files -fileset sim_1 C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd
update_compile_order -fileset sim_1
close_sim
close_project
create_project lab5 C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5 -part xc7z010clg400-1
set_property target_language VHDL [current_project]
add_files -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/myAXI_IP.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/LUT_NItoNO.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/my_AXImem.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/static_ip.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/LUT_group.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/my_AXIfifo.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/mypixfull_v1_0.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/pack_xtras.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/mypixfull_v1_0_S00_AXI.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/my_genpulse_sclr.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/LUT_NIto1.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
create_peripheral xilinx.com user mycordic_full 1.0 -dir C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:mycordic_full:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:mycordic_full:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:mycordic_full:1.0]
set_property  ip_repo_paths  C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_mycordic_full_v1_0 -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/component.xml
update_compile_order -fileset sim_1
current_project lab5
current_project edit_mycordic_full_v1_0
add_files -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/lpm_pack.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/fulladd.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/my_addsub.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/LPM_COMMON_CONVERSION.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/my_rege.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/CORDIC_FP_top.vhd}
update_compile_order -fileset sources_1
current_project lab5
current_project edit_mycordic_full_v1_0
close_project
