# Digital-Logic-Design-Project
University of Marmara, CSE3015 2018 Fall Project<br />
Basic CPU design with Logisim and Verilog
