// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Fri Dec 24 11:53:08 2021
// Host        : PC100 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top nvme_p8c2_axi_cdma_1_0 -prefix
//               nvme_p8c2_axi_cdma_1_0_ nvme_p8c2_axi_cdma_1_0_sim_netlist.v
// Design      : nvme_p8c2_axi_cdma_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu17eg-ffvc1760-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_AXI_LITE_IS_ASYNC = "1" *) (* C_DLYTMR_RESOLUTION = "256" *) (* C_FAMILY = "zynquplus" *) 
(* C_INCLUDE_DRE = "0" *) (* C_INCLUDE_SF = "1" *) (* C_INCLUDE_SG = "1" *) 
(* C_INSTANCE = "axi_cdma" *) (* C_M_AXI_ADDR_WIDTH = "64" *) (* C_M_AXI_DATA_WIDTH = "256" *) 
(* C_M_AXI_MAX_BURST_LEN = "128" *) (* C_M_AXI_SG_ADDR_WIDTH = "64" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
(* C_READ_ADDR_PIPE_DEPTH = "4" *) (* C_S_AXI_LITE_ADDR_WIDTH = "6" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* C_USE_DATAMOVER_LITE = "0" *) (* C_WRITE_ADDR_PIPE_DEPTH = "4" *) (* downgradeipidentifiedwarnings = "yes" *) 
module nvme_p8c2_axi_cdma_1_0_axi_cdma
   (m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    cdma_introut,
    s_axi_lite_awready,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_wready,
    s_axi_lite_wvalid,
    s_axi_lite_wdata,
    s_axi_lite_bready,
    s_axi_lite_bvalid,
    s_axi_lite_bresp,
    s_axi_lite_arready,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    s_axi_lite_rready,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_sg_awready,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_wready,
    m_axi_sg_wvalid,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_bready,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    m_axi_sg_arready,
    m_axi_sg_arvalid,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_rready,
    m_axi_sg_rvalid,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    cdma_tvect_out);
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input s_axi_lite_aresetn;
  output cdma_introut;
  output s_axi_lite_awready;
  input s_axi_lite_awvalid;
  input [5:0]s_axi_lite_awaddr;
  output s_axi_lite_wready;
  input s_axi_lite_wvalid;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_bready;
  output s_axi_lite_bvalid;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_arready;
  input s_axi_lite_arvalid;
  input [5:0]s_axi_lite_araddr;
  input s_axi_lite_rready;
  output s_axi_lite_rvalid;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input m_axi_arready;
  output m_axi_arvalid;
  output [63:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arcache;
  output m_axi_rready;
  input m_axi_rvalid;
  input [255:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input m_axi_awready;
  output m_axi_awvalid;
  output [63:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awcache;
  input m_axi_wready;
  output m_axi_wvalid;
  output [255:0]m_axi_wdata;
  output [31:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_bready;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input m_axi_sg_awready;
  output m_axi_sg_awvalid;
  output [63:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  input m_axi_sg_wready;
  output m_axi_sg_wvalid;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_bready;
  input m_axi_sg_bvalid;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_arready;
  output m_axi_sg_arvalid;
  output [63:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_rready;
  input m_axi_sg_rvalid;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  output [31:0]cdma_tvect_out;

  wire \<const0> ;
  wire \<const1> ;
  wire cdma_introut;
  wire [24:0]\^cdma_tvect_out ;
  wire m_axi_aclk;
  wire [63:0]m_axi_araddr;
  wire [0:0]\^m_axi_arburst ;
  wire [6:0]\^m_axi_arlen ;
  wire m_axi_arready;
  wire [2:0]\^m_axi_arsize ;
  wire m_axi_arvalid;
  wire [63:0]m_axi_awaddr;
  wire [0:0]\^m_axi_awburst ;
  wire [6:0]\^m_axi_awlen ;
  wire m_axi_awready;
  wire [2:0]\^m_axi_awsize ;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [255:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [63:6]\^m_axi_sg_araddr ;
  wire [0:0]\^m_axi_sg_arburst ;
  wire [2:2]\^m_axi_sg_arlen ;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [63:3]\^m_axi_sg_awaddr ;
  wire m_axi_sg_awready;
  wire [1:1]\^m_axi_sg_awsize ;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:28]\^m_axi_sg_wdata ;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [0:0]\^m_axi_sg_wstrb ;
  wire m_axi_sg_wvalid;
  wire [255:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [31:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;

  assign cdma_tvect_out[31] = \<const0> ;
  assign cdma_tvect_out[30] = \<const0> ;
  assign cdma_tvect_out[29] = \<const0> ;
  assign cdma_tvect_out[28] = \<const0> ;
  assign cdma_tvect_out[27] = \<const0> ;
  assign cdma_tvect_out[26] = \<const0> ;
  assign cdma_tvect_out[25] = \<const0> ;
  assign cdma_tvect_out[24:8] = \^cdma_tvect_out [24:8];
  assign cdma_tvect_out[7] = \<const0> ;
  assign cdma_tvect_out[6:0] = \^cdma_tvect_out [6:0];
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \^m_axi_arburst [0];
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6:0] = \^m_axi_arlen [6:0];
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arsize[2] = \^m_axi_arsize [2];
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \^m_axi_arsize [0];
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_awburst [0];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6:0] = \^m_axi_awlen [6:0];
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awsize[2] = \^m_axi_awsize [2];
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \^m_axi_awsize [0];
  assign m_axi_sg_araddr[63:6] = \^m_axi_sg_araddr [63:6];
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \^m_axi_sg_arburst [0];
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const1> ;
  assign m_axi_sg_arcache[0] = \<const1> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arlen[1] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arlen[0] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_awaddr[63:6] = \^m_axi_sg_awaddr [63:6];
  assign m_axi_sg_awaddr[5] = \<const0> ;
  assign m_axi_sg_awaddr[4:3] = \^m_axi_sg_awaddr [4:3];
  assign m_axi_sg_awaddr[2] = \^m_axi_sg_awaddr [3];
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \^m_axi_sg_awaddr [3];
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const1> ;
  assign m_axi_sg_awcache[0] = \<const1> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \<const0> ;
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \<const0> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \^m_axi_sg_awsize [1];
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_wdata[31:28] = \^m_axi_sg_wdata [31:28];
  assign m_axi_sg_wdata[27] = \<const0> ;
  assign m_axi_sg_wdata[26] = \<const0> ;
  assign m_axi_sg_wdata[25] = \<const0> ;
  assign m_axi_sg_wdata[24] = \<const0> ;
  assign m_axi_sg_wdata[23] = \<const0> ;
  assign m_axi_sg_wdata[22] = \<const0> ;
  assign m_axi_sg_wdata[21] = \<const0> ;
  assign m_axi_sg_wdata[20] = \<const0> ;
  assign m_axi_sg_wdata[19] = \<const0> ;
  assign m_axi_sg_wdata[18] = \<const0> ;
  assign m_axi_sg_wdata[17] = \<const0> ;
  assign m_axi_sg_wdata[16] = \<const0> ;
  assign m_axi_sg_wdata[15] = \<const0> ;
  assign m_axi_sg_wdata[14] = \<const0> ;
  assign m_axi_sg_wdata[13] = \<const0> ;
  assign m_axi_sg_wdata[12] = \<const0> ;
  assign m_axi_sg_wdata[11] = \<const0> ;
  assign m_axi_sg_wdata[10] = \<const0> ;
  assign m_axi_sg_wdata[9] = \<const0> ;
  assign m_axi_sg_wdata[8] = \<const0> ;
  assign m_axi_sg_wdata[7] = \<const0> ;
  assign m_axi_sg_wdata[6] = \<const0> ;
  assign m_axi_sg_wdata[5] = \<const0> ;
  assign m_axi_sg_wdata[4] = \<const0> ;
  assign m_axi_sg_wdata[3] = \<const0> ;
  assign m_axi_sg_wdata[2] = \<const0> ;
  assign m_axi_sg_wdata[1] = \<const0> ;
  assign m_axi_sg_wdata[0] = \<const0> ;
  assign m_axi_sg_wstrb[3] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[2] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[1] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[0] = \^m_axi_sg_wstrb [0];
  assign s_axi_lite_awready = s_axi_lite_wready;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  nvme_p8c2_axi_cdma_1_0_axi_cdma_sg_wrap \GEN_SG_MODE.I_SG_MODE_WRAP 
       (.\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg (s_axi_lite_rvalid),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out({\^cdma_tvect_out [24:14],\^cdma_tvect_out [12:8],\^cdma_tvect_out [6:0]}),
        .ftch_error_reg(\^cdma_tvect_out [13]),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(\^m_axi_arburst ),
        .m_axi_arlen(\^m_axi_arlen ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize({\^m_axi_arsize [2],\^m_axi_arsize [0]}),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(\^m_axi_awburst ),
        .m_axi_awlen(\^m_axi_awlen ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize({\^m_axi_awsize [2],\^m_axi_awsize [0]}),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_sg_araddr(\^m_axi_sg_araddr ),
        .m_axi_sg_arburst(\^m_axi_sg_arburst ),
        .m_axi_sg_arlen(\^m_axi_sg_arlen ),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr({\^m_axi_sg_awaddr [63:6],\^m_axi_sg_awaddr [4:3]}),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(\^m_axi_sg_awsize ),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(\^m_axi_sg_wdata ),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[5:2]),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[5:2]),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\^m_axi_sg_wstrb ));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_cdma_lite_if
   (s_axi_lite_arready,
    sig_axi2ip_wrce,
    E,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[8]_0 ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[7]_0 ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6]_0 ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0 ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 ,
    p_0_in,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 ,
    s_axi_lite_bvalid,
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ,
    s_axi_lite_wready,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 ,
    scndry_vect_out,
    curdesc_lsb_i0,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ,
    SR,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    awvalid_reg_0,
    s_axi_lite_arvalid,
    arvalid_d10,
    \GEN_ASYNC_READ.rvalid_reg_0 ,
    m_axi_aclk,
    s_axi_lite_awvalid,
    p_1_out,
    s_axi_lite_wvalid,
    s_axi_lite_bready,
    \dmacr_i_reg[2] ,
    Q,
    out,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ,
    D,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ,
    dma_keyhole_write,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1 ,
    sig_reg2sg_curdesc,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_2 ,
    sig_reg2sg_dmacr,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_3 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ,
    s_axi_lite_rready,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 );
  output s_axi_lite_arready;
  output [3:0]sig_axi2ip_wrce;
  output [0:0]E;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8]_0 ;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[7]_0 ;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6]_0 ;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0 ;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 ;
  output p_0_in;
  output [10:0]\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 ;
  output s_axi_lite_bvalid;
  output \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  output s_axi_lite_wready;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 ;
  output [31:0]scndry_vect_out;
  output curdesc_lsb_i0;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ;
  output [0:0]SR;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input awvalid_reg_0;
  input s_axi_lite_arvalid;
  input arvalid_d10;
  input \GEN_ASYNC_READ.rvalid_reg_0 ;
  input m_axi_aclk;
  input s_axi_lite_awvalid;
  input p_1_out;
  input s_axi_lite_wvalid;
  input s_axi_lite_bready;
  input \dmacr_i_reg[2] ;
  input [0:0]Q;
  input out;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ;
  input [3:0]D;
  input [6:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ;
  input [0:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ;
  input [0:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_2 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ;
  input dma_keyhole_write;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1 ;
  input [21:0]sig_reg2sg_curdesc;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_2 ;
  input [15:0]sig_reg2sg_dmacr;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_2 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_2 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_2 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_2 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_2 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_2 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_2 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_3 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_2 ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_2 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ;
  input s_axi_lite_rready;
  input [3:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [3:0]s_axi_lite_araddr;
  input [0:0]\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_0 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_1 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_10 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_11 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_12 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_13 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_14 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_15 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_2 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_3 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_4 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_5 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_6 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_7 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_8 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_9 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ;
  wire [10:0]\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_10_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_11_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_8_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_9_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4_n_0 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0 ;
  wire [0:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_2 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_3 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_1 ;
  wire [6:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ;
  wire [0:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1 ;
  wire \GEN_ASYNC_READ.read_in_progress_i_1_n_0 ;
  wire \GEN_ASYNC_READ.rvalid_reg_0 ;
  wire [0:0]\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  wire \GEN_ASYNC_WRITE.REG2_WREADY_n_0 ;
  wire \GEN_ASYNC_WRITE.REG2_WREADY_n_1 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_10 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_9 ;
  wire \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0 ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6]_0 ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[7]_0 ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8]_0 ;
  wire \GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ;
  wire \GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ;
  wire \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire arready_d1;
  wire arready_d10;
  wire arready_d11;
  wire arready_d12;
  wire arready_d2;
  wire arready_d3;
  wire arready_d4;
  wire arready_d5;
  wire arready_d6;
  wire arready_d7;
  wire arready_d8;
  wire arready_d9;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d10;
  wire arvalid_re__0;
  wire awvalid;
  wire awvalid_cdc_from;
  wire awvalid_d1;
  wire awvalid_reg_0;
  wire awvalid_to;
  wire awvalid_to2;
  wire [15:11]axi2ip_rdce;
  wire curdesc_lsb_i0;
  wire dma_keyhole_write;
  wire \dmacr_i_reg[2] ;
  wire ip_addr_cap;
  wire ip_arvalid_d2;
  wire ip_arvalid_d3;
  wire ip_arvalid_re;
  wire ip_data_cap;
  wire [31:0]lite_rdata_cdc_from;
  wire [31:0]lite_rdata_d2;
  wire m_axi_aclk;
  wire out;
  wire p_0_in;
  wire p_0_out;
  wire p_1_out;
  wire rdy;
  wire rdy_back;
  wire rdy_back_to;
  wire rdy_cdc_from;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire rdy_to2_cdc_from;
  wire read_in_progress;
  wire rvalid;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [31:0]scndry_vect_out;
  wire [3:0]sig_axi2ip_wrce;
  wire [31:0]sig_ip2axi_rddata1_out;
  wire [21:0]sig_reg2sg_curdesc;
  wire [15:0]sig_reg2sg_dmacr;
  wire wvalid;
  wire wvalid_cdc_from;
  wire wvalid_d1;
  wire wvalid_to;
  wire wvalid_to2;

  nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized3 \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK 
       (.\GEN_ASYNC_READ.ip_arvalid_d3_reg (\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .ip_arvalid_d3(ip_arvalid_d3),
        .ip_arvalid_re(ip_arvalid_re),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_arready(s_axi_lite_arready),
        .scndry_out(ip_arvalid_d2));
  nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized4 \GEN_ASYNC_READ.REG_DATA2LITE_CLOCK 
       (.Q(lite_rdata_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_vect_out(lite_rdata_d2));
  nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized2 \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK 
       (.\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_3 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_4 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_5 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_9 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_6 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_10 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_1 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_2 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_7 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_8 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_4 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_13 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_5 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_14 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_0 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_11 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_12 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_15 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[15] (\GEN_ASYNC_READ.rvalid_reg_0 ),
        .ip_arvalid_re(ip_arvalid_re),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d10_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d9),
        .Q(arready_d10),
        .R(awvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d11_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d10),
        .Q(arready_d11),
        .R(awvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d12_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d11),
        .Q(arready_d12),
        .R(awvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(arready_d1),
        .R(awvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d1),
        .Q(arready_d2),
        .R(awvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d3_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d2),
        .Q(arready_d3),
        .R(awvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d4_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d3),
        .Q(arready_d4),
        .R(awvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d5_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d4),
        .Q(arready_d5),
        .R(awvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d6_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d5),
        .Q(arready_d6),
        .R(awvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d7_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d6),
        .Q(arready_d7),
        .R(awvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d8_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d7),
        .Q(arready_d8),
        .R(awvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d9_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d8),
        .Q(arready_d9),
        .R(awvalid_reg_0));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_15 ),
        .Q(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_5 ),
        .Q(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_4 ),
        .Q(axi2ip_rdce[11]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_3 ),
        .Q(axi2ip_rdce[12]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_2 ),
        .Q(axi2ip_rdce[13]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_1 ),
        .Q(axi2ip_rdce[14]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_0 ),
        .Q(axi2ip_rdce[15]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_14 ),
        .Q(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_13 ),
        .Q(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_12 ),
        .Q(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [3]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_11 ),
        .Q(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_10 ),
        .Q(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [5]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_9 ),
        .Q(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_8 ),
        .Q(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [7]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_7 ),
        .Q(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_6 ),
        .Q(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .R(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.ip_arvalid_d3_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ip_arvalid_d2),
        .Q(ip_arvalid_d3),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ),
        .I1(axi2ip_rdce[13]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[11]),
        .I4(axi2ip_rdce[12]),
        .I5(axi2ip_rdce[15]),
        .O(sig_ip2axi_rddata1_out[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0 ),
        .I1(axi2ip_rdce[13]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[11]),
        .I4(axi2ip_rdce[12]),
        .I5(axi2ip_rdce[15]),
        .O(sig_ip2axi_rddata1_out[10]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(sig_reg2sg_curdesc[3]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F800)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_1 
       (.I0(sig_reg2sg_curdesc[4]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[11]));
  LUT5 #(
    .INIT(32'h0000F800)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_1 
       (.I0(sig_reg2sg_curdesc[5]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[15]));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_2 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2 
       (.I0(sig_reg2sg_dmacr[0]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[6]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_2 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2 
       (.I0(sig_reg2sg_dmacr[1]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[7]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_2 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2 
       (.I0(sig_reg2sg_dmacr[2]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[8]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_2 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2 
       (.I0(sig_reg2sg_dmacr[3]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[9]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[1]));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_2 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2 
       (.I0(sig_reg2sg_dmacr[4]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[10]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_2 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2 
       (.I0(sig_reg2sg_dmacr[5]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[11]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [5]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_2 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2 
       (.I0(sig_reg2sg_dmacr[6]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[12]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [6]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_2 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_3 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2 
       (.I0(sig_reg2sg_dmacr[7]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[13]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [7]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_2 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2 
       (.I0(sig_reg2sg_dmacr[8]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[14]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_2 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[25]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_10 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [5]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [7]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_11 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [5]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [7]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2 
       (.I0(sig_reg2sg_dmacr[9]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[15]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0012)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_8_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_9_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_10_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_11_n_0 ),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_7 
       (.I0(axi2ip_rdce[15]),
        .I1(axi2ip_rdce[12]),
        .I2(axi2ip_rdce[11]),
        .I3(axi2ip_rdce[14]),
        .I4(axi2ip_rdce[13]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_8 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [3]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_9 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [3]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0 ),
        .I1(axi2ip_rdce[13]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[11]),
        .I4(axi2ip_rdce[12]),
        .I5(axi2ip_rdce[15]),
        .O(sig_ip2axi_rddata1_out[26]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [1]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_1 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4 
       (.I0(sig_reg2sg_dmacr[10]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[16]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0 ),
        .I1(axi2ip_rdce[13]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[11]),
        .I4(axi2ip_rdce[12]),
        .I5(axi2ip_rdce[15]),
        .O(sig_ip2axi_rddata1_out[27]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_1 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4 
       (.I0(sig_reg2sg_dmacr[11]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[17]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0 ),
        .I1(axi2ip_rdce[13]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[11]),
        .I4(axi2ip_rdce[12]),
        .I5(axi2ip_rdce[15]),
        .O(sig_ip2axi_rddata1_out[28]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [3]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_1 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4 
       (.I0(sig_reg2sg_dmacr[12]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[18]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0 ),
        .I1(axi2ip_rdce[13]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[11]),
        .I4(axi2ip_rdce[12]),
        .I5(axi2ip_rdce[15]),
        .O(sig_ip2axi_rddata1_out[29]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [4]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_1 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4 
       (.I0(sig_reg2sg_dmacr[13]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[19]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [5]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000F800)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_1 
       (.I0(\dmacr_i_reg[2] ),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[2]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0 ),
        .I1(axi2ip_rdce[13]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[11]),
        .I4(axi2ip_rdce[12]),
        .I5(axi2ip_rdce[15]),
        .O(sig_ip2axi_rddata1_out[30]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [5]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_1 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4 
       (.I0(sig_reg2sg_dmacr[14]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[20]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [6]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I1(axi2ip_rdce[13]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[11]),
        .I4(axi2ip_rdce[12]),
        .I5(axi2ip_rdce[15]),
        .O(sig_ip2axi_rddata1_out[31]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [6]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4 
       (.I0(sig_reg2sg_dmacr[15]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(sig_reg2sg_curdesc[21]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [7]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEA0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_1 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[3]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ),
        .I1(axi2ip_rdce[13]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[11]),
        .I4(axi2ip_rdce[12]),
        .I5(axi2ip_rdce[15]),
        .O(sig_ip2axi_rddata1_out[4]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_2 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0 ),
        .I1(axi2ip_rdce[13]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[11]),
        .I4(axi2ip_rdce[12]),
        .I5(axi2ip_rdce[15]),
        .O(sig_ip2axi_rddata1_out[5]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ),
        .I2(dma_keyhole_write),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F800)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_1 
       (.I0(sig_reg2sg_curdesc[0]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 ),
        .O(sig_ip2axi_rddata1_out[7]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0 ),
        .I1(axi2ip_rdce[13]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[11]),
        .I4(axi2ip_rdce[12]),
        .I5(axi2ip_rdce[15]),
        .O(sig_ip2axi_rddata1_out[8]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(sig_reg2sg_curdesc[1]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0 ),
        .I1(axi2ip_rdce[13]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[11]),
        .I4(axi2ip_rdce[12]),
        .I5(axi2ip_rdce[15]),
        .O(sig_ip2axi_rddata1_out[9]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(sig_reg2sg_curdesc[2]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[0]),
        .Q(lite_rdata_cdc_from[0]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[10]),
        .Q(lite_rdata_cdc_from[10]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[11]),
        .Q(lite_rdata_cdc_from[11]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(D[1]),
        .Q(lite_rdata_cdc_from[12]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(D[2]),
        .Q(lite_rdata_cdc_from[13]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(D[3]),
        .Q(lite_rdata_cdc_from[14]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[15]),
        .Q(lite_rdata_cdc_from[15]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[16]),
        .Q(lite_rdata_cdc_from[16]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[17]),
        .Q(lite_rdata_cdc_from[17]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[18]),
        .Q(lite_rdata_cdc_from[18]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[19]),
        .Q(lite_rdata_cdc_from[19]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[1]),
        .Q(lite_rdata_cdc_from[1]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[20]),
        .Q(lite_rdata_cdc_from[20]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[21]),
        .Q(lite_rdata_cdc_from[21]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[22]),
        .Q(lite_rdata_cdc_from[22]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[23]),
        .Q(lite_rdata_cdc_from[23]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[24]),
        .Q(lite_rdata_cdc_from[24]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[25]),
        .Q(lite_rdata_cdc_from[25]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[26]),
        .Q(lite_rdata_cdc_from[26]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[27]),
        .Q(lite_rdata_cdc_from[27]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[28]),
        .Q(lite_rdata_cdc_from[28]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[29]),
        .Q(lite_rdata_cdc_from[29]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[2]),
        .Q(lite_rdata_cdc_from[2]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[30]),
        .Q(lite_rdata_cdc_from[30]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[31]),
        .Q(lite_rdata_cdc_from[31]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[3]),
        .Q(lite_rdata_cdc_from[3]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[4]),
        .Q(lite_rdata_cdc_from[4]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[5]),
        .Q(lite_rdata_cdc_from[5]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(D[0]),
        .Q(lite_rdata_cdc_from[6]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[7]),
        .Q(lite_rdata_cdc_from[7]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[8]),
        .Q(lite_rdata_cdc_from[8]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[9]),
        .Q(lite_rdata_cdc_from[9]),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_READ.read_in_progress_i_1 
       (.I0(arvalid_d1),
        .I1(arvalid),
        .I2(read_in_progress),
        .O(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.read_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ),
        .Q(read_in_progress),
        .R(arvalid_d10));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.rvalid_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ip_arvalid_re),
        .Q(rvalid),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h002E)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(arready_d12),
        .I1(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(s_axi_lite_rready),
        .I3(awvalid_reg_0),
        .O(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ),
        .Q(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .R(1'b0));
  nvme_p8c2_axi_cdma_1_0_cdc_sync_13 \GEN_ASYNC_WRITE.AWVLD_CDC_TO 
       (.m_axi_aclk(m_axi_aclk),
        .prmry_in(awvalid_cdc_from),
        .scndry_out(awvalid_to));
  nvme_p8c2_axi_cdma_1_0_cdc_sync_14 \GEN_ASYNC_WRITE.REG2_WREADY 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .\GEN_ASYNC_WRITE.bvalid_i_reg (awvalid_reg_0),
        .\GEN_ASYNC_WRITE.bvalid_i_reg_0 (\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .\GEN_ASYNC_WRITE.rdy_to2_reg (\GEN_ASYNC_WRITE.REG2_WREADY_n_1 ),
        .prmry_in(rdy_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_wready(s_axi_lite_wready));
  nvme_p8c2_axi_cdma_1_0_cdc_sync_15 \GEN_ASYNC_WRITE.REG3_WREADY 
       (.\GEN_ASYNC_WRITE.rdy_cdc_from_reg (\GEN_ASYNC_READ.rvalid_reg_0 ),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .prmry_in(rdy_to2_cdc_from),
        .rdy_back(rdy_back),
        .scndry_out(rdy_back_to));
  nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized0 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK 
       (.\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_9 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_10 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] (\GEN_ASYNC_READ.rvalid_reg_0 ),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr));
  nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized1 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1 
       (.\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 ),
        .Q(Q),
        .SR(SR),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .scndry_vect_out(scndry_vect_out),
        .sig_axi2ip_wrce(sig_axi2ip_wrce[0]));
  nvme_p8c2_axi_cdma_1_0_cdc_sync_16 \GEN_ASYNC_WRITE.WVLD_CDC_TO 
       (.m_axi_aclk(m_axi_aclk),
        .prmry_in(wvalid_cdc_from),
        .scndry_out(wvalid_to));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1 
       (.I0(awvalid_d1),
        .I1(awvalid),
        .I2(awvalid_cdc_from),
        .O(\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ),
        .Q(awvalid_cdc_from),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(awvalid),
        .Q(awvalid_d1),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_to2_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(awvalid_to),
        .Q(awvalid_to2),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1 
       (.I0(rdy),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .Q(sig_axi2ip_wrce[0]),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_10 ),
        .Q(sig_axi2ip_wrce[3]),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .Q(p_0_in),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ),
        .Q(sig_axi2ip_wrce[1]),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .Q(sig_axi2ip_wrce[2]),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 ),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0 ),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6]_0 ),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[7]_0 ),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8]_0 ),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_9 ),
        .Q(E),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG2_WREADY_n_1 ),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_i_2 
       (.I0(awvalid_to2),
        .I1(awvalid_to),
        .I2(ip_addr_cap),
        .O(\GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ),
        .Q(ip_addr_cap),
        .R(p_0_out));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_data_cap_i_1 
       (.I0(wvalid_to2),
        .I1(wvalid_to),
        .I2(ip_data_cap),
        .O(\GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_data_cap_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ),
        .Q(ip_data_cap),
        .R(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_back_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rdy_back_to),
        .Q(rdy_back),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_i_1 
       (.I0(rdy),
        .I1(rdy_cdc_from),
        .O(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ),
        .Q(rdy_cdc_from),
        .R(p_0_out));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_ASYNC_WRITE.rdy_i_1 
       (.I0(ip_addr_cap),
        .I1(ip_data_cap),
        .I2(rdy),
        .O(\GEN_ASYNC_WRITE.rdy_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_i_1_n_0 ),
        .Q(rdy),
        .R(p_0_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .Q(rdy_to2_cdc_from),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .Q(\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1 
       (.I0(wvalid_d1),
        .I1(wvalid),
        .I2(wvalid_cdc_from),
        .O(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ),
        .Q(wvalid_cdc_from),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(wvalid),
        .Q(wvalid_d1),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_to2_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(wvalid_to),
        .Q(wvalid_to2),
        .R(\GEN_ASYNC_READ.rvalid_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re__0),
        .Q(s_axi_lite_arready),
        .R(awvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid),
        .Q(arvalid_d1),
        .R(arvalid_d10));
  LUT4 #(
    .INIT(16'h0002)) 
    arvalid_re
       (.I0(arvalid),
        .I1(read_in_progress),
        .I2(arvalid_d1),
        .I3(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .O(arvalid_re__0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(awvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(awvalid_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    currdesc_updated_i_2
       (.I0(sig_axi2ip_wrce[1]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ),
        .O(curdesc_lsb_i0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(awvalid_reg_0));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen
   (sig_axi_por2rst,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ,
    Q,
    sig_axi_por_reg3_reg,
    p_2_out,
    sig_rst2dm_resetn,
    m_axi_aclk,
    scndry_out,
    sig_axi_por_reg3,
    sig_axi_por_reg2,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    sig_axi_por_reg4,
    sig_axi_por_reg6,
    sig_axi_por_reg1,
    sig_axi_por_reg8,
    sig_axi_por_reg7,
    sig_axi_por_reg5,
    sig_dm_soft_reset_n,
    s_axi_lite_aresetn);
  output sig_axi_por2rst;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ;
  output [0:0]Q;
  output sig_axi_por_reg3_reg;
  output p_2_out;
  output sig_rst2dm_resetn;
  input m_axi_aclk;
  input scndry_out;
  input sig_axi_por_reg3;
  input sig_axi_por_reg2;
  input [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input sig_axi_por_reg4;
  input sig_axi_por_reg6;
  input sig_axi_por_reg1;
  input sig_axi_por_reg8;
  input sig_axi_por_reg7;
  input sig_axi_por_reg5;
  input sig_dm_soft_reset_n;
  input s_axi_lite_aresetn;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_2_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ;
  wire [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8 ;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire p_2_out;
  wire s_axi_lite_aresetn;
  wire scndry_out;
  wire sig_axi_por2rst;
  wire sig_axi_por_reg1;
  wire sig_axi_por_reg2;
  wire sig_axi_por_reg3;
  wire sig_axi_por_reg3_reg;
  wire sig_axi_por_reg4;
  wire sig_axi_por_reg5;
  wire sig_axi_por_reg6;
  wire sig_axi_por_reg7;
  wire sig_axi_por_reg8;
  wire sig_dm_soft_reset_n;
  wire sig_rst2dm_resetn;
  wire [1:7]sig_shift_reg;
  wire sig_synchro_reg2;
  wire sig_to_edge_detect_reg;

  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7 ),
        .Q(sig_shift_reg[1]),
        .R(sig_axi_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0 ),
        .Q(sig_shift_reg[2]),
        .R(sig_axi_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2 ),
        .Q(sig_shift_reg[3]),
        .R(sig_axi_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3 ),
        .Q(sig_shift_reg[4]),
        .R(sig_axi_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4 ),
        .Q(sig_shift_reg[5]),
        .R(sig_axi_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5 ),
        .Q(sig_shift_reg[6]),
        .R(sig_axi_por2rst));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_2 
       (.I0(sig_axi_por_reg4),
        .I1(sig_axi_por_reg6),
        .I2(sig_axi_por_reg1),
        .I3(sig_axi_por_reg8),
        .I4(sig_axi_por_reg7),
        .I5(sig_axi_por_reg5),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_2_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6 ),
        .Q(sig_shift_reg[7]),
        .R(sig_axi_por2rst));
  LUT3 #(
    .INIT(8'hDF)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1__0 
       (.I0(sig_axi_por_reg3),
        .I1(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3_n_0 ),
        .I2(sig_axi_por_reg2),
        .O(sig_axi_por2rst));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3 
       (.I0(sig_axi_por_reg4),
        .I1(sig_axi_por_reg6),
        .I2(sig_axi_por_reg8),
        .I3(sig_axi_por_reg1),
        .I4(sig_axi_por_reg7),
        .I5(sig_axi_por_reg5),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8 ),
        .Q(Q),
        .R(sig_axi_por2rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_i_1 
       (.I0(sig_axi_por_reg3),
        .I1(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3_n_0 ),
        .I2(sig_axi_por_reg2),
        .I3(Q),
        .I4(scndry_out),
        .I5(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .O(sig_axi_por_reg3_reg));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_i_1 
       (.I0(Q),
        .I1(scndry_out),
        .I2(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .O(p_2_out));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_local_hw_reset_reg_i_1 
       (.I0(Q),
        .I1(scndry_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ));
  nvme_p8c2_axi_cdma_1_0_cdc_sync_11 \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS 
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] (\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_2_n_0 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8 ),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .scndry_out(sig_synchro_reg2),
        .sig_axi_por_reg2(sig_axi_por_reg2),
        .sig_axi_por_reg3(sig_axi_por_reg3),
        .sig_shift_reg({sig_shift_reg[1],sig_shift_reg[2],sig_shift_reg[3],sig_shift_reg[4],sig_shift_reg[5],sig_shift_reg[6],sig_shift_reg[7]}),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .sig_to_edge_detect_reg_reg(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0 ),
        .sig_to_edge_detect_reg_reg_0(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2 ),
        .sig_to_edge_detect_reg_reg_1(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3 ),
        .sig_to_edge_detect_reg_reg_2(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4 ),
        .sig_to_edge_detect_reg_reg_3(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5 ),
        .sig_to_edge_detect_reg_reg_4(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6 ),
        .sig_to_edge_detect_reg_reg_5(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h10)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(Q),
        .I1(scndry_out),
        .I2(sig_dm_soft_reset_n),
        .O(sig_rst2dm_resetn));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_synchro_reg2),
        .Q(sig_to_edge_detect_reg),
        .R(sig_axi_por2rst));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen_8
   (sig_axilite_por2rst,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ,
    s_axi_lite_aclk,
    scndry_out,
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ,
    s_axi_lite_aresetn,
    sig_axilite_por_reg7,
    sig_axilite_por_reg6,
    sig_axilite_por_reg1,
    sig_axilite_por_reg8,
    sig_axilite_por_reg4,
    sig_axilite_por_reg5,
    sig_axilite_por_reg2,
    sig_axilite_por_reg3);
  output sig_axilite_por2rst;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ;
  input s_axi_lite_aclk;
  input scndry_out;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ;
  input s_axi_lite_aresetn;
  input sig_axilite_por_reg7;
  input sig_axilite_por_reg6;
  input sig_axilite_por_reg1;
  input sig_axilite_por_reg8;
  input sig_axilite_por_reg4;
  input sig_axilite_por_reg5;
  input sig_axilite_por_reg2;
  input sig_axilite_por_reg3;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3__0_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8 ;
  wire s_axi_lite_aclk;
  wire s_axi_lite_aresetn;
  wire scndry_out;
  wire sig_axi_rst_rsync_min_pulse;
  wire sig_axilite_por2rst;
  wire sig_axilite_por_reg1;
  wire sig_axilite_por_reg2;
  wire sig_axilite_por_reg3;
  wire sig_axilite_por_reg4;
  wire sig_axilite_por_reg5;
  wire sig_axilite_por_reg6;
  wire sig_axilite_por_reg7;
  wire sig_axilite_por_reg8;
  wire [1:7]sig_shift_reg;
  wire sig_synchro_reg2;
  wire sig_to_edge_detect_reg;

  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8 ),
        .Q(sig_shift_reg[1]),
        .R(sig_axilite_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7 ),
        .Q(sig_shift_reg[2]),
        .R(sig_axilite_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6 ),
        .Q(sig_shift_reg[3]),
        .R(sig_axilite_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5 ),
        .Q(sig_shift_reg[4]),
        .R(sig_axilite_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4 ),
        .Q(sig_shift_reg[5]),
        .R(sig_axilite_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3 ),
        .Q(sig_shift_reg[6]),
        .R(sig_axilite_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2 ),
        .Q(sig_shift_reg[7]),
        .R(sig_axilite_por2rst));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1__1 
       (.I0(sig_axilite_por_reg7),
        .I1(sig_axilite_por_reg6),
        .I2(sig_axilite_por_reg1),
        .I3(sig_axilite_por_reg8),
        .I4(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3__0_n_0 ),
        .O(sig_axilite_por2rst));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3__0 
       (.I0(sig_axilite_por_reg4),
        .I1(sig_axilite_por_reg5),
        .I2(sig_axilite_por_reg2),
        .I3(sig_axilite_por_reg3),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3__0_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0 ),
        .Q(sig_axi_rst_rsync_min_pulse),
        .R(sig_axilite_por2rst));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 
       (.I0(sig_axi_rst_rsync_min_pulse),
        .I1(scndry_out),
        .I2(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ),
        .I3(s_axi_lite_aresetn),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ));
  nvme_p8c2_axi_cdma_1_0_cdc_sync_10 \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS 
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(sig_synchro_reg2),
        .sig_shift_reg({sig_shift_reg[1],sig_shift_reg[2],sig_shift_reg[3],sig_shift_reg[4],sig_shift_reg[5],sig_shift_reg[6],sig_shift_reg[7]}),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg));
  FDRE sig_to_edge_detect_reg_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_synchro_reg2),
        .Q(sig_to_edge_detect_reg),
        .R(sig_axilite_por2rst));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized0
   (p_0_in,
    Q,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ,
    sig_halt_request_reg,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1 ,
    sig_local_hw_reset_reg,
    m_axi_aclk,
    sig_halt_cmplt,
    sig_halt_cmplt_reg,
    sig_pulse_out,
    sig_sgcntl2rst_halt_cmplt,
    sig_dm_s2mm_halt_cmplt,
    sig_cntlr2rst_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    sig_to_edge_detect_reg);
  output p_0_in;
  output [0:0]Q;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ;
  output sig_halt_request_reg;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1 ;
  input sig_local_hw_reset_reg;
  input m_axi_aclk;
  input sig_halt_cmplt;
  input sig_halt_cmplt_reg;
  input sig_pulse_out;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_dm_s2mm_halt_cmplt;
  input sig_cntlr2rst_halt_cmplt;
  input sig_dm_mm2s_halt_cmplt;
  input sig_to_edge_detect_reg;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1 ;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire p_0_in;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_halt_cmplt;
  wire sig_halt_cmplt_i_2_n_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_request_reg;
  wire sig_local_hw_reset_reg;
  wire sig_pulse_out;
  wire sig_sgcntl2rst_halt_cmplt;
  wire [1:7]sig_shift_reg;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0 
       (.I0(sig_halt_cmplt),
        .I1(sig_to_edge_detect_reg_0),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__1 
       (.I0(Q),
        .I1(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0_n_0 ),
        .Q(sig_shift_reg[1]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1 
       (.I0(sig_shift_reg[1]),
        .I1(sig_to_edge_detect_reg_0),
        .I2(sig_halt_cmplt),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0 ),
        .Q(sig_shift_reg[2]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1 
       (.I0(sig_shift_reg[2]),
        .I1(sig_to_edge_detect_reg_0),
        .I2(sig_halt_cmplt),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0 ),
        .Q(sig_shift_reg[3]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1 
       (.I0(sig_shift_reg[3]),
        .I1(sig_to_edge_detect_reg_0),
        .I2(sig_halt_cmplt),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0 ),
        .Q(sig_shift_reg[4]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1 
       (.I0(sig_shift_reg[4]),
        .I1(sig_to_edge_detect_reg_0),
        .I2(sig_halt_cmplt),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0 ),
        .Q(sig_shift_reg[5]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1 
       (.I0(sig_shift_reg[5]),
        .I1(sig_to_edge_detect_reg_0),
        .I2(sig_halt_cmplt),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0 ),
        .Q(sig_shift_reg[6]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1 
       (.I0(sig_shift_reg[6]),
        .I1(sig_to_edge_detect_reg_0),
        .I2(sig_halt_cmplt),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0 ),
        .Q(sig_shift_reg[7]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1 
       (.I0(sig_shift_reg[7]),
        .I1(sig_to_edge_detect_reg_0),
        .I2(sig_halt_cmplt),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0 ),
        .Q(Q),
        .R(sig_local_hw_reset_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_dm_soft_reset_n_i_1 
       (.I0(Q),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_i_2_n_0),
        .I1(sig_halt_cmplt_reg),
        .O(sig_halt_request_reg));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    sig_halt_cmplt_i_2
       (.I0(sig_local_hw_reset_reg),
        .I1(sig_sgcntl2rst_halt_cmplt),
        .I2(sig_dm_s2mm_halt_cmplt),
        .I3(sig_cntlr2rst_halt_cmplt),
        .I4(sig_dm_mm2s_halt_cmplt),
        .I5(Q),
        .O(sig_halt_cmplt_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    sig_halt_request_i_1
       (.I0(Q),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt_reg),
        .I3(sig_pulse_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt),
        .Q(sig_to_edge_detect_reg_0),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized1
   (sig_to_edge_detect_reg,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0 ,
    sig_local_hw_reset_reg,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 ,
    m_axi_aclk,
    Q);
  output sig_to_edge_detect_reg;
  output [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0 ;
  input sig_local_hw_reset_reg;
  input \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 ;
  input m_axi_aclk;
  input [0:0]Q;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0 ;
  wire [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0 ;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire sig_local_hw_reset_reg;
  wire [1:1]sig_shift_reg;
  wire sig_to_edge_detect_reg;

  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 ),
        .Q(sig_shift_reg),
        .R(sig_local_hw_reset_reg));
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0 
       (.I0(sig_shift_reg),
        .I1(Q),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0 ),
        .Q(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0 ),
        .R(sig_local_hw_reset_reg));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2
   (sig_to_edge_detect_reg_0,
    sig_sgcntl2reg_idle_clr,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ,
    SR,
    sig_reg2sg_tailpntr_updated,
    m_axi_aclk,
    sig_pulse_trigger_1,
    sig_shtdwn_sm_set_cmplt);
  output sig_to_edge_detect_reg_0;
  output sig_sgcntl2reg_idle_clr;
  output [0:0]\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;
  input [0:0]SR;
  input sig_reg2sg_tailpntr_updated;
  input m_axi_aclk;
  input sig_pulse_trigger_1;
  input sig_shtdwn_sm_set_cmplt;

  wire [0:0]\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire sig_pulse_trigger_1;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_to_edge_detect_reg_0;

  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger_1),
        .Q(sig_sgcntl2reg_idle_clr),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \cdma_tvect_out[9]_INST_0 
       (.I0(sig_sgcntl2reg_idle_clr),
        .I1(sig_shtdwn_sm_set_cmplt),
        .O(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_reg2sg_tailpntr_updated),
        .Q(sig_to_edge_detect_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_4
   (sig_shutdown_idle_rising,
    SR,
    m_axi_aclk,
    sig_do_shutdown,
    sig_to_edge_detect_reg_reg_0);
  output sig_shutdown_idle_rising;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_do_shutdown;
  input sig_to_edge_detect_reg_reg_0;

  wire [0:0]SR;
  wire m_axi_aclk;
  wire sig_do_shutdown;
  wire sig_pulse_trigger;
  wire sig_shutdown_idle;
  wire sig_shutdown_idle_rising;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__1 
       (.I0(sig_do_shutdown),
        .I1(sig_to_edge_detect_reg_reg_0),
        .I2(sig_to_edge_detect_reg),
        .O(sig_pulse_trigger));
  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger),
        .Q(sig_shutdown_idle_rising),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_to_edge_detect_reg_i_1__0
       (.I0(sig_to_edge_detect_reg_reg_0),
        .I1(sig_do_shutdown),
        .O(sig_shutdown_idle));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shutdown_idle),
        .Q(sig_to_edge_detect_reg),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_5
   (sig_to_edge_detect_reg,
    cdma_tvect_out,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    SR,
    sig_sg2sgcntlr_updt_idle,
    m_axi_aclk,
    sig_pulse_trigger,
    sig_do_shutdown,
    sig_updt_filter_cntr_eq0,
    sig_sg2sgcntlr_ftch_idle,
    sig_ftch_updt_cntr_eq0,
    sig_shutdown_idle_rising,
    ch1_delay_cnt_en,
    sig_sgcntl2reg_idle_clr,
    sig_shtdwn_sm_set_cmplt,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 );
  output sig_to_edge_detect_reg;
  output [0:0]cdma_tvect_out;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input [0:0]SR;
  input sig_sg2sgcntlr_updt_idle;
  input m_axi_aclk;
  input sig_pulse_trigger;
  input sig_do_shutdown;
  input sig_updt_filter_cntr_eq0;
  input sig_sg2sgcntlr_ftch_idle;
  input sig_ftch_updt_cntr_eq0;
  input sig_shutdown_idle_rising;
  input ch1_delay_cnt_en;
  input sig_sgcntl2reg_idle_clr;
  input sig_shtdwn_sm_set_cmplt;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;

  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire [0:0]SR;
  wire [0:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire m_axi_aclk;
  wire sig_do_shutdown;
  wire sig_ftch_updt_cntr_eq0;
  wire sig_pulse_trigger;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_shutdown_idle_rising;
  wire sig_to_edge_detect_reg;
  wire sig_update_idle_rising;
  wire sig_updt_filter_cntr_eq0;

  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger),
        .Q(sig_update_idle_rising),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000AAAE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(cdma_tvect_out),
        .I1(ch1_delay_cnt_en),
        .I2(sig_sgcntl2reg_idle_clr),
        .I3(sig_shtdwn_sm_set_cmplt),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \cdma_tvect_out[10]_INST_0 
       (.I0(sig_do_shutdown),
        .I1(sig_updt_filter_cntr_eq0),
        .I2(sig_update_idle_rising),
        .I3(sig_sg2sgcntlr_ftch_idle),
        .I4(sig_ftch_updt_cntr_eq0),
        .I5(sig_shutdown_idle_rising),
        .O(cdma_tvect_out));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sg2sgcntlr_updt_idle),
        .Q(sig_to_edge_detect_reg),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_9
   (sig_to_edge_detect_reg,
    sig_pulse_out,
    sig_local_hw_reset_reg,
    sig_reg2rst_soft_reset,
    m_axi_aclk,
    sig_pulse_trigger);
  output sig_to_edge_detect_reg;
  output sig_pulse_out;
  input sig_local_hw_reset_reg;
  input sig_reg2rst_soft_reset;
  input m_axi_aclk;
  input sig_pulse_trigger;

  wire m_axi_aclk;
  wire sig_local_hw_reset_reg;
  wire sig_pulse_out;
  wire sig_pulse_trigger;
  wire sig_reg2rst_soft_reset;
  wire sig_to_edge_detect_reg;

  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger),
        .Q(sig_pulse_out),
        .R(sig_local_hw_reset_reg));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_reg2rst_soft_reset),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_cdma_reg_module
   (reg_dma_sg_mode,
    s_axi_lite_arready,
    dma_slverr_reg,
    dma_decerr_reg,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    sig_reg2sg_irqthresh_wren,
    sig_reg2sg_irqdelay_wren,
    sig_reg2rst_soft_reset,
    s_axi_lite_bvalid,
    sig_dma_go_reg,
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ,
    sig_pulse_trigger,
    s_axi_lite_wready,
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] ,
    sig_reg2sg_curdesc,
    \dmacr_i_reg[6] ,
    sig_reg2sg_dmacr,
    sig_reg2sg_tailpntr_updated,
    sig_sm_state_ns1,
    currdesc_updated_reg,
    sig_pulse_trigger_0,
    SS,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    ch1_delay_zero__6,
    p_6_out__0,
    S,
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19] ,
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28] ,
    cdma_introut,
    s_axi_lite_rdata,
    \GEN_MM2S.queue_dout_new_64_reg[31] ,
    \GEN_MM2S.queue_dout_new_64_reg[63] ,
    sig_mm2s2sgcntl_sts_tvalid,
    out,
    m_axi_aclk,
    s_axi_lite_aclk,
    awvalid_reg,
    s_axi_lite_arvalid,
    arvalid_d10,
    \GEN_ASYNC_READ.rvalid_reg ,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    s_axi_lite_awvalid,
    p_1_out,
    s_axi_lite_wvalid,
    sg_ftch_error0,
    SR,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_to_edge_detect_reg,
    s_axi_lite_bready,
    sig_dma_go0__0,
    Q,
    cdma_tvect_out,
    sig_sg2reg_ftch_error_addr,
    sig_sg2sgcntlr_ftch_tdata_new,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2 ,
    s_axi_lite_rready,
    sig_dm_s2mm_cmd_tready,
    sig_dm_mm2s_cmd_tready,
    sig_to_edge_detect_reg_1,
    ch1_delay_cnt_en,
    sig_sgcntl2reg_idle_clr,
    sig_shtdwn_sm_set_cmplt,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    p_2_in_carry__1,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] ,
    sig_dm_mm2s_sts_tvalid);
  output reg_dma_sg_mode;
  output s_axi_lite_arready;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output sg_interr_reg;
  output sg_slverr_reg;
  output sg_decerr_reg;
  output sig_reg2sg_irqthresh_wren;
  output sig_reg2sg_irqdelay_wren;
  output sig_reg2rst_soft_reset;
  output s_axi_lite_bvalid;
  output sig_dma_go_reg;
  output \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  output sig_pulse_trigger;
  output s_axi_lite_wready;
  output [0:0]\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] ;
  output [57:0]sig_reg2sg_curdesc;
  output [0:0]\dmacr_i_reg[6] ;
  output [15:0]sig_reg2sg_dmacr;
  output sig_reg2sg_tailpntr_updated;
  output sig_sm_state_ns1;
  output currdesc_updated_reg;
  output sig_pulse_trigger_0;
  output [0:0]SS;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output ch1_delay_zero__6;
  output p_6_out__0;
  output [7:0]S;
  output [7:0]\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19] ;
  output [2:0]\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28] ;
  output cdma_introut;
  output [31:0]s_axi_lite_rdata;
  output [64:0]\GEN_MM2S.queue_dout_new_64_reg[31] ;
  output [90:0]\GEN_MM2S.queue_dout_new_64_reg[63] ;
  output sig_mm2s2sgcntl_sts_tvalid;
  input out;
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input awvalid_reg;
  input s_axi_lite_arvalid;
  input arvalid_d10;
  input \GEN_ASYNC_READ.rvalid_reg ;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input sg_interr_reg_0;
  input sg_slverr_reg_0;
  input sg_decerr_reg_0;
  input s_axi_lite_awvalid;
  input p_1_out;
  input s_axi_lite_wvalid;
  input sg_ftch_error0;
  input [0:0]SR;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input sig_to_edge_detect_reg;
  input s_axi_lite_bready;
  input sig_dma_go0__0;
  input [0:0]Q;
  input [10:0]cdma_tvect_out;
  input [57:0]sig_sg2reg_ftch_error_addr;
  input [211:0]sig_sg2sgcntlr_ftch_tdata_new;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2 ;
  input s_axi_lite_rready;
  input sig_dm_s2mm_cmd_tready;
  input sig_dm_mm2s_cmd_tready;
  input sig_to_edge_detect_reg_1;
  input ch1_delay_cnt_en;
  input sig_sgcntl2reg_idle_clr;
  input sig_shtdwn_sm_set_cmplt;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input [56:0]p_2_in_carry__1;
  input [3:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [3:0]s_axi_lite_araddr;
  input [0:0]\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] ;
  input sig_dm_mm2s_sts_tvalid;

  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ;
  wire \GEN_ASYNC_READ.rvalid_reg ;
  wire [0:0]\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire [64:0]\GEN_MM2S.queue_dout_new_64_reg[31] ;
  wire [90:0]\GEN_MM2S.queue_dout_new_64_reg[63] ;
  wire [7:0]\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19] ;
  wire [2:0]\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28] ;
  wire [0:0]\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] ;
  wire I_AXI_LITE_n_26;
  wire I_AXI_LITE_n_27;
  wire I_AXI_LITE_n_5;
  wire I_AXI_LITE_n_6;
  wire I_AXI_LITE_n_61;
  wire I_AXI_LITE_n_62;
  wire I_AXI_LITE_n_7;
  wire I_AXI_LITE_n_8;
  wire I_AXI_LITE_n_9;
  wire I_REGISTER_BLOCK_n_100;
  wire I_REGISTER_BLOCK_n_101;
  wire I_REGISTER_BLOCK_n_102;
  wire I_REGISTER_BLOCK_n_103;
  wire I_REGISTER_BLOCK_n_104;
  wire I_REGISTER_BLOCK_n_105;
  wire I_REGISTER_BLOCK_n_106;
  wire I_REGISTER_BLOCK_n_107;
  wire I_REGISTER_BLOCK_n_108;
  wire I_REGISTER_BLOCK_n_109;
  wire I_REGISTER_BLOCK_n_11;
  wire I_REGISTER_BLOCK_n_110;
  wire I_REGISTER_BLOCK_n_111;
  wire I_REGISTER_BLOCK_n_112;
  wire I_REGISTER_BLOCK_n_113;
  wire I_REGISTER_BLOCK_n_114;
  wire I_REGISTER_BLOCK_n_115;
  wire I_REGISTER_BLOCK_n_116;
  wire I_REGISTER_BLOCK_n_117;
  wire I_REGISTER_BLOCK_n_118;
  wire I_REGISTER_BLOCK_n_119;
  wire I_REGISTER_BLOCK_n_120;
  wire I_REGISTER_BLOCK_n_121;
  wire I_REGISTER_BLOCK_n_122;
  wire I_REGISTER_BLOCK_n_123;
  wire I_REGISTER_BLOCK_n_124;
  wire I_REGISTER_BLOCK_n_125;
  wire I_REGISTER_BLOCK_n_126;
  wire I_REGISTER_BLOCK_n_127;
  wire I_REGISTER_BLOCK_n_128;
  wire I_REGISTER_BLOCK_n_129;
  wire I_REGISTER_BLOCK_n_130;
  wire I_REGISTER_BLOCK_n_131;
  wire I_REGISTER_BLOCK_n_132;
  wire I_REGISTER_BLOCK_n_133;
  wire I_REGISTER_BLOCK_n_134;
  wire I_REGISTER_BLOCK_n_135;
  wire I_REGISTER_BLOCK_n_136;
  wire I_REGISTER_BLOCK_n_137;
  wire I_REGISTER_BLOCK_n_138;
  wire I_REGISTER_BLOCK_n_14;
  wire I_REGISTER_BLOCK_n_140;
  wire I_REGISTER_BLOCK_n_141;
  wire I_REGISTER_BLOCK_n_80;
  wire I_REGISTER_BLOCK_n_82;
  wire I_REGISTER_BLOCK_n_83;
  wire I_REGISTER_BLOCK_n_84;
  wire I_REGISTER_BLOCK_n_85;
  wire I_REGISTER_BLOCK_n_92;
  wire I_REGISTER_BLOCK_n_93;
  wire I_REGISTER_BLOCK_n_94;
  wire I_REGISTER_BLOCK_n_95;
  wire I_REGISTER_BLOCK_n_96;
  wire I_REGISTER_BLOCK_n_97;
  wire I_REGISTER_BLOCK_n_98;
  wire I_REGISTER_BLOCK_n_99;
  wire [0:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire arvalid_d10;
  wire awvalid_reg;
  wire [10:0]axi2ip_rdce;
  wire cdma_introut;
  wire [10:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero__6;
  wire curdesc_lsb_i0;
  wire currdesc_updated_reg;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_keyhole_read;
  wire dma_keyhole_write;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire [0:0]\dmacr_i_reg[6] ;
  wire m_axi_aclk;
  wire out;
  wire p_0_in;
  wire p_0_in1_in;
  wire p_1_out;
  wire [56:0]p_2_in_carry__1;
  wire p_6_out__0;
  wire reg_dma_sg_mode;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire [10:0]sig_axi2ip_wrce;
  wire [31:0]sig_axi2ip_wrdata;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dma_go0__0;
  wire sig_dma_go_reg;
  wire [14:6]sig_ip2axi_rddata1_out;
  wire sig_mm2s2sgcntl_sts_tvalid;
  wire sig_pulse_trigger;
  wire sig_pulse_trigger_0;
  wire [0:0]sig_reg2cntlr_btt;
  wire [63:32]sig_reg2cntlr_dest_addr;
  wire sig_reg2out_irpt;
  wire sig_reg2rst_soft_reset;
  wire [57:0]sig_reg2sg_curdesc;
  wire [15:0]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_reg2sg_tailpntr_updated;
  wire [57:0]sig_sg2reg_ftch_error_addr;
  wire [211:0]sig_sg2sgcntlr_ftch_tdata_new;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_sm_state_ns1;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_1;

  nvme_p8c2_axi_cdma_1_0_cdc_sync_12 \GEN_IRPT_RESYNC.IMP_SYNC_IRPT_SYNC_REG 
       (.cdma_introut(cdma_introut),
        .prmry_in(sig_reg2out_irpt),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_lite_if I_AXI_LITE
       (.D({sig_ip2axi_rddata1_out[14:12],sig_ip2axi_rddata1_out[6]}),
        .E(I_AXI_LITE_n_5),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[0]_0 (I_AXI_LITE_n_26),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 (axi2ip_rdce),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[15]_0 (I_AXI_LITE_n_61),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 (\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 (sig_reg2cntlr_btt),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1 (I_REGISTER_BLOCK_n_14),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 (I_REGISTER_BLOCK_n_95),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1 (sg_decerr_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]_0 (I_REGISTER_BLOCK_n_96),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]_0 (I_REGISTER_BLOCK_n_97),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_0 (I_REGISTER_BLOCK_n_100),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_1 (I_REGISTER_BLOCK_n_98),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]_2 (I_REGISTER_BLOCK_n_99),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_0 (I_REGISTER_BLOCK_n_103),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_1 (I_REGISTER_BLOCK_n_101),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]_2 (I_REGISTER_BLOCK_n_102),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_0 (I_REGISTER_BLOCK_n_106),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_1 (I_REGISTER_BLOCK_n_104),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]_2 (I_REGISTER_BLOCK_n_105),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_0 (I_REGISTER_BLOCK_n_109),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_1 (I_REGISTER_BLOCK_n_107),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]_2 (I_REGISTER_BLOCK_n_108),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 (I_REGISTER_BLOCK_n_11),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1 (I_REGISTER_BLOCK_n_80),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_0 (I_REGISTER_BLOCK_n_112),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_1 (I_REGISTER_BLOCK_n_110),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]_2 (I_REGISTER_BLOCK_n_111),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_0 (I_REGISTER_BLOCK_n_115),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_1 (I_REGISTER_BLOCK_n_113),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]_2 (I_REGISTER_BLOCK_n_114),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_0 (I_REGISTER_BLOCK_n_118),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_1 (I_REGISTER_BLOCK_n_116),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]_2 (I_REGISTER_BLOCK_n_117),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 (\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1 (I_REGISTER_BLOCK_n_121),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_2 (I_REGISTER_BLOCK_n_119),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_3 (I_REGISTER_BLOCK_n_120),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_0 (I_REGISTER_BLOCK_n_124),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_1 (I_REGISTER_BLOCK_n_122),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]_2 (I_REGISTER_BLOCK_n_123),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 (I_REGISTER_BLOCK_n_127),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1 (I_REGISTER_BLOCK_n_125),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_2 (I_REGISTER_BLOCK_n_126),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_0 (I_REGISTER_BLOCK_n_129),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]_1 (I_REGISTER_BLOCK_n_128),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_0 (I_REGISTER_BLOCK_n_131),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]_1 (I_REGISTER_BLOCK_n_130),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_0 (I_REGISTER_BLOCK_n_133),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]_1 (I_REGISTER_BLOCK_n_132),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_0 (I_REGISTER_BLOCK_n_135),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]_1 (I_REGISTER_BLOCK_n_134),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]_0 (I_REGISTER_BLOCK_n_82),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_0 (I_REGISTER_BLOCK_n_137),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]_1 (I_REGISTER_BLOCK_n_136),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ({sig_reg2cntlr_dest_addr[63:58],sig_reg2cntlr_dest_addr[32]}),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 (I_REGISTER_BLOCK_n_140),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 (I_REGISTER_BLOCK_n_138),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_0 (reg_dma_sg_mode),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_1 (I_REGISTER_BLOCK_n_83),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 (I_REGISTER_BLOCK_n_84),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 (dma_keyhole_read),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_2 (I_REGISTER_BLOCK_n_141),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 (I_REGISTER_BLOCK_n_85),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1 (dma_slverr_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 (I_REGISTER_BLOCK_n_92),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 (I_REGISTER_BLOCK_n_93),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1 (sg_interr_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 (I_REGISTER_BLOCK_n_94),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1 (sg_slverr_reg),
        .\GEN_ASYNC_READ.rvalid_reg_0 (\GEN_ASYNC_READ.rvalid_reg ),
        .\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]_0 (\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] ),
        .\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 (\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 (I_AXI_LITE_n_27),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 (p_0_in1_in),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0 (I_AXI_LITE_n_9),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6]_0 (I_AXI_LITE_n_8),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[7]_0 (I_AXI_LITE_n_7),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8]_0 (I_AXI_LITE_n_6),
        .Q(Q),
        .SR(I_AXI_LITE_n_62),
        .arvalid_d10(arvalid_d10),
        .awvalid_reg_0(awvalid_reg),
        .curdesc_lsb_i0(curdesc_lsb_i0),
        .dma_keyhole_write(dma_keyhole_write),
        .\dmacr_i_reg[2] (sig_reg2rst_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_1_out(p_1_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_vect_out(sig_axi2ip_wrdata),
        .sig_axi2ip_wrce({sig_axi2ip_wrce[10],sig_axi2ip_wrce[3:2],sig_axi2ip_wrce[0]}),
        .sig_reg2sg_curdesc({sig_reg2sg_curdesc[25:9],sig_reg2sg_curdesc[5:1]}),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_register I_REGISTER_BLOCK
       (.D(sig_axi2ip_wrdata),
        .E(I_AXI_LITE_n_9),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[10] (I_REGISTER_BLOCK_n_92),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 (I_REGISTER_BLOCK_n_93),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_1 (I_REGISTER_BLOCK_n_94),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_2 (I_REGISTER_BLOCK_n_95),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_3 (I_REGISTER_BLOCK_n_96),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_4 (I_REGISTER_BLOCK_n_97),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[5] (I_REGISTER_BLOCK_n_14),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] (axi2ip_rdce),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 (I_AXI_LITE_n_26),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1 (I_AXI_LITE_n_61),
        .\GEN_DMACR_SG.sig_err_irqen_reg_reg_0 ({sig_ip2axi_rddata1_out[14:12],sig_ip2axi_rddata1_out[6]}),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .\GEN_MM2S.queue_dout_new_64_reg[31] (\GEN_MM2S.queue_dout_new_64_reg[31] ),
        .\GEN_MM2S.queue_dout_new_64_reg[63] (\GEN_MM2S.queue_dout_new_64_reg[63] ),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[16]_0 (I_REGISTER_BLOCK_n_98),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[17]_0 (I_REGISTER_BLOCK_n_101),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[18]_0 (I_REGISTER_BLOCK_n_104),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[19]_0 (I_REGISTER_BLOCK_n_107),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[1]_0 (I_REGISTER_BLOCK_n_80),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[20]_0 (I_REGISTER_BLOCK_n_110),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[21]_0 (I_REGISTER_BLOCK_n_113),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[22]_0 (I_REGISTER_BLOCK_n_116),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[23]_0 (I_REGISTER_BLOCK_n_119),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[24]_0 (I_REGISTER_BLOCK_n_122),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[25]_0 (I_REGISTER_BLOCK_n_125),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[26]_0 (I_REGISTER_BLOCK_n_128),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[27]_0 (I_REGISTER_BLOCK_n_130),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[28]_0 (I_REGISTER_BLOCK_n_132),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[29]_0 (I_REGISTER_BLOCK_n_134),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[2]_0 (I_REGISTER_BLOCK_n_82),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[30]_0 (I_REGISTER_BLOCK_n_136),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 (I_REGISTER_BLOCK_n_138),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3]_0 (I_REGISTER_BLOCK_n_83),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]_0 (I_REGISTER_BLOCK_n_84),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[5]_0 (I_REGISTER_BLOCK_n_85),
        .\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 (I_AXI_LITE_n_5),
        .\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[16]_0 (I_REGISTER_BLOCK_n_100),
        .\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[17]_0 (I_REGISTER_BLOCK_n_103),
        .\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[18]_0 (I_REGISTER_BLOCK_n_106),
        .\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[19]_0 (I_REGISTER_BLOCK_n_109),
        .\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[20]_0 (I_REGISTER_BLOCK_n_112),
        .\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[21]_0 (I_REGISTER_BLOCK_n_115),
        .\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[22]_0 (I_REGISTER_BLOCK_n_118),
        .\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[23]_0 (I_REGISTER_BLOCK_n_121),
        .\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[24]_0 (I_REGISTER_BLOCK_n_124),
        .\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[25]_0 (I_REGISTER_BLOCK_n_127),
        .\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 (I_AXI_LITE_n_7),
        .\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 (\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19] ),
        .\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 (\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28] ),
        .\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 (\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] ),
        .Q({sig_reg2cntlr_dest_addr[63:58],sig_reg2cntlr_dest_addr[32]}),
        .S(S),
        .SR(SR),
        .SS(SS),
        .cdma_tvect_out(cdma_tvect_out),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero__6(ch1_delay_zero__6),
        .curdesc_lsb_i0(curdesc_lsb_i0),
        .currdesc_updated_reg_0(currdesc_updated_reg),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_interr_reg_0(I_REGISTER_BLOCK_n_141),
        .dma_keyhole_write(dma_keyhole_write),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[22]_0 (I_AXI_LITE_n_62),
        .\dmacr_i_reg[2]_0 (I_AXI_LITE_n_27),
        .\dmacr_i_reg[3]_0 (reg_dma_sg_mode),
        .\dmacr_i_reg[6]_0 ({\dmacr_i_reg[6] ,dma_keyhole_read}),
        .idle_reg_0(I_REGISTER_BLOCK_n_11),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_2_in_carry__1(p_2_in_carry__1),
        .p_6_out__0(p_6_out__0),
        .prmry_in(sig_reg2out_irpt),
        .sg_decerr_reg_0(sg_decerr_reg),
        .sg_decerr_reg_1(sg_decerr_reg_0),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_interr_reg_0(sg_interr_reg),
        .sg_interr_reg_1(sg_interr_reg_0),
        .sg_slverr_reg_0(sg_slverr_reg),
        .sg_slverr_reg_1(sg_slverr_reg_0),
        .sig_axi2ip_wrce({sig_axi2ip_wrce[10],sig_axi2ip_wrce[3:2],sig_axi2ip_wrce[0]}),
        .\sig_btt_register_reg[0]_0 (sig_reg2cntlr_btt),
        .\sig_da_register_lsb_reg[0]_0 (I_AXI_LITE_n_6),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_dma_go0__0(sig_dma_go0__0),
        .sig_dma_go_reg_0(sig_dma_go_reg),
        .sig_mm2s2sgcntl_sts_tvalid(sig_mm2s2sgcntl_sts_tvalid),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_pulse_trigger_0(sig_pulse_trigger_0),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_reg2sg_curdesc(sig_reg2sg_curdesc),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .\sig_sa_register_lsb_reg[0]_0 (I_AXI_LITE_n_8),
        .\sig_sa_register_lsb_reg[16]_0 (I_REGISTER_BLOCK_n_99),
        .\sig_sa_register_lsb_reg[17]_0 (I_REGISTER_BLOCK_n_102),
        .\sig_sa_register_lsb_reg[18]_0 (I_REGISTER_BLOCK_n_105),
        .\sig_sa_register_lsb_reg[19]_0 (I_REGISTER_BLOCK_n_108),
        .\sig_sa_register_lsb_reg[20]_0 (I_REGISTER_BLOCK_n_111),
        .\sig_sa_register_lsb_reg[21]_0 (I_REGISTER_BLOCK_n_114),
        .\sig_sa_register_lsb_reg[22]_0 (I_REGISTER_BLOCK_n_117),
        .\sig_sa_register_lsb_reg[23]_0 (I_REGISTER_BLOCK_n_120),
        .\sig_sa_register_lsb_reg[24]_0 (I_REGISTER_BLOCK_n_123),
        .\sig_sa_register_lsb_reg[25]_0 (I_REGISTER_BLOCK_n_126),
        .\sig_sa_register_lsb_reg[26]_0 (I_REGISTER_BLOCK_n_129),
        .\sig_sa_register_lsb_reg[27]_0 (I_REGISTER_BLOCK_n_131),
        .\sig_sa_register_lsb_reg[28]_0 (I_REGISTER_BLOCK_n_133),
        .\sig_sa_register_lsb_reg[29]_0 (I_REGISTER_BLOCK_n_135),
        .\sig_sa_register_lsb_reg[30]_0 (I_REGISTER_BLOCK_n_137),
        .\sig_sa_register_lsb_reg[31]_0 (I_REGISTER_BLOCK_n_140),
        .sig_sg2reg_ftch_error_addr(sig_sg2reg_ftch_error_addr),
        .sig_sg2sgcntlr_ftch_tdata_new(sig_sg2sgcntlr_ftch_tdata_new),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_sm_state_ns1(sig_sm_state_ns1),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .sig_to_edge_detect_reg_1(sig_to_edge_detect_reg_1),
        .\taildesc_lsb_i_reg[31]_0 (p_0_in1_in));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_cdma_register
   (\dmacr_i_reg[3]_0 ,
    dma_keyhole_write,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    prmry_in,
    sig_reg2sg_irqthresh_wren,
    sig_reg2sg_irqdelay_wren,
    sig_reg2rst_soft_reset,
    idle_reg_0,
    sig_dma_go_reg_0,
    sig_pulse_trigger,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[5] ,
    sig_reg2sg_curdesc,
    Q,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[1]_0 ,
    \sig_btt_register_reg[0]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[2]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[5]_0 ,
    \GEN_DMACR_SG.sig_err_irqen_reg_reg_0 ,
    \dmacr_i_reg[6]_0 ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_1 ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_2 ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_3 ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_4 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[16]_0 ,
    \sig_sa_register_lsb_reg[16]_0 ,
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[16]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[17]_0 ,
    \sig_sa_register_lsb_reg[17]_0 ,
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[17]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[18]_0 ,
    \sig_sa_register_lsb_reg[18]_0 ,
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[18]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[19]_0 ,
    \sig_sa_register_lsb_reg[19]_0 ,
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[19]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[20]_0 ,
    \sig_sa_register_lsb_reg[20]_0 ,
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[20]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[21]_0 ,
    \sig_sa_register_lsb_reg[21]_0 ,
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[21]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[22]_0 ,
    \sig_sa_register_lsb_reg[22]_0 ,
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[22]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[23]_0 ,
    \sig_sa_register_lsb_reg[23]_0 ,
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[23]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[24]_0 ,
    \sig_sa_register_lsb_reg[24]_0 ,
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[24]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[25]_0 ,
    \sig_sa_register_lsb_reg[25]_0 ,
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[25]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[26]_0 ,
    \sig_sa_register_lsb_reg[26]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[27]_0 ,
    \sig_sa_register_lsb_reg[27]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[28]_0 ,
    \sig_sa_register_lsb_reg[28]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[29]_0 ,
    \sig_sa_register_lsb_reg[29]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[30]_0 ,
    \sig_sa_register_lsb_reg[30]_0 ,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 ,
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ,
    \sig_sa_register_lsb_reg[31]_0 ,
    dma_interr_reg_0,
    sig_reg2sg_dmacr,
    sig_reg2sg_tailpntr_updated,
    sig_sm_state_ns1,
    currdesc_updated_reg_0,
    sig_pulse_trigger_0,
    SS,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    ch1_delay_zero__6,
    p_6_out__0,
    S,
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ,
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ,
    \GEN_MM2S.queue_dout_new_64_reg[31] ,
    \GEN_MM2S.queue_dout_new_64_reg[63] ,
    sig_mm2s2sgcntl_sts_tvalid,
    out,
    sig_axi2ip_wrce,
    D,
    m_axi_aclk,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    sg_interr_reg_1,
    sg_slverr_reg_1,
    sg_decerr_reg_1,
    E,
    sg_ftch_error0,
    SR,
    \dmacr_i_reg[2]_0 ,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_to_edge_detect_reg,
    sig_dma_go0__0,
    curdesc_lsb_i0,
    cdma_tvect_out,
    sig_sg2reg_ftch_error_addr,
    sig_sg2sgcntlr_ftch_tdata_new,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1 ,
    sig_dm_s2mm_cmd_tready,
    sig_dm_mm2s_cmd_tready,
    sig_to_edge_detect_reg_1,
    ch1_delay_cnt_en,
    sig_sgcntl2reg_idle_clr,
    sig_shtdwn_sm_set_cmplt,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    p_2_in_carry__1,
    \dmacr_i_reg[22]_0 ,
    p_0_in,
    \taildesc_lsb_i_reg[31]_0 ,
    \sig_sa_register_lsb_reg[0]_0 ,
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ,
    \sig_da_register_lsb_reg[0]_0 ,
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ,
    sig_dm_mm2s_sts_tvalid);
  output \dmacr_i_reg[3]_0 ;
  output dma_keyhole_write;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output sg_interr_reg_0;
  output sg_slverr_reg_0;
  output sg_decerr_reg_0;
  output prmry_in;
  output sig_reg2sg_irqthresh_wren;
  output sig_reg2sg_irqdelay_wren;
  output sig_reg2rst_soft_reset;
  output idle_reg_0;
  output sig_dma_go_reg_0;
  output sig_pulse_trigger;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[5] ;
  output [57:0]sig_reg2sg_curdesc;
  output [6:0]Q;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[1]_0 ;
  output [0:0]\sig_btt_register_reg[0]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[2]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[5]_0 ;
  output [3:0]\GEN_DMACR_SG.sig_err_irqen_reg_reg_0 ;
  output [1:0]\dmacr_i_reg[6]_0 ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[10] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_1 ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_2 ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_3 ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_4 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[16]_0 ;
  output \sig_sa_register_lsb_reg[16]_0 ;
  output \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[16]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[17]_0 ;
  output \sig_sa_register_lsb_reg[17]_0 ;
  output \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[17]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[18]_0 ;
  output \sig_sa_register_lsb_reg[18]_0 ;
  output \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[18]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[19]_0 ;
  output \sig_sa_register_lsb_reg[19]_0 ;
  output \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[19]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[20]_0 ;
  output \sig_sa_register_lsb_reg[20]_0 ;
  output \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[20]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[21]_0 ;
  output \sig_sa_register_lsb_reg[21]_0 ;
  output \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[21]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[22]_0 ;
  output \sig_sa_register_lsb_reg[22]_0 ;
  output \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[22]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[23]_0 ;
  output \sig_sa_register_lsb_reg[23]_0 ;
  output \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[23]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[24]_0 ;
  output \sig_sa_register_lsb_reg[24]_0 ;
  output \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[24]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[25]_0 ;
  output \sig_sa_register_lsb_reg[25]_0 ;
  output \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[25]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[26]_0 ;
  output \sig_sa_register_lsb_reg[26]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[27]_0 ;
  output \sig_sa_register_lsb_reg[27]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[28]_0 ;
  output \sig_sa_register_lsb_reg[28]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[29]_0 ;
  output \sig_sa_register_lsb_reg[29]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[30]_0 ;
  output \sig_sa_register_lsb_reg[30]_0 ;
  output \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 ;
  output [0:0]\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ;
  output \sig_sa_register_lsb_reg[31]_0 ;
  output dma_interr_reg_0;
  output [15:0]sig_reg2sg_dmacr;
  output sig_reg2sg_tailpntr_updated;
  output sig_sm_state_ns1;
  output currdesc_updated_reg_0;
  output sig_pulse_trigger_0;
  output [0:0]SS;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output ch1_delay_zero__6;
  output p_6_out__0;
  output [7:0]S;
  output [7:0]\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ;
  output [2:0]\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ;
  output [64:0]\GEN_MM2S.queue_dout_new_64_reg[31] ;
  output [90:0]\GEN_MM2S.queue_dout_new_64_reg[63] ;
  output sig_mm2s2sgcntl_sts_tvalid;
  input out;
  input [3:0]sig_axi2ip_wrce;
  input [31:0]D;
  input m_axi_aclk;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input sg_interr_reg_1;
  input sg_slverr_reg_1;
  input sg_decerr_reg_1;
  input [0:0]E;
  input sg_ftch_error0;
  input [0:0]SR;
  input \dmacr_i_reg[2]_0 ;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input sig_to_edge_detect_reg;
  input sig_dma_go0__0;
  input curdesc_lsb_i0;
  input [10:0]cdma_tvect_out;
  input [57:0]sig_sg2reg_ftch_error_addr;
  input [211:0]sig_sg2sgcntlr_ftch_tdata_new;
  input [10:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1 ;
  input sig_dm_s2mm_cmd_tready;
  input sig_dm_mm2s_cmd_tready;
  input sig_to_edge_detect_reg_1;
  input ch1_delay_cnt_en;
  input sig_sgcntl2reg_idle_clr;
  input sig_shtdwn_sm_set_cmplt;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input [56:0]p_2_in_carry__1;
  input [0:0]\dmacr_i_reg[22]_0 ;
  input p_0_in;
  input [0:0]\taildesc_lsb_i_reg[31]_0 ;
  input [0:0]\sig_sa_register_lsb_reg[0]_0 ;
  input [0:0]\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ;
  input [0:0]\sig_da_register_lsb_reg[0]_0 ;
  input [0:0]\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ;
  input sig_dm_mm2s_sts_tvalid;

  wire [31:0]D;
  wire [0:0]E;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[10] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_1 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_2 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_3 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[10]_4 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[5] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_5_n_0 ;
  wire [10:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1 ;
  wire \GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ;
  wire [3:0]\GEN_DMACR_SG.sig_err_irqen_reg_reg_0 ;
  wire \GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0 ;
  wire \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire [64:0]\GEN_MM2S.queue_dout_new_64_reg[31] ;
  wire [90:0]\GEN_MM2S.queue_dout_new_64_reg[63] ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[0]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[10]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[11]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[12]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[13]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[14]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[15]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[16]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[17]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[18]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[19]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[1]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[20]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[21]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[22]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[23]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[24]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[25]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[26]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[27]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[28]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[29]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[2]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[30]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_2_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[3]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[4]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[5]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[6]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[7]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[8]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1_n_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[16]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[17]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[18]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[19]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[1]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[20]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[21]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[22]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[23]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[24]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[25]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[26]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[27]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[28]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[29]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[2]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[30]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]_0 ;
  wire \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[5]_0 ;
  wire [0:0]\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ;
  wire \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[16]_0 ;
  wire \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[17]_0 ;
  wire \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[18]_0 ;
  wire \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[19]_0 ;
  wire \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[20]_0 ;
  wire \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[21]_0 ;
  wire \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[22]_0 ;
  wire \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[23]_0 ;
  wire \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[24]_0 ;
  wire \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[25]_0 ;
  wire [0:0]\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ;
  wire [7:0]\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ;
  wire [2:0]\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ;
  wire [0:0]\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ;
  wire [6:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [10:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero__6;
  wire curdesc_lsb_i0;
  wire curdesc_lsb_i1;
  wire \curdesc_lsb_i[10]_i_1_n_0 ;
  wire \curdesc_lsb_i[11]_i_1_n_0 ;
  wire \curdesc_lsb_i[12]_i_1_n_0 ;
  wire \curdesc_lsb_i[13]_i_1_n_0 ;
  wire \curdesc_lsb_i[14]_i_1_n_0 ;
  wire \curdesc_lsb_i[15]_i_1_n_0 ;
  wire \curdesc_lsb_i[16]_i_1_n_0 ;
  wire \curdesc_lsb_i[17]_i_1_n_0 ;
  wire \curdesc_lsb_i[18]_i_1_n_0 ;
  wire \curdesc_lsb_i[19]_i_1_n_0 ;
  wire \curdesc_lsb_i[20]_i_1_n_0 ;
  wire \curdesc_lsb_i[21]_i_1_n_0 ;
  wire \curdesc_lsb_i[22]_i_1_n_0 ;
  wire \curdesc_lsb_i[23]_i_1_n_0 ;
  wire \curdesc_lsb_i[24]_i_1_n_0 ;
  wire \curdesc_lsb_i[25]_i_1_n_0 ;
  wire \curdesc_lsb_i[26]_i_1_n_0 ;
  wire \curdesc_lsb_i[27]_i_1_n_0 ;
  wire \curdesc_lsb_i[28]_i_1_n_0 ;
  wire \curdesc_lsb_i[29]_i_1_n_0 ;
  wire \curdesc_lsb_i[30]_i_1_n_0 ;
  wire \curdesc_lsb_i[31]_i_2_n_0 ;
  wire \curdesc_lsb_i[31]_i_3_n_0 ;
  wire \curdesc_lsb_i[6]_i_1_n_0 ;
  wire \curdesc_lsb_i[7]_i_1_n_0 ;
  wire \curdesc_lsb_i[8]_i_1_n_0 ;
  wire \curdesc_lsb_i[9]_i_1_n_0 ;
  wire currdesc_updated_i_1_n_0;
  wire currdesc_updated_reg_0;
  wire dly_irq_i_1_n_0;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_interr_i_1_n_0;
  wire dma_interr_reg_0;
  wire dma_keyhole_write;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire [0:0]\dmacr_i_reg[22]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[3]_0 ;
  wire [1:0]\dmacr_i_reg[6]_0 ;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_n_0;
  wire error_d1;
  wire error_d1_i_1_n_0;
  wire error_pointer_set;
  wire idle_i_1_n_0;
  wire idle_reg_0;
  wire introut0;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_n_0;
  wire irqdelay_wren0;
  wire irqdelay_wren_i_2_n_0;
  wire irqdelay_wren_i_3_n_0;
  wire irqdelay_wren_i_4_n_0;
  wire irqthresh_wren0;
  wire irqthresh_wren_i_2_n_0;
  wire irqthresh_wren_i_3_n_0;
  wire irqthresh_wren_i_4_n_0;
  wire m_axi_aclk;
  wire out;
  wire p_0_in;
  wire [56:0]p_2_in_carry__1;
  wire p_6_out__0;
  wire prmry_in;
  wire sg_decerr_reg_0;
  wire sg_decerr_reg_1;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_interr_reg_0;
  wire sg_interr_reg_1;
  wire sg_slverr_reg_0;
  wire sg_slverr_reg_1;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire [3:0]sig_axi2ip_wrce;
  wire sig_btt_register_del;
  wire [0:0]\sig_btt_register_reg[0]_0 ;
  wire [0:0]\sig_da_register_lsb_reg[0]_0 ;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dma_go0__0;
  wire sig_dma_go_i_1_n_0;
  wire sig_dma_go_reg_0;
  wire sig_mm2s2sgcntl_sts_tvalid;
  wire sig_pulse_trigger;
  wire sig_pulse_trigger_0;
  wire [25:1]sig_reg2cntlr_btt;
  wire [57:0]sig_reg2cntlr_dest_addr;
  wire [63:0]sig_reg2cntlr_src_addr;
  wire sig_reg2rst_soft_reset;
  wire [57:0]sig_reg2sg_curdesc;
  wire [15:0]sig_reg2sg_dmacr;
  wire [13:13]sig_reg2sg_dmasr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire [62:6]sig_reg2sg_taildesc;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_reg2sgcntlr_currdesc_updated;
  wire [0:0]\sig_sa_register_lsb_reg[0]_0 ;
  wire \sig_sa_register_lsb_reg[16]_0 ;
  wire \sig_sa_register_lsb_reg[17]_0 ;
  wire \sig_sa_register_lsb_reg[18]_0 ;
  wire \sig_sa_register_lsb_reg[19]_0 ;
  wire \sig_sa_register_lsb_reg[20]_0 ;
  wire \sig_sa_register_lsb_reg[21]_0 ;
  wire \sig_sa_register_lsb_reg[22]_0 ;
  wire \sig_sa_register_lsb_reg[23]_0 ;
  wire \sig_sa_register_lsb_reg[24]_0 ;
  wire \sig_sa_register_lsb_reg[25]_0 ;
  wire \sig_sa_register_lsb_reg[26]_0 ;
  wire \sig_sa_register_lsb_reg[27]_0 ;
  wire \sig_sa_register_lsb_reg[28]_0 ;
  wire \sig_sa_register_lsb_reg[29]_0 ;
  wire \sig_sa_register_lsb_reg[30]_0 ;
  wire \sig_sa_register_lsb_reg[31]_0 ;
  wire [57:0]sig_sg2reg_ftch_error_addr;
  wire [211:0]sig_sg2sgcntlr_ftch_tdata_new;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_sm_state_ns1;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_1;
  wire [0:0]\taildesc_lsb_i_reg[31]_0 ;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  LUT2 #(
    .INIT(4'h2)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1 
       (.I0(sig_reg2rst_soft_reset),
        .I1(sig_to_edge_detect_reg),
        .O(sig_pulse_trigger));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__2 
       (.I0(tailpntr_updated_d2),
        .I1(tailpntr_updated_d1),
        .I2(sig_to_edge_detect_reg_1),
        .O(sig_pulse_trigger_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_onehot_sig_sm_state[1]_i_4 
       (.I0(sig_dma_go_reg_0),
        .I1(sig_dm_s2mm_cmd_tready),
        .I2(\dmacr_i_reg[3]_0 ),
        .I3(sig_dm_mm2s_cmd_tready),
        .O(sig_sm_state_ns1));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_sig_sts_sm_state[0]_i_2 
       (.I0(\dmacr_i_reg[3]_0 ),
        .I1(sig_dm_mm2s_sts_tvalid),
        .O(sig_mm2s2sgcntl_sts_tvalid));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I1(sig_reg2sg_taildesc[32]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I3(sig_reg2sg_curdesc[26]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4 
       (.I0(sig_reg2cntlr_src_addr[0]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[32]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .I3(sig_reg2cntlr_btt[10]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I5(sig_reg2cntlr_dest_addr[42]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4 
       (.I0(sig_reg2cntlr_src_addr[10]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[10]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[42]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5 
       (.I0(sig_reg2sg_curdesc[36]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[42]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_4_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .I3(sig_reg2cntlr_btt[11]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I5(sig_reg2cntlr_dest_addr[43]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3 
       (.I0(sig_reg2cntlr_src_addr[11]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[11]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[43]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_4 
       (.I0(sig_reg2sg_curdesc[37]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[43]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[11]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_5_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1 ),
        .O(\GEN_DMACR_SG.sig_err_irqen_reg_reg_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2 
       (.I0(\GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [2]),
        .I3(sig_reg2sg_curdesc[6]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [1]),
        .I5(ioc_irq_reg_n_0),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[44]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[12]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4 
       (.I0(sig_reg2sg_curdesc[38]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[44]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[12]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_5 
       (.I0(sig_reg2cntlr_src_addr[12]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[12]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[44]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_5_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1 ),
        .O(\GEN_DMACR_SG.sig_err_irqen_reg_reg_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2 
       (.I0(\GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [2]),
        .I3(sig_reg2sg_curdesc[7]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [1]),
        .I5(sig_reg2sg_dmasr),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[45]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[13]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4 
       (.I0(sig_reg2sg_curdesc[39]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[45]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[13]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_5 
       (.I0(sig_reg2cntlr_src_addr[13]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[13]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[45]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1 ),
        .O(\GEN_DMACR_SG.sig_err_irqen_reg_reg_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2 
       (.I0(\GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [2]),
        .I3(sig_reg2sg_curdesc[8]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [1]),
        .I5(err_irq_reg_n_0),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[46]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[14]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4 
       (.I0(sig_reg2sg_curdesc[40]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[46]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[14]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5 
       (.I0(sig_reg2cntlr_src_addr[14]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[14]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[46]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .I3(sig_reg2cntlr_btt[15]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I5(sig_reg2cntlr_dest_addr[47]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3 
       (.I0(sig_reg2cntlr_src_addr[15]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[15]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[47]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4 
       (.I0(sig_reg2sg_curdesc[41]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[47]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[15]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[48]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[16]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_4 
       (.I0(sig_reg2sg_curdesc[42]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[48]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[16]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_5 
       (.I0(sig_reg2cntlr_src_addr[16]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[16]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[48]),
        .O(\sig_sa_register_lsb_reg[16]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[49]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[17]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_4 
       (.I0(sig_reg2sg_curdesc[43]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[49]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[17]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_5 
       (.I0(sig_reg2cntlr_src_addr[17]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[17]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[49]),
        .O(\sig_sa_register_lsb_reg[17]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[50]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[18]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_4 
       (.I0(sig_reg2sg_curdesc[44]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[50]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[18]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_5 
       (.I0(sig_reg2cntlr_src_addr[18]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[18]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[50]),
        .O(\sig_sa_register_lsb_reg[18]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[51]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[19]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_4 
       (.I0(sig_reg2sg_curdesc[45]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[51]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[19]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_5 
       (.I0(sig_reg2cntlr_src_addr[19]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[19]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[51]),
        .O(\sig_sa_register_lsb_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_3_n_0 ),
        .I1(sig_reg2sg_curdesc[27]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I3(sig_reg2sg_taildesc[33]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_n_0 ),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_3 
       (.I0(sig_reg2cntlr_src_addr[1]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[33]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4 
       (.I0(sig_reg2cntlr_dest_addr[33]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[1]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[52]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[20]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_4 
       (.I0(sig_reg2sg_curdesc[46]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[52]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[20]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_5 
       (.I0(sig_reg2cntlr_src_addr[20]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[20]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[52]),
        .O(\sig_sa_register_lsb_reg[20]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[53]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[21]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_4 
       (.I0(sig_reg2sg_curdesc[47]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[53]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[21]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_5 
       (.I0(sig_reg2cntlr_src_addr[21]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[21]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[53]),
        .O(\sig_sa_register_lsb_reg[21]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[54]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[22]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_4 
       (.I0(sig_reg2sg_curdesc[48]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[54]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[22]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_5 
       (.I0(sig_reg2cntlr_src_addr[22]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[22]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[54]),
        .O(\sig_sa_register_lsb_reg[22]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[55]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[23]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_4 
       (.I0(sig_reg2sg_curdesc[49]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[55]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[23]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_5 
       (.I0(sig_reg2cntlr_src_addr[23]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[23]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[55]),
        .O(\sig_sa_register_lsb_reg[23]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[56]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[24]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_4 
       (.I0(sig_reg2sg_curdesc[50]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[56]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[24]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_5 
       (.I0(sig_reg2cntlr_src_addr[24]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[24]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[56]),
        .O(\sig_sa_register_lsb_reg[24]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[57]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[25]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_4 
       (.I0(sig_reg2sg_curdesc[51]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[57]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[25]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_5 
       (.I0(sig_reg2cntlr_src_addr[25]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[25]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[57]),
        .O(\sig_sa_register_lsb_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3 
       (.I0(sig_reg2cntlr_src_addr[26]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[26]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[58]),
        .O(\sig_sa_register_lsb_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_5 
       (.I0(sig_reg2sg_curdesc[52]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[58]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[26]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3 
       (.I0(sig_reg2cntlr_src_addr[27]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[27]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[59]),
        .O(\sig_sa_register_lsb_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_5 
       (.I0(sig_reg2sg_curdesc[53]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[59]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[27]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3 
       (.I0(sig_reg2cntlr_src_addr[28]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[28]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[60]),
        .O(\sig_sa_register_lsb_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_5 
       (.I0(sig_reg2sg_curdesc[54]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[60]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[28]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3 
       (.I0(sig_reg2cntlr_src_addr[29]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[29]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[61]),
        .O(\sig_sa_register_lsb_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_5 
       (.I0(sig_reg2sg_curdesc[55]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[61]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[29]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0 ),
        .I1(sig_reg2sg_curdesc[28]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I3(sig_reg2sg_taildesc[34]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_4_n_0 ),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3 
       (.I0(sig_reg2cntlr_src_addr[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[2]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[34]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_4 
       (.I0(sig_reg2cntlr_dest_addr[34]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3 
       (.I0(sig_reg2cntlr_src_addr[30]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[30]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[62]),
        .O(\sig_sa_register_lsb_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_5 
       (.I0(sig_reg2sg_curdesc[56]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[62]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[30]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3 
       (.I0(sig_reg2cntlr_src_addr[31]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[31]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[63]),
        .O(\sig_sa_register_lsb_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5 
       (.I0(sig_reg2sg_curdesc[57]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[31]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_3_n_0 ),
        .I1(sig_reg2sg_curdesc[29]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I3(sig_reg2sg_taildesc[35]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_4_n_0 ),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_3 
       (.I0(sig_reg2cntlr_src_addr[3]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[3]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[35]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_4 
       (.I0(sig_reg2cntlr_dest_addr[35]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[3]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_n_0 ),
        .I1(sig_reg2sg_curdesc[30]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I3(sig_reg2sg_taildesc[36]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_5_n_0 ),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4 
       (.I0(sig_reg2cntlr_src_addr[4]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[4]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[36]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_5 
       (.I0(sig_reg2cntlr_dest_addr[36]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[4]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .I1(sig_reg2sg_curdesc[31]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I3(sig_reg2sg_taildesc[37]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_5_n_0 ),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4 
       (.I0(sig_reg2cntlr_src_addr[5]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[5]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[37]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_5 
       (.I0(sig_reg2cntlr_dest_addr[37]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_5_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1 ),
        .O(\GEN_DMACR_SG.sig_err_irqen_reg_reg_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2 
       (.I0(\dmacr_i_reg[6]_0 [1]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [2]),
        .I3(sig_reg2sg_curdesc[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [1]),
        .I5(dma_decerr_reg_0),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[38]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I2(sig_reg2cntlr_btt[6]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_4 
       (.I0(sig_reg2sg_curdesc[32]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[38]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[6]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_5 
       (.I0(sig_reg2cntlr_src_addr[6]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[6]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[38]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_4_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .I3(sig_reg2cntlr_btt[7]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I5(sig_reg2cntlr_dest_addr[39]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3 
       (.I0(sig_reg2cntlr_src_addr[7]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[7]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[39]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_4 
       (.I0(sig_reg2sg_curdesc[33]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[39]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[7]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_5_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .I3(sig_reg2cntlr_btt[8]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I5(sig_reg2cntlr_dest_addr[40]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_4 
       (.I0(sig_reg2cntlr_src_addr[8]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[8]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[40]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_5 
       (.I0(sig_reg2sg_curdesc[34]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[40]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[8]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_5_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [10]),
        .I3(sig_reg2cntlr_btt[9]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [9]),
        .I5(sig_reg2cntlr_dest_addr[41]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_4 
       (.I0(sig_reg2cntlr_src_addr[9]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [8]),
        .I3(sig_reg2cntlr_dest_addr[9]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [7]),
        .I5(sig_reg2cntlr_src_addr[41]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_5 
       (.I0(sig_reg2sg_curdesc[35]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [5]),
        .I3(sig_reg2sg_taildesc[41]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] [4]),
        .I5(sig_reg2sg_taildesc[9]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DMACR_SG.sig_dly_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(\GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DMACR_SG.sig_err_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(\GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0 ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DMACR_SG.sig_ioc_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0 ),
        .R(out));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(ch1_delay_cnt_en),
        .I1(sig_reg2sg_irqdelay_wren),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .I3(sig_sgcntl2reg_idle_clr),
        .I4(sig_shtdwn_sm_set_cmplt),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(cdma_tvect_out[6]),
        .I1(ch1_delay_zero__6),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .I3(sig_reg2sg_dmasr),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(sig_reg2sg_dmacr[12]),
        .I1(sig_reg2sg_dmacr[13]),
        .I2(sig_reg2sg_dmacr[14]),
        .I3(sig_reg2sg_dmacr[15]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ),
        .O(ch1_delay_zero__6));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 
       (.I0(sig_reg2sg_dmacr[9]),
        .I1(sig_reg2sg_dmacr[8]),
        .I2(sig_reg2sg_dmacr[11]),
        .I3(sig_reg2sg_dmacr[10]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5 
       (.I0(sig_reg2sg_irqthresh_wren),
        .I1(cdma_tvect_out[6]),
        .O(p_6_out__0));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[0]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[26]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[180]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[0]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[10]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[36]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[190]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[10]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[11]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[37]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[191]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[11]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[12]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[38]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[192]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[12]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[13]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[39]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[193]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[13]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[14]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[40]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[194]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[14]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[15]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[41]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[195]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[15]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[16]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[42]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[196]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[16]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[17]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[43]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[197]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[17]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[18]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[44]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[198]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[18]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[19]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[45]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[199]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[19]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[1]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[27]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[181]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[1]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[20]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[46]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[200]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[20]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[21]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[47]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[201]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[21]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[22]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[48]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[202]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[22]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[23]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[49]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[203]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[23]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[24]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[50]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[204]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[24]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[25]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[51]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[205]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[25]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[26]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[52]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[206]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[26]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[27]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[53]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[207]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[27]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[28]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[54]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[208]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[28]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[29]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[55]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[209]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[29]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[2]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[28]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[182]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[2]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[30]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[56]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[210]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[30]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1 
       (.I0(sig_sgcntlr2reg_new_curdesc_wren),
        .I1(idle_reg_0),
        .I2(sig_axi2ip_wrce[2]),
        .I3(sg_ftch_error),
        .I4(sg_updt_error),
        .I5(error_pointer_set),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_2 
       (.I0(sig_sg2reg_ftch_error_addr[57]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[211]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[31]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[3]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[29]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[183]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[3]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[4]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[30]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[184]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[4]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[5]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[31]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[185]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[5]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[6]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[32]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[186]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[6]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[7]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[33]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[187]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[7]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[8]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[34]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[188]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[8]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[35]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[189]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[9]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[0]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[10]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[11]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[12]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[13]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[14]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[15]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[16]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[17]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[18]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[19]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[1]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[20]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[21]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[22]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[23]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[24]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[25]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[26]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[27]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[28]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[29]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[2]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[30]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_2_n_0 ),
        .Q(sig_reg2sg_curdesc[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[3]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[4]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[5]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[6]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[7]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[8]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[10]),
        .Q(sig_reg2cntlr_dest_addr[42]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[11]),
        .Q(sig_reg2cntlr_dest_addr[43]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[12]),
        .Q(sig_reg2cntlr_dest_addr[44]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[13]),
        .Q(sig_reg2cntlr_dest_addr[45]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[14]),
        .Q(sig_reg2cntlr_dest_addr[46]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[15]),
        .Q(sig_reg2cntlr_dest_addr[47]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[16]),
        .Q(sig_reg2cntlr_dest_addr[48]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[17]),
        .Q(sig_reg2cntlr_dest_addr[49]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[18]),
        .Q(sig_reg2cntlr_dest_addr[50]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[19]),
        .Q(sig_reg2cntlr_dest_addr[51]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[1]),
        .Q(sig_reg2cntlr_dest_addr[33]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[20]),
        .Q(sig_reg2cntlr_dest_addr[52]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[21]),
        .Q(sig_reg2cntlr_dest_addr[53]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[22]),
        .Q(sig_reg2cntlr_dest_addr[54]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[23]),
        .Q(sig_reg2cntlr_dest_addr[55]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[24]),
        .Q(sig_reg2cntlr_dest_addr[56]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[25]),
        .Q(sig_reg2cntlr_dest_addr[57]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[26]),
        .Q(Q[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[27]),
        .Q(Q[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[28]),
        .Q(Q[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[29]),
        .Q(Q[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[2]),
        .Q(sig_reg2cntlr_dest_addr[34]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[30]),
        .Q(Q[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[31]),
        .Q(Q[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[3]),
        .Q(sig_reg2cntlr_dest_addr[35]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[4]),
        .Q(sig_reg2cntlr_dest_addr[36]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[5]),
        .Q(sig_reg2cntlr_dest_addr[37]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[6]),
        .Q(sig_reg2cntlr_dest_addr[38]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[7]),
        .Q(sig_reg2cntlr_dest_addr[39]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[8]),
        .Q(sig_reg2cntlr_dest_addr[40]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0 ),
        .D(D[9]),
        .Q(sig_reg2cntlr_dest_addr[41]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[0]),
        .Q(sig_reg2cntlr_src_addr[32]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[10]),
        .Q(sig_reg2cntlr_src_addr[42]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[11]),
        .Q(sig_reg2cntlr_src_addr[43]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[12]),
        .Q(sig_reg2cntlr_src_addr[44]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[13]),
        .Q(sig_reg2cntlr_src_addr[45]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[14]),
        .Q(sig_reg2cntlr_src_addr[46]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[15]),
        .Q(sig_reg2cntlr_src_addr[47]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[16]),
        .Q(sig_reg2cntlr_src_addr[48]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[17]),
        .Q(sig_reg2cntlr_src_addr[49]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[18]),
        .Q(sig_reg2cntlr_src_addr[50]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[19]),
        .Q(sig_reg2cntlr_src_addr[51]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[1]),
        .Q(sig_reg2cntlr_src_addr[33]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[20]),
        .Q(sig_reg2cntlr_src_addr[52]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[21]),
        .Q(sig_reg2cntlr_src_addr[53]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[22]),
        .Q(sig_reg2cntlr_src_addr[54]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[23]),
        .Q(sig_reg2cntlr_src_addr[55]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[24]),
        .Q(sig_reg2cntlr_src_addr[56]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[25]),
        .Q(sig_reg2cntlr_src_addr[57]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[26]),
        .Q(sig_reg2cntlr_src_addr[58]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[27]),
        .Q(sig_reg2cntlr_src_addr[59]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[28]),
        .Q(sig_reg2cntlr_src_addr[60]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[29]),
        .Q(sig_reg2cntlr_src_addr[61]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[2]),
        .Q(sig_reg2cntlr_src_addr[34]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[30]),
        .Q(sig_reg2cntlr_src_addr[62]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[31]),
        .Q(sig_reg2cntlr_src_addr[63]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[3]),
        .Q(sig_reg2cntlr_src_addr[35]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[4]),
        .Q(sig_reg2cntlr_src_addr[36]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[5]),
        .Q(sig_reg2cntlr_src_addr[37]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[6]),
        .Q(sig_reg2cntlr_src_addr[38]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[7]),
        .Q(sig_reg2cntlr_src_addr[39]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[8]),
        .Q(sig_reg2cntlr_src_addr[40]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0 ),
        .D(D[9]),
        .Q(sig_reg2cntlr_src_addr[41]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(sig_reg2sg_taildesc[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(sig_reg2sg_taildesc[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(sig_reg2sg_taildesc[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(sig_reg2sg_taildesc[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(sig_reg2sg_taildesc[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(sig_reg2sg_taildesc[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[15]),
        .Q(sig_reg2sg_taildesc[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[16]),
        .Q(sig_reg2sg_taildesc[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[17]),
        .Q(sig_reg2sg_taildesc[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[18]),
        .Q(sig_reg2sg_taildesc[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[19]),
        .Q(sig_reg2sg_taildesc[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(sig_reg2sg_taildesc[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[20]),
        .Q(sig_reg2sg_taildesc[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[21]),
        .Q(sig_reg2sg_taildesc[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[22]),
        .Q(sig_reg2sg_taildesc[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[23]),
        .Q(sig_reg2sg_taildesc[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[24]),
        .Q(sig_reg2sg_taildesc[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[25]),
        .Q(sig_reg2sg_taildesc[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[26]),
        .Q(sig_reg2sg_taildesc[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[27]),
        .Q(sig_reg2sg_taildesc[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[28]),
        .Q(sig_reg2sg_taildesc[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[29]),
        .Q(sig_reg2sg_taildesc[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(sig_reg2sg_taildesc[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[30]),
        .Q(sig_reg2sg_taildesc[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(sig_reg2sg_taildesc[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(sig_reg2sg_taildesc[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(sig_reg2sg_taildesc[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(sig_reg2sg_taildesc[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(sig_reg2sg_taildesc[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(sig_reg2sg_taildesc[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(sig_reg2sg_taildesc[41]),
        .R(SR));
  FDRE \GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(tailpntr_updated_d1),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[64]),
        .I1(\sig_btt_register_reg[0]_0 ),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [0]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[74]),
        .I1(sig_reg2cntlr_btt[10]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [10]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[75]),
        .I1(sig_reg2cntlr_btt[11]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [11]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[76]),
        .I1(sig_reg2cntlr_btt[12]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [12]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[77]),
        .I1(sig_reg2cntlr_btt[13]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [13]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[78]),
        .I1(sig_reg2cntlr_btt[14]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [14]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[79]),
        .I1(sig_reg2cntlr_btt[15]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [15]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[80]),
        .I1(sig_reg2cntlr_btt[16]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [16]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[81]),
        .I1(sig_reg2cntlr_btt[17]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [17]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[82]),
        .I1(sig_reg2cntlr_btt[18]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [18]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[83]),
        .I1(sig_reg2cntlr_btt[19]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [19]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[65]),
        .I1(sig_reg2cntlr_btt[1]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[84]),
        .I1(sig_reg2cntlr_btt[20]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [20]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[85]),
        .I1(sig_reg2cntlr_btt[21]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [21]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[22]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[86]),
        .I1(sig_reg2cntlr_btt[22]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [22]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[87]),
        .I1(sig_reg2cntlr_btt[23]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [23]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[24]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[88]),
        .I1(sig_reg2cntlr_btt[24]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [24]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[25]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[89]),
        .I1(sig_reg2cntlr_btt[25]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [25]));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1 
       (.I0(\dmacr_i_reg[6]_0 [0]),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1__0 
       (.I0(dma_keyhole_write),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [26]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[66]),
        .I1(sig_reg2cntlr_btt[2]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [2]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[0]),
        .I1(sig_reg2cntlr_src_addr[0]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[32]),
        .I1(sig_reg2cntlr_dest_addr[0]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [27]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[1]),
        .I1(sig_reg2cntlr_src_addr[1]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[33]),
        .I1(sig_reg2cntlr_dest_addr[1]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [28]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[2]),
        .I1(sig_reg2cntlr_src_addr[2]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[34]),
        .I1(sig_reg2cntlr_dest_addr[2]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [29]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[3]),
        .I1(sig_reg2cntlr_src_addr[3]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[35]),
        .I1(sig_reg2cntlr_dest_addr[3]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [30]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[4]),
        .I1(sig_reg2cntlr_src_addr[4]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[36]),
        .I1(sig_reg2cntlr_dest_addr[4]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [31]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[67]),
        .I1(sig_reg2cntlr_btt[3]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[5]),
        .I1(sig_reg2cntlr_src_addr[5]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[37]),
        .I1(sig_reg2cntlr_dest_addr[5]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [32]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[6]),
        .I1(sig_reg2cntlr_src_addr[6]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[38]),
        .I1(sig_reg2cntlr_dest_addr[6]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [33]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[7]),
        .I1(sig_reg2cntlr_src_addr[7]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[39]),
        .I1(sig_reg2cntlr_dest_addr[7]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [34]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[8]),
        .I1(sig_reg2cntlr_src_addr[8]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[40]),
        .I1(sig_reg2cntlr_dest_addr[8]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [35]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[9]),
        .I1(sig_reg2cntlr_src_addr[9]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[41]),
        .I1(sig_reg2cntlr_dest_addr[9]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [36]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[10]),
        .I1(sig_reg2cntlr_src_addr[10]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[42]),
        .I1(sig_reg2cntlr_dest_addr[10]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [37]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[11]),
        .I1(sig_reg2cntlr_src_addr[11]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[43]),
        .I1(sig_reg2cntlr_dest_addr[11]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [38]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[12]),
        .I1(sig_reg2cntlr_src_addr[12]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[44]),
        .I1(sig_reg2cntlr_dest_addr[12]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [39]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[13]),
        .I1(sig_reg2cntlr_src_addr[13]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[45]),
        .I1(sig_reg2cntlr_dest_addr[13]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [40]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[14]),
        .I1(sig_reg2cntlr_src_addr[14]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[46]),
        .I1(sig_reg2cntlr_dest_addr[14]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [41]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[68]),
        .I1(sig_reg2cntlr_btt[4]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [4]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[15]),
        .I1(sig_reg2cntlr_src_addr[15]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[47]),
        .I1(sig_reg2cntlr_dest_addr[15]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [42]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[16]),
        .I1(sig_reg2cntlr_src_addr[16]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[48]),
        .I1(sig_reg2cntlr_dest_addr[16]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [43]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[17]),
        .I1(sig_reg2cntlr_src_addr[17]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[49]),
        .I1(sig_reg2cntlr_dest_addr[17]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [44]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[18]),
        .I1(sig_reg2cntlr_src_addr[18]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[50]),
        .I1(sig_reg2cntlr_dest_addr[18]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [45]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[19]),
        .I1(sig_reg2cntlr_src_addr[19]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[51]),
        .I1(sig_reg2cntlr_dest_addr[19]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [46]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[20]),
        .I1(sig_reg2cntlr_src_addr[20]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[52]),
        .I1(sig_reg2cntlr_dest_addr[20]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [47]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[21]),
        .I1(sig_reg2cntlr_src_addr[21]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[53]),
        .I1(sig_reg2cntlr_dest_addr[21]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [48]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[22]),
        .I1(sig_reg2cntlr_src_addr[22]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[54]),
        .I1(sig_reg2cntlr_dest_addr[22]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [49]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[23]),
        .I1(sig_reg2cntlr_src_addr[23]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[55]),
        .I1(sig_reg2cntlr_dest_addr[23]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [50]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[24]),
        .I1(sig_reg2cntlr_src_addr[24]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[56]),
        .I1(sig_reg2cntlr_dest_addr[24]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [51]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[69]),
        .I1(sig_reg2cntlr_btt[5]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [5]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[25]),
        .I1(sig_reg2cntlr_src_addr[25]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[57]),
        .I1(sig_reg2cntlr_dest_addr[25]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [52]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[26]),
        .I1(sig_reg2cntlr_src_addr[26]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[58]),
        .I1(sig_reg2cntlr_dest_addr[26]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [53]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[27]),
        .I1(sig_reg2cntlr_src_addr[27]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[59]),
        .I1(sig_reg2cntlr_dest_addr[27]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [54]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[28]),
        .I1(sig_reg2cntlr_src_addr[28]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[60]),
        .I1(sig_reg2cntlr_dest_addr[28]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [55]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[29]),
        .I1(sig_reg2cntlr_src_addr[29]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[61]),
        .I1(sig_reg2cntlr_dest_addr[29]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [56]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[30]),
        .I1(sig_reg2cntlr_src_addr[30]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[62]),
        .I1(sig_reg2cntlr_dest_addr[30]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [57]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[31]),
        .I1(sig_reg2cntlr_src_addr[31]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [32]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[63]),
        .I1(sig_reg2cntlr_dest_addr[31]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [58]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[116]),
        .I1(sig_reg2cntlr_src_addr[32]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [33]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[148]),
        .I1(Q[0]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [59]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[68]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[117]),
        .I1(sig_reg2cntlr_src_addr[33]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [34]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[68]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[149]),
        .I1(sig_reg2cntlr_dest_addr[33]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [60]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[69]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[118]),
        .I1(sig_reg2cntlr_src_addr[34]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [35]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[69]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[150]),
        .I1(sig_reg2cntlr_dest_addr[34]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [61]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[70]),
        .I1(sig_reg2cntlr_btt[6]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [6]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[119]),
        .I1(sig_reg2cntlr_src_addr[35]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [36]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[151]),
        .I1(sig_reg2cntlr_dest_addr[35]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [62]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[71]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[120]),
        .I1(sig_reg2cntlr_src_addr[36]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [37]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[71]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[152]),
        .I1(sig_reg2cntlr_dest_addr[36]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [63]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[72]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[121]),
        .I1(sig_reg2cntlr_src_addr[37]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [38]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[72]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[153]),
        .I1(sig_reg2cntlr_dest_addr[37]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [64]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[73]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[122]),
        .I1(sig_reg2cntlr_src_addr[38]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [39]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[73]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[154]),
        .I1(sig_reg2cntlr_dest_addr[38]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [65]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[74]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[123]),
        .I1(sig_reg2cntlr_src_addr[39]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [40]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[74]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[155]),
        .I1(sig_reg2cntlr_dest_addr[39]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [66]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[75]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[124]),
        .I1(sig_reg2cntlr_src_addr[40]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [41]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[75]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[156]),
        .I1(sig_reg2cntlr_dest_addr[40]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [67]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[76]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[125]),
        .I1(sig_reg2cntlr_src_addr[41]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [42]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[76]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[157]),
        .I1(sig_reg2cntlr_dest_addr[41]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [68]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[77]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[126]),
        .I1(sig_reg2cntlr_src_addr[42]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [43]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[77]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[158]),
        .I1(sig_reg2cntlr_dest_addr[42]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [69]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[78]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[127]),
        .I1(sig_reg2cntlr_src_addr[43]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [44]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[78]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[159]),
        .I1(sig_reg2cntlr_dest_addr[43]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [70]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[79]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[128]),
        .I1(sig_reg2cntlr_src_addr[44]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [45]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[79]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[160]),
        .I1(sig_reg2cntlr_dest_addr[44]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [71]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[71]),
        .I1(sig_reg2cntlr_btt[7]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [7]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[80]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[129]),
        .I1(sig_reg2cntlr_src_addr[45]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [46]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[80]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[161]),
        .I1(sig_reg2cntlr_dest_addr[45]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [72]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[81]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[130]),
        .I1(sig_reg2cntlr_src_addr[46]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [47]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[81]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[162]),
        .I1(sig_reg2cntlr_dest_addr[46]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [73]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[82]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[131]),
        .I1(sig_reg2cntlr_src_addr[47]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [48]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[82]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[163]),
        .I1(sig_reg2cntlr_dest_addr[47]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [74]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[83]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[132]),
        .I1(sig_reg2cntlr_src_addr[48]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [49]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[83]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[164]),
        .I1(sig_reg2cntlr_dest_addr[48]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [75]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[84]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[133]),
        .I1(sig_reg2cntlr_src_addr[49]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [50]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[84]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[165]),
        .I1(sig_reg2cntlr_dest_addr[49]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [76]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[85]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[134]),
        .I1(sig_reg2cntlr_src_addr[50]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [51]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[85]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[166]),
        .I1(sig_reg2cntlr_dest_addr[50]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [77]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[86]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[135]),
        .I1(sig_reg2cntlr_src_addr[51]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [52]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[86]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[167]),
        .I1(sig_reg2cntlr_dest_addr[51]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [78]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[87]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[136]),
        .I1(sig_reg2cntlr_src_addr[52]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [53]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[87]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[168]),
        .I1(sig_reg2cntlr_dest_addr[52]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [79]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[88]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[137]),
        .I1(sig_reg2cntlr_src_addr[53]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [54]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[88]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[169]),
        .I1(sig_reg2cntlr_dest_addr[53]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [80]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[89]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[138]),
        .I1(sig_reg2cntlr_src_addr[54]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [55]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[89]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[170]),
        .I1(sig_reg2cntlr_dest_addr[54]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [81]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[72]),
        .I1(sig_reg2cntlr_btt[8]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [8]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[90]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[139]),
        .I1(sig_reg2cntlr_src_addr[55]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [56]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[90]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[171]),
        .I1(sig_reg2cntlr_dest_addr[55]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [82]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[91]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[140]),
        .I1(sig_reg2cntlr_src_addr[56]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [57]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[91]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[172]),
        .I1(sig_reg2cntlr_dest_addr[56]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [83]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[92]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[141]),
        .I1(sig_reg2cntlr_src_addr[57]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [58]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[92]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[173]),
        .I1(sig_reg2cntlr_dest_addr[57]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [84]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[93]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[142]),
        .I1(sig_reg2cntlr_src_addr[58]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [59]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[93]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[174]),
        .I1(Q[1]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [85]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[94]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[143]),
        .I1(sig_reg2cntlr_src_addr[59]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [60]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[94]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[175]),
        .I1(Q[2]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [86]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[95]_i_1__1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[144]),
        .I1(sig_reg2cntlr_src_addr[60]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [61]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[95]_i_1__2 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[176]),
        .I1(Q[3]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [87]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[96]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[145]),
        .I1(sig_reg2cntlr_src_addr[61]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [62]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[96]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[177]),
        .I1(Q[4]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [88]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[97]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[146]),
        .I1(sig_reg2cntlr_src_addr[62]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [63]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[97]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[178]),
        .I1(Q[5]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [89]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[98]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[147]),
        .I1(sig_reg2cntlr_src_addr[63]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[31] [64]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[98]_i_1__0 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[179]),
        .I1(Q[6]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [90]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_tdata_new[73]),
        .I1(sig_reg2cntlr_btt[9]),
        .I2(\dmacr_i_reg[3]_0 ),
        .O(\GEN_MM2S.queue_dout_new_64_reg[63] [9]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[10]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[4]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[94]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[10]),
        .O(\curdesc_lsb_i[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[11]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[5]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[95]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[11]),
        .O(\curdesc_lsb_i[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[12]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[6]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[96]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[12]),
        .O(\curdesc_lsb_i[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[13]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[7]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[97]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[13]),
        .O(\curdesc_lsb_i[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[14]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[8]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[98]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[14]),
        .O(\curdesc_lsb_i[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[15]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[9]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[99]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[15]),
        .O(\curdesc_lsb_i[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[16]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[10]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[100]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[16]),
        .O(\curdesc_lsb_i[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[17]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[11]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[101]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[17]),
        .O(\curdesc_lsb_i[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[18]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[12]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[102]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[18]),
        .O(\curdesc_lsb_i[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[19]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[13]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[103]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[19]),
        .O(\curdesc_lsb_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[20]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[14]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[104]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[20]),
        .O(\curdesc_lsb_i[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[21]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[15]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[105]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[21]),
        .O(\curdesc_lsb_i[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[22]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[16]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[106]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[22]),
        .O(\curdesc_lsb_i[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[23]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[17]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[107]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[23]),
        .O(\curdesc_lsb_i[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[24]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[18]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[108]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[24]),
        .O(\curdesc_lsb_i[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[25]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[19]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[109]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[25]),
        .O(\curdesc_lsb_i[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[26]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[20]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[110]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[26]),
        .O(\curdesc_lsb_i[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[27]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[21]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[111]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[27]),
        .O(\curdesc_lsb_i[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[28]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[22]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[112]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[28]),
        .O(\curdesc_lsb_i[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[29]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[23]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[113]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[29]),
        .O(\curdesc_lsb_i[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[30]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[24]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[114]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[30]),
        .O(\curdesc_lsb_i[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \curdesc_lsb_i[31]_i_2 
       (.I0(sig_sgcntlr2reg_new_curdesc_wren),
        .I1(idle_reg_0),
        .I2(sig_axi2ip_wrce[1]),
        .I3(sg_ftch_error),
        .I4(sg_updt_error),
        .I5(error_pointer_set),
        .O(\curdesc_lsb_i[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[31]_i_3 
       (.I0(sig_sg2reg_ftch_error_addr[25]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[115]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[31]),
        .O(\curdesc_lsb_i[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[6]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[0]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[90]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[6]),
        .O(\curdesc_lsb_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[7]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[1]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[91]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[7]),
        .O(\curdesc_lsb_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[8]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[2]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[92]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[8]),
        .O(\curdesc_lsb_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[9]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[3]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(sig_sg2sgcntlr_ftch_tdata_new[93]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(D[9]),
        .O(\curdesc_lsb_i[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[10]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[11]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[12]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[13]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[14]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[15]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[16]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[17]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[18]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[19]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[20]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[21]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[22]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[23]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[24]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[25]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[26]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[27]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[28]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[29]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[30]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[31]_i_3_n_0 ),
        .Q(sig_reg2sg_curdesc[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[6]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[7]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[8]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[9]_i_1_n_0 ),
        .Q(sig_reg2sg_curdesc[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000CCCC000A)) 
    currdesc_updated_i_1
       (.I0(curdesc_lsb_i0),
        .I1(sig_reg2sgcntlr_currdesc_updated),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(curdesc_lsb_i1),
        .I4(error_pointer_set),
        .I5(SR),
        .O(currdesc_updated_i_1_n_0));
  FDRE currdesc_updated_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(currdesc_updated_i_1_n_0),
        .Q(sig_reg2sgcntlr_currdesc_updated),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CEEE0000)) 
    dly_irq_i_1
       (.I0(sig_reg2sg_dmasr),
        .I1(cdma_tvect_out[6]),
        .I2(p_0_in),
        .I3(D[13]),
        .I4(\dmacr_i_reg[3]_0 ),
        .I5(out),
        .O(dly_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dly_irq_i_1_n_0),
        .Q(sig_reg2sg_dmasr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(out));
  LUT4 #(
    .INIT(16'hFFE2)) 
    dma_interr_i_1
       (.I0(cdma_tvect_out[2]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(cdma_tvect_out[10]),
        .I3(dma_interr_reg_0),
        .O(dma_interr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_interr_i_1_n_0),
        .Q(dma_interr_reg_0),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(out));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(sig_reg2sg_dmacr[0]),
        .S(\dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(sig_reg2sg_dmacr[1]),
        .R(\dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(sig_reg2sg_dmacr[2]),
        .R(\dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(sig_reg2sg_dmacr[3]),
        .R(\dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(sig_reg2sg_dmacr[4]),
        .R(\dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(sig_reg2sg_dmacr[5]),
        .R(\dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(sig_reg2sg_dmacr[6]),
        .R(\dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(sig_reg2sg_dmacr[7]),
        .R(\dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(sig_reg2sg_dmacr[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(sig_reg2sg_dmacr[9]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(sig_reg2sg_dmacr[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[27]),
        .Q(sig_reg2sg_dmacr[11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[28]),
        .Q(sig_reg2sg_dmacr[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[29]),
        .Q(sig_reg2sg_dmacr[13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_0 ),
        .Q(sig_reg2rst_soft_reset),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[30]),
        .Q(sig_reg2sg_dmacr[14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[31]),
        .Q(sig_reg2sg_dmacr[15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\dmacr_i_reg[3]_0 ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\dmacr_i_reg[6]_0 [0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(dma_keyhole_write),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\dmacr_i_reg[6]_0 [1]),
        .R(out));
  LUT5 #(
    .INIT(32'h77F700F0)) 
    err_irq_i_1
       (.I0(D[14]),
        .I1(p_0_in),
        .I2(error_d1_i_1_n_0),
        .I3(error_d1),
        .I4(err_irq_reg_n_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_n_0),
        .R(out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    error_d1_i_1
       (.I0(sg_decerr_reg_0),
        .I1(dma_interr_reg_0),
        .I2(dma_decerr_reg_0),
        .I3(dma_slverr_reg_0),
        .I4(sg_slverr_reg_0),
        .I5(sg_interr_reg_0),
        .O(error_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(error_d1_i_1_n_0),
        .Q(error_d1),
        .R(out));
  LUT2 #(
    .INIT(4'hE)) 
    error_pointer_set_i_1
       (.I0(sg_ftch_error),
        .I1(sg_updt_error),
        .O(curdesc_lsb_i1));
  FDRE #(
    .INIT(1'b0)) 
    error_pointer_set_reg
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(curdesc_lsb_i1),
        .Q(error_pointer_set),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000EFEA)) 
    idle_i_1
       (.I0(idle_reg_0),
        .I1(cdma_tvect_out[4]),
        .I2(\dmacr_i_reg[3]_0 ),
        .I3(cdma_tvect_out[0]),
        .I4(sig_dma_go0__0),
        .O(idle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(idle_i_1_n_0),
        .Q(idle_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_1
       (.I0(\GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ),
        .I1(sig_reg2sg_dmasr),
        .I2(ioc_irq_reg_n_0),
        .I3(\GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0 ),
        .I4(err_irq_reg_n_0),
        .I5(\GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0 ),
        .O(introut0));
  FDRE introut_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(introut0),
        .Q(prmry_in),
        .R(out));
  LUT6 #(
    .INIT(64'hF7FFF777F0FFF000)) 
    ioc_irq_i_1
       (.I0(D[12]),
        .I1(p_0_in),
        .I2(cdma_tvect_out[5]),
        .I3(\dmacr_i_reg[3]_0 ),
        .I4(cdma_tvect_out[1]),
        .I5(ioc_irq_reg_n_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_n_0),
        .R(out));
  LUT4 #(
    .INIT(16'hAAA8)) 
    irqdelay_wren_i_1
       (.I0(sig_axi2ip_wrce[0]),
        .I1(irqdelay_wren_i_2_n_0),
        .I2(irqdelay_wren_i_3_n_0),
        .I3(irqdelay_wren_i_4_n_0),
        .O(irqdelay_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_2
       (.I0(sig_reg2sg_dmacr[8]),
        .I1(D[24]),
        .I2(D[26]),
        .I3(sig_reg2sg_dmacr[10]),
        .I4(D[25]),
        .I5(sig_reg2sg_dmacr[9]),
        .O(irqdelay_wren_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_3
       (.I0(sig_reg2sg_dmacr[11]),
        .I1(D[27]),
        .I2(D[29]),
        .I3(sig_reg2sg_dmacr[13]),
        .I4(D[28]),
        .I5(sig_reg2sg_dmacr[12]),
        .O(irqdelay_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqdelay_wren_i_4
       (.I0(sig_reg2sg_dmacr[14]),
        .I1(D[30]),
        .I2(sig_reg2sg_dmacr[15]),
        .I3(D[31]),
        .O(irqdelay_wren_i_4_n_0));
  FDRE irqdelay_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(sig_reg2sg_irqdelay_wren),
        .R(out));
  LUT4 #(
    .INIT(16'hAAA8)) 
    irqthresh_wren_i_1
       (.I0(sig_axi2ip_wrce[0]),
        .I1(irqthresh_wren_i_2_n_0),
        .I2(irqthresh_wren_i_3_n_0),
        .I3(irqthresh_wren_i_4_n_0),
        .O(irqthresh_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_2
       (.I0(sig_reg2sg_dmacr[0]),
        .I1(D[16]),
        .I2(D[18]),
        .I3(sig_reg2sg_dmacr[2]),
        .I4(D[17]),
        .I5(sig_reg2sg_dmacr[1]),
        .O(irqthresh_wren_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_3
       (.I0(sig_reg2sg_dmacr[3]),
        .I1(D[19]),
        .I2(D[21]),
        .I3(sig_reg2sg_dmacr[5]),
        .I4(D[20]),
        .I5(sig_reg2sg_dmacr[4]),
        .O(irqthresh_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqthresh_wren_i_4
       (.I0(sig_reg2sg_dmacr[6]),
        .I1(D[22]),
        .I2(sig_reg2sg_dmacr[7]),
        .I3(D[23]),
        .O(irqthresh_wren_i_4_n_0));
  FDRE irqthresh_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(sig_reg2sg_irqthresh_wren),
        .R(out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_1
       (.I0(sig_reg2sg_taildesc[51]),
        .I1(p_2_in_carry__1[45]),
        .I2(sig_reg2sg_taildesc[52]),
        .I3(p_2_in_carry__1[46]),
        .I4(p_2_in_carry__1[47]),
        .I5(sig_reg2sg_taildesc[53]),
        .O(\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_2
       (.I0(sig_reg2sg_taildesc[48]),
        .I1(p_2_in_carry__1[42]),
        .I2(sig_reg2sg_taildesc[49]),
        .I3(p_2_in_carry__1[43]),
        .I4(p_2_in_carry__1[44]),
        .I5(sig_reg2sg_taildesc[50]),
        .O(\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_3
       (.I0(sig_reg2sg_taildesc[45]),
        .I1(p_2_in_carry__1[39]),
        .I2(sig_reg2sg_taildesc[46]),
        .I3(p_2_in_carry__1[40]),
        .I4(p_2_in_carry__1[41]),
        .I5(sig_reg2sg_taildesc[47]),
        .O(\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_4
       (.I0(sig_reg2sg_taildesc[42]),
        .I1(p_2_in_carry__1[36]),
        .I2(sig_reg2sg_taildesc[43]),
        .I3(p_2_in_carry__1[37]),
        .I4(p_2_in_carry__1[38]),
        .I5(sig_reg2sg_taildesc[44]),
        .O(\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_5
       (.I0(sig_reg2sg_taildesc[39]),
        .I1(p_2_in_carry__1[33]),
        .I2(sig_reg2sg_taildesc[40]),
        .I3(p_2_in_carry__1[34]),
        .I4(p_2_in_carry__1[35]),
        .I5(sig_reg2sg_taildesc[41]),
        .O(\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_6
       (.I0(sig_reg2sg_taildesc[36]),
        .I1(p_2_in_carry__1[30]),
        .I2(sig_reg2sg_taildesc[37]),
        .I3(p_2_in_carry__1[31]),
        .I4(p_2_in_carry__1[32]),
        .I5(sig_reg2sg_taildesc[38]),
        .O(\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_7
       (.I0(sig_reg2sg_taildesc[33]),
        .I1(p_2_in_carry__1[27]),
        .I2(sig_reg2sg_taildesc[34]),
        .I3(p_2_in_carry__1[28]),
        .I4(p_2_in_carry__1[29]),
        .I5(sig_reg2sg_taildesc[35]),
        .O(\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_8
       (.I0(sig_reg2sg_taildesc[30]),
        .I1(p_2_in_carry__1[24]),
        .I2(sig_reg2sg_taildesc[31]),
        .I3(p_2_in_carry__1[25]),
        .I4(p_2_in_carry__1[26]),
        .I5(sig_reg2sg_taildesc[32]),
        .O(\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__1_i_2
       (.I0(sig_reg2sg_taildesc[60]),
        .I1(p_2_in_carry__1[54]),
        .I2(sig_reg2sg_taildesc[61]),
        .I3(p_2_in_carry__1[55]),
        .I4(p_2_in_carry__1[56]),
        .I5(sig_reg2sg_taildesc[62]),
        .O(\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__1_i_3
       (.I0(sig_reg2sg_taildesc[57]),
        .I1(p_2_in_carry__1[51]),
        .I2(sig_reg2sg_taildesc[58]),
        .I3(p_2_in_carry__1[52]),
        .I4(p_2_in_carry__1[53]),
        .I5(sig_reg2sg_taildesc[59]),
        .O(\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__1_i_4
       (.I0(sig_reg2sg_taildesc[54]),
        .I1(p_2_in_carry__1[48]),
        .I2(sig_reg2sg_taildesc[55]),
        .I3(p_2_in_carry__1[49]),
        .I4(p_2_in_carry__1[50]),
        .I5(sig_reg2sg_taildesc[56]),
        .O(\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry_i_1
       (.I0(sig_reg2sg_taildesc[27]),
        .I1(p_2_in_carry__1[21]),
        .I2(sig_reg2sg_taildesc[28]),
        .I3(p_2_in_carry__1[22]),
        .I4(p_2_in_carry__1[23]),
        .I5(sig_reg2sg_taildesc[29]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry_i_2
       (.I0(sig_reg2sg_taildesc[24]),
        .I1(p_2_in_carry__1[18]),
        .I2(sig_reg2sg_taildesc[25]),
        .I3(p_2_in_carry__1[19]),
        .I4(p_2_in_carry__1[20]),
        .I5(sig_reg2sg_taildesc[26]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry_i_3
       (.I0(sig_reg2sg_taildesc[21]),
        .I1(p_2_in_carry__1[15]),
        .I2(sig_reg2sg_taildesc[22]),
        .I3(p_2_in_carry__1[16]),
        .I4(p_2_in_carry__1[17]),
        .I5(sig_reg2sg_taildesc[23]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry_i_4
       (.I0(sig_reg2sg_taildesc[18]),
        .I1(p_2_in_carry__1[12]),
        .I2(sig_reg2sg_taildesc[19]),
        .I3(p_2_in_carry__1[13]),
        .I4(p_2_in_carry__1[14]),
        .I5(sig_reg2sg_taildesc[20]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry_i_5
       (.I0(sig_reg2sg_taildesc[15]),
        .I1(p_2_in_carry__1[9]),
        .I2(sig_reg2sg_taildesc[16]),
        .I3(p_2_in_carry__1[10]),
        .I4(p_2_in_carry__1[11]),
        .I5(sig_reg2sg_taildesc[17]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry_i_6
       (.I0(sig_reg2sg_taildesc[12]),
        .I1(p_2_in_carry__1[6]),
        .I2(sig_reg2sg_taildesc[13]),
        .I3(p_2_in_carry__1[7]),
        .I4(p_2_in_carry__1[8]),
        .I5(sig_reg2sg_taildesc[14]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry_i_7
       (.I0(sig_reg2sg_taildesc[9]),
        .I1(p_2_in_carry__1[3]),
        .I2(sig_reg2sg_taildesc[10]),
        .I3(p_2_in_carry__1[4]),
        .I4(p_2_in_carry__1[5]),
        .I5(sig_reg2sg_taildesc[11]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry_i_8
       (.I0(sig_reg2sg_taildesc[6]),
        .I1(p_2_in_carry__1[0]),
        .I2(sig_reg2sg_taildesc[7]),
        .I3(p_2_in_carry__1[1]),
        .I4(p_2_in_carry__1[2]),
        .I5(sig_reg2sg_taildesc[8]),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    sg_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_decerr_reg_1),
        .Q(sg_decerr_reg_0),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    sg_ftch_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0),
        .Q(sg_ftch_error),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    sg_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_interr_reg_1),
        .Q(sg_interr_reg_0),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    sg_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_slverr_reg_1),
        .Q(sg_slverr_reg_0),
        .R(out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sg_updt_error_i_1
       (.I0(dma_decerr_reg_0),
        .I1(cdma_tvect_out[7]),
        .I2(cdma_tvect_out[9]),
        .I3(cdma_tvect_out[8]),
        .I4(dma_slverr_reg_0),
        .I5(dma_interr_reg_0),
        .O(sg_updt_error0));
  FDRE #(
    .INIT(1'b0)) 
    sg_updt_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(out));
  FDRE sig_btt_register_del_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_wrce[3]),
        .Q(sig_btt_register_del),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\sig_btt_register_reg[0]_0 ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(sig_reg2cntlr_btt[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(sig_reg2cntlr_btt[11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(sig_reg2cntlr_btt[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(sig_reg2cntlr_btt[13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(sig_reg2cntlr_btt[14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(sig_reg2cntlr_btt[15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(sig_reg2cntlr_btt[16]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(sig_reg2cntlr_btt[17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(sig_reg2cntlr_btt[18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(sig_reg2cntlr_btt[19]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(sig_reg2cntlr_btt[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(sig_reg2cntlr_btt[20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(sig_reg2cntlr_btt[21]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(sig_reg2cntlr_btt[22]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(sig_reg2cntlr_btt[23]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(sig_reg2cntlr_btt[24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(sig_reg2cntlr_btt[25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(sig_reg2cntlr_btt[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(sig_reg2cntlr_btt[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(sig_reg2cntlr_btt[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(sig_reg2cntlr_btt[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(sig_reg2cntlr_btt[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(sig_reg2cntlr_btt[7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(sig_reg2cntlr_btt[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(sig_reg2cntlr_btt[9]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[0]),
        .Q(sig_reg2cntlr_dest_addr[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[10]),
        .Q(sig_reg2cntlr_dest_addr[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[11]),
        .Q(sig_reg2cntlr_dest_addr[11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[12]),
        .Q(sig_reg2cntlr_dest_addr[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[13]),
        .Q(sig_reg2cntlr_dest_addr[13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[14]),
        .Q(sig_reg2cntlr_dest_addr[14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[15]),
        .Q(sig_reg2cntlr_dest_addr[15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[16] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[16]),
        .Q(sig_reg2cntlr_dest_addr[16]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[17] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[17]),
        .Q(sig_reg2cntlr_dest_addr[17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[18] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[18]),
        .Q(sig_reg2cntlr_dest_addr[18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[19] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[19]),
        .Q(sig_reg2cntlr_dest_addr[19]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[1]),
        .Q(sig_reg2cntlr_dest_addr[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[20] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[20]),
        .Q(sig_reg2cntlr_dest_addr[20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[21] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[21]),
        .Q(sig_reg2cntlr_dest_addr[21]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[22] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[22]),
        .Q(sig_reg2cntlr_dest_addr[22]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[23] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[23]),
        .Q(sig_reg2cntlr_dest_addr[23]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[24] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[24]),
        .Q(sig_reg2cntlr_dest_addr[24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[25] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[25]),
        .Q(sig_reg2cntlr_dest_addr[25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[26] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[26]),
        .Q(sig_reg2cntlr_dest_addr[26]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[27] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[27]),
        .Q(sig_reg2cntlr_dest_addr[27]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[28] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[28]),
        .Q(sig_reg2cntlr_dest_addr[28]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[29] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[29]),
        .Q(sig_reg2cntlr_dest_addr[29]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[2]),
        .Q(sig_reg2cntlr_dest_addr[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[30] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[30]),
        .Q(sig_reg2cntlr_dest_addr[30]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[31] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[31]),
        .Q(sig_reg2cntlr_dest_addr[31]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[3]),
        .Q(sig_reg2cntlr_dest_addr[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[4]),
        .Q(sig_reg2cntlr_dest_addr[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[5]),
        .Q(sig_reg2cntlr_dest_addr[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[6]),
        .Q(sig_reg2cntlr_dest_addr[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[7]),
        .Q(sig_reg2cntlr_dest_addr[7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[8]),
        .Q(sig_reg2cntlr_dest_addr[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_0 ),
        .D(D[9]),
        .Q(sig_reg2cntlr_dest_addr[9]),
        .R(out));
  LUT4 #(
    .INIT(16'h00AE)) 
    sig_dma_go_i_1
       (.I0(sig_dma_go_reg_0),
        .I1(sig_axi2ip_wrce[3]),
        .I2(sig_btt_register_del),
        .I3(sig_dma_go0__0),
        .O(sig_dma_go_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dma_go_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_dma_go_i_1_n_0),
        .Q(sig_dma_go_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[0]),
        .Q(sig_reg2cntlr_src_addr[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[10]),
        .Q(sig_reg2cntlr_src_addr[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[11]),
        .Q(sig_reg2cntlr_src_addr[11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[12]),
        .Q(sig_reg2cntlr_src_addr[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[13]),
        .Q(sig_reg2cntlr_src_addr[13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[14]),
        .Q(sig_reg2cntlr_src_addr[14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[15]),
        .Q(sig_reg2cntlr_src_addr[15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[16] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[16]),
        .Q(sig_reg2cntlr_src_addr[16]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[17] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[17]),
        .Q(sig_reg2cntlr_src_addr[17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[18] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[18]),
        .Q(sig_reg2cntlr_src_addr[18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[19] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[19]),
        .Q(sig_reg2cntlr_src_addr[19]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[1]),
        .Q(sig_reg2cntlr_src_addr[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[20] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[20]),
        .Q(sig_reg2cntlr_src_addr[20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[21] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[21]),
        .Q(sig_reg2cntlr_src_addr[21]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[22] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[22]),
        .Q(sig_reg2cntlr_src_addr[22]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[23] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[23]),
        .Q(sig_reg2cntlr_src_addr[23]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[24] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[24]),
        .Q(sig_reg2cntlr_src_addr[24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[25] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[25]),
        .Q(sig_reg2cntlr_src_addr[25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[26] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[26]),
        .Q(sig_reg2cntlr_src_addr[26]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[27] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[27]),
        .Q(sig_reg2cntlr_src_addr[27]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[28] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[28]),
        .Q(sig_reg2cntlr_src_addr[28]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[29] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[29]),
        .Q(sig_reg2cntlr_src_addr[29]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[2]),
        .Q(sig_reg2cntlr_src_addr[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[30] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[30]),
        .Q(sig_reg2cntlr_src_addr[30]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[31] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[31]),
        .Q(sig_reg2cntlr_src_addr[31]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[3]),
        .Q(sig_reg2cntlr_src_addr[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[4]),
        .Q(sig_reg2cntlr_src_addr[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[5]),
        .Q(sig_reg2cntlr_src_addr[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[6]),
        .Q(sig_reg2cntlr_src_addr[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[7]),
        .Q(sig_reg2cntlr_src_addr[7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[8]),
        .Q(sig_reg2cntlr_src_addr[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(D[9]),
        .Q(sig_reg2cntlr_src_addr[9]),
        .R(out));
  LUT2 #(
    .INIT(4'hE)) 
    sig_sg_run_i_2
       (.I0(sig_reg2sgcntlr_currdesc_updated),
        .I1(cdma_tvect_out[3]),
        .O(currdesc_updated_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_to_edge_detect_reg_i_1
       (.I0(tailpntr_updated_d1),
        .I1(tailpntr_updated_d2),
        .O(sig_reg2sg_tailpntr_updated));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[10]),
        .Q(sig_reg2sg_taildesc[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[11]),
        .Q(sig_reg2sg_taildesc[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[12]),
        .Q(sig_reg2sg_taildesc[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[13]),
        .Q(sig_reg2sg_taildesc[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[14]),
        .Q(sig_reg2sg_taildesc[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[15]),
        .Q(sig_reg2sg_taildesc[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[16]),
        .Q(sig_reg2sg_taildesc[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[17]),
        .Q(sig_reg2sg_taildesc[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[18]),
        .Q(sig_reg2sg_taildesc[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[19]),
        .Q(sig_reg2sg_taildesc[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[20]),
        .Q(sig_reg2sg_taildesc[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[21]),
        .Q(sig_reg2sg_taildesc[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[22]),
        .Q(sig_reg2sg_taildesc[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[23]),
        .Q(sig_reg2sg_taildesc[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[24]),
        .Q(sig_reg2sg_taildesc[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[25]),
        .Q(sig_reg2sg_taildesc[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[26]),
        .Q(sig_reg2sg_taildesc[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[27]),
        .Q(sig_reg2sg_taildesc[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[28]),
        .Q(sig_reg2sg_taildesc[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[29]),
        .Q(sig_reg2sg_taildesc[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[30]),
        .Q(sig_reg2sg_taildesc[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[31]),
        .Q(sig_reg2sg_taildesc[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[6]),
        .Q(sig_reg2sg_taildesc[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[7]),
        .Q(sig_reg2sg_taildesc[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[8]),
        .Q(sig_reg2sg_taildesc[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(\taildesc_lsb_i_reg[31]_0 ),
        .D(D[9]),
        .Q(sig_reg2sg_taildesc[9]),
        .R(SR));
  FDRE tailpntr_updated_d2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(out));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_cdma_reset
   (out,
    prmry_in,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_0 ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0 ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_0 ,
    sig_to_edge_detect_reg,
    sig_rst2sgcntl_halt,
    SR,
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 ,
    arvalid_d10,
    p_1_out,
    sig_dma_go0__0,
    sig_sg_run0,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_2 ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_3 ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_1 ,
    m_axi_sg_rvalid_0,
    sig_halt_request_reg_0,
    sig_halt_request_reg_1,
    Q,
    sig_rst2dm_resetn,
    sig_sm_state0,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_1 ,
    m_axi_aclk,
    s_axi_lite_aclk,
    sig_reg2rst_soft_reset,
    sig_pulse_trigger,
    s_axi_lite_aresetn,
    reg_dma_sg_mode,
    s_axi_lite_rready,
    \GEN_ASYNC_READ.read_in_progress_reg ,
    s_axi_lite_bvalid,
    idle_reg,
    sig_sgcntl2reg_idle_clr,
    sts_queue_full,
    sig_sgcntl2sg_updsts_tvalid,
    sig_sts_sm_push_updt,
    ptr_queue_full,
    sig_sgcntl2sg_updptr_tvalid,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    sig_sgcntl2mm2s_halt,
    sig_rst2all_stop_request,
    sig_s_h_halt_reg,
    sig_sgcntl2rst_halt_cmplt,
    sig_dm_s2mm_halt_cmplt,
    sig_cntlr2rst_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    cdma_tvect_out);
  output out;
  output prmry_in;
  output \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 ;
  output \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_0 ;
  output \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0 ;
  output \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_0 ;
  output sig_to_edge_detect_reg;
  output sig_rst2sgcntl_halt;
  output [0:0]SR;
  output [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 ;
  output arvalid_d10;
  output p_1_out;
  output sig_dma_go0__0;
  output sig_sg_run0;
  output [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ;
  output [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_2 ;
  output [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_3 ;
  output \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_1 ;
  output [0:0]m_axi_sg_rvalid_0;
  output sig_halt_request_reg_0;
  output sig_halt_request_reg_1;
  output [0:0]Q;
  output sig_rst2dm_resetn;
  output sig_sm_state0;
  output [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_1 ;
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input sig_reg2rst_soft_reset;
  input sig_pulse_trigger;
  input s_axi_lite_aresetn;
  input reg_dma_sg_mode;
  input s_axi_lite_rready;
  input \GEN_ASYNC_READ.read_in_progress_reg ;
  input s_axi_lite_bvalid;
  input idle_reg;
  input sig_sgcntl2reg_idle_clr;
  input sts_queue_full;
  input sig_sgcntl2sg_updsts_tvalid;
  input sig_sts_sm_push_updt;
  input ptr_queue_full;
  input sig_sgcntl2sg_updptr_tvalid;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input sig_sgcntl2mm2s_halt;
  input sig_rst2all_stop_request;
  input sig_s_h_halt_reg;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_dm_s2mm_halt_cmplt;
  input sig_cntlr2rst_halt_cmplt;
  input sig_dm_mm2s_halt_cmplt;
  input [0:0]cdma_tvect_out;

  wire \GEN_ASYNC_READ.read_in_progress_reg ;
  wire \GEN_AXI_LITE_ASYNC2AXI.IMP_ALITE_RST_RESYNC_n_0 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_1 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_3 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.I_AXI_RST_RSYNC_n_1 ;
  wire [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_1 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_1 ;
  wire [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ;
  wire [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_2 ;
  wire [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_3 ;
  wire [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 ;
  wire I_SOFT_RST_PULSEGEN_n_2;
  wire I_SOFT_RST_PULSEGEN_n_3;
  wire I_SOFT_RST_PULSEGEN_n_4;
  wire [0:0]Q;
  wire [0:0]SR;
  wire arvalid_d10;
  wire [0:0]cdma_tvect_out;
  wire idle_reg;
  wire m_axi_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire [0:0]m_axi_sg_rvalid_0;
  wire p_0_in;
  wire p_1_in;
  wire p_1_out;
  wire p_2_out;
  wire ptr_queue_full;
  wire reg_dma_sg_mode;
  wire s_axi_lite_aclk;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_rready;
  wire sig_axi_lite_rst_reg;
  wire sig_axi_lite_rst_rsync_d2;
  wire sig_axi_lite_rst_rsync_min_pulse;
  wire sig_axi_por2rst;
  wire sig_axi_por2rst_out;
  wire sig_axi_por_reg1;
  wire sig_axi_por_reg2;
  wire sig_axi_por_reg3;
  wire sig_axi_por_reg4;
  wire sig_axi_por_reg5;
  wire sig_axi_por_reg6;
  wire sig_axi_por_reg7;
  wire sig_axi_por_reg8;
  wire sig_axi_rst_reg;
  wire sig_axi_rst_rsync_d2;
  wire sig_axilite_por2rst;
  wire sig_axilite_por_reg1;
  wire sig_axilite_por_reg2;
  wire sig_axilite_por_reg3;
  wire sig_axilite_por_reg4;
  wire sig_axilite_por_reg5;
  wire sig_axilite_por_reg6;
  wire sig_axilite_por_reg7;
  wire sig_axilite_por_reg8;
  wire sig_cntlr2rst_halt_cmplt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_cntlr_reset;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_reg_reset;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_sg_reset_n;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_sgcntlr_reset;
  wire sig_cside2bside_rsync_d2;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dm_soft_reset_n;
  wire sig_dma_go0__0;
  wire sig_halt_cmplt;
  wire sig_halt_request_reg_0;
  wire sig_halt_request_reg_1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_lite_bside_hw_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_lite_cside_hw_reset_reg;
  wire sig_local_hw_reset_reg;
  wire sig_pulse_out;
  wire sig_pulse_trigger;
  wire sig_reg2rst_soft_reset;
  wire sig_rst2all_stop_request;
  wire sig_rst2dm_resetn;
  wire sig_rst2sgcntl_halt;
  wire sig_s_h_halt_reg;
  wire sig_sg_run0;
  wire sig_sgcntl2mm2s_halt;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2sg_updptr_tvalid;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire sig_sm_state0;
  wire sig_soft_reset;
  wire sig_sts_sm_push_updt;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_0;
  wire sts_queue_full;

  assign \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_0  = sig_composite_cntlr_reset;
  assign \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0  = sig_composite_reg_reset;
  assign \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_0  = sig_composite_sg_reset_n;
  assign \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0  = sig_composite_sgcntlr_reset;
  assign out = sig_lite_bside_hw_reset_reg;
  assign prmry_in = sig_lite_cside_hw_reset_reg;
  LUT3 #(
    .INIT(8'hEA)) 
    \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(sig_lite_bside_hw_reset_reg),
        .I1(s_axi_lite_rready),
        .I2(\GEN_ASYNC_READ.read_in_progress_reg ),
        .O(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_WRITE.awvalid_d1_i_1 
       (.I0(sig_lite_bside_hw_reset_reg),
        .I1(s_axi_lite_bvalid),
        .O(p_1_out));
  nvme_p8c2_axi_cdma_1_0_cdc_sync \GEN_AXI_LITE_ASYNC2AXI.IMP_ALITE_RST_RESYNC 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_AXI_LITE_ASYNC2AXI.IMP_ALITE_RST_RESYNC_n_0 ),
        .Q(sig_axi_lite_rst_rsync_min_pulse),
        .m_axi_aclk(m_axi_aclk),
        .prmry_in(sig_axi_lite_rst_reg),
        .scndry_out(sig_axi_lite_rst_rsync_d2),
        .sig_axi_por2rst_out(sig_axi_por2rst_out));
  nvme_p8c2_axi_cdma_1_0_cdc_sync_6 \GEN_AXI_LITE_ASYNC2AXI.IMP_AXI2LITE_RSYNC 
       (.prmry_in(sig_axi_rst_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(sig_axi_rst_rsync_d2));
  nvme_p8c2_axi_cdma_1_0_cdc_sync_7 \GEN_AXI_LITE_ASYNC2AXI.IMP_AXI_LITE_DELAY 
       (.prmry_in(sig_lite_cside_hw_reset_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(sig_cside2bside_rsync_d2));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC 
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 (\GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_1 ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (sig_soft_reset),
        .Q(sig_axi_lite_rst_rsync_min_pulse),
        .m_axi_aclk(m_axi_aclk),
        .p_2_out(p_2_out),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .scndry_out(sig_axi_lite_rst_rsync_d2),
        .sig_axi_por2rst(sig_axi_por2rst),
        .sig_axi_por_reg1(sig_axi_por_reg1),
        .sig_axi_por_reg2(sig_axi_por_reg2),
        .sig_axi_por_reg3(sig_axi_por_reg3),
        .sig_axi_por_reg3_reg(\GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_3 ),
        .sig_axi_por_reg4(sig_axi_por_reg4),
        .sig_axi_por_reg5(sig_axi_por_reg5),
        .sig_axi_por_reg6(sig_axi_por_reg6),
        .sig_axi_por_reg7(sig_axi_por_reg7),
        .sig_axi_por_reg8(sig_axi_por_reg8),
        .sig_dm_soft_reset_n(sig_dm_soft_reset_n),
        .sig_rst2dm_resetn(sig_rst2dm_resetn));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen_8 \GEN_AXI_LITE_ASYNC2AXI.I_AXI_RST_RSYNC 
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 (\GEN_AXI_LITE_ASYNC2AXI.I_AXI_RST_RSYNC_n_1 ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg (sig_cside2bside_rsync_d2),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .scndry_out(sig_axi_rst_rsync_d2),
        .sig_axilite_por2rst(sig_axilite_por2rst),
        .sig_axilite_por_reg1(sig_axilite_por_reg1),
        .sig_axilite_por_reg2(sig_axilite_por_reg2),
        .sig_axilite_por_reg3(sig_axilite_por_reg3),
        .sig_axilite_por_reg4(sig_axilite_por_reg4),
        .sig_axilite_por_reg5(sig_axilite_por_reg5),
        .sig_axilite_por_reg6(sig_axilite_por_reg6),
        .sig_axilite_por_reg7(sig_axilite_por_reg7),
        .sig_axilite_por_reg8(sig_axilite_por_reg8));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_axi_lite_rst_reg_i_1 
       (.I0(s_axi_lite_aresetn),
        .O(p_1_in));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_axi_lite_rst_reg_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(sig_axi_lite_rst_reg),
        .S(sig_axilite_por2rst));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_axi_rst_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(sig_axi_rst_reg),
        .S(sig_axi_por2rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_3 ),
        .Q(sig_composite_cntlr_reset),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_3 ),
        .Q(sig_composite_reg_reset),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(sig_composite_sg_reset_n),
        .R(sig_axi_por2rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_3 ),
        .Q(sig_composite_sgcntlr_reset),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_dm_soft_reset_n_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(sig_dm_soft_reset_n),
        .R(sig_axi_por2rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_ASYNC2AXI.I_AXI_RST_RSYNC_n_1 ),
        .Q(sig_lite_bside_hw_reset_reg),
        .S(sig_axilite_por2rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_ASYNC2AXI.IMP_ALITE_RST_RESYNC_n_0 ),
        .Q(sig_lite_cside_hw_reset_reg),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_local_hw_reset_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_1 ),
        .Q(sig_local_hw_reset_reg),
        .S(sig_axi_por2rst));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 
       (.I0(sig_composite_sg_reset_n),
        .O(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(sig_rst2sgcntl_halt),
        .I1(reg_dma_sg_mode),
        .I2(sig_sgcntl2mm2s_halt),
        .I3(sig_rst2all_stop_request),
        .O(sig_halt_request_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(sig_rst2sgcntl_halt),
        .I1(reg_dma_sg_mode),
        .I2(sig_sgcntl2mm2s_halt),
        .I3(sig_s_h_halt_reg),
        .O(sig_halt_request_reg_1));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized1 I_SOFT_RST_CLR_PULSE
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 (I_SOFT_RST_PULSEGEN_n_4),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0 (Q),
        .Q(sig_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg_0));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_9 I_SOFT_RST_POS_EDGE_DTCT
       (.m_axi_aclk(m_axi_aclk),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg),
        .sig_pulse_out(sig_pulse_out),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized0 I_SOFT_RST_PULSEGEN
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 (I_SOFT_RST_PULSEGEN_n_2),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1 (I_SOFT_RST_PULSEGEN_n_4),
        .Q(sig_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .p_0_in(p_0_in),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_halt_cmplt(sig_halt_cmplt),
        .sig_halt_cmplt_reg(sig_rst2sgcntl_halt),
        .sig_halt_request_reg(I_SOFT_RST_PULSEGEN_n_3),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg),
        .sig_pulse_out(sig_pulse_out),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    arvalid_d1_i_1
       (.I0(sig_lite_bside_hw_reset_reg),
        .I1(\GEN_ASYNC_READ.read_in_progress_reg ),
        .O(arvalid_d10));
  LUT3 #(
    .INIT(8'h8F)) 
    \counter[7]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(m_axi_sg_rlast),
        .I2(sig_composite_sg_reset_n),
        .O(m_axi_sg_rvalid_0));
  LUT2 #(
    .INIT(4'hB)) 
    \curdesc_lsb_i[31]_i_1 
       (.I0(sig_composite_reg_reset),
        .I1(reg_dma_sg_mode),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por2rst_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por2rst),
        .Q(sig_axi_por2rst_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_axi_por_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg1),
        .Q(sig_axi_por_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg2),
        .Q(sig_axi_por_reg3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg4_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg3),
        .Q(sig_axi_por_reg4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg5_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg4),
        .Q(sig_axi_por_reg5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg6_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg5),
        .Q(sig_axi_por_reg6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg7_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg6),
        .Q(sig_axi_por_reg7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg8_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg7),
        .Q(sig_axi_por_reg8),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_axilite_por_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg2_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg1),
        .Q(sig_axilite_por_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg3_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg2),
        .Q(sig_axilite_por_reg3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg4_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg3),
        .Q(sig_axilite_por_reg4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg5_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg4),
        .Q(sig_axilite_por_reg5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg6_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg5),
        .Q(sig_axilite_por_reg6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg7_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg6),
        .Q(sig_axilite_por_reg7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg8_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg7),
        .Q(sig_axilite_por_reg8),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEAE)) 
    sig_dma_go_i_2
       (.I0(sig_composite_reg_reset),
        .I1(idle_reg),
        .I2(reg_dma_sg_mode),
        .I3(sig_sgcntl2reg_idle_clr),
        .O(sig_dma_go0__0));
  LUT3 #(
    .INIT(8'hBA)) 
    \sig_fetch_update_reg[31]_i_1 
       (.I0(sig_composite_sgcntlr_reset),
        .I1(ptr_queue_full),
        .I2(sig_sgcntl2sg_updptr_tvalid),
        .O(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_3 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_PULSEGEN_n_3),
        .Q(sig_halt_cmplt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_request_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_PULSEGEN_n_2),
        .Q(sig_rst2sgcntl_halt),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_mm2s_status_reg[6]_i_1 
       (.I0(sig_composite_cntlr_reset),
        .I1(cdma_tvect_out),
        .O(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_mm2s_status_reg[6]_i_1__0 
       (.I0(sig_composite_sgcntlr_reset),
        .I1(sig_sts_sm_push_updt),
        .O(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    sig_sg_run_i_1
       (.I0(sig_composite_sgcntlr_reset),
        .I1(reg_dma_sg_mode),
        .O(sig_sg_run0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_sm_set_ioc_i_1
       (.I0(sig_rst2sgcntl_halt),
        .I1(sig_composite_cntlr_reset),
        .O(sig_sm_state0));
  LUT3 #(
    .INIT(8'hBA)) 
    \sig_updt_filter_cntr[2]_i_1 
       (.I0(sig_composite_sgcntlr_reset),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .O(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_cdma_sf
   (full,
    dout,
    data_valid,
    sig_len_fifo_full,
    p_6_out,
    p_4_out,
    out,
    S,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 ,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \sig_uncom_wrcnt_reg[8]_0 ,
    sig_uncom_wrcnt,
    sig_uncom_wrcnt0,
    p_0_out,
    rst2cntlr_reset,
    m_axi_aclk,
    sig_good_sin_strm_dbeat,
    din,
    rd_en,
    sig_uncom_wrcnt10_out,
    Q,
    sig_ok_to_post_wr_addr_reg_0,
    sig_push_len_fifo,
    sig_s2mm_ld_nxt_len,
    sig_pop_len_fifo,
    \sig_token_cntr_reg[2]_0 ,
    sig_mm2s_rd_xfer_cmplt,
    DI,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \sig_uncom_wrcnt_reg[10]_0 ,
    \sig_uncom_wrcnt_reg[10]_1 ,
    sig_ok_to_post_wr_addr_i_10,
    E,
    D);
  output full;
  output [257:0]dout;
  output data_valid;
  output sig_len_fifo_full;
  output p_6_out;
  output p_4_out;
  output [0:0]out;
  output [7:0]S;
  output [1:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]\sig_uncom_wrcnt_reg[8]_0 ;
  output [10:0]sig_uncom_wrcnt;
  output [10:0]sig_uncom_wrcnt0;
  output p_0_out;
  input rst2cntlr_reset;
  input m_axi_aclk;
  input sig_good_sin_strm_dbeat;
  input [288:0]din;
  input rd_en;
  input sig_uncom_wrcnt10_out;
  input [29:0]Q;
  input sig_ok_to_post_wr_addr_reg_0;
  input sig_push_len_fifo;
  input sig_s2mm_ld_nxt_len;
  input sig_pop_len_fifo;
  input \sig_token_cntr_reg[2]_0 ;
  input sig_mm2s_rd_xfer_cmplt;
  input [0:0]DI;
  input [0:0]\sig_uncom_wrcnt_reg[7]_0 ;
  input [0:0]\sig_uncom_wrcnt_reg[10]_0 ;
  input [0:0]\sig_uncom_wrcnt_reg[10]_1 ;
  input [6:0]sig_ok_to_post_wr_addr_i_10;
  input [0:0]E;
  input [10:0]D;

  wire [10:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire I_DATA_FIFO_n_270;
  wire I_WR_LEN_FIFO_n_3;
  wire [29:0]Q;
  wire [7:0]S;
  wire data_valid;
  wire [288:0]din;
  wire [257:0]dout;
  wire full;
  wire [1:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  wire m_axi_aclk;
  wire [0:0]out;
  wire p_0_out;
  wire p_4_out;
  wire p_6_out;
  wire rd_en;
  wire rst2cntlr_reset;
  wire sig_good_sin_strm_dbeat;
  wire sig_len_fifo_full;
  wire sig_mm2s_rd_xfer_cmplt;
  wire sig_ok_to_post_rd_addr_i_2_n_0;
  wire [6:0]sig_ok_to_post_wr_addr_i_10;
  wire sig_ok_to_post_wr_addr_i_3_n_0;
  wire sig_ok_to_post_wr_addr_i_8_n_0;
  wire sig_ok_to_post_wr_addr_i_9_n_0;
  wire sig_ok_to_post_wr_addr_reg_0;
  wire sig_pop_len_fifo;
  wire sig_push_len_fifo;
  wire sig_s2mm_ld_nxt_len;
  wire \sig_token_cntr[0]_i_1_n_0 ;
  wire \sig_token_cntr[1]_i_1_n_0 ;
  wire \sig_token_cntr[2]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_2_n_0 ;
  wire \sig_token_cntr[3]_i_3_n_0 ;
  wire [3:0]sig_token_cntr_reg;
  wire \sig_token_cntr_reg[2]_0 ;
  wire [3:3]sig_tokens_commited;
  wire [10:0]sig_uncom_wrcnt;
  wire [10:0]sig_uncom_wrcnt0;
  wire sig_uncom_wrcnt10_out;
  wire \sig_uncom_wrcnt[10]_i_10_n_0 ;
  wire \sig_uncom_wrcnt[10]_i_5_n_0 ;
  wire \sig_uncom_wrcnt[10]_i_6_n_0 ;
  wire \sig_uncom_wrcnt[10]_i_7_n_0 ;
  wire \sig_uncom_wrcnt[10]_i_9_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_4_n_0 ;
  wire [0:0]\sig_uncom_wrcnt_reg[10]_0 ;
  wire [0:0]\sig_uncom_wrcnt_reg[10]_1 ;
  wire [0:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire [0:0]\sig_uncom_wrcnt_reg[8]_0 ;
  wire \sig_uncom_wrcnt_reg_n_0_[0] ;
  wire \sig_uncom_wrcnt_reg_n_0_[10] ;
  wire \sig_uncom_wrcnt_reg_n_0_[1] ;
  wire \sig_uncom_wrcnt_reg_n_0_[2] ;
  wire \sig_uncom_wrcnt_reg_n_0_[3] ;
  wire \sig_uncom_wrcnt_reg_n_0_[4] ;
  wire \sig_uncom_wrcnt_reg_n_0_[5] ;
  wire \sig_uncom_wrcnt_reg_n_0_[6] ;
  wire \sig_uncom_wrcnt_reg_n_0_[7] ;
  wire \sig_uncom_wrcnt_reg_n_0_[9] ;

  nvme_p8c2_axi_cdma_1_0_axi_cdma_sfifo_autord I_DATA_FIFO
       (.Q(Q),
        .S(S),
        .data_valid(data_valid),
        .din(din),
        .dout(dout),
        .full(full),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ),
        .\gwdc.wr_data_count_i_reg[10] (I_DATA_FIFO_n_270),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .rd_en(rd_en),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_i_2_n_0),
        .sig_token_cntr_reg(sig_token_cntr_reg[2:0]),
        .sig_tokens_commited(sig_tokens_commited));
  nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized6 I_WR_LEN_FIFO
       (.DI(DI),
        .FIFO_Full_reg(sig_len_fifo_full),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (I_WR_LEN_FIFO_n_3),
        .Q({\sig_uncom_wrcnt_reg_n_0_[10] ,\sig_uncom_wrcnt_reg_n_0_[9] ,\sig_uncom_wrcnt_reg[8]_0 ,\sig_uncom_wrcnt_reg_n_0_[7] ,\sig_uncom_wrcnt_reg_n_0_[6] ,\sig_uncom_wrcnt_reg_n_0_[5] ,\sig_uncom_wrcnt_reg_n_0_[4] ,\sig_uncom_wrcnt_reg_n_0_[3] ,\sig_uncom_wrcnt_reg_n_0_[2] ,\sig_uncom_wrcnt_reg_n_0_[1] ,\sig_uncom_wrcnt_reg_n_0_[0] }),
        .S({\sig_uncom_wrcnt[10]_i_9_n_0 ,\sig_uncom_wrcnt[10]_i_10_n_0 ,\sig_uncom_wrcnt_reg[10]_1 }),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_ok_to_post_wr_addr_i_10(sig_ok_to_post_wr_addr_i_10),
        .sig_ok_to_post_wr_addr_reg(sig_ok_to_post_wr_addr_reg_0),
        .sig_ok_to_post_wr_addr_reg_0(sig_ok_to_post_wr_addr_i_3_n_0),
        .sig_ok_to_post_wr_addr_reg_1({sig_ok_to_post_wr_addr_i_8_n_0,sig_ok_to_post_wr_addr_i_9_n_0}),
        .sig_pop_len_fifo(sig_pop_len_fifo),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .sig_uncom_wrcnt10_out(sig_uncom_wrcnt10_out),
        .\sig_uncom_wrcnt_reg[10] (\sig_uncom_wrcnt_reg[10]_0 ),
        .\sig_uncom_wrcnt_reg[10]_0 ({\sig_uncom_wrcnt[10]_i_5_n_0 ,\sig_uncom_wrcnt[10]_i_6_n_0 ,\sig_uncom_wrcnt[10]_i_7_n_0 }),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7]_0 ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000555500005554)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(rst2cntlr_reset),
        .I1(sig_token_cntr_reg[1]),
        .I2(sig_token_cntr_reg[2]),
        .I3(sig_token_cntr_reg[3]),
        .I4(\sig_token_cntr_reg[2]_0 ),
        .I5(sig_token_cntr_reg[0]),
        .O(sig_ok_to_post_rd_addr_i_2_n_0));
  LUT4 #(
    .INIT(16'hFE01)) 
    sig_ok_to_post_rd_addr_i_5
       (.I0(sig_token_cntr_reg[2]),
        .I1(sig_token_cntr_reg[1]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_token_cntr_reg[3]),
        .O(sig_tokens_commited));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_270),
        .Q(p_6_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_ok_to_post_wr_addr_i_3
       (.I0(\sig_uncom_wrcnt_reg[8]_0 ),
        .I1(\sig_uncom_wrcnt_reg_n_0_[9] ),
        .O(sig_ok_to_post_wr_addr_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_ok_to_post_wr_addr_i_8
       (.I0(\sig_uncom_wrcnt_reg_n_0_[10] ),
        .O(sig_ok_to_post_wr_addr_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_ok_to_post_wr_addr_i_9
       (.I0(\sig_uncom_wrcnt_reg_n_0_[9] ),
        .I1(\sig_uncom_wrcnt_reg[8]_0 ),
        .O(sig_ok_to_post_wr_addr_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_wr_addr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_WR_LEN_FIFO_n_3),
        .Q(p_4_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \sig_token_cntr[0]_i_1 
       (.I0(\sig_token_cntr[3]_i_3_n_0 ),
        .I1(sig_token_cntr_reg[0]),
        .I2(rst2cntlr_reset),
        .O(\sig_token_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h99CE99CCCC66CC64)) 
    \sig_token_cntr[1]_i_1 
       (.I0(\sig_token_cntr_reg[2]_0 ),
        .I1(sig_token_cntr_reg[1]),
        .I2(sig_token_cntr_reg[2]),
        .I3(sig_token_cntr_reg[0]),
        .I4(sig_token_cntr_reg[3]),
        .I5(sig_mm2s_rd_xfer_cmplt),
        .O(\sig_token_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FA0C5FA0FF00)) 
    \sig_token_cntr[2]_i_1 
       (.I0(sig_mm2s_rd_xfer_cmplt),
        .I1(sig_token_cntr_reg[3]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_token_cntr_reg[2]),
        .I4(sig_token_cntr_reg[1]),
        .I5(\sig_token_cntr_reg[2]_0 ),
        .O(\sig_token_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7EFF81FFFFFF00)) 
    \sig_token_cntr[3]_i_1 
       (.I0(sig_token_cntr_reg[1]),
        .I1(\sig_token_cntr[3]_i_2_n_0 ),
        .I2(sig_token_cntr_reg[2]),
        .I3(rst2cntlr_reset),
        .I4(sig_token_cntr_reg[3]),
        .I5(\sig_token_cntr[3]_i_3_n_0 ),
        .O(\sig_token_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000F0F2A0A0FAF2)) 
    \sig_token_cntr[3]_i_2 
       (.I0(sig_mm2s_rd_xfer_cmplt),
        .I1(sig_token_cntr_reg[3]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_token_cntr_reg[2]),
        .I4(sig_token_cntr_reg[1]),
        .I5(\sig_token_cntr_reg[2]_0 ),
        .O(\sig_token_cntr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55565557AAAAAAA8)) 
    \sig_token_cntr[3]_i_3 
       (.I0(\sig_token_cntr_reg[2]_0 ),
        .I1(sig_token_cntr_reg[1]),
        .I2(sig_token_cntr_reg[2]),
        .I3(sig_token_cntr_reg[0]),
        .I4(sig_token_cntr_reg[3]),
        .I5(sig_mm2s_rd_xfer_cmplt),
        .O(\sig_token_cntr[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_token_cntr[0]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_token_cntr[1]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[1]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_token_cntr[2]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[2]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_token_cntr[3]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[10]_i_10 
       (.I0(\sig_uncom_wrcnt_reg_n_0_[9] ),
        .I1(sig_uncom_wrcnt10_out),
        .O(\sig_uncom_wrcnt[10]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_uncom_wrcnt[10]_i_5 
       (.I0(\sig_uncom_wrcnt_reg_n_0_[10] ),
        .O(\sig_uncom_wrcnt[10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_uncom_wrcnt[10]_i_6 
       (.I0(\sig_uncom_wrcnt_reg_n_0_[9] ),
        .O(\sig_uncom_wrcnt[10]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_uncom_wrcnt[10]_i_7 
       (.I0(\sig_uncom_wrcnt_reg[8]_0 ),
        .O(\sig_uncom_wrcnt[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[10]_i_9 
       (.I0(\sig_uncom_wrcnt_reg_n_0_[9] ),
        .I1(\sig_uncom_wrcnt_reg_n_0_[10] ),
        .O(\sig_uncom_wrcnt[10]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_uncom_wrcnt[7]_i_4 
       (.I0(\sig_uncom_wrcnt_reg_n_0_[7] ),
        .O(\sig_uncom_wrcnt[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[0] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[10] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[1] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[2] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[3] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[4] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[5] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[6] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[7] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\sig_uncom_wrcnt_reg[8]_0 ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[9] ),
        .R(rst2cntlr_reset));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_cdma_sfifo_autord
   (full,
    dout,
    data_valid,
    S,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 ,
    \gwdc.wr_data_count_i_reg[10] ,
    p_0_out,
    rst2cntlr_reset,
    m_axi_aclk,
    sig_good_sin_strm_dbeat,
    din,
    rd_en,
    Q,
    sig_ok_to_post_rd_addr_reg,
    sig_tokens_commited,
    sig_token_cntr_reg);
  output full;
  output [257:0]dout;
  output data_valid;
  output [7:0]S;
  output [1:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  output \gwdc.wr_data_count_i_reg[10] ;
  output p_0_out;
  input rst2cntlr_reset;
  input m_axi_aclk;
  input sig_good_sin_strm_dbeat;
  input [288:0]din;
  input rd_en;
  input [29:0]Q;
  input sig_ok_to_post_rd_addr_reg;
  input [0:0]sig_tokens_commited;
  input [2:0]sig_token_cntr_reg;

  wire [29:0]Q;
  wire [7:0]S;
  wire data_valid;
  wire [288:0]din;
  wire [257:0]dout;
  wire full;
  wire [1:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  wire \gwdc.wr_data_count_i_reg[10] ;
  wire m_axi_aclk;
  wire p_0_out;
  wire rd_en;
  wire rst2cntlr_reset;
  wire sig_good_sin_strm_dbeat;
  wire sig_ok_to_post_rd_addr_reg;
  wire [2:0]sig_token_cntr_reg;
  wire [0:0]sig_tokens_commited;

  nvme_p8c2_axi_cdma_1_0_sync_fifo_fg I_SYNC_FIFOGEN_FIFO
       (.Q(Q),
        .S(S),
        .data_valid(data_valid),
        .din(din),
        .dout(dout),
        .full(full),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ),
        .\gwdc.wr_data_count_i_reg[10] (\gwdc.wr_data_count_i_reg[10] ),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .rd_en(rd_en),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_token_cntr_reg(sig_token_cntr_reg),
        .sig_tokens_commited(sig_tokens_commited));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_cdma_sg_cntlr
   (sig_to_edge_detect_reg,
    sig_to_edge_detect_reg_0,
    sig_sgcntl2reg_idle_clr,
    sig_sts_sm_push_updt,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_sgcntl2sg_updptr_tvalid,
    sig_fetch_update_empty,
    cdma_tvect_out,
    sig_shtdwn_sm_set_cmplt,
    E,
    sig_sts_sm_pop_s2mm_sts_reg_0,
    sig_sgcntl2sg_updsts_tvalid,
    sig_sgcntl2mm2s_halt,
    sig_fetch_update_full_reg_0,
    sig_dm_status_full_reg_0,
    \sig_cmd_tag_cntr_reg[3]_0 ,
    sig_halt_dm_reg_0,
    sig_flush_sg_reg_0,
    sig_sgcntl2rst_halt_cmplt,
    sig_halt_status,
    sig_ftch_limit_cntr_eqlimit,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    sig_sg_run_reg_0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    sig_halt_dm_reg_1,
    sig_sgcntlr2sg_desc_flush,
    sig_sm_pop_mm2s_sts_reg,
    sig_sm_pop_s2mm_sts_reg,
    D,
    Q,
    SR,
    sig_sg2sgcntlr_updt_idle,
    m_axi_aclk,
    sig_pulse_trigger,
    sig_reg2sg_tailpntr_updated,
    sig_pulse_trigger_1,
    sig_sg_run0,
    sig_sg_run_reg_1,
    sts_queue_full,
    ptr_queue_full,
    reg_dma_sg_mode,
    sig_ftch_sm_state_ns1,
    ch1_ftch_queue_empty,
    sig_do_shutdown,
    sig_dm_s2mm_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    sig_sg2sgcntlr_ftch_idle,
    sig_mm2s2sgcntl_sts_tvalid,
    \FSM_sequential_sig_sts_sm_state_reg[0]_0 ,
    sig_dm_s2mm_sts_tvalid,
    sig_dm_mm2s_sts_tvalid,
    CO,
    ch1_nxtdesc_wren,
    ch1_sg_idle,
    ch1_delay_cnt_en,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    \GEN_MM2S.reg1_reg[121] ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_dmhalt_cmplt,
    \sig_updt_filter_cntr_reg[2]_0 ,
    \sig_fetch_update_reg_reg[31]_0 ,
    sig_sg2sgcntlr_ftch_tdata_new,
    \sig_mm2s_status_reg_reg[6]_0 ,
    \sig_mm2s_status_reg_reg[6]_1 ,
    \sig_s2mm_status_reg_reg[6]_0 );
  output sig_to_edge_detect_reg;
  output sig_to_edge_detect_reg_0;
  output sig_sgcntl2reg_idle_clr;
  output sig_sts_sm_push_updt;
  output sig_sgcntlr2reg_new_curdesc_wren;
  output sig_sgcntl2sg_updptr_tvalid;
  output sig_fetch_update_empty;
  output [1:0]cdma_tvect_out;
  output sig_shtdwn_sm_set_cmplt;
  output [0:0]E;
  output [0:0]sig_sts_sm_pop_s2mm_sts_reg_0;
  output sig_sgcntl2sg_updsts_tvalid;
  output sig_sgcntl2mm2s_halt;
  output [0:0]sig_fetch_update_full_reg_0;
  output sig_dm_status_full_reg_0;
  output [3:0]\sig_cmd_tag_cntr_reg[3]_0 ;
  output sig_halt_dm_reg_0;
  output [0:0]sig_flush_sg_reg_0;
  output sig_sgcntl2rst_halt_cmplt;
  output sig_halt_status;
  output sig_ftch_limit_cntr_eqlimit;
  output [0:0]\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  output sig_sg_run_reg_0;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output [0:0]sig_halt_dm_reg_1;
  output sig_sgcntlr2sg_desc_flush;
  output sig_sm_pop_mm2s_sts_reg;
  output sig_sm_pop_s2mm_sts_reg;
  output [57:0]D;
  output [2:0]Q;
  input [0:0]SR;
  input sig_sg2sgcntlr_updt_idle;
  input m_axi_aclk;
  input sig_pulse_trigger;
  input sig_reg2sg_tailpntr_updated;
  input sig_pulse_trigger_1;
  input sig_sg_run0;
  input sig_sg_run_reg_1;
  input sts_queue_full;
  input ptr_queue_full;
  input reg_dma_sg_mode;
  input sig_ftch_sm_state_ns1;
  input ch1_ftch_queue_empty;
  input sig_do_shutdown;
  input sig_dm_s2mm_halt_cmplt;
  input sig_dm_mm2s_halt_cmplt;
  input sig_sg2sgcntlr_ftch_idle;
  input sig_mm2s2sgcntl_sts_tvalid;
  input \FSM_sequential_sig_sts_sm_state_reg[0]_0 ;
  input sig_dm_s2mm_sts_tvalid;
  input sig_dm_mm2s_sts_tvalid;
  input [0:0]CO;
  input ch1_nxtdesc_wren;
  input ch1_sg_idle;
  input ch1_delay_cnt_en;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input \GEN_MM2S.reg1_reg[121] ;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_dmhalt_cmplt;
  input [0:0]\sig_updt_filter_cntr_reg[2]_0 ;
  input [0:0]\sig_fetch_update_reg_reg[31]_0 ;
  input [57:0]sig_sg2sgcntlr_ftch_tdata_new;
  input [0:0]\sig_mm2s_status_reg_reg[6]_0 ;
  input [6:0]\sig_mm2s_status_reg_reg[6]_1 ;
  input [6:0]\sig_s2mm_status_reg_reg[6]_0 ;

  wire [0:0]CO;
  wire [57:0]D;
  wire [0:0]\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  wire [0:0]E;
  wire \FSM_sequential_sig_sts_sm_state_reg[0]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_MM2S.reg1_reg[121] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire [1:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire m_axi_aclk;
  wire p_2_in;
  wire ptr_queue_full;
  wire reg_dma_sg_mode;
  wire \sig_cmd_tag_cntr[0]_i_1_n_0 ;
  wire \sig_cmd_tag_cntr[1]_i_1_n_0 ;
  wire \sig_cmd_tag_cntr[2]_i_1_n_0 ;
  wire \sig_cmd_tag_cntr[3]_i_1_n_0 ;
  wire [3:0]\sig_cmd_tag_cntr_reg[3]_0 ;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_dm_status_empty;
  wire sig_dm_status_full_reg_0;
  wire sig_dm_status_reg1;
  wire \sig_dm_status_reg[28]_i_1_n_0 ;
  wire \sig_dm_status_reg[28]_i_2_n_0 ;
  wire \sig_dm_status_reg[29]_i_1_n_0 ;
  wire \sig_dm_status_reg[30]_i_1_n_0 ;
  wire sig_dmhalt_cmplt;
  wire sig_do_shutdown;
  wire sig_fetch_update_empty;
  wire sig_fetch_update_full0;
  wire [0:0]sig_fetch_update_full_reg_0;
  wire [0:0]\sig_fetch_update_reg_reg[31]_0 ;
  wire sig_flush_sg_i_1_n_0;
  wire [0:0]sig_flush_sg_reg_0;
  wire \sig_ftch_limit_cntr[0]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[1]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[2]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[3]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[3]_i_2_n_0 ;
  wire sig_ftch_limit_cntr_eqlimit;
  wire [3:0]sig_ftch_limit_cntr_reg;
  wire sig_ftch_sm_set_getdesc_ns;
  wire [1:0]sig_ftch_sm_state;
  wire [1:0]sig_ftch_sm_state_ns;
  wire sig_ftch_sm_state_ns1;
  wire sig_ftch_updt_cntr14_out;
  wire \sig_ftch_updt_cntr[0]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[1]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[2]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[3]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[4]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[4]_i_2_n_0 ;
  wire sig_ftch_updt_cntr_eq0;
  wire [4:0]sig_ftch_updt_cntr_reg;
  wire sig_halt_cmplt_reg_i_1__0_n_0;
  wire sig_halt_dm_i_1_n_0;
  wire sig_halt_dm_reg_0;
  wire [0:0]sig_halt_dm_reg_1;
  wire sig_halt_status;
  wire sig_halt_status_i_1_n_0;
  wire sig_ld_dm_status_reg;
  wire sig_ld_fetch_update_reg;
  wire sig_mm2s2sgcntl_sts_tvalid;
  wire sig_mm2s_interr;
  wire sig_mm2s_slverr;
  wire [0:0]\sig_mm2s_status_reg_reg[6]_0 ;
  wire [6:0]\sig_mm2s_status_reg_reg[6]_1 ;
  wire \sig_mm2s_status_reg_reg_n_0_[5] ;
  wire [3:0]sig_mm2s_tag;
  wire sig_pulse_trigger;
  wire sig_pulse_trigger_1;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_s2mm_interr;
  wire sig_s2mm_slverr;
  wire [6:0]\sig_s2mm_status_reg_reg[6]_0 ;
  wire \sig_s2mm_status_reg_reg_n_0_[5] ;
  wire [3:0]sig_s2mm_tag;
  wire sig_sg2sgcntlr_ftch_idle;
  wire [57:0]sig_sg2sgcntlr_ftch_tdata_new;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg_run0;
  wire sig_sg_run_reg_0;
  wire sig_sg_run_reg_1;
  wire [102:99]sig_sgcntl2mm2s_cmd_tdata;
  wire sig_sgcntl2mm2s_halt;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2sg_updptr_tvalid;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_shtdwn_sm_set_cmplt_ns;
  wire [3:0]sig_shtdwn_sm_state;
  wire \sig_shtdwn_sm_state[0]_i_1_n_0 ;
  wire \sig_shtdwn_sm_state[0]_i_2_n_0 ;
  wire \sig_shtdwn_sm_state[0]_i_3_n_0 ;
  wire \sig_shtdwn_sm_state[0]_i_4_n_0 ;
  wire \sig_shtdwn_sm_state[1]_i_1_n_0 ;
  wire \sig_shtdwn_sm_state[1]_i_2_n_0 ;
  wire \sig_shtdwn_sm_state[2]_i_1_n_0 ;
  wire \sig_shtdwn_sm_state[2]_i_2_n_0 ;
  wire [3:3]sig_shtdwn_sm_state_ns;
  wire sig_shutdown_idle_rising;
  wire sig_sm_pop_mm2s_sts_reg;
  wire sig_sm_pop_s2mm_sts_reg;
  wire sig_sts_sm_pop_mm2s_sts_ns;
  wire sig_sts_sm_pop_s2mm_sts_ns;
  wire [0:0]sig_sts_sm_pop_s2mm_sts_reg_0;
  wire sig_sts_sm_push_updt;
  wire sig_sts_sm_push_updt_ns;
  wire [1:0]sig_sts_sm_state;
  wire [1:0]sig_sts_sm_state_ns;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_0;
  wire [3:0]sig_updt_filter_cntr;
  wire [0:0]sig_updt_filter_cntr0;
  wire \sig_updt_filter_cntr[1]_i_1_n_0 ;
  wire \sig_updt_filter_cntr[2]_i_3_n_0 ;
  wire \sig_updt_filter_cntr[3]_i_1_n_0 ;
  wire sig_updt_filter_cntr_eq0;
  wire [0:0]\sig_updt_filter_cntr_reg[2]_0 ;
  wire sts_queue_full;

  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h3C37)) 
    \FSM_sequential_sig_ftch_sm_state[0]_i_1 
       (.I0(sig_ftch_sm_state_ns1),
        .I1(sig_ftch_sm_state[0]),
        .I2(sig_ftch_sm_state[1]),
        .I3(sig_sgcntl2mm2s_halt),
        .O(sig_ftch_sm_state_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h0FE0)) 
    \FSM_sequential_sig_ftch_sm_state[1]_i_1 
       (.I0(sig_ftch_sm_state_ns1),
        .I1(sig_sgcntl2mm2s_halt),
        .I2(sig_ftch_sm_state[0]),
        .I3(sig_ftch_sm_state[1]),
        .O(sig_ftch_sm_state_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_sequential_sig_ftch_sm_state[1]_i_3 
       (.I0(sig_ftch_limit_cntr_reg[3]),
        .I1(sig_ftch_limit_cntr_reg[0]),
        .I2(sig_ftch_limit_cntr_reg[2]),
        .I3(sig_ftch_limit_cntr_reg[1]),
        .O(sig_ftch_limit_cntr_eqlimit));
  (* FSM_ENCODED_STATES = "ftch_idle:00,xfer_done:11,chk_sg_dm_rdy:01,load_desc:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_ftch_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_state_ns[0]),
        .Q(sig_ftch_sm_state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ftch_idle:00,xfer_done:11,chk_sg_dm_rdy:01,load_desc:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_ftch_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_state_ns[1]),
        .Q(sig_ftch_sm_state[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h5F5000005F503F3F)) 
    \FSM_sequential_sig_sts_sm_state[0]_i_1 
       (.I0(sig_dm_status_empty),
        .I1(sig_mm2s2sgcntl_sts_tvalid),
        .I2(sig_sts_sm_state[0]),
        .I3(\FSM_sequential_sig_sts_sm_state_reg[0]_0 ),
        .I4(sig_sts_sm_state[1]),
        .I5(sig_halt_status),
        .O(sig_sts_sm_state_ns[0]));
  LUT6 #(
    .INIT(64'h5500000055FFC000)) 
    \FSM_sequential_sig_sts_sm_state[1]_i_1 
       (.I0(sig_dm_status_empty),
        .I1(sig_dm_mm2s_sts_tvalid),
        .I2(reg_dma_sg_mode),
        .I3(sig_sts_sm_state[0]),
        .I4(sig_sts_sm_state[1]),
        .I5(sig_halt_status),
        .O(sig_sts_sm_state_ns[1]));
  (* FSM_ENCODED_STATES = "get_mm2s_status:01,get_s2mm_status:10,do_update:11,sts_idle:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_sts_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_state_ns[0]),
        .Q(sig_sts_sm_state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "get_mm2s_status:01,get_s2mm_status:10,do_update:11,sts_idle:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_sts_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_state_ns[1]),
        .Q(sig_sts_sm_state[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[26]),
        .Q(D[26]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[27]),
        .Q(D[27]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[28]),
        .Q(D[28]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[29]),
        .Q(D[29]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[30]),
        .Q(D[30]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[31]),
        .Q(D[31]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[32]),
        .Q(D[32]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[33]),
        .Q(D[33]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[34]),
        .Q(D[34]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[35]),
        .Q(D[35]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[36]),
        .Q(D[36]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[37]),
        .Q(D[37]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[38]),
        .Q(D[38]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[39]),
        .Q(D[39]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[40]),
        .Q(D[40]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[41]),
        .Q(D[41]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[42]),
        .Q(D[42]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[43]),
        .Q(D[43]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[44]),
        .Q(D[44]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[45]),
        .Q(D[45]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[46]),
        .Q(D[46]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[47]),
        .Q(D[47]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[48]),
        .Q(D[48]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[49]),
        .Q(D[49]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[50]),
        .Q(D[50]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[51]),
        .Q(D[51]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[52]),
        .Q(D[52]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[53]),
        .Q(D[53]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[54]),
        .Q(D[54]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[55]),
        .Q(D[55]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[56]),
        .Q(D[56]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_64_ADDR.sig_fetch_update_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[57]),
        .Q(D[57]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h0000BAAA)) 
    \GEN_MM2S.queue_dout_new[121]_i_1 
       (.I0(sig_sgcntl2mm2s_halt),
        .I1(sig_ftch_sm_state[1]),
        .I2(sig_ftch_sm_state[0]),
        .I3(sig_ftch_sm_state_ns1),
        .I4(ch1_ftch_queue_empty),
        .O(sig_halt_dm_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BAAA)) 
    \GEN_MM2S.queue_empty_new_i_1 
       (.I0(sig_sgcntl2mm2s_halt),
        .I1(sig_ftch_sm_state[1]),
        .I2(sig_ftch_sm_state[0]),
        .I3(sig_ftch_sm_state_ns1),
        .I4(ch1_ftch_queue_empty),
        .I5(sig_flush_sg_reg_0),
        .O(sig_halt_dm_reg_0));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_MM2S.reg1[121]_i_1 
       (.I0(sig_sgcntlr2sg_desc_flush),
        .I1(\GEN_MM2S.reg1_reg[121] ),
        .O(sig_flush_sg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55FF55D5)) 
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1 
       (.I0(cdma_tvect_out[0]),
        .I1(CO),
        .I2(ch1_nxtdesc_wren),
        .I3(sig_reg2sg_tailpntr_updated),
        .I4(ch1_sg_idle),
        .I5(sig_flush_sg_reg_0),
        .O(sig_sg_run_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[63]_i_1 
       (.I0(sig_sgcntl2sg_updptr_tvalid),
        .I1(ptr_queue_full),
        .O(sig_fetch_update_full_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_2 
       (.I0(sig_sgcntl2sg_updsts_tvalid),
        .I1(sts_queue_full),
        .O(sig_dm_status_full_reg_0));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2 I_GEN_IDLE_CLR
       (.\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 (\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .sig_pulse_trigger_1(sig_pulse_trigger_1),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_to_edge_detect_reg_0(sig_to_edge_detect_reg_0));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_4 I_GEN_IDLE_SET
       (.SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_shutdown_idle_rising(sig_shutdown_idle_rising),
        .sig_to_edge_detect_reg_reg_0(sig_sgcntl2rst_halt_cmplt));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_pulse_gen__parameterized2_5 I_GEN_SG_IDLE_RISE
       (.\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .SR(SR),
        .cdma_tvect_out(cdma_tvect_out[1]),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .m_axi_aclk(m_axi_aclk),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_ftch_updt_cntr_eq0(sig_ftch_updt_cntr_eq0),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_shutdown_idle_rising(sig_shutdown_idle_rising),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .sig_updt_filter_cntr_eq0(sig_updt_filter_cntr_eq0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[100]_i_1 
       (.I0(sig_sgcntl2mm2s_cmd_tdata[100]),
        .I1(reg_dma_sg_mode),
        .O(\sig_cmd_tag_cntr_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[101]_i_1 
       (.I0(sig_sgcntl2mm2s_cmd_tdata[101]),
        .I1(reg_dma_sg_mode),
        .O(\sig_cmd_tag_cntr_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[102]_i_2 
       (.I0(sig_sgcntl2mm2s_cmd_tdata[102]),
        .I1(reg_dma_sg_mode),
        .O(\sig_cmd_tag_cntr_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[99]_i_1 
       (.I0(sig_sgcntl2mm2s_cmd_tdata[99]),
        .I1(reg_dma_sg_mode),
        .O(\sig_cmd_tag_cntr_reg[3]_0 [0]));
  LUT5 #(
    .INIT(32'hEEE20000)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I1(reg_dma_sg_mode),
        .I2(sig_sgcntl2mm2s_halt),
        .I3(E),
        .I4(sig_dm_mm2s_sts_tvalid),
        .O(sig_sm_pop_mm2s_sts_reg));
  LUT5 #(
    .INIT(32'hEEE20000)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_2__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(reg_dma_sg_mode),
        .I2(sig_sgcntl2mm2s_halt),
        .I3(sig_sts_sm_pop_s2mm_sts_reg_0),
        .I4(sig_dm_s2mm_sts_tvalid),
        .O(sig_sm_pop_s2mm_sts_reg));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cdma_tvect_out[10]_INST_0_i_2 
       (.I0(sig_updt_filter_cntr[2]),
        .I1(sig_updt_filter_cntr[3]),
        .I2(sig_updt_filter_cntr[1]),
        .I3(sig_updt_filter_cntr[0]),
        .O(sig_updt_filter_cntr_eq0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cdma_tvect_out[10]_INST_0_i_3 
       (.I0(sig_ftch_updt_cntr_reg[3]),
        .I1(sig_ftch_updt_cntr_reg[1]),
        .I2(sig_ftch_updt_cntr_reg[0]),
        .I3(sig_ftch_updt_cntr_reg[4]),
        .I4(sig_ftch_updt_cntr_reg[2]),
        .O(sig_ftch_updt_cntr_eq0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_cmd_tag_cntr[0]_i_1 
       (.I0(sig_sgcntlr2reg_new_curdesc_wren),
        .I1(sig_sgcntl2mm2s_cmd_tdata[99]),
        .O(\sig_cmd_tag_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sig_cmd_tag_cntr[1]_i_1 
       (.I0(sig_sgcntl2mm2s_cmd_tdata[99]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sig_sgcntl2mm2s_cmd_tdata[100]),
        .O(\sig_cmd_tag_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sig_cmd_tag_cntr[2]_i_1 
       (.I0(sig_sgcntl2mm2s_cmd_tdata[99]),
        .I1(sig_sgcntl2mm2s_cmd_tdata[100]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(sig_sgcntl2mm2s_cmd_tdata[101]),
        .O(\sig_cmd_tag_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sig_cmd_tag_cntr[3]_i_1 
       (.I0(sig_sgcntl2mm2s_cmd_tdata[100]),
        .I1(sig_sgcntl2mm2s_cmd_tdata[99]),
        .I2(sig_sgcntl2mm2s_cmd_tdata[101]),
        .I3(sig_sgcntlr2reg_new_curdesc_wren),
        .I4(sig_sgcntl2mm2s_cmd_tdata[102]),
        .O(\sig_cmd_tag_cntr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[0]_i_1_n_0 ),
        .Q(sig_sgcntl2mm2s_cmd_tdata[99]),
        .R(sig_sg_run0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[1]_i_1_n_0 ),
        .Q(sig_sgcntl2mm2s_cmd_tdata[100]),
        .R(sig_sg_run0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[2]_i_1_n_0 ),
        .Q(sig_sgcntl2mm2s_cmd_tdata[101]),
        .R(sig_sg_run0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[3]_i_1_n_0 ),
        .Q(sig_sgcntl2mm2s_cmd_tdata[102]),
        .R(sig_sg_run0));
  LUT4 #(
    .INIT(16'hFFAE)) 
    sig_dm_status_empty_i_1
       (.I0(SR),
        .I1(sig_sgcntl2sg_updsts_tvalid),
        .I2(sts_queue_full),
        .I3(sig_halt_status),
        .O(sig_dm_status_reg1));
  LUT2 #(
    .INIT(4'h8)) 
    sig_dm_status_empty_i_2
       (.I0(sig_dm_status_empty),
        .I1(sig_sts_sm_push_updt),
        .O(sig_ld_dm_status_reg));
  FDSE #(
    .INIT(1'b0)) 
    sig_dm_status_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(1'b0),
        .Q(sig_dm_status_empty),
        .S(sig_dm_status_reg1));
  FDRE #(
    .INIT(1'b0)) 
    sig_dm_status_full_reg
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(1'b1),
        .Q(sig_sgcntl2sg_updsts_tvalid),
        .R(sig_dm_status_reg1));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF6)) 
    \sig_dm_status_reg[28]_i_1 
       (.I0(sig_s2mm_tag[3]),
        .I1(sig_mm2s_tag[3]),
        .I2(\sig_dm_status_reg[28]_i_2_n_0 ),
        .I3(sig_mm2s_interr),
        .I4(sig_s2mm_interr),
        .I5(sig_sgcntl2mm2s_halt),
        .O(\sig_dm_status_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \sig_dm_status_reg[28]_i_2 
       (.I0(sig_s2mm_tag[0]),
        .I1(sig_mm2s_tag[0]),
        .I2(sig_mm2s_tag[2]),
        .I3(sig_s2mm_tag[2]),
        .I4(sig_mm2s_tag[1]),
        .I5(sig_s2mm_tag[1]),
        .O(\sig_dm_status_reg[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \sig_dm_status_reg[29]_i_1 
       (.I0(sig_mm2s_slverr),
        .I1(sig_s2mm_slverr),
        .I2(sig_sgcntl2mm2s_halt),
        .O(\sig_dm_status_reg[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \sig_dm_status_reg[30]_i_1 
       (.I0(\sig_mm2s_status_reg_reg_n_0_[5] ),
        .I1(\sig_s2mm_status_reg_reg_n_0_[5] ),
        .I2(sig_sgcntl2mm2s_halt),
        .O(\sig_dm_status_reg[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dm_status_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(\sig_dm_status_reg[28]_i_1_n_0 ),
        .Q(Q[0]),
        .R(sig_dm_status_reg1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dm_status_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(\sig_dm_status_reg[29]_i_1_n_0 ),
        .Q(Q[1]),
        .R(sig_dm_status_reg1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dm_status_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(\sig_dm_status_reg[30]_i_1_n_0 ),
        .Q(Q[2]),
        .R(sig_dm_status_reg1));
  FDSE #(
    .INIT(1'b0)) 
    sig_fetch_update_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(1'b0),
        .Q(sig_fetch_update_empty),
        .S(sig_fetch_update_full0));
  LUT4 #(
    .INIT(16'hFFF2)) 
    sig_fetch_update_full_i_1
       (.I0(sig_sgcntl2sg_updptr_tvalid),
        .I1(ptr_queue_full),
        .I2(SR),
        .I3(sig_sgcntl2mm2s_halt),
        .O(sig_fetch_update_full0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_fetch_update_full_i_2
       (.I0(sig_sgcntlr2reg_new_curdesc_wren),
        .I1(sig_fetch_update_empty),
        .O(sig_ld_fetch_update_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_fetch_update_full_reg
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(1'b1),
        .Q(sig_sgcntl2sg_updptr_tvalid),
        .R(sig_fetch_update_full0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[4]),
        .Q(D[4]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[5]),
        .Q(D[5]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[6]),
        .Q(D[6]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[7]),
        .Q(D[7]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[8]),
        .Q(D[8]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[9]),
        .Q(D[9]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[10]),
        .Q(D[10]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[11]),
        .Q(D[11]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[12]),
        .Q(D[12]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[13]),
        .Q(D[13]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[14]),
        .Q(D[14]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[15]),
        .Q(D[15]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[16]),
        .Q(D[16]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[17]),
        .Q(D[17]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[18]),
        .Q(D[18]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[19]),
        .Q(D[19]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[20]),
        .Q(D[20]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[21]),
        .Q(D[21]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[22]),
        .Q(D[22]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[23]),
        .Q(D[23]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[24]),
        .Q(D[24]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[25]),
        .Q(D[25]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[0]),
        .Q(D[0]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[1]),
        .Q(D[1]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[2]),
        .Q(D[2]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(sig_sg2sgcntlr_ftch_tdata_new[3]),
        .Q(D[3]),
        .R(\sig_fetch_update_reg_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    sig_flush_sg_i_1
       (.I0(sig_shtdwn_sm_state[1]),
        .I1(sig_shtdwn_sm_state[0]),
        .I2(sig_shtdwn_sm_state[2]),
        .I3(sig_shtdwn_sm_state[3]),
        .I4(sig_sgcntlr2sg_desc_flush),
        .O(sig_flush_sg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_sg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_flush_sg_i_1_n_0),
        .Q(sig_sgcntlr2sg_desc_flush),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_ftch_limit_cntr[0]_i_1 
       (.I0(sig_ftch_limit_cntr_reg[0]),
        .O(\sig_ftch_limit_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h6A669599)) 
    \sig_ftch_limit_cntr[1]_i_1 
       (.I0(sig_ftch_limit_cntr_reg[0]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sts_queue_full),
        .I3(sig_sgcntl2sg_updsts_tvalid),
        .I4(sig_ftch_limit_cntr_reg[1]),
        .O(\sig_ftch_limit_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F778088EAEE1511)) 
    \sig_ftch_limit_cntr[2]_i_1 
       (.I0(sig_ftch_limit_cntr_reg[0]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sts_queue_full),
        .I3(sig_sgcntl2sg_updsts_tvalid),
        .I4(sig_ftch_limit_cntr_reg[2]),
        .I5(sig_ftch_limit_cntr_reg[1]),
        .O(\sig_ftch_limit_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \sig_ftch_limit_cntr[3]_i_1 
       (.I0(sig_ftch_limit_cntr_reg[3]),
        .I1(sig_ftch_limit_cntr_reg[2]),
        .I2(sig_ftch_limit_cntr_reg[0]),
        .I3(sig_ftch_limit_cntr_reg[1]),
        .I4(sig_dm_status_full_reg_0),
        .I5(sig_sgcntlr2reg_new_curdesc_wren),
        .O(\sig_ftch_limit_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \sig_ftch_limit_cntr[3]_i_2 
       (.I0(sig_dm_status_full_reg_0),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sig_ftch_limit_cntr_reg[0]),
        .I3(sig_ftch_limit_cntr_reg[1]),
        .I4(sig_ftch_limit_cntr_reg[3]),
        .I5(sig_ftch_limit_cntr_reg[2]),
        .O(\sig_ftch_limit_cntr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[3]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[0]_i_1_n_0 ),
        .Q(sig_ftch_limit_cntr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[3]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[1]_i_1_n_0 ),
        .Q(sig_ftch_limit_cntr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[3]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[2]_i_1_n_0 ),
        .Q(sig_ftch_limit_cntr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[3]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[3]_i_2_n_0 ),
        .Q(sig_ftch_limit_cntr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    sig_ftch_sm_set_getdesc_i_1
       (.I0(sig_ftch_sm_state[1]),
        .I1(sig_ftch_sm_state[0]),
        .I2(sig_ftch_sm_state_ns1),
        .I3(sig_sgcntl2mm2s_halt),
        .O(sig_ftch_sm_set_getdesc_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_ftch_sm_set_getdesc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_set_getdesc_ns),
        .Q(sig_sgcntlr2reg_new_curdesc_wren),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_ftch_updt_cntr[0]_i_1 
       (.I0(sig_ftch_updt_cntr_reg[0]),
        .O(\sig_ftch_updt_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h6A669599)) 
    \sig_ftch_updt_cntr[1]_i_1 
       (.I0(sig_ftch_updt_cntr_reg[0]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sts_queue_full),
        .I3(sig_sgcntl2sg_updsts_tvalid),
        .I4(sig_ftch_updt_cntr_reg[1]),
        .O(\sig_ftch_updt_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F778088EAEE1511)) 
    \sig_ftch_updt_cntr[2]_i_1 
       (.I0(sig_ftch_updt_cntr_reg[0]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sts_queue_full),
        .I3(sig_sgcntl2sg_updsts_tvalid),
        .I4(sig_ftch_updt_cntr_reg[2]),
        .I5(sig_ftch_updt_cntr_reg[1]),
        .O(\sig_ftch_updt_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \sig_ftch_updt_cntr[3]_i_1 
       (.I0(sig_dm_status_full_reg_0),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sig_ftch_updt_cntr_reg[0]),
        .I3(sig_ftch_updt_cntr_reg[1]),
        .I4(sig_ftch_updt_cntr_reg[3]),
        .I5(sig_ftch_updt_cntr_reg[2]),
        .O(\sig_ftch_updt_cntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCF10)) 
    \sig_ftch_updt_cntr[4]_i_1 
       (.I0(sig_ftch_updt_cntr_eq0),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sig_sgcntlr2reg_new_curdesc_wren),
        .O(\sig_ftch_updt_cntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \sig_ftch_updt_cntr[4]_i_2 
       (.I0(sig_ftch_updt_cntr_reg[1]),
        .I1(sig_ftch_updt_cntr_reg[0]),
        .I2(sig_ftch_updt_cntr14_out),
        .I3(sig_ftch_updt_cntr_reg[2]),
        .I4(sig_ftch_updt_cntr_reg[4]),
        .I5(sig_ftch_updt_cntr_reg[3]),
        .O(\sig_ftch_updt_cntr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_ftch_updt_cntr[4]_i_3 
       (.I0(sig_sgcntlr2reg_new_curdesc_wren),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .O(sig_ftch_updt_cntr14_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[0]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[1]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[2]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[3]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[4]_i_2_n_0 ),
        .Q(sig_ftch_updt_cntr_reg[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000030)) 
    sig_halt_cmplt_reg_i_1__0
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(sig_shtdwn_sm_state[2]),
        .I2(sig_shtdwn_sm_state[3]),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_shtdwn_sm_state[1]),
        .I5(sig_sgcntl2rst_halt_cmplt),
        .O(sig_halt_cmplt_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_i_1__0_n_0),
        .Q(sig_sgcntl2rst_halt_cmplt),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    sig_halt_dm_i_1
       (.I0(sig_shtdwn_sm_state[2]),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(sig_shtdwn_sm_state[0]),
        .I3(sig_shtdwn_sm_state[3]),
        .I4(sig_do_shutdown),
        .I5(sig_sgcntl2mm2s_halt),
        .O(sig_halt_dm_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_dm_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_dm_i_1_n_0),
        .Q(sig_sgcntl2mm2s_halt),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    sig_halt_status_i_1
       (.I0(sig_shtdwn_sm_state[1]),
        .I1(sig_shtdwn_sm_state[3]),
        .I2(sig_dmhalt_cmplt),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_shtdwn_sm_state[2]),
        .I5(sig_halt_status),
        .O(sig_halt_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_status_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_status_i_1_n_0),
        .Q(sig_halt_status),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\sig_mm2s_status_reg_reg[6]_1 [0]),
        .Q(sig_mm2s_tag[0]),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\sig_mm2s_status_reg_reg[6]_1 [1]),
        .Q(sig_mm2s_tag[1]),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\sig_mm2s_status_reg_reg[6]_1 [2]),
        .Q(sig_mm2s_tag[2]),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\sig_mm2s_status_reg_reg[6]_1 [3]),
        .Q(sig_mm2s_tag[3]),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\sig_mm2s_status_reg_reg[6]_1 [4]),
        .Q(sig_mm2s_interr),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\sig_mm2s_status_reg_reg[6]_1 [5]),
        .Q(\sig_mm2s_status_reg_reg_n_0_[5] ),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\sig_mm2s_status_reg_reg[6]_1 [6]),
        .Q(sig_mm2s_slverr),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [0]),
        .Q(sig_s2mm_tag[0]),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [1]),
        .Q(sig_s2mm_tag[1]),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [2]),
        .Q(sig_s2mm_tag[2]),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [3]),
        .Q(sig_s2mm_tag[3]),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [4]),
        .Q(sig_s2mm_interr),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [5]),
        .Q(\sig_s2mm_status_reg_reg_n_0_[5] ),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [6]),
        .Q(sig_s2mm_slverr),
        .R(\sig_mm2s_status_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_sg_run_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sg_run_reg_1),
        .Q(cdma_tvect_out[0]),
        .R(sig_sg_run0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h08100010)) 
    sig_shtdwn_sm_set_cmplt_i_1
       (.I0(sig_shtdwn_sm_state[1]),
        .I1(sig_shtdwn_sm_state[0]),
        .I2(sig_shtdwn_sm_state[3]),
        .I3(sig_shtdwn_sm_state[2]),
        .I4(sig_sg2sgcntlr_updt_idle),
        .O(sig_shtdwn_sm_set_cmplt_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_shtdwn_sm_set_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_set_cmplt_ns),
        .Q(sig_shtdwn_sm_set_cmplt),
        .R(SR));
  LUT4 #(
    .INIT(16'h00E2)) 
    \sig_shtdwn_sm_state[0]_i_1 
       (.I0(\sig_shtdwn_sm_state[0]_i_2_n_0 ),
        .I1(sig_shtdwn_sm_state[2]),
        .I2(\sig_shtdwn_sm_state[0]_i_3_n_0 ),
        .I3(sig_shtdwn_sm_state[3]),
        .O(\sig_shtdwn_sm_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FD0003FF0300)) 
    \sig_shtdwn_sm_state[0]_i_2 
       (.I0(sig_sg2sgcntlr_ftch_idle),
        .I1(sig_ftch_sm_state[0]),
        .I2(sig_ftch_sm_state[1]),
        .I3(sig_shtdwn_sm_state[1]),
        .I4(sig_do_shutdown),
        .I5(sig_shtdwn_sm_state[0]),
        .O(\sig_shtdwn_sm_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \sig_shtdwn_sm_state[0]_i_3 
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(sig_shtdwn_sm_state[0]),
        .I2(sig_dm_status_empty),
        .I3(sig_shtdwn_sm_state[1]),
        .I4(\sig_shtdwn_sm_state[0]_i_4_n_0 ),
        .O(\sig_shtdwn_sm_state[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEFE0E0E0)) 
    \sig_shtdwn_sm_state[0]_i_4 
       (.I0(sig_sts_sm_state[1]),
        .I1(sig_sts_sm_state[0]),
        .I2(sig_shtdwn_sm_state[0]),
        .I3(sig_dm_s2mm_halt_cmplt),
        .I4(sig_dm_mm2s_halt_cmplt),
        .O(\sig_shtdwn_sm_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2E002E)) 
    \sig_shtdwn_sm_state[1]_i_1 
       (.I0(sig_shtdwn_sm_state[0]),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(\sig_shtdwn_sm_state[2]_i_2_n_0 ),
        .I3(sig_shtdwn_sm_state[2]),
        .I4(\sig_shtdwn_sm_state[1]_i_2_n_0 ),
        .I5(sig_shtdwn_sm_state[3]),
        .O(\sig_shtdwn_sm_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4C4C4C7C)) 
    \sig_shtdwn_sm_state[1]_i_2 
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(sig_shtdwn_sm_state[0]),
        .I3(sig_sts_sm_state[1]),
        .I4(sig_sts_sm_state[0]),
        .O(\sig_shtdwn_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000038F8F8F8)) 
    \sig_shtdwn_sm_state[2]_i_1 
       (.I0(\sig_shtdwn_sm_state[2]_i_2_n_0 ),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(sig_shtdwn_sm_state[2]),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_sg2sgcntlr_updt_idle),
        .I5(sig_shtdwn_sm_state[3]),
        .O(\sig_shtdwn_sm_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \sig_shtdwn_sm_state[2]_i_2 
       (.I0(sig_shtdwn_sm_state[0]),
        .I1(sig_ftch_sm_state[0]),
        .I2(sig_ftch_sm_state[1]),
        .I3(sig_sg2sgcntlr_ftch_idle),
        .O(\sig_shtdwn_sm_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h40000022)) 
    \sig_shtdwn_sm_state[3]_i_1 
       (.I0(sig_shtdwn_sm_state[3]),
        .I1(sig_shtdwn_sm_state[2]),
        .I2(sig_sg2sgcntlr_updt_idle),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_shtdwn_sm_state[1]),
        .O(sig_shtdwn_sm_state_ns));
  FDRE #(
    .INIT(1'b0)) 
    \sig_shtdwn_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_shtdwn_sm_state[0]_i_1_n_0 ),
        .Q(sig_shtdwn_sm_state[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_shtdwn_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_shtdwn_sm_state[1]_i_1_n_0 ),
        .Q(sig_shtdwn_sm_state[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_shtdwn_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_shtdwn_sm_state[2]_i_1_n_0 ),
        .Q(sig_shtdwn_sm_state[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_shtdwn_sm_state_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_state_ns),
        .Q(sig_shtdwn_sm_state[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_sts_sm_pop_mm2s_sts_i_1
       (.I0(sig_sts_sm_state[1]),
        .I1(sig_sts_sm_state[0]),
        .I2(sig_dm_mm2s_sts_tvalid),
        .I3(reg_dma_sg_mode),
        .I4(sig_halt_status),
        .O(sig_sts_sm_pop_mm2s_sts_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sts_sm_pop_mm2s_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_pop_mm2s_sts_ns),
        .Q(E),
        .R(SR));
  LUT5 #(
    .INIT(32'h00400000)) 
    sig_sts_sm_pop_s2mm_sts_i_1
       (.I0(sig_sts_sm_state[0]),
        .I1(sig_dm_s2mm_sts_tvalid),
        .I2(reg_dma_sg_mode),
        .I3(sig_halt_status),
        .I4(sig_sts_sm_state[1]),
        .O(sig_sts_sm_pop_s2mm_sts_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sts_sm_pop_s2mm_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_pop_s2mm_sts_ns),
        .Q(sig_sts_sm_pop_s2mm_sts_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    sig_sts_sm_push_updt_i_1
       (.I0(sig_sts_sm_state[1]),
        .I1(sig_sts_sm_state[0]),
        .I2(sig_dm_status_empty),
        .O(sig_sts_sm_push_updt_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sts_sm_push_updt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_push_updt_ns),
        .Q(sig_sts_sm_push_updt),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_updt_filter_cntr[0]_i_1 
       (.I0(sig_updt_filter_cntr[0]),
        .O(sig_updt_filter_cntr0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sig_updt_filter_cntr[1]_i_1 
       (.I0(sig_updt_filter_cntr[0]),
        .I1(sig_updt_filter_cntr[1]),
        .O(\sig_updt_filter_cntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_updt_filter_cntr[2]_i_2 
       (.I0(sig_updt_filter_cntr[0]),
        .I1(sig_updt_filter_cntr[1]),
        .I2(sig_updt_filter_cntr[3]),
        .I3(sig_updt_filter_cntr[2]),
        .O(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sig_updt_filter_cntr[2]_i_3 
       (.I0(sig_updt_filter_cntr[1]),
        .I1(sig_updt_filter_cntr[0]),
        .I2(sig_updt_filter_cntr[2]),
        .O(\sig_updt_filter_cntr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4444FFF44444)) 
    \sig_updt_filter_cntr[3]_i_1 
       (.I0(sts_queue_full),
        .I1(sig_sgcntl2sg_updsts_tvalid),
        .I2(sig_updt_filter_cntr[0]),
        .I3(sig_updt_filter_cntr[1]),
        .I4(sig_updt_filter_cntr[3]),
        .I5(sig_updt_filter_cntr[2]),
        .O(\sig_updt_filter_cntr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(p_2_in),
        .D(sig_updt_filter_cntr0),
        .Q(sig_updt_filter_cntr[0]),
        .R(\sig_updt_filter_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(p_2_in),
        .D(\sig_updt_filter_cntr[1]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[1]),
        .R(\sig_updt_filter_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(p_2_in),
        .D(\sig_updt_filter_cntr[2]_i_3_n_0 ),
        .Q(sig_updt_filter_cntr[2]),
        .R(\sig_updt_filter_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_updt_filter_cntr[3]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[3]),
        .R(SR));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_cdma_sg_wrap
   (ftch_error_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    s_axi_lite_arready,
    cdma_introut,
    s_axi_lite_rdata,
    cdma_tvect_out,
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ,
    s_axi_lite_bvalid,
    s_axi_lite_wready,
    m_axi_sg_araddr,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awaddr,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_arlen,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    m_axi_sg_wdata,
    m_axi_wvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_rready,
    m_axi_bready,
    s_axi_lite_aresetn,
    m_axi_rlast,
    m_axi_arready,
    m_axi_awready,
    m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    s_axi_lite_arvalid,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_bready,
    s_axi_lite_rready,
    m_axi_sg_rdata,
    m_axi_sg_bresp,
    m_axi_sg_rvalid,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    m_axi_sg_rlast,
    m_axi_sg_arready,
    m_axi_sg_awready,
    m_axi_sg_rresp,
    m_axi_bresp,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_bvalid,
    m_axi_wready,
    m_axi_rdata);
  output ftch_error_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output s_axi_lite_arready;
  output cdma_introut;
  output [31:0]s_axi_lite_rdata;
  output [22:0]cdma_tvect_out;
  output \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  output s_axi_lite_bvalid;
  output s_axi_lite_wready;
  output [57:0]m_axi_sg_araddr;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [59:0]m_axi_sg_awaddr;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [0:0]m_axi_sg_arlen;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output [3:0]m_axi_sg_wdata;
  output m_axi_wvalid;
  output [63:0]m_axi_araddr;
  output [6:0]m_axi_arlen;
  output [1:0]m_axi_arsize;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output [63:0]m_axi_awaddr;
  output [6:0]m_axi_awlen;
  output [1:0]m_axi_awsize;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output [255:0]m_axi_wdata;
  output [31:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_rready;
  output m_axi_bready;
  input s_axi_lite_aresetn;
  input m_axi_rlast;
  input m_axi_arready;
  input m_axi_awready;
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input [3:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [3:0]s_axi_lite_araddr;
  input s_axi_lite_arvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_rvalid;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input m_axi_sg_rlast;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input [1:0]m_axi_sg_rresp;
  input [1:0]m_axi_bresp;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input m_axi_bvalid;
  input m_axi_wready;
  input [255:0]m_axi_rdata;

  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_264 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_265 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_266 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_267 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_268 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_269 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_270 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_271 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_272 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_273 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_275 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_6_out__0 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ;
  wire \I_AXI_LITE/arvalid_d10 ;
  wire \I_AXI_LITE/p_1_out ;
  wire I_DATAMOVER_n_100;
  wire I_DATAMOVER_n_101;
  wire I_DATAMOVER_n_102;
  wire I_DATAMOVER_n_103;
  wire I_DATAMOVER_n_104;
  wire I_DATAMOVER_n_105;
  wire I_DATAMOVER_n_106;
  wire I_DATAMOVER_n_107;
  wire I_DATAMOVER_n_108;
  wire I_DATAMOVER_n_109;
  wire I_DATAMOVER_n_110;
  wire I_DATAMOVER_n_113;
  wire I_DATAMOVER_n_20;
  wire I_DATAMOVER_n_22;
  wire I_DATAMOVER_n_23;
  wire I_DATAMOVER_n_36;
  wire I_DATAMOVER_n_79;
  wire I_DATAMOVER_n_80;
  wire I_DATAMOVER_n_81;
  wire I_DATAMOVER_n_82;
  wire I_DATAMOVER_n_83;
  wire I_DATAMOVER_n_84;
  wire I_DATAMOVER_n_85;
  wire I_DATAMOVER_n_86;
  wire I_DATAMOVER_n_87;
  wire I_DATAMOVER_n_88;
  wire I_DATAMOVER_n_89;
  wire I_DATAMOVER_n_90;
  wire I_DATAMOVER_n_91;
  wire I_DATAMOVER_n_92;
  wire I_DATAMOVER_n_93;
  wire I_DATAMOVER_n_94;
  wire I_DATAMOVER_n_95;
  wire I_DATAMOVER_n_96;
  wire I_DATAMOVER_n_97;
  wire I_DATAMOVER_n_98;
  wire I_DATAMOVER_n_99;
  wire \I_GEN_IDLE_CLR/sig_pulse_trigger ;
  wire \I_GEN_IDLE_CLR/sig_to_edge_detect_reg ;
  wire \I_GEN_SG_IDLE_RISE/sig_pulse_trigger ;
  wire \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ;
  wire I_HYBRID_REG_MODULE_n_100;
  wire I_HYBRID_REG_MODULE_n_101;
  wire I_HYBRID_REG_MODULE_n_102;
  wire I_HYBRID_REG_MODULE_n_103;
  wire I_HYBRID_REG_MODULE_n_104;
  wire I_HYBRID_REG_MODULE_n_105;
  wire I_HYBRID_REG_MODULE_n_106;
  wire I_HYBRID_REG_MODULE_n_107;
  wire I_HYBRID_REG_MODULE_n_108;
  wire I_HYBRID_REG_MODULE_n_109;
  wire I_HYBRID_REG_MODULE_n_110;
  wire I_HYBRID_REG_MODULE_n_111;
  wire I_HYBRID_REG_MODULE_n_112;
  wire I_HYBRID_REG_MODULE_n_113;
  wire I_HYBRID_REG_MODULE_n_114;
  wire I_HYBRID_REG_MODULE_n_115;
  wire I_HYBRID_REG_MODULE_n_116;
  wire I_HYBRID_REG_MODULE_n_117;
  wire I_HYBRID_REG_MODULE_n_2;
  wire I_HYBRID_REG_MODULE_n_3;
  wire I_HYBRID_REG_MODULE_n_4;
  wire I_HYBRID_REG_MODULE_n_5;
  wire I_HYBRID_REG_MODULE_n_6;
  wire I_HYBRID_REG_MODULE_n_93;
  wire I_HYBRID_REG_MODULE_n_96;
  wire I_HYBRID_REG_MODULE_n_99;
  wire \I_REGISTER_BLOCK/sg_ftch_error0 ;
  wire \I_REGISTER_BLOCK/sig_dma_go0__0 ;
  wire I_RST_MODULE_n_14;
  wire I_RST_MODULE_n_17;
  wire I_RST_MODULE_n_19;
  wire I_RST_MODULE_n_20;
  wire I_RST_MODULE_n_8;
  wire I_RST_MODULE_n_9;
  wire I_SG_CNTLR_n_14;
  wire I_SG_CNTLR_n_15;
  wire I_SG_CNTLR_n_16;
  wire I_SG_CNTLR_n_17;
  wire I_SG_CNTLR_n_18;
  wire I_SG_CNTLR_n_19;
  wire I_SG_CNTLR_n_20;
  wire I_SG_CNTLR_n_26;
  wire I_SG_CNTLR_n_27;
  wire I_SG_CNTLR_n_30;
  wire I_SG_CNTLR_n_31;
  wire I_SG_ENGINE_n_174;
  wire I_SG_ENGINE_n_175;
  wire I_SG_ENGINE_n_176;
  wire \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_in ;
  wire \I_SG_FETCH_MNGR/ch1_sg_idle ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ;
  wire \I_SG_FETCH_QUEUE/counter0 ;
  wire I_SIMPLE_DMA_CNTLR_n_10;
  wire I_SIMPLE_DMA_CNTLR_n_11;
  wire I_SIMPLE_DMA_CNTLR_n_12;
  wire I_SIMPLE_DMA_CNTLR_n_16;
  wire I_SIMPLE_DMA_CNTLR_n_17;
  wire \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ;
  wire \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ;
  wire cdma_introut;
  wire [22:0]cdma_tvect_out;
  wire [62:6]ch1_fetch_address_i;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire cntlr2reg_interr_set0;
  wire dma_cyclic;
  wire ftch_error_reg;
  wire m_axi_aclk;
  wire [63:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [6:0]m_axi_arlen;
  wire m_axi_arready;
  wire [1:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [63:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [6:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [255:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [57:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [59:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [3:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire [255:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [31:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire p_0_out;
  wire [10:0]p_1_in;
  wire [31:30]p_1_out;
  wire [255:0]p_2_out;
  wire p_3_out;
  wire p_4_out;
  wire p_6_out;
  wire ptr_queue_full;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_data_fifo_full;
  wire [98:26]sig_dm_mm2s_cmd_tdata;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire [6:0]sig_dm_mm2s_sts_tdata;
  wire sig_dm_mm2s_sts_tvalid;
  wire [98:0]sig_dm_s2mm_cmd_tdata;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dm_s2mm_halt_cmplt;
  wire [6:0]sig_dm_s2mm_sts_tdata;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_dmhalt_cmplt;
  wire sig_do_shutdown;
  wire sig_fetch_update_empty;
  wire sig_fetch_update_full1;
  wire sig_ftch_limit_cntr_eqlimit;
  wire sig_ftch_sm_state_ns1;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_status;
  wire [0:0]sig_len_fifo_data_out;
  wire sig_len_fifo_empty;
  wire sig_len_fifo_full;
  wire sig_mm2s2sgcntl_sts_tvalid;
  wire sig_mm2s_addr_req_posted;
  wire [31:0]sig_mm2s_axis_tkeep;
  wire sig_mm2s_axis_tlast;
  wire sig_mm2s_interr;
  wire sig_mm2s_rd_xfer_cmplt;
  wire sig_mm2s_status_reg0;
  wire sig_mm2s_status_reg0_0;
  wire sig_pop_data_fifo;
  wire sig_pop_len_fifo;
  wire sig_push_len_fifo;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reg2rst_soft_reset;
  wire [63:6]sig_reg2sg_curdesc;
  wire [31:16]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire [63:63]sig_reg2sg_taildesc;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_rst2cntlr_reset;
  wire sig_rst2dm_resetn;
  wire sig_rst2lite_bside_reset;
  wire sig_rst2lite_cside_reset;
  wire sig_rst2reg_reset;
  wire sig_rst2reg_soft_reset_clr;
  wire sig_rst2sg_resetn;
  wire sig_rst2sgcntl_halt;
  wire sig_rst2sgcntlr_reset;
  wire sig_s2mm_addr_req_posted;
  wire sig_s2mm_interr;
  wire sig_s2mm_ld_nxt_len;
  wire [6:0]sig_s2mm_wr_len;
  wire sig_s_h_halt_reg;
  wire [63:6]sig_sg2reg_ftch_error_addr;
  wire [7:0]sig_sg2reg_irqdelay_status;
  wire [7:0]sig_sg2reg_irqthresh_status;
  wire sig_sg2sgcntlr_ftch_idle;
  wire [223:0]sig_sg2sgcntlr_ftch_tdata_new;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg_run0;
  wire sig_sgcntl2mm2s_halt;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire [63:6]sig_sgcntl2sg_updptr_tdata;
  wire sig_sgcntl2sg_updptr_tvalid;
  wire [30:28]sig_sgcntl2sg_updsts_tdata;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_sm_clr_idle_ns;
  wire sig_sm_state0;
  wire sig_sm_state_ns1;
  wire sig_sts_sm_pop_mm2s_sts;
  wire sig_sts_sm_pop_s2mm_sts;
  wire sig_sts_sm_push_updt;
  wire [10:0]sig_uncom_wrcnt;
  wire [10:0]sig_uncom_wrcnt0;
  wire sig_uncom_wrcnt10_out;
  wire sts_queue_full;

  nvme_p8c2_axi_cdma_1_0_axi_cdma_sf \GEN_INCLUDE_SF.I_STORE_FORWARD 
       (.D(p_1_in),
        .DI(I_DATAMOVER_n_110),
        .E(I_DATAMOVER_n_109),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_len_fifo_empty),
        .Q({I_DATAMOVER_n_79,I_DATAMOVER_n_80,I_DATAMOVER_n_81,I_DATAMOVER_n_82,I_DATAMOVER_n_83,I_DATAMOVER_n_84,I_DATAMOVER_n_85,I_DATAMOVER_n_86,I_DATAMOVER_n_87,I_DATAMOVER_n_88,I_DATAMOVER_n_89,I_DATAMOVER_n_90,I_DATAMOVER_n_91,I_DATAMOVER_n_92,I_DATAMOVER_n_93,I_DATAMOVER_n_94,I_DATAMOVER_n_95,I_DATAMOVER_n_96,I_DATAMOVER_n_97,I_DATAMOVER_n_98,I_DATAMOVER_n_99,I_DATAMOVER_n_100,I_DATAMOVER_n_101,I_DATAMOVER_n_102,I_DATAMOVER_n_103,I_DATAMOVER_n_104,I_DATAMOVER_n_105,I_DATAMOVER_n_106,I_DATAMOVER_n_107,I_DATAMOVER_n_108}),
        .S({\GEN_INCLUDE_SF.I_STORE_FORWARD_n_264 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_265 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_266 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_267 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_268 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_269 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_270 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_271 }),
        .data_valid(p_3_out),
        .din({sig_mm2s_axis_tlast,sig_mm2s_axis_tkeep,m_axi_rdata}),
        .dout({p_1_out,p_2_out}),
        .full(sig_data_fifo_full),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ({\GEN_INCLUDE_SF.I_STORE_FORWARD_n_272 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_273 }),
        .m_axi_aclk(m_axi_aclk),
        .out(sig_len_fifo_data_out),
        .p_0_out(p_0_out),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .rd_en(sig_pop_data_fifo),
        .rst2cntlr_reset(sig_rst2cntlr_reset),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_mm2s_rd_xfer_cmplt(sig_mm2s_rd_xfer_cmplt),
        .sig_ok_to_post_wr_addr_i_10(sig_s2mm_wr_len),
        .sig_ok_to_post_wr_addr_reg_0(sig_s2mm_addr_req_posted),
        .sig_pop_len_fifo(sig_pop_len_fifo),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_token_cntr_reg[2]_0 (sig_mm2s_addr_req_posted),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .sig_uncom_wrcnt10_out(sig_uncom_wrcnt10_out),
        .\sig_uncom_wrcnt_reg[10]_0 (I_DATAMOVER_n_113),
        .\sig_uncom_wrcnt_reg[10]_1 (I_DATAMOVER_n_20),
        .\sig_uncom_wrcnt_reg[7]_0 (I_DATAMOVER_n_22),
        .\sig_uncom_wrcnt_reg[8]_0 (\GEN_INCLUDE_SF.I_STORE_FORWARD_n_275 ));
  nvme_p8c2_axi_cdma_1_0_axi_datamover I_DATAMOVER
       (.D(p_1_in),
        .DI(I_DATAMOVER_n_110),
        .E(sig_sts_sm_pop_mm2s_sts),
        .\FSM_onehot_sig_sm_state_reg[1] (sig_s2mm_interr),
        .\FSM_onehot_sig_sm_state_reg[1]_0 (sig_mm2s_interr),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] (sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ({\GEN_INCLUDE_SF.I_STORE_FORWARD_n_272 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_273 }),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_len_fifo_empty),
        .Q({I_SIMPLE_DMA_CNTLR_n_10,I_SIMPLE_DMA_CNTLR_n_11,I_SIMPLE_DMA_CNTLR_n_12}),
        .S({\GEN_INCLUDE_SF.I_STORE_FORWARD_n_264 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_265 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_266 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_267 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_268 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_269 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_270 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_271 }),
        .SR(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ({I_SG_CNTLR_n_16,I_SG_CNTLR_n_17,I_SG_CNTLR_n_18,I_SG_CNTLR_n_19,sig_dm_s2mm_cmd_tdata[98:35],sig_dm_s2mm_cmd_tdata[26:0]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (sig_dm_mm2s_sts_tdata),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (sig_dm_s2mm_sts_tdata),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98] ({sig_dm_mm2s_cmd_tdata[98:35],sig_dm_mm2s_cmd_tdata[26]}),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (sig_cntl2mm2s_sts_tready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_sts_sm_pop_s2mm_sts),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (sig_cntl2s2mm_sts_tready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_DATAMOVER_n_23),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (I_DATAMOVER_n_36),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (I_SG_CNTLR_n_30),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 (I_SG_CNTLR_n_31),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .cntlr2reg_interr_set0(cntlr2reg_interr_set0),
        .data_valid(p_3_out),
        .din({sig_mm2s_axis_tlast,sig_mm2s_axis_tkeep}),
        .dout({p_1_out,p_2_out}),
        .full(sig_data_fifo_full),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .out(sig_mm2s_addr_req_posted),
        .p_0_out(p_0_out),
        .p_0_out_0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .rd_en(sig_pop_data_fifo),
        .reg_dma_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_data2all_tlast_error(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_dmhalt_cmplt(sig_dmhalt_cmplt),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_ftch_limit_cntr_eqlimit(sig_ftch_limit_cntr_eqlimit),
        .sig_ftch_sm_state_ns1(sig_ftch_sm_state_ns1),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_halt_status(sig_halt_status),
        .sig_init_reg2(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_mm2s_rd_xfer_cmplt(sig_mm2s_rd_xfer_cmplt),
        .sig_mmap_reset_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg ),
        .\sig_next_last_strb_reg_reg[29] ({I_DATAMOVER_n_79,I_DATAMOVER_n_80,I_DATAMOVER_n_81,I_DATAMOVER_n_82,I_DATAMOVER_n_83,I_DATAMOVER_n_84,I_DATAMOVER_n_85,I_DATAMOVER_n_86,I_DATAMOVER_n_87,I_DATAMOVER_n_88,I_DATAMOVER_n_89,I_DATAMOVER_n_90,I_DATAMOVER_n_91,I_DATAMOVER_n_92,I_DATAMOVER_n_93,I_DATAMOVER_n_94,I_DATAMOVER_n_95,I_DATAMOVER_n_96,I_DATAMOVER_n_97,I_DATAMOVER_n_98,I_DATAMOVER_n_99,I_DATAMOVER_n_100,I_DATAMOVER_n_101,I_DATAMOVER_n_102,I_DATAMOVER_n_103,I_DATAMOVER_n_104,I_DATAMOVER_n_105,I_DATAMOVER_n_106,I_DATAMOVER_n_107,I_DATAMOVER_n_108}),
        .sig_pop_len_fifo(sig_pop_len_fifo),
        .sig_posted_to_axi_2_reg(sig_s2mm_addr_req_posted),
        .sig_posted_to_axi_2_reg_0(I_DATAMOVER_n_22),
        .sig_posted_to_axi_2_reg_1(I_DATAMOVER_n_109),
        .sig_posted_to_axi_2_reg_2(I_DATAMOVER_n_113),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_s2mm_wr_len_reg[6] (sig_s2mm_wr_len),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_19),
        .sig_s_h_halt_reg_reg_0(I_RST_MODULE_n_20),
        .sig_sgcntl2mm2s_halt(sig_sgcntl2mm2s_halt),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sm_clr_idle_ns(sig_sm_clr_idle_ns),
        .sig_sm_clr_idle_reg(cdma_tvect_out[0]),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .sig_uncom_wrcnt10_out(sig_uncom_wrcnt10_out),
        .\sig_uncom_wrcnt_reg[10]_i_4 (\GEN_INCLUDE_SF.I_STORE_FORWARD_n_275 ),
        .\sig_uncom_wrcnt_reg[7]_i_3 (sig_len_fifo_data_out),
        .\sig_uncom_wrcnt_reg[8] (I_DATAMOVER_n_20));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_reg_module I_HYBRID_REG_MODULE
       (.\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2 (sig_sg2reg_irqdelay_status),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] (sig_sg2reg_irqthresh_status),
        .\GEN_ASYNC_READ.rvalid_reg (sig_rst2lite_cside_reset),
        .\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] (I_RST_MODULE_n_9),
        .\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg (\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (I_HYBRID_REG_MODULE_n_96),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (sig_rst2sg_resetn),
        .\GEN_MM2S.queue_dout_new_64_reg[31] ({sig_dm_mm2s_cmd_tdata[98:35],sig_dm_mm2s_cmd_tdata[26]}),
        .\GEN_MM2S.queue_dout_new_64_reg[63] ({sig_dm_s2mm_cmd_tdata[98:35],sig_dm_s2mm_cmd_tdata[26:0]}),
        .\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19] ({I_HYBRID_REG_MODULE_n_107,I_HYBRID_REG_MODULE_n_108,I_HYBRID_REG_MODULE_n_109,I_HYBRID_REG_MODULE_n_110,I_HYBRID_REG_MODULE_n_111,I_HYBRID_REG_MODULE_n_112,I_HYBRID_REG_MODULE_n_113,I_HYBRID_REG_MODULE_n_114}),
        .\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28] ({I_HYBRID_REG_MODULE_n_115,I_HYBRID_REG_MODULE_n_116,I_HYBRID_REG_MODULE_n_117}),
        .\GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] (sig_reg2sg_taildesc),
        .Q(sig_rst2reg_soft_reset_clr),
        .S({I_HYBRID_REG_MODULE_n_99,I_HYBRID_REG_MODULE_n_100,I_HYBRID_REG_MODULE_n_101,I_HYBRID_REG_MODULE_n_102,I_HYBRID_REG_MODULE_n_103,I_HYBRID_REG_MODULE_n_104,I_HYBRID_REG_MODULE_n_105,I_HYBRID_REG_MODULE_n_106}),
        .SR(I_RST_MODULE_n_8),
        .SS(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ),
        .arvalid_d10(\I_AXI_LITE/arvalid_d10 ),
        .awvalid_reg(sig_rst2lite_bside_reset),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out({cdma_tvect_out[20:17],cdma_tvect_out[11:9],cdma_tvect_out[7:6],cdma_tvect_out[3],cdma_tvect_out[1]}),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_delay_zero__6(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ),
        .currdesc_updated_reg(I_HYBRID_REG_MODULE_n_93),
        .dma_decerr_reg(I_HYBRID_REG_MODULE_n_3),
        .dma_decerr_reg_0(I_SIMPLE_DMA_CNTLR_n_17),
        .dma_slverr_reg(I_HYBRID_REG_MODULE_n_2),
        .dma_slverr_reg_0(I_SIMPLE_DMA_CNTLR_n_16),
        .\dmacr_i_reg[6] (dma_cyclic),
        .m_axi_aclk(m_axi_aclk),
        .out(sig_rst2reg_reset),
        .p_1_out(\I_AXI_LITE/p_1_out ),
        .p_2_in_carry__1(ch1_fetch_address_i),
        .p_6_out__0(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_6_out__0 ),
        .reg_dma_sg_mode(sig_reg2cntlr_sg_mode),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sg_decerr_reg(I_HYBRID_REG_MODULE_n_6),
        .sg_decerr_reg_0(I_SG_ENGINE_n_176),
        .sg_ftch_error0(\I_REGISTER_BLOCK/sg_ftch_error0 ),
        .sg_interr_reg(I_HYBRID_REG_MODULE_n_4),
        .sg_interr_reg_0(I_SG_ENGINE_n_174),
        .sg_slverr_reg(I_HYBRID_REG_MODULE_n_5),
        .sg_slverr_reg_0(I_SG_ENGINE_n_175),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_dma_go0__0(\I_REGISTER_BLOCK/sig_dma_go0__0 ),
        .sig_dma_go_reg(cdma_tvect_out[0]),
        .sig_mm2s2sgcntl_sts_tvalid(sig_mm2s2sgcntl_sts_tvalid),
        .sig_pulse_trigger(\I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ),
        .sig_pulse_trigger_0(\I_GEN_IDLE_CLR/sig_pulse_trigger ),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_reg2sg_curdesc(sig_reg2sg_curdesc),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_sg2reg_ftch_error_addr(sig_sg2reg_ftch_error_addr),
        .sig_sg2sgcntlr_ftch_tdata_new({sig_sg2sgcntlr_ftch_tdata_new[223:102],sig_sg2sgcntlr_ftch_tdata_new[89:0]}),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_sm_state_ns1(sig_sm_state_ns1),
        .sig_to_edge_detect_reg(\I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ),
        .sig_to_edge_detect_reg_1(\I_GEN_IDLE_CLR/sig_to_edge_detect_reg ));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_reset I_RST_MODULE
       (.\GEN_ASYNC_READ.read_in_progress_reg (\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_0 (sig_rst2cntlr_reset),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg_1 (sig_mm2s_status_reg0),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 (sig_rst2reg_reset),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_0 (sig_rst2sg_resetn),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_1 (I_RST_MODULE_n_17),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0 (sig_rst2sgcntlr_reset),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 (I_RST_MODULE_n_14),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_2 (sig_mm2s_status_reg0_0),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_3 (sig_fetch_update_full1),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 (I_RST_MODULE_n_9),
        .Q(sig_rst2reg_soft_reset_clr),
        .SR(I_RST_MODULE_n_8),
        .arvalid_d10(\I_AXI_LITE/arvalid_d10 ),
        .cdma_tvect_out(cdma_tvect_out[1]),
        .idle_reg(cdma_tvect_out[2]),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_rvalid_0(\I_SG_FETCH_QUEUE/counter0 ),
        .out(sig_rst2lite_bside_reset),
        .p_1_out(\I_AXI_LITE/p_1_out ),
        .prmry_in(sig_rst2lite_cside_reset),
        .ptr_queue_full(ptr_queue_full),
        .reg_dma_sg_mode(sig_reg2cntlr_sg_mode),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rready(s_axi_lite_rready),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dma_go0__0(\I_REGISTER_BLOCK/sig_dma_go0__0 ),
        .sig_halt_request_reg_0(I_RST_MODULE_n_19),
        .sig_halt_request_reg_1(I_RST_MODULE_n_20),
        .sig_pulse_trigger(\I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2sgcntl_halt(sig_rst2sgcntl_halt),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_sg_run0(sig_sg_run0),
        .sig_sgcntl2mm2s_halt(sig_sgcntl2mm2s_halt),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntl2sg_updptr_tvalid(sig_sgcntl2sg_updptr_tvalid),
        .sig_sgcntl2sg_updsts_tvalid(sig_sgcntl2sg_updsts_tvalid),
        .sig_sm_state0(sig_sm_state0),
        .sig_sts_sm_push_updt(sig_sts_sm_push_updt),
        .sig_to_edge_detect_reg(\I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ),
        .sts_queue_full(sts_queue_full));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_sg_cntlr I_SG_CNTLR
       (.CO(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_in ),
        .D(sig_sgcntl2sg_updptr_tdata),
        .\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (cdma_tvect_out[8]),
        .E(sig_sts_sm_pop_mm2s_sts),
        .\FSM_sequential_sig_sts_sm_state_reg[0]_0 (I_DATAMOVER_n_23),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (I_SG_CNTLR_n_27),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (I_HYBRID_REG_MODULE_n_96),
        .\GEN_MM2S.reg1_reg[121] (sig_rst2sg_resetn),
        .Q(sig_sgcntl2sg_updsts_tdata),
        .SR(sig_rst2sgcntlr_reset),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (sig_cntl2mm2s_sts_tready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (sig_cntl2s2mm_sts_tready),
        .cdma_tvect_out({cdma_tvect_out[9],cdma_tvect_out[7]}),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(\I_SG_FETCH_MNGR/ch1_sg_idle ),
        .m_axi_aclk(m_axi_aclk),
        .ptr_queue_full(ptr_queue_full),
        .reg_dma_sg_mode(sig_reg2cntlr_sg_mode),
        .\sig_cmd_tag_cntr_reg[3]_0 ({I_SG_CNTLR_n_16,I_SG_CNTLR_n_17,I_SG_CNTLR_n_18,I_SG_CNTLR_n_19}),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_dm_status_full_reg_0(I_SG_CNTLR_n_15),
        .sig_dmhalt_cmplt(sig_dmhalt_cmplt),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_fetch_update_full_reg_0(I_SG_CNTLR_n_14),
        .\sig_fetch_update_reg_reg[31]_0 (sig_fetch_update_full1),
        .sig_flush_sg_reg_0(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .sig_ftch_limit_cntr_eqlimit(sig_ftch_limit_cntr_eqlimit),
        .sig_ftch_sm_state_ns1(sig_ftch_sm_state_ns1),
        .sig_halt_dm_reg_0(I_SG_CNTLR_n_20),
        .sig_halt_dm_reg_1(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .sig_halt_status(sig_halt_status),
        .sig_mm2s2sgcntl_sts_tvalid(sig_mm2s2sgcntl_sts_tvalid),
        .\sig_mm2s_status_reg_reg[6]_0 (sig_mm2s_status_reg0_0),
        .\sig_mm2s_status_reg_reg[6]_1 (sig_dm_mm2s_sts_tdata),
        .sig_pulse_trigger(\I_GEN_SG_IDLE_RISE/sig_pulse_trigger ),
        .sig_pulse_trigger_1(\I_GEN_IDLE_CLR/sig_pulse_trigger ),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .\sig_s2mm_status_reg_reg[6]_0 (sig_dm_s2mm_sts_tdata),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg2sgcntlr_ftch_tdata_new({sig_sg2sgcntlr_ftch_tdata_new[223:192],sig_sg2sgcntlr_ftch_tdata_new[127:102]}),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sg_run0(sig_sg_run0),
        .sig_sg_run_reg_0(I_SG_CNTLR_n_26),
        .sig_sg_run_reg_1(I_HYBRID_REG_MODULE_n_93),
        .sig_sgcntl2mm2s_halt(sig_sgcntl2mm2s_halt),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntl2sg_updptr_tvalid(sig_sgcntl2sg_updptr_tvalid),
        .sig_sgcntl2sg_updsts_tvalid(sig_sgcntl2sg_updsts_tvalid),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_sm_pop_mm2s_sts_reg(I_SG_CNTLR_n_30),
        .sig_sm_pop_s2mm_sts_reg(I_SG_CNTLR_n_31),
        .sig_sts_sm_pop_s2mm_sts_reg_0(sig_sts_sm_pop_s2mm_sts),
        .sig_sts_sm_push_updt(sig_sts_sm_push_updt),
        .sig_to_edge_detect_reg(\I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ),
        .sig_to_edge_detect_reg_0(\I_GEN_IDLE_CLR/sig_to_edge_detect_reg ),
        .\sig_updt_filter_cntr_reg[2]_0 (I_RST_MODULE_n_14),
        .sts_queue_full(sts_queue_full));
  nvme_p8c2_axi_cdma_1_0_axi_sg I_SG_ENGINE
       (.CO(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_in ),
        .\CURRENT_BD_64.current_bd_reg[63] (I_RST_MODULE_n_17),
        .D(sig_sgcntl2sg_updptr_tdata),
        .E(I_SG_CNTLR_n_14),
        .\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg (cdma_tvect_out[12]),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg (cdma_tvect_out[15]),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg (cdma_tvect_out[13]),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg (cdma_tvect_out[14]),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (cdma_tvect_out[22]),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ({cdma_tvect_out[20:17],cdma_tvect_out[11:10]}),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg (cdma_tvect_out[21]),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (I_SG_ENGINE_n_176),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (I_SG_ENGINE_n_174),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (I_SG_ENGINE_n_175),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (I_SG_CNTLR_n_27),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] (I_HYBRID_REG_MODULE_n_96),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (sig_sg2reg_irqdelay_status),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (sig_sg2reg_irqthresh_status),
        .\GEN_MM2S.queue_dout_new_reg[121] (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .\GEN_MM2S.queue_empty_new_reg (I_SG_CNTLR_n_20),
        .\GEN_MM2S.reg1_reg[121] (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ({I_HYBRID_REG_MODULE_n_115,I_HYBRID_REG_MODULE_n_116,I_HYBRID_REG_MODULE_n_117}),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 (I_SG_CNTLR_n_26),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ({sig_sgcntl2sg_updsts_tvalid,sig_sgcntl2sg_updsts_tdata}),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] (I_SG_CNTLR_n_15),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (dma_cyclic),
        .Q(ch1_fetch_address_i),
        .S({I_HYBRID_REG_MODULE_n_99,I_HYBRID_REG_MODULE_n_100,I_HYBRID_REG_MODULE_n_101,I_HYBRID_REG_MODULE_n_102,I_HYBRID_REG_MODULE_n_103,I_HYBRID_REG_MODULE_n_104,I_HYBRID_REG_MODULE_n_105,I_HYBRID_REG_MODULE_n_106}),
        .SR(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst ),
        .SS(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ),
        .cdma_tvect_out(cdma_tvect_out[7]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_delay_zero__6(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(\I_SG_FETCH_MNGR/ch1_sg_idle ),
        .\counter_reg[1] (\I_SG_FETCH_QUEUE/counter0 ),
        .ftch_error_reg(ftch_error_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_ftch_sts_tready_reg(sig_rst2sg_resetn),
        .p_2_in_carry__1({I_HYBRID_REG_MODULE_n_107,I_HYBRID_REG_MODULE_n_108,I_HYBRID_REG_MODULE_n_109,I_HYBRID_REG_MODULE_n_110,I_HYBRID_REG_MODULE_n_111,I_HYBRID_REG_MODULE_n_112,I_HYBRID_REG_MODULE_n_113,I_HYBRID_REG_MODULE_n_114}),
        .p_2_in_carry__1_0(sig_reg2sg_taildesc),
        .p_6_out__0(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_6_out__0 ),
        .ptr_queue_full(ptr_queue_full),
        .sg_decerr_reg(I_HYBRID_REG_MODULE_n_6),
        .sg_ftch_error0(\I_REGISTER_BLOCK/sg_ftch_error0 ),
        .sg_interr_reg(I_HYBRID_REG_MODULE_n_4),
        .sg_slverr_reg(I_HYBRID_REG_MODULE_n_5),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_init_reg2(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_mmap_reset_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg ),
        .sig_pulse_trigger(\I_GEN_SG_IDLE_RISE/sig_pulse_trigger ),
        .sig_reg2sg_curdesc(sig_reg2sg_curdesc),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2sgcntl_halt(sig_rst2sgcntl_halt),
        .sig_sg2reg_ftch_error_addr(sig_sg2reg_ftch_error_addr),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg2sgcntlr_ftch_tdata_new({sig_sg2sgcntlr_ftch_tdata_new[223:102],sig_sg2sgcntlr_ftch_tdata_new[89:0]}),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_to_edge_detect_reg(\I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ),
        .sts_queue_full(sts_queue_full),
        .updt_error_reg(cdma_tvect_out[16]));
  nvme_p8c2_axi_cdma_1_0_axi_cdma_simple_cntlr I_SIMPLE_DMA_CNTLR
       (.D(I_DATAMOVER_n_36),
        .E(sig_cntl2mm2s_sts_tready),
        .Q({I_SIMPLE_DMA_CNTLR_n_10,I_SIMPLE_DMA_CNTLR_n_11,I_SIMPLE_DMA_CNTLR_n_12}),
        .SR(sig_mm2s_status_reg0),
        .cdma_tvect_out({cdma_tvect_out[6],cdma_tvect_out[3],cdma_tvect_out[1]}),
        .cntlr2reg_interr_set0(cntlr2reg_interr_set0),
        .dma_decerr_reg(cdma_tvect_out[22:21]),
        .dma_decerr_reg_0(I_HYBRID_REG_MODULE_n_3),
        .dma_slverr_reg(I_HYBRID_REG_MODULE_n_2),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ),
        .reg_dma_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_data2all_tlast_error(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_halt_cmplt_reg_reg_0(sig_rst2cntlr_reset),
        .\sig_mm2s_status_reg_reg[4]_0 (sig_mm2s_interr),
        .\sig_mm2s_status_reg_reg[6]_0 (sig_dm_mm2s_sts_tdata[6:4]),
        .sig_rst2sgcntl_halt(sig_rst2sgcntl_halt),
        .\sig_s2mm_status_reg_reg[4]_0 (sig_s2mm_interr),
        .\sig_s2mm_status_reg_reg[5]_0 (I_SIMPLE_DMA_CNTLR_n_17),
        .\sig_s2mm_status_reg_reg[6]_0 (I_SIMPLE_DMA_CNTLR_n_16),
        .\sig_s2mm_status_reg_reg[6]_1 (sig_dm_s2mm_sts_tdata[6:4]),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sm_clr_idle_ns(sig_sm_clr_idle_ns),
        .sig_sm_clr_idle_reg_0(cdma_tvect_out[2]),
        .sig_sm_ld_cmd_reg_0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .sig_sm_pop_s2mm_sts_reg_0(sig_cntl2s2mm_sts_tready),
        .sig_sm_set_err_reg_0(cdma_tvect_out[5:4]),
        .sig_sm_state0(sig_sm_state0),
        .sig_sm_state_ns1(sig_sm_state_ns1));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_cdma_simple_cntlr
   (E,
    sig_sm_pop_s2mm_sts_reg_0,
    cdma_tvect_out,
    sig_sm_clr_idle_reg_0,
    sig_cntl2s2mm_cmd_tvalid,
    sig_cntlr2rst_halt_cmplt,
    sig_sm_set_err_reg_0,
    Q,
    \sig_mm2s_status_reg_reg[4]_0 ,
    \sig_s2mm_status_reg_reg[4]_0 ,
    sig_sm_ld_cmd_reg_0,
    \sig_s2mm_status_reg_reg[6]_0 ,
    \sig_s2mm_status_reg_reg[5]_0 ,
    sig_sm_state0,
    m_axi_aclk,
    sig_sm_clr_idle_ns,
    sig_halt_cmplt_reg_reg_0,
    cntlr2reg_interr_set0,
    sig_sm_state_ns1,
    reg_dma_sg_mode,
    sig_dm_s2mm_sts_tvalid,
    sig_dm_mm2s_sts_tvalid,
    p_0_out,
    sig_data2all_tlast_error,
    sig_dm_mm2s_err,
    sig_rst2sgcntl_halt,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_dm_s2mm_cmd_tready,
    dma_decerr_reg,
    dma_slverr_reg,
    dma_decerr_reg_0,
    D,
    SR,
    \sig_mm2s_status_reg_reg[6]_0 ,
    \sig_s2mm_status_reg_reg[6]_1 );
  output [0:0]E;
  output [0:0]sig_sm_pop_s2mm_sts_reg_0;
  output [2:0]cdma_tvect_out;
  output sig_sm_clr_idle_reg_0;
  output sig_cntl2s2mm_cmd_tvalid;
  output sig_cntlr2rst_halt_cmplt;
  output [1:0]sig_sm_set_err_reg_0;
  output [2:0]Q;
  output [0:0]\sig_mm2s_status_reg_reg[4]_0 ;
  output [0:0]\sig_s2mm_status_reg_reg[4]_0 ;
  output [0:0]sig_sm_ld_cmd_reg_0;
  output \sig_s2mm_status_reg_reg[6]_0 ;
  output \sig_s2mm_status_reg_reg[5]_0 ;
  input sig_sm_state0;
  input m_axi_aclk;
  input sig_sm_clr_idle_ns;
  input sig_halt_cmplt_reg_reg_0;
  input cntlr2reg_interr_set0;
  input sig_sm_state_ns1;
  input reg_dma_sg_mode;
  input sig_dm_s2mm_sts_tvalid;
  input sig_dm_mm2s_sts_tvalid;
  input p_0_out;
  input sig_data2all_tlast_error;
  input sig_dm_mm2s_err;
  input sig_rst2sgcntl_halt;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input sig_dm_s2mm_cmd_tready;
  input [1:0]dma_decerr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg_0;
  input [0:0]D;
  input [0:0]SR;
  input [2:0]\sig_mm2s_status_reg_reg[6]_0 ;
  input [2:0]\sig_s2mm_status_reg_reg[6]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_sig_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_sm_state[1]_i_2_n_0 ;
  wire \FSM_onehot_sig_sm_state[3]_i_1_n_0 ;
  wire \FSM_onehot_sig_sm_state_reg_n_0_[0] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]cdma_tvect_out;
  wire cntlr2reg_interr_set0;
  wire [1:0]dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_slverr_reg;
  wire m_axi_aclk;
  wire p_0_out;
  wire reg_dma_sg_mode;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_data2all_tlast_error;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_halt_cmplt_reg_i_1_n_0;
  wire sig_halt_cmplt_reg_reg_0;
  wire sig_mm2s_decerr;
  wire sig_mm2s_slverr;
  wire [0:0]\sig_mm2s_status_reg_reg[4]_0 ;
  wire [2:0]\sig_mm2s_status_reg_reg[6]_0 ;
  wire sig_rst2sgcntl_halt;
  wire sig_s2mm_decerr;
  wire sig_s2mm_slverr;
  wire [0:0]\sig_s2mm_status_reg_reg[4]_0 ;
  wire \sig_s2mm_status_reg_reg[5]_0 ;
  wire \sig_s2mm_status_reg_reg[6]_0 ;
  wire [2:0]\sig_s2mm_status_reg_reg[6]_1 ;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sm_clr_idle_ns;
  wire sig_sm_clr_idle_reg_0;
  wire [0:0]sig_sm_ld_cmd_reg_0;
  wire sig_sm_pop_mm2s_sts_ns;
  wire sig_sm_pop_s2mm_sts_ns;
  wire [0:0]sig_sm_pop_s2mm_sts_reg_0;
  wire sig_sm_set_err;
  wire [1:0]sig_sm_set_err_reg_0;
  wire sig_sm_set_idle_ns;
  wire sig_sm_state0;
  wire sig_sm_state_ns1;

  LUT6 #(
    .INIT(64'hAAAEAAAEFFFFAAAE)) 
    \FSM_onehot_sig_sm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_sm_state_reg_n_0_[0] ),
        .I1(sig_sm_set_err),
        .I2(\FSM_onehot_sig_sm_state[1]_i_2_n_0 ),
        .I3(cntlr2reg_interr_set0),
        .I4(Q[0]),
        .I5(sig_sm_state_ns1),
        .O(\FSM_onehot_sig_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_sig_sm_state[1]_i_2 
       (.I0(sig_mm2s_slverr),
        .I1(sig_s2mm_slverr),
        .I2(sig_mm2s_decerr),
        .I3(sig_s2mm_decerr),
        .O(\FSM_onehot_sig_sm_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \FSM_onehot_sig_sm_state[3]_i_1 
       (.I0(sig_sm_clr_idle_reg_0),
        .I1(sig_dm_mm2s_sts_tvalid),
        .I2(reg_dma_sg_mode),
        .I3(Q[1]),
        .O(\FSM_onehot_sig_sm_state[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_sm_state_reg_n_0_[0] ),
        .S(sig_sm_state0));
  (* FSM_ENCODED_STATES = "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_sm_state[1]_i_1_n_0 ),
        .Q(Q[0]),
        .R(sig_sm_state0));
  (* FSM_ENCODED_STATES = "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_sm_state_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_sm_state[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(sig_sm_state0));
  (* FSM_ENCODED_STATES = "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_sm_state_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[2]),
        .R(sig_sm_state0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE000E0)) 
    \I_REGISTER_BLOCK/dma_decerr_i_1 
       (.I0(sig_s2mm_decerr),
        .I1(sig_mm2s_decerr),
        .I2(sig_sm_set_err),
        .I3(reg_dma_sg_mode),
        .I4(dma_decerr_reg[1]),
        .I5(dma_decerr_reg_0),
        .O(\sig_s2mm_status_reg_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE000E0)) 
    \I_REGISTER_BLOCK/dma_slverr_i_1 
       (.I0(sig_s2mm_slverr),
        .I1(sig_mm2s_slverr),
        .I2(sig_sm_set_err),
        .I3(reg_dma_sg_mode),
        .I4(dma_decerr_reg[0]),
        .I5(dma_slverr_reg),
        .O(\sig_s2mm_status_reg_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[102]_i_1__0 
       (.I0(sig_cntl2s2mm_cmd_tvalid),
        .I1(reg_dma_sg_mode),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(sig_dm_s2mm_cmd_tready),
        .O(sig_sm_ld_cmd_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \cdma_tvect_out[4]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(sig_mm2s_decerr),
        .I2(sig_s2mm_decerr),
        .O(sig_sm_set_err_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \cdma_tvect_out[5]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(sig_mm2s_slverr),
        .I2(sig_s2mm_slverr),
        .O(sig_sm_set_err_reg_0[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \cdma_tvect_out[6]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(p_0_out),
        .I2(sig_data2all_tlast_error),
        .I3(\sig_mm2s_status_reg_reg[4]_0 ),
        .I4(\sig_s2mm_status_reg_reg[4]_0 ),
        .I5(sig_dm_mm2s_err),
        .O(cdma_tvect_out[2]));
  LUT3 #(
    .INIT(8'hF8)) 
    sig_halt_cmplt_reg_i_1
       (.I0(sig_rst2sgcntl_halt),
        .I1(cdma_tvect_out[0]),
        .I2(sig_cntlr2rst_halt_cmplt),
        .O(sig_halt_cmplt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_i_1_n_0),
        .Q(sig_cntlr2rst_halt_cmplt),
        .R(sig_halt_cmplt_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\sig_mm2s_status_reg_reg[6]_0 [0]),
        .Q(\sig_mm2s_status_reg_reg[4]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\sig_mm2s_status_reg_reg[6]_0 [1]),
        .Q(sig_mm2s_decerr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\sig_mm2s_status_reg_reg[6]_0 [2]),
        .Q(sig_mm2s_slverr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_1 [0]),
        .Q(\sig_s2mm_status_reg_reg[4]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_1 [1]),
        .Q(sig_s2mm_decerr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_1 [2]),
        .Q(sig_s2mm_slverr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_clr_idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_clr_idle_ns),
        .Q(sig_sm_clr_idle_reg_0),
        .R(sig_sm_state0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_cmd_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_clr_idle_reg_0),
        .Q(sig_cntl2s2mm_cmd_tvalid),
        .R(sig_sm_state0));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h20)) 
    sig_sm_pop_mm2s_sts_i_1
       (.I0(Q[1]),
        .I1(reg_dma_sg_mode),
        .I2(sig_dm_mm2s_sts_tvalid),
        .O(sig_sm_pop_mm2s_sts_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_mm2s_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_mm2s_sts_ns),
        .Q(E),
        .R(sig_sm_state0));
  LUT3 #(
    .INIT(8'h20)) 
    sig_sm_pop_s2mm_sts_i_1
       (.I0(Q[2]),
        .I1(reg_dma_sg_mode),
        .I2(sig_dm_s2mm_sts_tvalid),
        .O(sig_sm_pop_s2mm_sts_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_s2mm_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_s2mm_sts_ns),
        .Q(sig_sm_pop_s2mm_sts_reg_0),
        .R(sig_sm_state0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_set_err_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_s2mm_sts_reg_0),
        .Q(sig_sm_set_err),
        .R(sig_sm_state0));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_sm_set_idle_i_1
       (.I0(\FSM_onehot_sig_sm_state_reg_n_0_[0] ),
        .I1(sig_sm_set_err),
        .O(sig_sm_set_idle_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_set_idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_set_idle_ns),
        .Q(cdma_tvect_out[0]),
        .S(sig_sm_state0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_set_ioc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_set_err),
        .Q(cdma_tvect_out[1]),
        .R(sig_sm_state0));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover
   (sig_mmap_reset_reg,
    out,
    sig_posted_to_axi_2_reg,
    m_axi_wvalid,
    sig_rst2all_stop_request,
    m_axi_arburst,
    m_axi_arvalid,
    sig_mm2s_rd_xfer_cmplt,
    sig_s_h_halt_reg,
    m_axi_awburst,
    m_axi_awvalid,
    sig_s2mm_ld_nxt_len,
    m_axi_wlast,
    sig_dm_mm2s_err,
    p_0_out_0,
    sig_dm_mm2s_cmd_tready,
    sig_dm_mm2s_sts_tvalid,
    sig_dm_s2mm_cmd_tready,
    sig_dm_s2mm_sts_tvalid,
    sig_init_reg2,
    \sig_uncom_wrcnt_reg[8] ,
    sig_uncom_wrcnt10_out,
    sig_posted_to_axi_2_reg_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    D,
    sig_good_sin_strm_dbeat,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_sm_clr_idle_ns,
    cntlr2reg_interr_set0,
    sig_data2all_tlast_error,
    sig_dmhalt_cmplt,
    sig_dm_s2mm_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    sig_ftch_sm_state_ns1,
    din,
    m_axi_rready,
    m_axi_bready,
    \sig_next_last_strb_reg_reg[29] ,
    sig_posted_to_axi_2_reg_1,
    DI,
    sig_push_len_fifo,
    sig_pop_len_fifo,
    sig_posted_to_axi_2_reg_2,
    rd_en,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    \sig_s2mm_wr_len_reg[6] ,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_aclk,
    SR,
    sig_s_h_halt_reg_reg,
    sig_s_h_halt_reg_reg_0,
    S,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ,
    m_axi_rlast,
    \sig_uncom_wrcnt_reg[10]_i_4 ,
    \sig_uncom_wrcnt_reg[7]_i_3 ,
    m_axi_arready,
    m_axi_awready,
    reg_dma_sg_mode,
    sig_halt_status,
    sig_uncom_wrcnt0,
    sig_uncom_wrcnt,
    Q,
    sig_sm_clr_idle_reg,
    \FSM_onehot_sig_sm_state_reg[1] ,
    \FSM_onehot_sig_sm_state_reg[1]_0 ,
    sig_ftch_limit_cntr_eqlimit,
    sig_fetch_update_empty,
    ch1_ftch_queue_empty,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    E,
    sig_sgcntl2mm2s_halt,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntlr2reg_new_curdesc_wren,
    p_6_out,
    full,
    m_axi_rvalid,
    m_axi_rresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ,
    m_axi_bvalid,
    m_axi_wready,
    p_0_out,
    data_valid,
    p_4_out,
    dout,
    sig_len_fifo_full,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98] );
  output sig_mmap_reset_reg;
  output out;
  output sig_posted_to_axi_2_reg;
  output m_axi_wvalid;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output sig_mm2s_rd_xfer_cmplt;
  output sig_s_h_halt_reg;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output sig_s2mm_ld_nxt_len;
  output m_axi_wlast;
  output sig_dm_mm2s_err;
  output p_0_out_0;
  output sig_dm_mm2s_cmd_tready;
  output sig_dm_mm2s_sts_tvalid;
  output sig_dm_s2mm_cmd_tready;
  output sig_dm_s2mm_sts_tvalid;
  output sig_init_reg2;
  output [0:0]\sig_uncom_wrcnt_reg[8] ;
  output sig_uncom_wrcnt10_out;
  output [0:0]sig_posted_to_axi_2_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output [10:0]D;
  output sig_good_sin_strm_dbeat;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output sig_sm_clr_idle_ns;
  output cntlr2reg_interr_set0;
  output sig_data2all_tlast_error;
  output sig_dmhalt_cmplt;
  output sig_dm_s2mm_halt_cmplt;
  output sig_dm_mm2s_halt_cmplt;
  output sig_ftch_sm_state_ns1;
  output [32:0]din;
  output m_axi_rready;
  output m_axi_bready;
  output [29:0]\sig_next_last_strb_reg_reg[29] ;
  output [0:0]sig_posted_to_axi_2_reg_1;
  output [0:0]DI;
  output sig_push_len_fifo;
  output sig_pop_len_fifo;
  output [0:0]sig_posted_to_axi_2_reg_2;
  output rd_en;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output [63:0]m_axi_araddr;
  output [6:0]m_axi_arlen;
  output [1:0]m_axi_arsize;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  output [63:0]m_axi_awaddr;
  output [6:0]m_axi_awlen;
  output [1:0]m_axi_awsize;
  output [6:0]\sig_s2mm_wr_len_reg[6] ;
  output [255:0]m_axi_wdata;
  output [31:0]m_axi_wstrb;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_s_h_halt_reg_reg;
  input sig_s_h_halt_reg_reg_0;
  input [7:0]S;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ;
  input m_axi_rlast;
  input [0:0]\sig_uncom_wrcnt_reg[10]_i_4 ;
  input [0:0]\sig_uncom_wrcnt_reg[7]_i_3 ;
  input m_axi_arready;
  input m_axi_awready;
  input reg_dma_sg_mode;
  input sig_halt_status;
  input [10:0]sig_uncom_wrcnt0;
  input [10:0]sig_uncom_wrcnt;
  input [2:0]Q;
  input sig_sm_clr_idle_reg;
  input [0:0]\FSM_onehot_sig_sm_state_reg[1] ;
  input [0:0]\FSM_onehot_sig_sm_state_reg[1]_0 ;
  input sig_ftch_limit_cntr_eqlimit;
  input sig_fetch_update_empty;
  input ch1_ftch_queue_empty;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  input [0:0]E;
  input sig_sgcntl2mm2s_halt;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input p_6_out;
  input full;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  input m_axi_bvalid;
  input m_axi_wready;
  input p_0_out;
  input data_valid;
  input p_4_out;
  input [257:0]dout;
  input sig_len_fifo_full;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input [1:0]m_axi_bresp;
  input [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ;
  input [64:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98] ;

  wire [10:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_sig_sm_state_reg[1] ;
  wire [0:0]\FSM_onehot_sig_sm_state_reg[1]_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_19 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_21 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_22 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_23 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_24 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_8 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_CMD_STATUS/I_CMD_FIFO/sig_init_done ;
  wire [5:5]\I_MSTR_PCC/sig_strbgen_bytes_ireg2 ;
  wire \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire [2:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire [64:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98] ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  wire ch1_ftch_queue_empty;
  wire cntlr2reg_interr_set0;
  wire data_valid;
  wire [32:0]din;
  wire [257:0]dout;
  wire full;
  wire m_axi_aclk;
  wire [63:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [6:0]m_axi_arlen;
  wire m_axi_arready;
  wire [1:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [63:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [6:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [255:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [31:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire out;
  wire p_0_out;
  wire p_0_out_0;
  wire p_4_out;
  wire p_6_out;
  wire rd_en;
  wire reg_dma_sg_mode;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_data2all_tlast_error;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_dmhalt_cmplt;
  wire sig_fetch_update_empty;
  wire sig_ftch_limit_cntr_eqlimit;
  wire sig_ftch_sm_state_ns1;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_status;
  wire sig_init_reg2;
  wire sig_len_fifo_full;
  wire sig_mm2s_rd_xfer_cmplt;
  wire sig_mmap_reset_reg;
  wire [29:0]\sig_next_last_strb_reg_reg[29] ;
  wire sig_pop_len_fifo;
  wire sig_posted_to_axi_2_reg;
  wire [0:0]sig_posted_to_axi_2_reg_0;
  wire [0:0]sig_posted_to_axi_2_reg_1;
  wire [0:0]sig_posted_to_axi_2_reg_2;
  wire sig_push_len_fifo;
  wire sig_rst2all_stop_request;
  wire sig_s2mm_ld_nxt_len;
  wire [6:0]\sig_s2mm_wr_len_reg[6] ;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_sgcntl2mm2s_halt;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sm_clr_idle_ns;
  wire sig_sm_clr_idle_reg;
  wire [10:0]sig_uncom_wrcnt;
  wire [10:0]sig_uncom_wrcnt0;
  wire sig_uncom_wrcnt10_out;
  wire [0:0]\sig_uncom_wrcnt_reg[10]_i_4 ;
  wire [0:0]\sig_uncom_wrcnt_reg[7]_i_3 ;
  wire [0:0]\sig_uncom_wrcnt_reg[8] ;

  nvme_p8c2_axi_cdma_1_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.D(D),
        .DI(DI),
        .E(E),
        .\FSM_onehot_sig_sm_state_reg[4] (sig_dm_s2mm_sts_tvalid),
        .Q(Q),
        .SR(sig_mmap_reset_reg),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ({\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] [94:91],\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98] ,\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] [25:0]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (sig_dm_mm2s_cmd_tready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (sig_dm_mm2s_sts_tvalid),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .din(din),
        .full(full),
        .in(sig_dm_mm2s_err),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .p_6_out(p_6_out),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_coelsc_reg_full_reg(sig_good_sin_strm_dbeat),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_halt_cmplt_reg(SR),
        .sig_init_done(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_2(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_21 ),
        .sig_init_done_reg_0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_22 ),
        .sig_init_done_reg_1(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_23 ),
        .sig_init_done_reg_2(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_24 ),
        .sig_last_mmap_dbeat_reg_reg(sig_mm2s_rd_xfer_cmplt),
        .sig_posted_to_axi_2_reg(sig_uncom_wrcnt10_out),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_posted_to_axi_2_reg_1(sig_posted_to_axi_2_reg_1),
        .sig_posted_to_axi_2_reg_2(sig_posted_to_axi_2_reg_2),
        .\sig_rd_sts_tag_reg_reg[3] (\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .sig_sgcntl2mm2s_halt(sig_sgcntl2mm2s_halt),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sm_clr_idle_ns(sig_sm_clr_idle_ns),
        .sig_sm_clr_idle_reg(sig_dm_s2mm_cmd_tready),
        .sig_sm_clr_idle_reg_0(sig_sm_clr_idle_reg),
        .sig_sm_halt_reg_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_8 ),
        .sig_strbgen_bytes_ireg2(\I_MSTR_PCC/sig_strbgen_bytes_ireg2 ),
        .\sig_strbgen_bytes_ireg2_reg[4] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_19 ),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .\sig_uncom_wrcnt_reg[10] (sig_posted_to_axi_2_reg),
        .\sig_uncom_wrcnt_reg[10]_i_4 (\sig_uncom_wrcnt_reg[10]_i_4 ),
        .\sig_uncom_wrcnt_reg[7]_i_3 (\sig_uncom_wrcnt_reg[7]_i_3 ),
        .\sig_uncom_wrcnt_reg[8] (\sig_uncom_wrcnt_reg[8] ));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.\FSM_onehot_sig_pcc_sm_state_reg[0] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_8 ),
        .\FSM_onehot_sig_sm_state_reg[1] (\FSM_onehot_sig_sm_state_reg[1] ),
        .\FSM_onehot_sig_sm_state_reg[1]_0 (\FSM_onehot_sig_sm_state_reg[1]_0 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] (\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_data2all_tlast_error),
        .\INFERRED_GEN.cnt_i_reg[0] (SR),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .S(S),
        .SR(sig_mmap_reset_reg),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (sig_dm_s2mm_cmd_tready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (sig_dm_s2mm_sts_tvalid),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .cntlr2reg_interr_set0(cntlr2reg_interr_set0),
        .data_valid(data_valid),
        .dout(dout),
        .in(p_0_out_0),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .p_0_out(p_0_out),
        .p_4_out(p_4_out),
        .rd_en(rd_en),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dmhalt_cmplt(sig_dmhalt_cmplt),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_ftch_limit_cntr_eqlimit(sig_ftch_limit_cntr_eqlimit),
        .sig_ftch_sm_state_ns1(sig_ftch_sm_state_ns1),
        .sig_halt_status(sig_halt_status),
        .sig_init_done(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_2(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_reg2_reg(sig_init_reg2),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_mmap_reset_reg_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_19 ),
        .sig_mmap_reset_reg_reg_0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_21 ),
        .sig_mmap_reset_reg_reg_1(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_22 ),
        .sig_mmap_reset_reg_reg_2(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_23 ),
        .sig_mmap_reset_reg_reg_3(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_24 ),
        .\sig_next_last_strb_reg_reg[29] (\sig_next_last_strb_reg_reg[29] ),
        .sig_pop_len_fifo(sig_pop_len_fifo),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_s2mm_wr_len_reg[6] (\sig_s2mm_wr_len_reg[6] ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg_0),
        .sig_sgcntl2mm2s_halt(sig_sgcntl2mm2s_halt),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_strbgen_bytes_ireg2(\I_MSTR_PCC/sig_strbgen_bytes_ireg2 ));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover_addr_cntl
   (out,
    sig_posted_to_axi_reg_0,
    FIFO_Full_reg,
    m_axi_arburst,
    m_axi_arvalid,
    sig_init_done_1,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    sig_calc_error_reg_reg_0,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    sig_init_done_reg,
    m_axi_arready,
    sig_addr_reg_empty_reg_0,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    p_6_out,
    sig_halt_reg_dly3,
    in);
  output out;
  output sig_posted_to_axi_reg_0;
  output FIFO_Full_reg;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output sig_init_done_1;
  output sig_wr_fifo;
  output sig_inhibit_rdy_n;
  output sig_calc_error_reg_reg_0;
  output [63:0]m_axi_araddr;
  output [6:0]m_axi_arlen;
  output [1:0]m_axi_arsize;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input sig_init_done_reg;
  input m_axi_arready;
  input sig_addr_reg_empty_reg_0;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input p_6_out;
  input sig_halt_reg_dly3;
  input [72:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [72:0]in;
  wire m_axi_aclk;
  wire [63:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [6:0]m_axi_arlen;
  wire m_axi_arready;
  wire [1:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [82:4]p_1_out;
  wire p_6_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg_0;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_i_1__1_n_0;
  wire sig_calc_error_reg_reg_0;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_init_done_1;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi_2;
  assign sig_posted_to_axi_reg_0 = sig_posted_to_axi;
  nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1_26 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({p_1_out[82],p_1_out[79:78],p_1_out[76],p_1_out[74:4]}),
        .p_6_out(p_6_out),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_addr_valid_reg_i_1__1
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_arready),
        .I3(sig_addr_reg_empty_reg_0),
        .O(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(m_axi_arvalid),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[82]),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h1FFF)) 
    sig_halt_cmplt_i_2__1
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_dly3),
        .I3(sig_data2addr_stop_req),
        .O(sig_calc_error_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_araddr[0]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_araddr[10]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_araddr[11]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_araddr[12]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_araddr[13]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_araddr[14]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_araddr[15]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_araddr[16]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_araddr[17]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_araddr[18]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_araddr[19]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_araddr[1]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_araddr[20]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_araddr[21]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_araddr[22]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_araddr[23]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_araddr[24]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_araddr[25]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_araddr[26]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_araddr[27]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_araddr[28]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_araddr[29]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_araddr[2]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_araddr[30]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_araddr[31]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_araddr[32]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_araddr[33]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_araddr[34]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[39]),
        .Q(m_axi_araddr[35]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[40]),
        .Q(m_axi_araddr[36]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[41]),
        .Q(m_axi_araddr[37]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[42]),
        .Q(m_axi_araddr[38]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[43]),
        .Q(m_axi_araddr[39]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_araddr[3]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[44]),
        .Q(m_axi_araddr[40]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_araddr[41]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[46]),
        .Q(m_axi_araddr[42]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_araddr[43]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[48]),
        .Q(m_axi_araddr[44]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[49]),
        .Q(m_axi_araddr[45]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(m_axi_araddr[46]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[51]),
        .Q(m_axi_araddr[47]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[52]),
        .Q(m_axi_araddr[48]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[53]),
        .Q(m_axi_araddr[49]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_araddr[4]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[54]),
        .Q(m_axi_araddr[50]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[55]),
        .Q(m_axi_araddr[51]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[56]),
        .Q(m_axi_araddr[52]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[57]),
        .Q(m_axi_araddr[53]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[58]),
        .Q(m_axi_araddr[54]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[59]),
        .Q(m_axi_araddr[55]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[60]),
        .Q(m_axi_araddr[56]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[61]),
        .Q(m_axi_araddr[57]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[62]),
        .Q(m_axi_araddr[58]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[63]),
        .Q(m_axi_araddr[59]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_araddr[5]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[64]),
        .Q(m_axi_araddr[60]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[65]),
        .Q(m_axi_araddr[61]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[66]),
        .Q(m_axi_araddr[62]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[67]),
        .Q(m_axi_araddr[63]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_araddr[6]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_araddr[7]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_araddr[8]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_araddr[9]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[79]),
        .Q(m_axi_arburst),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[68]),
        .Q(m_axi_arlen[0]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[69]),
        .Q(m_axi_arlen[1]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[70]),
        .Q(m_axi_arlen[2]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[71]),
        .Q(m_axi_arlen[3]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[72]),
        .Q(m_axi_arlen[4]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[73]),
        .Q(m_axi_arlen[5]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[74]),
        .Q(m_axi_arlen[6]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[76]),
        .Q(m_axi_arsize[0]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[78]),
        .Q(m_axi_arsize[1]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_addr_cntl__parameterized0
   (sig_posted_to_axi_2_reg_0,
    out,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_awburst,
    m_axi_awvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_pop_len_fifo,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_aclk,
    sig_init_done_reg,
    m_axi_awready,
    sig_addr_reg_empty_reg_0,
    p_12_out,
    sig_halt_reg,
    sig_posted_to_axi_2_reg_1,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    in);
  output sig_posted_to_axi_2_reg_0;
  output out;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_pop_len_fifo;
  output [63:0]m_axi_awaddr;
  output [6:0]m_axi_awlen;
  output [1:0]m_axi_awsize;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_aclk;
  input sig_init_done_reg;
  input m_axi_awready;
  input sig_addr_reg_empty_reg_0;
  input p_12_out;
  input sig_halt_reg;
  input sig_posted_to_axi_2_reg_1;
  input p_4_out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input [72:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [72:0]in;
  wire m_axi_aclk;
  wire [63:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [6:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire p_12_out;
  wire [82:4]p_1_out;
  wire p_4_out;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg_0;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_i_1__2_n_0;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_pop_len_fifo;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_reg_1;
  wire sig_push_addr_reg1_out;

  assign out = sig_posted_to_axi;
  assign sig_posted_to_axi_2_reg_0 = sig_posted_to_axi_2;
  nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({p_1_out[82],p_1_out[79:78],p_1_out[76],p_1_out[74:4]}),
        .p_12_out(p_12_out),
        .p_4_out(p_4_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg_1),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[2]_i_2__2 
       (.I0(sig_posted_to_axi_2),
        .I1(\INFERRED_GEN.cnt_i_reg[2] ),
        .O(sig_pop_len_fifo));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_addr_valid_reg_i_1__2
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_awready),
        .I3(sig_addr_reg_empty_reg_0),
        .O(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .Q(m_axi_awvalid),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[82]),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_awaddr[0]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_awaddr[10]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_awaddr[11]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_awaddr[12]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_awaddr[13]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_awaddr[14]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_awaddr[15]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_awaddr[16]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_awaddr[17]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_awaddr[18]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_awaddr[19]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_awaddr[1]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_awaddr[20]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_awaddr[21]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_awaddr[22]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_awaddr[23]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_awaddr[24]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_awaddr[25]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_awaddr[26]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_awaddr[27]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_awaddr[28]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_awaddr[29]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_awaddr[2]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_awaddr[30]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_awaddr[31]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_awaddr[32]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_awaddr[33]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_awaddr[34]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[39]),
        .Q(m_axi_awaddr[35]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[40]),
        .Q(m_axi_awaddr[36]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[41]),
        .Q(m_axi_awaddr[37]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[42]),
        .Q(m_axi_awaddr[38]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[43]),
        .Q(m_axi_awaddr[39]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_awaddr[3]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[44]),
        .Q(m_axi_awaddr[40]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_awaddr[41]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[46]),
        .Q(m_axi_awaddr[42]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_awaddr[43]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[48]),
        .Q(m_axi_awaddr[44]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[49]),
        .Q(m_axi_awaddr[45]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(m_axi_awaddr[46]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[51]),
        .Q(m_axi_awaddr[47]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[52]),
        .Q(m_axi_awaddr[48]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[53]),
        .Q(m_axi_awaddr[49]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_awaddr[4]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[54]),
        .Q(m_axi_awaddr[50]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[55]),
        .Q(m_axi_awaddr[51]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[56]),
        .Q(m_axi_awaddr[52]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[57]),
        .Q(m_axi_awaddr[53]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[58]),
        .Q(m_axi_awaddr[54]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[59]),
        .Q(m_axi_awaddr[55]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[60]),
        .Q(m_axi_awaddr[56]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[61]),
        .Q(m_axi_awaddr[57]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[62]),
        .Q(m_axi_awaddr[58]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[63]),
        .Q(m_axi_awaddr[59]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_awaddr[5]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[64]),
        .Q(m_axi_awaddr[60]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[65]),
        .Q(m_axi_awaddr[61]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[66]),
        .Q(m_axi_awaddr[62]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[67]),
        .Q(m_axi_awaddr[63]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_awaddr[6]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_awaddr[7]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_awaddr[8]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_awaddr[9]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[79]),
        .Q(m_axi_awburst),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[68]),
        .Q(m_axi_awlen[0]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[69]),
        .Q(m_axi_awlen[1]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[70]),
        .Q(m_axi_awlen[2]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[71]),
        .Q(m_axi_awlen[3]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[72]),
        .Q(m_axi_awlen[4]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[73]),
        .Q(m_axi_awlen[5]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[74]),
        .Q(m_axi_awlen[6]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[76]),
        .Q(m_axi_awsize[0]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[78]),
        .Q(m_axi_awsize[1]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover_cmd_status
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2wsc_status_ready,
    sig_init_reg2_reg,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_ftch_sm_state_ns1,
    Q,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    reg_dma_sg_mode,
    sig_halt_status,
    sig_dm_mm2s_cmd_tready,
    sig_ftch_limit_cntr_eqlimit,
    sig_fetch_update_empty,
    ch1_ftch_queue_empty,
    sig_wsc2stat_status_valid,
    sig_init_done_reg,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_sgcntl2mm2s_halt,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_cntl2s2mm_cmd_tvalid,
    p_0_out,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ,
    D);
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2wsc_status_ready;
  output sig_init_reg2_reg;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output sig_ftch_sm_state_ns1;
  output [95:0]Q;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  input [0:0]sig_init_reg2_reg_0;
  input sig_init_reg2_reg_1;
  input reg_dma_sg_mode;
  input sig_halt_status;
  input sig_dm_mm2s_cmd_tready;
  input sig_ftch_limit_cntr_eqlimit;
  input sig_fetch_update_empty;
  input ch1_ftch_queue_empty;
  input sig_wsc2stat_status_valid;
  input sig_init_done_reg;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input sig_sgcntl2mm2s_halt;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input sig_cntl2s2mm_cmd_tvalid;
  input p_0_out;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  input [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ;
  input [6:0]D;

  wire [6:0]D;
  wire I_CMD_FIFO_n_5;
  wire [95:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  wire ch1_ftch_queue_empty;
  wire m_axi_aclk;
  wire p_0_out;
  wire reg_dma_sg_mode;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_fetch_update_empty;
  wire sig_ftch_limit_cntr_eqlimit;
  wire sig_ftch_sm_state_ns1;
  wire sig_halt_status;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_reg2_reg;
  wire [0:0]sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_sgcntl2mm2s_halt;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;

  nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (sig_init_reg2_reg_0),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_3 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 (sig_init_done_reg),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ),
        .m_axi_aclk(m_axi_aclk),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_halt_status(sig_halt_status),
        .sig_init_done(sig_init_done_0),
        .sig_init_done_reg_0(I_CMD_FIFO_n_5),
        .sig_sgcntl2mm2s_halt(sig_sgcntl2mm2s_halt),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo I_CMD_FIFO
       (.Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_ftch_limit_cntr_eqlimit(sig_ftch_limit_cntr_eqlimit),
        .sig_ftch_sm_state_ns1(sig_ftch_sm_state_ns1),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_init_reg2_reg_1(sig_init_reg2_reg_0),
        .sig_init_reg2_reg_2(sig_init_reg2_reg_1),
        .sig_mmap_reset_reg_reg(I_CMD_FIFO_n_5),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_cmd_status_20
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2rsc_status_ready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_sm_clr_idle_ns,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    sig_init_done_reg,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ,
    sig_init_done_reg_0,
    Q,
    \FSM_onehot_sig_sm_state_reg[4] ,
    reg_dma_sg_mode,
    sig_sm_clr_idle_reg,
    sig_sm_clr_idle_reg_0,
    sig_rsc2stat_status_valid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 ,
    E,
    sig_sgcntl2mm2s_halt,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntlr2reg_new_curdesc_wren,
    p_0_out,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 ,
    D);
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2rsc_status_ready;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output sig_sm_clr_idle_ns;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output [95:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  input sig_init_done_reg;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  input sig_init_done_reg_0;
  input [2:0]Q;
  input \FSM_onehot_sig_sm_state_reg[4] ;
  input reg_dma_sg_mode;
  input sig_sm_clr_idle_reg;
  input sig_sm_clr_idle_reg_0;
  input sig_rsc2stat_status_valid;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 ;
  input [0:0]E;
  input sig_sgcntl2mm2s_halt;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input p_0_out;
  input [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]E;
  wire \FSM_onehot_sig_sm_state_reg[4] ;
  wire [2:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire [95:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ;
  wire [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 ;
  wire m_axi_aclk;
  wire p_0_out;
  wire reg_dma_sg_mode;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_sgcntl2mm2s_halt;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sm_clr_idle_ns;
  wire sig_sm_clr_idle_reg;
  wire sig_sm_clr_idle_reg_0;
  wire sig_stat2rsc_status_ready;

  nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0_24 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .\FSM_onehot_sig_sm_state_reg[4] (\FSM_onehot_sig_sm_state_reg[4] ),
        .Q(Q[2:1]),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2rsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 ),
        .m_axi_aclk(m_axi_aclk),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sgcntl2mm2s_halt(sig_sgcntl2mm2s_halt));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo_25 I_CMD_FIFO
       (.E(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .Q(Q[0]),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sm_clr_idle_ns(sig_sm_clr_idle_ns),
        .sig_sm_clr_idle_reg(sig_sm_clr_idle_reg),
        .sig_sm_clr_idle_reg_0(sig_sm_clr_idle_reg_0));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_init_reg2_reg_0,
    sig_ftch_sm_state_ns1,
    sig_mmap_reset_reg_reg,
    Q,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    sig_dm_mm2s_cmd_tready,
    reg_dma_sg_mode,
    sig_ftch_limit_cntr_eqlimit,
    sig_fetch_update_empty,
    ch1_ftch_queue_empty,
    sig_init_done_reg_0,
    sig_init_done_0,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_cntl2s2mm_cmd_tvalid,
    p_0_out,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output sig_init_reg2_reg_0;
  output sig_ftch_sm_state_ns1;
  output sig_mmap_reset_reg_reg;
  output [95:0]Q;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input [0:0]sig_init_reg2_reg_1;
  input sig_init_reg2_reg_2;
  input sig_dm_mm2s_cmd_tready;
  input reg_dma_sg_mode;
  input sig_ftch_limit_cntr_eqlimit;
  input sig_fetch_update_empty;
  input ch1_ftch_queue_empty;
  input sig_init_done_reg_0;
  input sig_init_done_0;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input sig_cntl2s2mm_cmd_tvalid;
  input p_0_out;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  input [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 ;

  wire [95:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  wire [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire ch1_ftch_queue_empty;
  wire m_axi_aclk;
  wire p_0_out;
  wire reg_dma_sg_mode;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_fetch_update_empty;
  wire sig_ftch_limit_cntr_eqlimit;
  wire sig_ftch_sm_state_ns1;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_i_1__9_n_0;
  wire sig_init_done_reg_0;
  wire sig_init_reg2_reg_0;
  wire [0:0]sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_mmap_reset_reg_reg;
  wire sig_sgcntlr2reg_new_curdesc_wren;

  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \FSM_sequential_sig_ftch_sm_state[1]_i_2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_dm_mm2s_cmd_tready),
        .I2(reg_dma_sg_mode),
        .I3(sig_ftch_limit_cntr_eqlimit),
        .I4(sig_fetch_update_empty),
        .I5(ch1_ftch_queue_empty),
        .O(sig_ftch_sm_state_ns1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [0]),
        .Q(Q[0]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[100] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [92]),
        .Q(Q[93]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[101] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [93]),
        .Q(Q[94]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [94]),
        .Q(Q[95]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [10]),
        .Q(Q[10]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [11]),
        .Q(Q[11]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [12]),
        .Q(Q[12]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [13]),
        .Q(Q[13]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [14]),
        .Q(Q[14]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [15]),
        .Q(Q[15]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [16]),
        .Q(Q[16]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [17]),
        .Q(Q[17]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [18]),
        .Q(Q[18]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [19]),
        .Q(Q[19]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [1]),
        .Q(Q[1]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [20]),
        .Q(Q[20]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [21]),
        .Q(Q[21]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [22]),
        .Q(Q[22]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [23]),
        .Q(Q[23]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [24]),
        .Q(Q[24]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [25]),
        .Q(Q[25]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [26]),
        .Q(Q[26]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [2]),
        .Q(Q[2]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(1'b1),
        .Q(Q[27]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [27]),
        .Q(Q[28]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [28]),
        .Q(Q[29]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [29]),
        .Q(Q[30]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [30]),
        .Q(Q[31]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [31]),
        .Q(Q[32]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [3]),
        .Q(Q[3]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [32]),
        .Q(Q[33]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [33]),
        .Q(Q[34]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [34]),
        .Q(Q[35]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [35]),
        .Q(Q[36]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [36]),
        .Q(Q[37]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [37]),
        .Q(Q[38]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [38]),
        .Q(Q[39]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [39]),
        .Q(Q[40]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [40]),
        .Q(Q[41]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [41]),
        .Q(Q[42]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [4]),
        .Q(Q[4]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [42]),
        .Q(Q[43]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [43]),
        .Q(Q[44]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [44]),
        .Q(Q[45]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [45]),
        .Q(Q[46]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [46]),
        .Q(Q[47]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [47]),
        .Q(Q[48]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [48]),
        .Q(Q[49]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [49]),
        .Q(Q[50]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [50]),
        .Q(Q[51]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [51]),
        .Q(Q[52]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [5]),
        .Q(Q[5]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [52]),
        .Q(Q[53]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [53]),
        .Q(Q[54]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [54]),
        .Q(Q[55]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [55]),
        .Q(Q[56]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [56]),
        .Q(Q[57]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [57]),
        .Q(Q[58]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [58]),
        .Q(Q[59]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [59]),
        .Q(Q[60]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [60]),
        .Q(Q[61]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [61]),
        .Q(Q[62]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [6]),
        .Q(Q[6]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [62]),
        .Q(Q[63]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[71] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [63]),
        .Q(Q[64]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [64]),
        .Q(Q[65]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[73] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [65]),
        .Q(Q[66]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[74] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [66]),
        .Q(Q[67]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[75] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [67]),
        .Q(Q[68]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[76] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [68]),
        .Q(Q[69]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[77] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [69]),
        .Q(Q[70]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[78] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [70]),
        .Q(Q[71]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[79] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [71]),
        .Q(Q[72]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [7]),
        .Q(Q[7]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[80] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [72]),
        .Q(Q[73]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [73]),
        .Q(Q[74]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [74]),
        .Q(Q[75]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[83] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [75]),
        .Q(Q[76]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [76]),
        .Q(Q[77]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [77]),
        .Q(Q[78]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[86] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [78]),
        .Q(Q[79]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[87] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [79]),
        .Q(Q[80]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [80]),
        .Q(Q[81]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[89] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [81]),
        .Q(Q[82]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [8]),
        .Q(Q[8]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[90] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [82]),
        .Q(Q[83]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[91] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [83]),
        .Q(Q[84]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[92] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [84]),
        .Q(Q[85]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[93] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [85]),
        .Q(Q[86]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[94] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [86]),
        .Q(Q[87]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [87]),
        .Q(Q[88]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [88]),
        .Q(Q[89]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[97] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [89]),
        .Q(Q[90]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [90]),
        .Q(Q[91]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[99] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [91]),
        .Q(Q[92]),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [9]),
        .Q(Q[9]),
        .R(sig_init_reg2_reg_1));
  LUT5 #(
    .INIT(32'hFFFF202A)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(reg_dma_sg_mode),
        .I3(sig_cntl2s2mm_cmd_tvalid),
        .I4(p_0_out),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_init_reg2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__10
       (.I0(sig_init_reg2_reg_2),
        .I1(sig_init_reg2_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_0),
        .O(sig_mmap_reset_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__9
       (.I0(sig_init_reg2_reg_2),
        .I1(sig_init_reg2_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__9_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_reg2_reg_2),
        .Q(sig_init_reg2_reg_0),
        .S(sig_init_reg2_reg_1));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo_25
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_sm_clr_idle_ns,
    E,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 ,
    sig_init_done_reg_0,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ,
    Q,
    reg_dma_sg_mode,
    sig_sm_clr_idle_reg,
    sig_sm_clr_idle_reg_0,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntlr2reg_new_curdesc_wren,
    p_0_out,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output sig_sm_clr_idle_ns;
  output [0:0]E;
  output [95:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 ;
  input sig_init_done_reg_0;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  input [0:0]Q;
  input reg_dma_sg_mode;
  input sig_sm_clr_idle_reg;
  input sig_sm_clr_idle_reg_0;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input p_0_out;
  input [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  wire [95:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 ;
  wire [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_aclk;
  wire p_0_out;
  wire reg_dma_sg_mode;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sm_clr_idle_ns;
  wire sig_sm_clr_idle_reg;
  wire sig_sm_clr_idle_reg_0;

  LUT4 #(
    .INIT(16'hA808)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[102]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_cntl2s2mm_cmd_tvalid),
        .I2(reg_dma_sg_mode),
        .I3(sig_sgcntlr2reg_new_curdesc_wren),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [0]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [0]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[100] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [92]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [93]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[101] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [93]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [94]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [94]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [95]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [10]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [10]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [11]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [11]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [12]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [12]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [13]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [13]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [14]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [14]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [15]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [15]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [16]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [16]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [17]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [17]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [18]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [18]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [19]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [19]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [1]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [1]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [20]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [20]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [21]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [21]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [22]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [22]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [23]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [23]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [24]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [24]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [25]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [25]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [26]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [26]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [2]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [2]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [27]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [27]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [28]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [28]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [29]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [29]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [30]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [30]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [31]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [31]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [32]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [3]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [3]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [32]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [33]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [33]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [34]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [34]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [35]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [35]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [36]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [36]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [37]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [37]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [38]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [38]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [39]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [39]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [40]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [40]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [41]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [41]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [42]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [4]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [4]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [42]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [43]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [43]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [44]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [44]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [45]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [45]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [46]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [46]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [47]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [47]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [48]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [48]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [49]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [49]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [50]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [50]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [51]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [51]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [52]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [5]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [5]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [52]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [53]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [53]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [54]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [54]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [55]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [55]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [56]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [56]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [57]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [57]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [58]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [58]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [59]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [59]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [60]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [60]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [61]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [61]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [62]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [6]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [6]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [62]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [63]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[71] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [63]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [64]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [64]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [65]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[73] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [65]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [66]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[74] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [66]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [67]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[75] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [67]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [68]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[76] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [68]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [69]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[77] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [69]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [70]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[78] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [70]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [71]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[79] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [71]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [72]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [7]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [7]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[80] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [72]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [73]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [73]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [74]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [74]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [75]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[83] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [75]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [76]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [76]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [77]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [77]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [78]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[86] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [78]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [79]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[87] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [79]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [80]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [80]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [81]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[89] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [81]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [82]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [8]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [8]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[90] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [82]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [83]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[91] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [83]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [84]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[92] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [84]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [85]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[93] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [85]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [86]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[94] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [86]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [87]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [87]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [88]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [88]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [89]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[97] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [89]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [90]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [90]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [91]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[99] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [91]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [92]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_1 [9]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 [9]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 
       (.I0(sig_sgcntlr2reg_new_curdesc_wren),
        .I1(reg_dma_sg_mode),
        .I2(sig_cntl2s2mm_cmd_tvalid),
        .I3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I4(p_0_out),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_sm_clr_idle_i_1
       (.I0(Q),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(reg_dma_sg_mode),
        .I3(sig_sm_clr_idle_reg),
        .I4(sig_sm_clr_idle_reg_0),
        .O(sig_sm_clr_idle_ns));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    sig_init_done_reg_0,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    reg_dma_sg_mode,
    sig_halt_status,
    sig_wsc2stat_status_valid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ,
    sig_sgcntl2mm2s_halt,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_3 ,
    D);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  input sig_init_done_reg_0;
  input m_axi_aclk;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input reg_dma_sg_mode;
  input sig_halt_status;
  input sig_wsc2stat_status_valid;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 ;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  input sig_sgcntl2mm2s_halt;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_3 ;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_3 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 ;
  wire m_axi_aclk;
  wire p_0_out;
  wire reg_dma_sg_mode;
  wire sig_halt_status;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_regfifo;
  wire sig_sgcntl2mm2s_halt;
  wire sig_wsc2stat_status_valid;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sig_sts_sm_state[0]_i_3 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(reg_dma_sg_mode),
        .I2(sig_halt_status),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [0]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [1]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [2]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [3]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[4]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [4]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[5]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [5]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[6]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [6]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 
       (.I0(p_0_out),
        .I1(sig_wsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEEEEEEEAAAAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1 
       (.I0(sig_init_done),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ),
        .I3(sig_sgcntl2mm2s_halt),
        .I4(reg_dma_sg_mode),
        .I5(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_3 ),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ));
  LUT5 #(
    .INIT(32'h0000F800)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4 
       (.I0(sig_wsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ),
        .I4(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 ),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized0_24
   (sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    sig_init_done_reg_0,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ,
    Q,
    \FSM_onehot_sig_sm_state_reg[4] ,
    reg_dma_sg_mode,
    sig_rsc2stat_status_valid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 ,
    E,
    sig_sgcntl2mm2s_halt,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    D);
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  input sig_init_done_reg_0;
  input m_axi_aclk;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  input [1:0]Q;
  input \FSM_onehot_sig_sm_state_reg[4] ;
  input reg_dma_sg_mode;
  input sig_rsc2stat_status_valid;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 ;
  input [0:0]E;
  input sig_sgcntl2mm2s_halt;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]E;
  wire \FSM_onehot_sig_sm_state_reg[4] ;
  wire [1:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 ;
  wire m_axi_aclk;
  wire p_0_out;
  wire reg_dma_sg_mode;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_push_regfifo;
  wire sig_rsc2stat_status_valid;
  wire sig_sgcntl2mm2s_halt;

  LUT5 #(
    .INIT(32'hFF8F0088)) 
    \FSM_onehot_sig_sm_state[4]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(Q[0]),
        .I2(\FSM_onehot_sig_sm_state_reg[4] ),
        .I3(reg_dma_sg_mode),
        .I4(Q[1]),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_rsc2stat_status_valid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [0]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [1]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [2]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [3]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[4]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [4]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[5]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [5]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[6]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [6]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 
       (.I0(p_0_out),
        .I1(sig_rsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEEEEEEEAAAAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0 
       (.I0(sig_init_done_0),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(E),
        .I3(sig_sgcntl2mm2s_halt),
        .I4(reg_dma_sg_mode),
        .I5(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000F800)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3 
       (.I0(sig_rsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ),
        .I4(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 ),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    sig_push_addr_reg1_out,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_aclk,
    sig_init_done_reg_0,
    p_12_out,
    sig_halt_reg,
    sig_posted_to_axi_2_reg,
    sig_addr_reg_empty,
    p_4_out,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output sig_push_addr_reg1_out;
  output sig_calc_error_reg_reg;
  output [74:0]out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input p_12_out;
  input sig_halt_reg;
  input sig_posted_to_axi_2_reg;
  input sig_addr_reg_empty;
  input p_4_out;
  input [72:0]in;

  wire FIFO_Full_reg;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [72:0]in;
  wire m_axi_aclk;
  wire [74:0]out;
  wire p_12_out;
  wire p_4_out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n_reg_0),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_12_out(p_12_out),
        .p_4_out(p_4_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized1_26
   (FIFO_Full_reg,
    sig_init_done_1,
    sel,
    sig_push_addr_reg1_out,
    sig_inhibit_rdy_n_reg_0,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    sig_init_done_reg_0,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    p_6_out,
    sig_addr_reg_empty,
    in);
  output FIFO_Full_reg;
  output sig_init_done_1;
  output sel;
  output sig_push_addr_reg1_out;
  output sig_inhibit_rdy_n_reg_0;
  output sig_calc_error_reg_reg;
  output [74:0]out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input p_6_out;
  input sig_addr_reg_empty;
  input [72:0]in;

  wire FIFO_Full_reg;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [72:0]in;
  wire m_axi_aclk;
  wire [74:0]out;
  wire p_6_out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done_1;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1_27 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_6_out(p_6_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_push_addr_reg1_out),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_1),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done_2,
    SR,
    sig_push_dqual_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_first_dbeat_reg,
    sel,
    sig_inhibit_rdy_n_reg_0,
    E,
    D,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    sig_init_done_reg_0,
    m_axi_rlast,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_first_dbeat,
    sig_mstr2data_cmd_valid,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    sig_ld_new_cmd_reg,
    sig_dqual_reg_empty_reg_0,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    \sig_dbeat_cntr[7]_i_3__0 ,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_rvalid,
    \sig_dbeat_cntr[7]_i_3__0_0 ,
    sig_dqual_reg_full,
    sig_last_dbeat_reg,
    in);
  output FIFO_Full_reg;
  output sig_init_done_2;
  output [0:0]SR;
  output sig_push_dqual_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_first_dbeat_reg;
  output sel;
  output sig_inhibit_rdy_n_reg_0;
  output [0:0]E;
  output [7:0]D;
  output [71:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_coelsc_reg_full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input m_axi_rlast;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat;
  input sig_mstr2data_cmd_valid;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_ld_new_cmd_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]\sig_dbeat_cntr[7]_i_3__0 ;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_rvalid;
  input \sig_dbeat_cntr[7]_i_3__0_0 ;
  input sig_dqual_reg_full;
  input sig_last_dbeat_reg;
  input [78:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [78:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire [71:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_coelsc_reg_full_reg;
  wire [2:0]\sig_dbeat_cntr[7]_i_3__0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_0 ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done_2;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_coelsc_reg_full_reg(sig_coelsc_reg_full_reg),
        .\sig_dbeat_cntr[7]_i_3__0 (\sig_dbeat_cntr[7]_i_3__0 ),
        .\sig_dbeat_cntr[7]_i_3__0_0 (\sig_dbeat_cntr[7]_i_3__0_0 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_2),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized3
   (sig_init_done,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[3] ,
    m_axi_bready,
    E,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_aclk,
    sig_init_done_reg_0,
    Q,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_bready_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_bvalid,
    m_axi_bresp);
  output sig_init_done;
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output m_axi_bready;
  output [0:0]E;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input [3:0]Q;
  input out;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_bready_0;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire m_axi_bready_0;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bready_0(m_axi_bready_0),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized4
   (FIFO_Full_reg,
    sig_init_done_0,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_inhibit_rdy_n_reg_0,
    D,
    E,
    sig_push_coelsc_reg,
    out,
    p_4_out,
    sig_data2wsc_cmd_cmplt_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_aclk,
    sig_init_done_reg_0,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \sig_wdc_statcnt_reg[0] ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg;
  output sig_init_done_0;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output sig_inhibit_rdy_n_reg_0;
  output [2:0]D;
  output [0:0]E;
  output sig_push_coelsc_reg;
  output [5:0]out;
  output p_4_out;
  output sig_data2wsc_cmd_cmplt_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [3:0]\sig_wdc_statcnt_reg[0] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:6]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire [3:0]\sig_wdc_statcnt_reg[0] ;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[0] (\sig_wdc_statcnt_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized5
   (FIFO_Full_reg,
    sig_init_done,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_push_dqual_reg,
    sig_inhibit_rdy_n_reg_0,
    sig_first_dbeat_reg,
    sig_s_ready_out_reg,
    E,
    D,
    out,
    sig_wr_fifo,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_aclk,
    sig_init_done_reg_0,
    sig_last_mmap_dbeat,
    sig_first_dbeat_reg_0,
    p_1_out,
    sig_first_dbeat_reg_1,
    sig_first_dbeat_reg_2,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg,
    Q,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[4] ,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_next_calc_error_reg_i_3__0,
    data_valid,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_next_calc_error_reg_i_4__0,
    sig_last_dbeat_reg,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_push_dqual_reg;
  output sig_inhibit_rdy_n_reg_0;
  output sig_first_dbeat_reg;
  output sig_s_ready_out_reg;
  output [0:0]E;
  output [7:0]D;
  output [71:0]out;
  output sig_wr_fifo;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output FIFO_Full_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input sig_last_mmap_dbeat;
  input sig_first_dbeat_reg_0;
  input p_1_out;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat_reg_2;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg;
  input [7:0]Q;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_next_calc_error_reg_i_3__0;
  input data_valid;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_next_calc_error_reg_i_4__0;
  input sig_last_dbeat_reg;
  input [78:0]sig_next_calc_error_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire data_valid;
  wire m_axi_aclk;
  wire [71:0]out;
  wire p_1_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3__0;
  wire [2:0]sig_next_calc_error_reg_i_4__0;
  wire [78:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .data_valid(data_valid),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_1_out(p_1_out),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_2),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_push_dqual_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_i_3__0(sig_next_calc_error_reg_i_3__0),
        .sig_next_calc_error_reg_i_4__0(sig_next_calc_error_reg_i_4__0),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s2mm_ld_nxt_len_reg(sig_inhibit_rdy_n_reg_0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover_mm2s_full_wrap
   (out,
    sig_rst2all_stop_request,
    m_axi_arburst,
    m_axi_arvalid,
    sig_last_mmap_dbeat_reg_reg,
    in,
    sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_init_done_1,
    sig_init_done_2,
    \sig_uncom_wrcnt_reg[8] ,
    sig_posted_to_axi_2_reg,
    sig_posted_to_axi_2_reg_0,
    D,
    sig_coelsc_reg_full_reg,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_sm_clr_idle_ns,
    sig_strbgen_bytes_ireg2,
    din,
    m_axi_rready,
    sig_posted_to_axi_2_reg_1,
    DI,
    sig_posted_to_axi_2_reg_2,
    sig_dm_mm2s_halt_cmplt,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    SR,
    m_axi_aclk,
    sig_halt_cmplt_reg,
    sig_s_h_halt_reg_reg,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    \sig_rd_sts_tag_reg_reg[3] ,
    m_axi_rlast,
    \sig_uncom_wrcnt_reg[10]_i_4 ,
    \sig_uncom_wrcnt_reg[7]_i_3 ,
    m_axi_arready,
    \sig_uncom_wrcnt_reg[10] ,
    sig_uncom_wrcnt0,
    sig_uncom_wrcnt,
    Q,
    \FSM_onehot_sig_sm_state_reg[4] ,
    reg_dma_sg_mode,
    sig_sm_clr_idle_reg,
    sig_sm_clr_idle_reg_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    E,
    sig_sgcntl2mm2s_halt,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_sm_halt_reg_reg,
    p_6_out,
    full,
    m_axi_rvalid,
    m_axi_rresp,
    \sig_strbgen_bytes_ireg2_reg[4] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] );
  output out;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output sig_last_mmap_dbeat_reg_reg;
  output [0:0]in;
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_init_done_1;
  output sig_init_done_2;
  output [0:0]\sig_uncom_wrcnt_reg[8] ;
  output sig_posted_to_axi_2_reg;
  output [0:0]sig_posted_to_axi_2_reg_0;
  output [10:0]D;
  output sig_coelsc_reg_full_reg;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output sig_sm_clr_idle_ns;
  output [0:0]sig_strbgen_bytes_ireg2;
  output [32:0]din;
  output m_axi_rready;
  output [0:0]sig_posted_to_axi_2_reg_1;
  output [0:0]DI;
  output [0:0]sig_posted_to_axi_2_reg_2;
  output sig_dm_mm2s_halt_cmplt;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output [63:0]m_axi_araddr;
  output [6:0]m_axi_arlen;
  output [1:0]m_axi_arsize;
  input [0:0]SR;
  input m_axi_aclk;
  input [0:0]sig_halt_cmplt_reg;
  input sig_s_h_halt_reg_reg;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input sig_init_done_reg_1;
  input sig_init_done_reg_2;
  input \sig_rd_sts_tag_reg_reg[3] ;
  input m_axi_rlast;
  input [0:0]\sig_uncom_wrcnt_reg[10]_i_4 ;
  input [0:0]\sig_uncom_wrcnt_reg[7]_i_3 ;
  input m_axi_arready;
  input \sig_uncom_wrcnt_reg[10] ;
  input [10:0]sig_uncom_wrcnt0;
  input [10:0]sig_uncom_wrcnt;
  input [2:0]Q;
  input \FSM_onehot_sig_sm_state_reg[4] ;
  input reg_dma_sg_mode;
  input sig_sm_clr_idle_reg;
  input sig_sm_clr_idle_reg_0;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  input [0:0]E;
  input sig_sgcntl2mm2s_halt;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input sig_sm_halt_reg_reg;
  input p_6_out;
  input full;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [0:0]\sig_strbgen_bytes_ireg2_reg[4] ;
  input [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ;

  wire [10:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_sig_sm_state_reg[4] ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire I_ADDR_CNTL_n_2;
  wire I_ADDR_CNTL_n_8;
  wire \I_CMD_FIFO/p_0_out ;
  wire \I_CMD_FIFO/sig_push_regfifo ;
  wire I_MSTR_PCC_n_76;
  wire I_RD_DATA_CNTL_n_0;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire [32:0]din;
  wire full;
  wire [0:0]in;
  wire m_axi_aclk;
  wire [63:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [6:0]m_axi_arlen;
  wire m_axi_arready;
  wire [1:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire out;
  wire p_6_out;
  wire reg_dma_sg_mode;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd2mstr_cmd_valid;
  wire [102:0]sig_cmd2mstr_command;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_coelsc_reg_full_reg;
  wire [3:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_dm_mm2s_halt_cmplt;
  wire [0:0]sig_halt_cmplt_reg;
  wire sig_halt_reg_dly3;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_last_mmap_dbeat_reg_reg;
  wire [63:5]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_dre_src_align;
  wire sig_mstr2data_eof;
  wire [31:0]sig_mstr2data_last_strb;
  wire [6:0]sig_mstr2data_len;
  wire [4:1]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [31:0]sig_mstr2data_strt_strb;
  wire [3:0]sig_mstr2data_tag;
  wire sig_next_calc_error_reg;
  wire sig_posted_to_axi_2_reg;
  wire [0:0]sig_posted_to_axi_2_reg_0;
  wire [0:0]sig_posted_to_axi_2_reg_1;
  wire [0:0]sig_posted_to_axi_2_reg_2;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [3:0]sig_rd_sts_tag_reg;
  wire \sig_rd_sts_tag_reg_reg[3] ;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_sgcntl2mm2s_halt;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sm_clr_idle_ns;
  wire sig_sm_clr_idle_reg;
  wire sig_sm_clr_idle_reg_0;
  wire sig_sm_halt_reg_reg;
  wire sig_stat2rsc_status_ready;
  wire [0:0]sig_strbgen_bytes_ireg2;
  wire [0:0]\sig_strbgen_bytes_ireg2_reg[4] ;
  wire [10:0]sig_uncom_wrcnt;
  wire [10:0]sig_uncom_wrcnt0;
  wire \sig_uncom_wrcnt_reg[10] ;
  wire [0:0]\sig_uncom_wrcnt_reg[10]_i_4 ;
  wire [0:0]\sig_uncom_wrcnt_reg[7]_i_3 ;
  wire [0:0]\sig_uncom_wrcnt_reg[8] ;

  nvme_p8c2_axi_cdma_1_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_2),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_halt_cmplt_reg),
        .in({in,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .p_6_out(p_6_out),
        .sig_addr_reg_empty_reg_0(\sig_rd_sts_tag_reg_reg[3] ),
        .sig_calc_error_reg_reg_0(I_ADDR_CNTL_n_8),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_reg(sig_init_done_reg_1),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_reg_0(sig_addr2data_addr_posted),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_cmd_status_20 I_CMD_STATUS
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .E(E),
        .\FSM_onehot_sig_sm_state_reg[4] (\FSM_onehot_sig_sm_state_reg[4] ),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] (sig_halt_cmplt_reg),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ({sig_cmd2mstr_command[102:35],sig_cmd2mstr_command[33],sig_cmd2mstr_command[26:0]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\I_CMD_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (I_MSTR_PCC_n_76),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 (\sig_rd_sts_tag_reg_reg[3] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_3 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sgcntl2mm2s_halt(sig_sgcntl2mm2s_halt),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sm_clr_idle_ns(sig_sm_clr_idle_ns),
        .sig_sm_clr_idle_reg(sig_sm_clr_idle_reg),
        .sig_sm_clr_idle_reg_0(sig_sm_clr_idle_reg_0),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_pcc I_MSTR_PCC
       (.SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\I_CMD_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\sig_rd_sts_tag_reg_reg[3] ),
        .in({in,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_cmplt,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_tag}),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_2),
        .sig_cmd2data_valid_reg_0(I_RD_DATA_CNTL_n_0),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSTR_PCC_n_76),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(sig_init_done),
        .\sig_input_tag_reg_reg[3]_0 ({sig_cmd2mstr_command[102:35],sig_cmd2mstr_command[33],sig_cmd2mstr_command[26:0]}),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_sm_halt_reg_reg_0(sig_sm_halt_reg_reg),
        .sig_strbgen_bytes_ireg2(sig_strbgen_bytes_ireg2),
        .\sig_strbgen_bytes_ireg2_reg[4]_0 (\sig_strbgen_bytes_ireg2_reg[4] ),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.D(D),
        .DI(DI),
        .FIFO_Full_reg(I_RD_DATA_CNTL_n_0),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_halt_cmplt_reg),
        .Q(sig_addr_posted_cntr),
        .din(din),
        .full(full),
        .in({in,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_len,sig_mstr2data_tag}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_coelsc_reg_full_reg_0(sig_coelsc_reg_full_reg),
        .\sig_coelsc_tag_reg_reg[3]_0 (sig_coelsc_tag_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_first_dbeat_reg_0(\sig_rd_sts_tag_reg_reg[3] ),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_reg(sig_init_done_reg_2),
        .sig_last_mmap_dbeat_reg_reg_0(sig_last_mmap_dbeat_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_posted_to_axi_2_reg_1(sig_posted_to_axi_2_reg_1),
        .sig_posted_to_axi_2_reg_2(sig_posted_to_axi_2_reg_2),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .\sig_uncom_wrcnt_reg[10] (\sig_uncom_wrcnt_reg[10] ),
        .\sig_uncom_wrcnt_reg[10]_i_4 (\sig_uncom_wrcnt_reg[10]_i_4 ),
        .\sig_uncom_wrcnt_reg[7]_i_3 (\sig_uncom_wrcnt_reg[7]_i_3 ),
        .\sig_uncom_wrcnt_reg[8] (\sig_uncom_wrcnt_reg[8] ),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .m_axi_aclk(m_axi_aclk),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .\sig_rd_sts_tag_reg_reg[3]_0 (\sig_rd_sts_tag_reg_reg[3] ),
        .\sig_rd_sts_tag_reg_reg[3]_1 (sig_coelsc_tag_reg),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_reset_21 I_RESET
       (.Q(sig_addr_posted_cntr),
        .m_axi_aclk(m_axi_aclk),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_1(I_ADDR_CNTL_n_8),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover_pcc
   (in,
    sig_mstr2addr_cmd_valid,
    sig_mstr2data_cmd_valid,
    sig_mstr2data_sequential,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_0_out,
    sig_calc_error_reg_reg_0,
    sig_strbgen_bytes_ireg2,
    SR,
    m_axi_aclk,
    \sig_input_tag_reg_reg[3]_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_cmd2mstr_cmd_valid,
    sig_init_done,
    sig_wr_fifo,
    sig_wr_fifo_0,
    sig_sm_halt_reg_reg_0,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n,
    sig_inhibit_rdy_n_1,
    sig_cmd2data_valid_reg_0,
    \sig_strbgen_bytes_ireg2_reg[4]_0 );
  output [72:0]in;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2data_sequential;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output p_0_out;
  output [69:0]sig_calc_error_reg_reg_0;
  output [0:0]sig_strbgen_bytes_ireg2;
  input [0:0]SR;
  input m_axi_aclk;
  input [95:0]\sig_input_tag_reg_reg[3]_0 ;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_cmd2mstr_cmd_valid;
  input sig_init_done;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input sig_sm_halt_reg_reg_0;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n;
  input sig_inhibit_rdy_n_1;
  input sig_cmd2data_valid_reg_0;
  input [0:0]\sig_strbgen_bytes_ireg2_reg[4]_0 ;

  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2_n_0 ;
  wire [15:0]\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0 ;
  wire [15:0]\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg ;
  wire \INFERRED_GEN.data_reg[3][16]_srl4_i_2_n_0 ;
  wire \INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0 ;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire g0_b10_n_0;
  wire g0_b11_n_0;
  wire g0_b12_n_0;
  wire g0_b13_n_0;
  wire g0_b14_n_0;
  wire g0_b15_n_0;
  wire g0_b17_n_0;
  wire g0_b18_n_0;
  wire g0_b19_n_0;
  wire g0_b1_i_10_n_0;
  wire g0_b1_i_11_n_0;
  wire g0_b1_i_12_n_0;
  wire g0_b1_i_13_n_0;
  wire g0_b1_i_14_n_0;
  wire g0_b1_i_6_n_0;
  wire g0_b1_i_7_n_0;
  wire g0_b1_i_8_n_0;
  wire g0_b1_i_9_n_0;
  wire g0_b1_n_0;
  wire g0_b20_n_0;
  wire g0_b21_n_0;
  wire g0_b22_n_0;
  wire g0_b23_n_0;
  wire g0_b24_n_0;
  wire g0_b25_n_0;
  wire g0_b26_n_0;
  wire g0_b27_n_0;
  wire g0_b28_n_0;
  wire g0_b29_n_0;
  wire g0_b2_n_0;
  wire g0_b30_n_0;
  wire g0_b31_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire g0_b9_n_0;
  wire [72:0]in;
  wire lsig_acntr_msh_eq_max;
  wire lsig_acntr_msh_eq_max_reg;
  wire lsig_acntr_seg3_eq_max;
  wire lsig_acntr_seg3_eq_max_reg;
  wire [0:0]lsig_start_vect;
  wire m_axi_aclk;
  wire [15:0]p_0_in;
  wire [15:0]p_0_in__0;
  wire [15:0]p_0_in__1;
  wire p_0_out;
  wire [15:0]p_1_in;
  wire p_1_in14_in;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[11]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[15]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[15]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[5]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[11]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[12]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[10] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[11] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[12] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[8] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[9] ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[0] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[1] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[2] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[3] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[4] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[5] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [63:0]sig_addr_cntr_lsh_kh;
  wire [11:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[11]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[11]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[11]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[11]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_14_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_5 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_6 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_7 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[11] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3_n_0;
  wire \sig_btt_cntr_im0[15]_i_10_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_11_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_12_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_13_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_14_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_10_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_11_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_12_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_13_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_14_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_15_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_16_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_17_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_9_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[16] ;
  wire \sig_btt_cntr_im0_reg_n_0_[17] ;
  wire \sig_btt_cntr_im0_reg_n_0_[18] ;
  wire \sig_btt_cntr_im0_reg_n_0_[19] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[20] ;
  wire \sig_btt_cntr_im0_reg_n_0_[21] ;
  wire \sig_btt_cntr_im0_reg_n_0_[22] ;
  wire \sig_btt_cntr_im0_reg_n_0_[23] ;
  wire \sig_btt_cntr_im0_reg_n_0_[24] ;
  wire \sig_btt_cntr_im0_reg_n_0_[25] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_5_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_6_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_7_n_0;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_10_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_11_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_12_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_13_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_14_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_15_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_16_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_9_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_im01_carry_n_4;
  wire sig_btt_lt_b2mbaa_im01_carry_n_5;
  wire sig_btt_lt_b2mbaa_im01_carry_n_6;
  wire sig_btt_lt_b2mbaa_im01_carry_n_7;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [9:2]sig_bytes_to_mbaa_im0;
  wire [11:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[10]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[11]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[7]_i_1_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_i_6_n_0;
  wire [69:0]sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [4:0]sig_end_offset_un;
  wire [4:1]sig_finish_addr_offset_im1;
  wire [4:0]sig_finish_addr_offset_ireg2;
  wire \sig_finish_addr_offset_ireg2[0]_i_1_n_0 ;
  wire \sig_finish_addr_offset_ireg2[1]_i_2_n_0 ;
  wire \sig_finish_addr_offset_ireg2[2]_i_2_n_0 ;
  wire \sig_finish_addr_offset_ireg2[4]_i_2_n_0 ;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_done;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire [95:0]\sig_input_tag_reg_reg[3]_0 ;
  wire [4:4]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_no_btt_residue_ireg1_i_2_n_0;
  wire sig_no_btt_residue_ireg1_i_3_n_0;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_6_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_9_n_0 ;
  wire [14:0]sig_predict_addr_lsh_ireg3__0;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7 ;
  wire sig_push_input_reg16_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_halt_reg_reg_0;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [4:0]sig_strbgen_addr_ireg2;
  wire [0:0]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[4]_i_3_n_0 ;
  wire \sig_strbgen_bytes_ireg2[5]_i_1_n_0 ;
  wire [0:0]\sig_strbgen_bytes_ireg2_reg[4]_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[4] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[5] ;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire [31:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[10]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[11]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[12]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[13]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[14]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[15]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[17]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[18]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[19]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[20]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[21]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[22]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[23]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[24]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[25]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[26]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[27]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[28]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[29]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[30]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[31]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[4]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[8]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[9]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_2_n_0;
  wire sig_xfer_len_eq_0_ireg3_i_3_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [30:1]sig_xfer_strt_strb_im2;
  wire [31:0]sig_xfer_strt_strb_ireg3;
  wire [7:3]\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED ;
  wire [7:7]NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED;
  wire [7:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [7:7]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_push_input_reg16_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_parent_done),
        .I4(sig_calc_error_pushed),
        .I5(sig_sm_halt_reg_reg_0),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_push_input_reg16_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(\FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3F3300003F332E22)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_2 
       (.I0(sig_cmd2dre_valid_reg_n_0),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_wr_fifo),
        .I5(sig_mstr2data_cmd_valid),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA200A2A2A200A2A0)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_wr_fifo),
        .I3(sig_wr_fifo_0),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(sig_cmd2dre_valid_reg_n_0),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1__0 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(sig_addr_cntr_im0_msh_reg[13]),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[12]),
        .I4(sig_addr_cntr_im0_msh_reg[14]),
        .O(lsig_acntr_msh_eq_max));
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(sig_addr_cntr_im0_msh_reg[10]),
        .I2(\sig_addr_cntr_im0_msh[11]_i_2_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[9]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(lsig_acntr_msh_eq_max),
        .Q(lsig_acntr_msh_eq_max_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .O(lsig_acntr_seg3_eq_max));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(lsig_acntr_seg3_eq_max),
        .Q(lsig_acntr_seg3_eq_max_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [60]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .O(p_0_in__0[0]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [70]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0 ),
        .O(p_0_in__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [71]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .O(p_0_in__0[11]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [72]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .O(p_0_in__0[12]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [73]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .O(p_0_in__0[13]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [74]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .O(p_0_in__0[14]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .I1(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1 
       (.I0(sig_push_input_reg16_out),
        .I1(p_1_in14_in),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(\FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ),
        .I4(lsig_acntr_msh_eq_max_reg),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_2 
       (.I0(\sig_input_tag_reg_reg[3]_0 [75]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3_n_0 ),
        .O(p_0_in__0[15]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [61]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[2]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [62]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [63]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [64]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0 ),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [65]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0 ),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[6]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [66]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ),
        .O(p_0_in__0[6]));
  LUT5 #(
    .INIT(32'hB8B88BB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [67]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [68]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .O(p_0_in__0[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [69]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2_n_0 ),
        .O(p_0_in__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[10]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[11]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[12]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[13]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[14]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[15]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[5]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[6]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[7]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[8]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[9]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [76]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .O(p_0_in__1[0]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [86]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0 ),
        .O(p_0_in__1[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[11]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [87]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .O(p_0_in__1[11]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [88]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .O(p_0_in__1[12]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [89]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .O(p_0_in__1[13]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [90]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .O(p_0_in__1[14]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0 ),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1 
       (.I0(sig_push_input_reg16_out),
        .I1(lsig_acntr_msh_eq_max_reg),
        .I2(\FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ),
        .I3(sig_predict_addr_lsh_ireg3),
        .I4(p_1_in14_in),
        .I5(lsig_acntr_seg3_eq_max_reg),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_2 
       (.I0(\sig_input_tag_reg_reg[3]_0 [91]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [15]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .O(p_0_in__1[15]));
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [77]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[2]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [78]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[3]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [79]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .O(p_0_in__1[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [80]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0 ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [81]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0 ),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[6]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [82]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ),
        .O(p_0_in__1[6]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[7]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [83]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [84]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .O(p_0_in__1[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [85]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0 ),
        .O(p_0_in__1[9]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[10]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[11]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[12]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[13]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[14]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[15]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[28]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[28]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[64]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[27]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[27]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[63]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[26]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[26]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[62]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[25]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[25]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[61]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[24]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[24]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[60]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[23]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[23]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[59]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[22]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[22]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[58]));
  LUT3 #(
    .INIT(8'hE1)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ),
        .I1(\INFERRED_GEN.data_reg[3][16]_srl4_i_2_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[11] ),
        .O(in[70]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I2(\INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .O(\INFERRED_GEN.data_reg[3][16]_srl4_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[21]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[21]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[57]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I3(\INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0 ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .O(in[69]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[20]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[20]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[56]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I2(\INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .O(in[68]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[19]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[19]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[55]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I2(\INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .O(in[67]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[18]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[18]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[54]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I1(\INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .O(in[66]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[17]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[17]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[53]));
  LUT2 #(
    .INIT(4'h9)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I1(\INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0 ),
        .O(in[65]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(\INFERRED_GEN.data_reg[3][21]_srl4_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[16]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[16]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[52]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(in[64]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[15]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[15]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[51]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [15]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[63]),
        .O(in[63]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[14]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[14]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[50]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[62]),
        .O(in[62]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[13]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[13]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[49]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[61]),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[12]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[12]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[48]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[60]),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[11]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[11]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[47]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[59]),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[10]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[10]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[46]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[58]),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[9]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[9]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[45]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[57]),
        .O(in[57]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[8]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[8]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[44]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[56]),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[7]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[43]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[55]),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[6]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[42]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[54]),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[5]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[41]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[53]),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[4]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[40]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[52]),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[39]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[51]),
        .O(in[51]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[38]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[50]),
        .O(in[50]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[37]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[49]),
        .O(in[49]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[36]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[48]),
        .O(in[48]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[31]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[35]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[47]),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1 
       (.I0(in[72]),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[69]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[30]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[34]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[46]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[29]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[33]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[45]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[28]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[32]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[44]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[27]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[43]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[26]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[42]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[25]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[41]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[24]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[40]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[23]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[39]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[22]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[38]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[21]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[37]),
        .O(in[37]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_mstr2data_sequential));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[20]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[36]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[19]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[35]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[18]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[34]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[17]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[33]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[16]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[32]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][55]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[15]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][55]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][56]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[14]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][56]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][57]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[13]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][57]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][58]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[12]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][58]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][59]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[11]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][59]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[68]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][60]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[10]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][60]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][61]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[9]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][61]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][62]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[8]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][62]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][63]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][63]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][64]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][64]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][65]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][65]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][66]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][66]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][68]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][68]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][69]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][69]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][70]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][70]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][71]_srl4_i_1 
       (.I0(p_1_in14_in),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][72]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][73]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][74]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][75]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][76]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][77]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][78]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][79]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[31]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[31]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[67]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][80]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][81]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][82]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][83]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][84]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][85]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][86]_srl4_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(in[71]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[30]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[30]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[66]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[29]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[29]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[65]));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_strb_gen2_23 I_STRT_STRB_GEN
       (.D({sig_xfer_strt_strb_im2[30:17],sig_xfer_strt_strb_im2[14:1],lsig_start_vect}),
        .Q(sig_strbgen_addr_ireg2),
        .out({g0_b29_n_0,g0_b27_n_0,g0_b25_n_0,g0_b23_n_0,g0_b21_n_0,g0_b19_n_0,g0_b17_n_0,g0_b13_n_0,g0_b11_n_0,g0_b9_n_0,g0_b7_n_0,g0_b5_n_0,g0_b3_n_0,g0_b1_n_0}),
        .\sig_xfer_strt_strb_ireg3_reg[10] (g0_b10_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[12] (g0_b12_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[14] (g0_b14_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[18] (g0_b18_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[20] (g0_b20_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[22] (g0_b22_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[24] (g0_b24_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[26] (g0_b26_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[28] (g0_b28_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[2] (g0_b2_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[30] (g0_b30_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[4] (g0_b4_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[6] (g0_b6_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[8] (g0_b8_n_0));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__2 
       (.I0(sig_init_done),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_calc_error_pushed),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hCCCC8888C0CC8888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_calc_error_pushed),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    g0_b1
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b10
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFFF800)) 
    g0_b11
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    g0_b12
       (.I0(sig_end_offset_un[2]),
        .I1(sig_end_offset_un[3]),
        .I2(sig_end_offset_un[4]),
        .O(g0_b12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFE000)) 
    g0_b13
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    g0_b14
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b14_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
    g0_b15
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .I5(sig_strbgen_addr_ireg2[4]),
        .O(g0_b15_n_0));
  LUT6 #(
    .INIT(64'h222222222222222A)) 
    g0_b16
       (.I0(sig_end_offset_un[4]),
        .I1(sig_strbgen_addr_ireg2[4]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[2]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .I5(sig_strbgen_addr_ireg2[0]),
        .O(sig_xfer_strt_strb_im2[16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    g0_b17
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    g0_b18
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFF80000)) 
    g0_b19
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b19_n_0));
  LUT3 #(
    .INIT(8'hEB)) 
    g0_b1_i_1
       (.I0(g0_b1_i_6_n_0),
        .I1(g0_b1_i_7_n_0),
        .I2(sig_strbgen_addr_ireg2[0]),
        .O(sig_end_offset_un[0]));
  LUT6 #(
    .INIT(64'h11045546776EFFEF)) 
    g0_b1_i_10
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(g0_b1_i_7_n_0),
        .I4(sig_strbgen_addr_ireg2[1]),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(g0_b1_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    g0_b1_i_11
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(g0_b1_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAA9FFFF0000AAA9)) 
    g0_b1_i_12
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(g0_b1_i_7_n_0),
        .I4(g0_b1_i_10_n_0),
        .I5(sig_strbgen_addr_ireg2[3]),
        .O(g0_b1_i_12_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F1F)) 
    g0_b1_i_13
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(g0_b1_i_13_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F1E1F)) 
    g0_b1_i_14
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(g0_b1_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hBBBEEEEB)) 
    g0_b1_i_2
       (.I0(g0_b1_i_6_n_0),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(g0_b1_i_7_n_0),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(sig_end_offset_un[1]));
  LUT6 #(
    .INIT(64'hBBBEEEEBEEEBBBBE)) 
    g0_b1_i_3
       (.I0(g0_b1_i_6_n_0),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(g0_b1_i_7_n_0),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I5(g0_b1_i_8_n_0),
        .O(sig_end_offset_un[2]));
  LUT4 #(
    .INIT(16'hBEEB)) 
    g0_b1_i_4
       (.I0(g0_b1_i_6_n_0),
        .I1(sig_strbgen_addr_ireg2[3]),
        .I2(g0_b1_i_9_n_0),
        .I3(g0_b1_i_10_n_0),
        .O(sig_end_offset_un[3]));
  LUT5 #(
    .INIT(32'h7DF7E7FE)) 
    g0_b1_i_5
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I1(sig_strbgen_addr_ireg2[4]),
        .I2(g0_b1_i_11_n_0),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I4(g0_b1_i_12_n_0),
        .O(sig_end_offset_un[4]));
  LUT6 #(
    .INIT(64'h9A595555AAAA9A59)) 
    g0_b1_i_6
       (.I0(g0_b1_i_13_n_0),
        .I1(sig_strbgen_addr_ireg2[3]),
        .I2(g0_b1_i_10_n_0),
        .I3(g0_b1_i_9_n_0),
        .I4(sig_strbgen_addr_ireg2[4]),
        .I5(g0_b1_i_14_n_0),
        .O(g0_b1_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    g0_b1_i_7
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(g0_b1_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h52FB)) 
    g0_b1_i_8
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(g0_b1_i_7_n_0),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(g0_b1_i_8_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F0E1E1E1E0)) 
    g0_b1_i_9
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .O(g0_b1_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    g0_b2
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    g0_b20
       (.I0(sig_end_offset_un[2]),
        .I1(sig_end_offset_un[3]),
        .I2(sig_end_offset_un[4]),
        .O(g0_b20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFE00000)) 
    g0_b21
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    g0_b22
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFF800000)) 
    g0_b23
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b23_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    g0_b24
       (.I0(sig_end_offset_un[3]),
        .I1(sig_end_offset_un[4]),
        .O(g0_b24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFE000000)) 
    g0_b25
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    g0_b26
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hF8000000)) 
    g0_b27
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h80)) 
    g0_b28
       (.I0(sig_end_offset_un[2]),
        .I1(sig_end_offset_un[3]),
        .I2(sig_end_offset_un[4]),
        .O(g0_b28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    g0_b29
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    g0_b3
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    g0_b30
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    g0_b31
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    g0_b4
       (.I0(sig_end_offset_un[2]),
        .I1(sig_end_offset_un[3]),
        .I2(sig_end_offset_un[4]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    g0_b5
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    g0_b6
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    g0_b7
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'hE)) 
    g0_b8
       (.I0(sig_end_offset_un[3]),
        .I1(sig_end_offset_un[4]),
        .O(g0_b8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    g0_b9
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h04)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_bytes_to_mbaa_ireg1[11]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [44]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'hB8B88BB8)) 
    \sig_addr_cntr_im0_msh[10]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [54]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .I3(sig_addr_cntr_im0_msh_reg[9]),
        .I4(\sig_addr_cntr_im0_msh[11]_i_2_n_0 ),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hBB8BBBBB88B88888)) 
    \sig_addr_cntr_im0_msh[11]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [55]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .I3(\sig_addr_cntr_im0_msh[11]_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[10]),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \sig_addr_cntr_im0_msh[11]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .I3(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[12]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [56]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \sig_addr_cntr_im0_msh[13]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [57]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[12]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[14]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [58]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .I3(sig_addr_cntr_im0_msh_reg[12]),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \sig_addr_cntr_im0_msh[15]_i_1 
       (.I0(sig_push_input_reg16_out),
        .I1(\FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(p_1_in14_in),
        .O(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \sig_addr_cntr_im0_msh[15]_i_2 
       (.I0(\sig_input_tag_reg_reg[3]_0 [59]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .I3(\sig_addr_cntr_im0_msh[15]_i_3_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[14]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \sig_addr_cntr_im0_msh[15]_i_3 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(sig_addr_cntr_im0_msh_reg[11]),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .I3(\sig_addr_cntr_im0_msh[11]_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[9]),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[1]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [45]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \sig_addr_cntr_im0_msh[2]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [46]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .I3(sig_addr_cntr_im0_msh_reg[0]),
        .I4(sig_addr_cntr_im0_msh_reg[1]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[3]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [47]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .I4(sig_addr_cntr_im0_msh_reg[0]),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[4]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [48]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .I3(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_addr_cntr_im0_msh_reg[0]),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .I3(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[5]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [49]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .I3(\sig_addr_cntr_im0_msh[5]_i_2_n_0 ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \sig_addr_cntr_im0_msh[5]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_addr_cntr_im0_msh_reg[1]),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[2]),
        .I4(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[6]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [50]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .I3(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \sig_addr_cntr_im0_msh[7]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [51]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .I3(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[8]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [52]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .I3(sig_addr_cntr_im0_msh_reg[6]),
        .I4(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_addr_cntr_im0_msh_reg[2]),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .I4(sig_addr_cntr_im0_msh_reg[3]),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[9]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [53]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .I3(\sig_addr_cntr_im0_msh[11]_i_2_n_0 ),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hEA40)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[10]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[10]),
        .O(\sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[11]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[11]),
        .O(\sig_addr_cntr_incr_ireg2[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[12]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[7]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[7]),
        .O(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[8]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[8]),
        .O(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[9]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[9]),
        .O(\sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[11]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[12]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [28]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [38]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[10]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [39]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[11]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [40]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[12]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [41]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[13]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [42]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[14]),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hFBAAFBFBFBAAFBFA)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_push_input_reg16_out),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_wr_fifo),
        .I3(sig_wr_fifo_0),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(sig_cmd2dre_valid_reg_n_0),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(\sig_input_tag_reg_reg[3]_0 [43]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [29]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [30]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [31]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [32]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [33]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [34]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [35]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[7]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [36]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[8]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(\sig_input_tag_reg_reg[3]_0 [37]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[9]),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in14_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [28]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [38]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [39]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [40]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [41]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [42]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [43]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [44]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [45]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [46]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [47]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [29]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [48]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [49]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [50]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [51]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [52]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [53]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [54]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [55]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [56]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [57]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [30]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [58]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [59]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [60]),
        .Q(sig_addr_cntr_lsh_kh[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [61]),
        .Q(sig_addr_cntr_lsh_kh[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [62]),
        .Q(sig_addr_cntr_lsh_kh[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [63]),
        .Q(sig_addr_cntr_lsh_kh[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [64]),
        .Q(sig_addr_cntr_lsh_kh[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [65]),
        .Q(sig_addr_cntr_lsh_kh[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [66]),
        .Q(sig_addr_cntr_lsh_kh[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [67]),
        .Q(sig_addr_cntr_lsh_kh[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [31]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [68]),
        .Q(sig_addr_cntr_lsh_kh[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [69]),
        .Q(sig_addr_cntr_lsh_kh[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [70]),
        .Q(sig_addr_cntr_lsh_kh[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [71]),
        .Q(sig_addr_cntr_lsh_kh[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [72]),
        .Q(sig_addr_cntr_lsh_kh[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [73]),
        .Q(sig_addr_cntr_lsh_kh[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [74]),
        .Q(sig_addr_cntr_lsh_kh[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [75]),
        .Q(sig_addr_cntr_lsh_kh[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [76]),
        .Q(sig_addr_cntr_lsh_kh[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [77]),
        .Q(sig_addr_cntr_lsh_kh[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [32]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [78]),
        .Q(sig_addr_cntr_lsh_kh[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [79]),
        .Q(sig_addr_cntr_lsh_kh[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [80]),
        .Q(sig_addr_cntr_lsh_kh[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [81]),
        .Q(sig_addr_cntr_lsh_kh[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [82]),
        .Q(sig_addr_cntr_lsh_kh[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [83]),
        .Q(sig_addr_cntr_lsh_kh[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [84]),
        .Q(sig_addr_cntr_lsh_kh[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [85]),
        .Q(sig_addr_cntr_lsh_kh[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [86]),
        .Q(sig_addr_cntr_lsh_kh[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [87]),
        .Q(sig_addr_cntr_lsh_kh[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [33]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [88]),
        .Q(sig_addr_cntr_lsh_kh[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [89]),
        .Q(sig_addr_cntr_lsh_kh[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [90]),
        .Q(sig_addr_cntr_lsh_kh[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [91]),
        .Q(sig_addr_cntr_lsh_kh[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [34]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [35]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [36]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [37]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[11]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[11]),
        .O(\sig_adjusted_addr_incr_ireg2[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[11]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[10]),
        .O(\sig_adjusted_addr_incr_ireg2[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[11]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[9]),
        .O(\sig_adjusted_addr_incr_ireg2[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[11]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[8]),
        .O(\sig_adjusted_addr_incr_ireg2[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_10 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_11 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_12 
       (.I0(sig_bytes_to_mbaa_ireg1[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_13 
       (.I0(sig_bytes_to_mbaa_ireg1[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_14 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_6 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_7 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[7]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_8 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_9 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[10]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[11]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[11] ),
        .R(SR));
  CARRY8 \sig_adjusted_addr_incr_ireg2_reg[11]_i_1 
       (.CI(\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED [7:3],\sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_5 ,\sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_6 ,\sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_O_UNCONNECTED [7:4],sig_adjusted_addr_incr_im1[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,\sig_adjusted_addr_incr_ireg2[11]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[11]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[11]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[7]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .R(SR));
  CARRY8 \sig_adjusted_addr_incr_ireg2_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_6_n_0 }),
        .O(sig_adjusted_addr_incr_im1[7:0]),
        .S({\sig_adjusted_addr_incr_ireg2[7]_i_7_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_8_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_9_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_10_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_11_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_12_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_13_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[8]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[9]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I4(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(SR));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_10 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[12] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I2(sig_push_input_reg16_out),
        .I3(\sig_input_tag_reg_reg[3]_0 [12]),
        .O(\sig_btt_cntr_im0[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_11 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[11] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(sig_push_input_reg16_out),
        .I3(\sig_input_tag_reg_reg[3]_0 [11]),
        .O(\sig_btt_cntr_im0[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_12 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I2(sig_push_input_reg16_out),
        .I3(\sig_input_tag_reg_reg[3]_0 [10]),
        .O(\sig_btt_cntr_im0[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_13 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I2(sig_push_input_reg16_out),
        .I3(\sig_input_tag_reg_reg[3]_0 [9]),
        .O(\sig_btt_cntr_im0[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_14 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I2(sig_push_input_reg16_out),
        .I3(\sig_input_tag_reg_reg[3]_0 [8]),
        .O(\sig_btt_cntr_im0[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[12] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[11] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_7 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(sig_push_input_reg16_out),
        .I2(\sig_input_tag_reg_reg[3]_0 [15]),
        .O(\sig_btt_cntr_im0[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_8 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(sig_push_input_reg16_out),
        .I2(\sig_input_tag_reg_reg[3]_0 [14]),
        .O(\sig_btt_cntr_im0[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_9 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_push_input_reg16_out),
        .I2(\sig_input_tag_reg_reg[3]_0 [13]),
        .O(\sig_btt_cntr_im0[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .I1(sig_push_input_reg16_out),
        .I2(\sig_input_tag_reg_reg[3]_0 [23]),
        .O(\sig_btt_cntr_im0[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I1(sig_push_input_reg16_out),
        .I2(\sig_input_tag_reg_reg[3]_0 [22]),
        .O(\sig_btt_cntr_im0[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I1(sig_push_input_reg16_out),
        .I2(\sig_input_tag_reg_reg[3]_0 [21]),
        .O(\sig_btt_cntr_im0[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I1(sig_push_input_reg16_out),
        .I2(\sig_input_tag_reg_reg[3]_0 [20]),
        .O(\sig_btt_cntr_im0[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_6 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I1(sig_push_input_reg16_out),
        .I2(\sig_input_tag_reg_reg[3]_0 [19]),
        .O(\sig_btt_cntr_im0[23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_7 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I1(sig_push_input_reg16_out),
        .I2(\sig_input_tag_reg_reg[3]_0 [18]),
        .O(\sig_btt_cntr_im0[23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_8 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I1(sig_push_input_reg16_out),
        .I2(\sig_input_tag_reg_reg[3]_0 [17]),
        .O(\sig_btt_cntr_im0[23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_9 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I1(sig_push_input_reg16_out),
        .I2(\sig_input_tag_reg_reg[3]_0 [16]),
        .O(\sig_btt_cntr_im0[23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \sig_btt_cntr_im0[25]_i_2 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(in[72]),
        .O(\sig_btt_cntr_im0[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[25]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .I1(sig_push_input_reg16_out),
        .I2(\sig_input_tag_reg_reg[3]_0 [25]),
        .O(\sig_btt_cntr_im0[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[25]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .I1(sig_push_input_reg16_out),
        .I2(\sig_input_tag_reg_reg[3]_0 [24]),
        .O(\sig_btt_cntr_im0[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_10 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(sig_push_input_reg16_out),
        .I3(\sig_input_tag_reg_reg[3]_0 [7]),
        .O(\sig_btt_cntr_im0[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_11 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_push_input_reg16_out),
        .I3(\sig_input_tag_reg_reg[3]_0 [6]),
        .O(\sig_btt_cntr_im0[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_12 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_push_input_reg16_out),
        .I3(\sig_input_tag_reg_reg[3]_0 [5]),
        .O(\sig_btt_cntr_im0[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_13 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_push_input_reg16_out),
        .I3(\sig_input_tag_reg_reg[3]_0 [4]),
        .O(\sig_btt_cntr_im0[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_14 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_push_input_reg16_out),
        .I3(\sig_input_tag_reg_reg[3]_0 [3]),
        .O(\sig_btt_cntr_im0[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_15 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_push_input_reg16_out),
        .I3(\sig_input_tag_reg_reg[3]_0 [2]),
        .O(\sig_btt_cntr_im0[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_16 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_push_input_reg16_out),
        .I3(\sig_input_tag_reg_reg[3]_0 [1]),
        .O(\sig_btt_cntr_im0[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_17 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_push_input_reg16_out),
        .I3(\sig_input_tag_reg_reg[3]_0 [0]),
        .O(\sig_btt_cntr_im0[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_9 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(SR));
  CARRY8 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[15]_i_1_n_0 ,\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 ,\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .DI({\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 ,\sig_btt_cntr_im0[15]_i_6_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_8 ,\sig_btt_cntr_im0_reg[15]_i_1_n_9 ,\sig_btt_cntr_im0_reg[15]_i_1_n_10 ,\sig_btt_cntr_im0_reg[15]_i_1_n_11 ,\sig_btt_cntr_im0_reg[15]_i_1_n_12 ,\sig_btt_cntr_im0_reg[15]_i_1_n_13 ,\sig_btt_cntr_im0_reg[15]_i_1_n_14 ,\sig_btt_cntr_im0_reg[15]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[15]_i_7_n_0 ,\sig_btt_cntr_im0[15]_i_8_n_0 ,\sig_btt_cntr_im0[15]_i_9_n_0 ,\sig_btt_cntr_im0[15]_i_10_n_0 ,\sig_btt_cntr_im0[15]_i_11_n_0 ,\sig_btt_cntr_im0[15]_i_12_n_0 ,\sig_btt_cntr_im0[15]_i_13_n_0 ,\sig_btt_cntr_im0[15]_i_14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[23] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .R(SR));
  CARRY8 \sig_btt_cntr_im0_reg[23]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[23]_i_1_n_0 ,\sig_btt_cntr_im0_reg[23]_i_1_n_1 ,\sig_btt_cntr_im0_reg[23]_i_1_n_2 ,\sig_btt_cntr_im0_reg[23]_i_1_n_3 ,\sig_btt_cntr_im0_reg[23]_i_1_n_4 ,\sig_btt_cntr_im0_reg[23]_i_1_n_5 ,\sig_btt_cntr_im0_reg[23]_i_1_n_6 ,\sig_btt_cntr_im0_reg[23]_i_1_n_7 }),
        .DI({\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[23]_i_1_n_8 ,\sig_btt_cntr_im0_reg[23]_i_1_n_9 ,\sig_btt_cntr_im0_reg[23]_i_1_n_10 ,\sig_btt_cntr_im0_reg[23]_i_1_n_11 ,\sig_btt_cntr_im0_reg[23]_i_1_n_12 ,\sig_btt_cntr_im0_reg[23]_i_1_n_13 ,\sig_btt_cntr_im0_reg[23]_i_1_n_14 ,\sig_btt_cntr_im0_reg[23]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[23]_i_2_n_0 ,\sig_btt_cntr_im0[23]_i_3_n_0 ,\sig_btt_cntr_im0[23]_i_4_n_0 ,\sig_btt_cntr_im0[23]_i_5_n_0 ,\sig_btt_cntr_im0[23]_i_6_n_0 ,\sig_btt_cntr_im0[23]_i_7_n_0 ,\sig_btt_cntr_im0[23]_i_8_n_0 ,\sig_btt_cntr_im0[23]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[24] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[25]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[25] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[25]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .R(SR));
  CARRY8 \sig_btt_cntr_im0_reg[25]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED [7:1],\sig_btt_cntr_im0_reg[25]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sig_btt_cntr_im0[25]_i_2_n_0 }),
        .O({\NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED [7:2],\sig_btt_cntr_im0_reg[25]_i_1_n_14 ,\sig_btt_cntr_im0_reg[25]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sig_btt_cntr_im0[25]_i_3_n_0 ,\sig_btt_cntr_im0[25]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(SR));
  CARRY8 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0[25]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 ,\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .DI({\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 ,\sig_btt_cntr_im0[7]_i_5_n_0 ,\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 ,\sig_btt_cntr_im0[7]_i_9_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_8 ,\sig_btt_cntr_im0_reg[7]_i_1_n_9 ,\sig_btt_cntr_im0_reg[7]_i_1_n_10 ,\sig_btt_cntr_im0_reg[7]_i_1_n_11 ,\sig_btt_cntr_im0_reg[7]_i_1_n_12 ,\sig_btt_cntr_im0_reg[7]_i_1_n_13 ,\sig_btt_cntr_im0_reg[7]_i_1_n_14 ,\sig_btt_cntr_im0_reg[7]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[7]_i_10_n_0 ,\sig_btt_cntr_im0[7]_i_11_n_0 ,\sig_btt_cntr_im0[7]_i_12_n_0 ,\sig_btt_cntr_im0[7]_i_13_n_0 ,\sig_btt_cntr_im0[7]_i_14_n_0 ,\sig_btt_cntr_im0[7]_i_15_n_0 ,\sig_btt_cntr_im0[7]_i_16_n_0 ,\sig_btt_cntr_im0[7]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_addr_aligned_im0),
        .I2(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_5_n_0),
        .I5(sig_btt_eq_b2mbaa_ireg1_i_6_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I3(\sig_bytes_to_mbaa_ireg1[11]_i_2_n_0 ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  LUT5 #(
    .INIT(32'h06606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_16_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h2800008200000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_7_n_0),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hF99F9FF6)) 
    sig_btt_eq_b2mbaa_ireg1_i_5
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_5_n_0));
  LUT5 #(
    .INIT(32'hF99F9FF6)) 
    sig_btt_eq_b2mbaa_ireg1_i_6
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_15_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_6_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_7
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(SR));
  CARRY8 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED[7],sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3,sig_btt_lt_b2mbaa_im01_carry_n_4,sig_btt_lt_b2mbaa_im01_carry_n_5,sig_btt_lt_b2mbaa_im01_carry_n_6,sig_btt_lt_b2mbaa_im01_carry_n_7}),
        .DI({1'b0,sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,sig_btt_lt_b2mbaa_im01_carry_i_10_n_0,sig_btt_lt_b2mbaa_im01_carry_i_11_n_0,sig_btt_lt_b2mbaa_im01_carry_i_12_n_0,sig_btt_lt_b2mbaa_im01_carry_i_13_n_0,sig_btt_lt_b2mbaa_im01_carry_i_14_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_bytes_to_mbaa_ireg1[11]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h01686801)) 
    sig_btt_lt_b2mbaa_im01_carry_i_10
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_15_n_0),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h01686801)) 
    sig_btt_lt_b2mbaa_im01_carry_i_11
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'h06606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_12
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_16_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_13
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_14
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_15
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_16
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_16_n_0));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(\sig_bytes_to_mbaa_ireg1[11]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h11141774)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_15_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h0154157C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h0154157C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_16_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h000111103337777C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h1474)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_addr_aligned_im0),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_9
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I3(\sig_bytes_to_mbaa_ireg1[11]_i_2_n_0 ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(SR));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sig_bytes_to_mbaa_ireg1[10]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(\sig_bytes_to_mbaa_ireg1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[10]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h65)) 
    \sig_bytes_to_mbaa_ireg1[11]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I2(\sig_bytes_to_mbaa_ireg1[11]_i_2_n_0 ),
        .O(\sig_bytes_to_mbaa_ireg1[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_bytes_to_mbaa_ireg1[11]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_bytes_to_mbaa_ireg1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(sig_bytes_to_mbaa_im0[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(sig_bytes_to_mbaa_im0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa_im0[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(\sig_bytes_to_mbaa_ireg1[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sig_bytes_to_mbaa_ireg1[8]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(sig_bytes_to_mbaa_im0[8]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[9]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(sig_bytes_to_mbaa_im0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[10]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[11]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[6]),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[7]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[8]),
        .Q(sig_bytes_to_mbaa_ireg1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[9]),
        .Q(sig_bytes_to_mbaa_ireg1[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[72]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero),
        .I1(sig_push_input_reg16_out),
        .I2(in[72]),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(sig_calc_error_reg_i_4_n_0),
        .I2(sig_calc_error_reg_i_5_n_0),
        .I3(sig_calc_error_reg_i_6_n_0),
        .I4(\sig_input_tag_reg_reg[3]_0 [0]),
        .I5(\sig_input_tag_reg_reg[3]_0 [1]),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(\sig_input_tag_reg_reg[3]_0 [4]),
        .I1(\sig_input_tag_reg_reg[3]_0 [5]),
        .I2(\sig_input_tag_reg_reg[3]_0 [2]),
        .I3(\sig_input_tag_reg_reg[3]_0 [3]),
        .I4(\sig_input_tag_reg_reg[3]_0 [7]),
        .I5(\sig_input_tag_reg_reg[3]_0 [6]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(\sig_input_tag_reg_reg[3]_0 [22]),
        .I1(\sig_input_tag_reg_reg[3]_0 [23]),
        .I2(\sig_input_tag_reg_reg[3]_0 [20]),
        .I3(\sig_input_tag_reg_reg[3]_0 [21]),
        .I4(\sig_input_tag_reg_reg[3]_0 [25]),
        .I5(\sig_input_tag_reg_reg[3]_0 [24]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_5
       (.I0(\sig_input_tag_reg_reg[3]_0 [16]),
        .I1(\sig_input_tag_reg_reg[3]_0 [17]),
        .I2(\sig_input_tag_reg_reg[3]_0 [14]),
        .I3(\sig_input_tag_reg_reg[3]_0 [15]),
        .I4(\sig_input_tag_reg_reg[3]_0 [19]),
        .I5(\sig_input_tag_reg_reg[3]_0 [18]),
        .O(sig_calc_error_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_6
       (.I0(\sig_input_tag_reg_reg[3]_0 [10]),
        .I1(\sig_input_tag_reg_reg[3]_0 [11]),
        .I2(\sig_input_tag_reg_reg[3]_0 [8]),
        .I3(\sig_input_tag_reg_reg[3]_0 [9]),
        .I4(\sig_input_tag_reg_reg[3]_0 [13]),
        .I5(\sig_input_tag_reg_reg[3]_0 [12]),
        .O(sig_calc_error_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(in[72]),
        .R(SR));
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2addr_valid_i_1
       (.I0(SR),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_cmd2addr_valid_reg_0),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2data_valid_i_1
       (.I0(SR),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_inhibit_rdy_n_1),
        .I4(sig_cmd2data_valid_reg_0),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_cmd2dre_valid_i_1
       (.I0(SR),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_first_xfer_im0),
        .I3(sig_cmd2dre_valid_reg_n_0),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_finish_addr_offset_ireg2[0]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_first_xfer_im0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_finish_addr_offset_ireg2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
    \sig_finish_addr_offset_ireg2[1]_i_1__0 
       (.I0(\sig_finish_addr_offset_ireg2[1]_i_2_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[1]),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_finish_addr_offset_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hA8882000)) 
    \sig_finish_addr_offset_ireg2[1]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_first_xfer_im0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_finish_addr_offset_ireg2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA59595555A6A6AA)) 
    \sig_finish_addr_offset_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_finish_addr_offset_ireg2[2]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_finish_addr_offset_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h553F)) 
    \sig_finish_addr_offset_ireg2[2]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_finish_addr_offset_ireg2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h556AAA6AAA955595)) 
    \sig_finish_addr_offset_ireg2[3]_i_1 
       (.I0(\sig_finish_addr_offset_ireg2[4]_i_2_n_0 ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_finish_addr_offset_im1[3]));
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \sig_finish_addr_offset_ireg2[4]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_finish_addr_offset_ireg2[4]_i_2_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(sig_finish_addr_offset_im1[4]));
  LUT6 #(
    .INIT(64'h00000DDF0DDFFFFF)) 
    \sig_finish_addr_offset_ireg2[4]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_finish_addr_offset_ireg2[2]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(\sig_finish_addr_offset_ireg2[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_finish_addr_offset_ireg2[0]_i_1_n_0 ),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[2]),
        .Q(sig_finish_addr_offset_ireg2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[3]),
        .Q(sig_finish_addr_offset_ireg2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[4]),
        .Q(sig_finish_addr_offset_ireg2[4]),
        .R(SR));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg16_out),
        .I2(\FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ),
        .I3(SR),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [26]),
        .Q(in[71]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [27]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_reg_empty_i_1
       (.I0(sig_sm_pop_input_reg),
        .I1(sig_calc_error_pushed),
        .I2(SR),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_input_reg_empty_i_2
       (.I0(in[72]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_push_input_reg16_out));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [92]),
        .Q(sig_calc_error_reg_reg_0[0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [93]),
        .Q(sig_calc_error_reg_reg_0[1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [94]),
        .Q(sig_calc_error_reg_reg_0[2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(\sig_input_tag_reg_reg[3]_0 [95]),
        .Q(sig_calc_error_reg_reg_0[3]),
        .R(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    sig_last_addr_offset_im2
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_last_addr_offset_im2__0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    sig_ld_xfer_reg_i_1
       (.I0(SR),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(\FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ),
        .I3(SR),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(sig_no_btt_residue_ireg1_i_2_n_0),
        .I5(sig_no_btt_residue_ireg1_i_3_n_0),
        .O(sig_no_btt_residue_im0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_no_btt_residue_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_no_btt_residue_ireg1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_no_btt_residue_ireg1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .O(sig_no_btt_residue_ireg1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(SR));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(SR),
        .I1(sig_mstr2data_sequential),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_push_input_reg16_out),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[12] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[11] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_6 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_6 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_7 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_8 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_9 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(sig_predict_addr_lsh_ireg3__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(sig_predict_addr_lsh_ireg3__0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(sig_predict_addr_lsh_ireg3__0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(sig_predict_addr_lsh_ireg3__0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(sig_predict_addr_lsh_ireg3__0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(sig_predict_addr_lsh_ireg3__0[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(SR));
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [7],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7 }),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] ,\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[15:8]),
        .S({p_1_in14_in,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(sig_predict_addr_lsh_ireg3__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(sig_predict_addr_lsh_ireg3__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(sig_predict_addr_lsh_ireg3__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(sig_predict_addr_lsh_ireg3__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(sig_predict_addr_lsh_ireg3__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(sig_predict_addr_lsh_ireg3__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(sig_predict_addr_lsh_ireg3__0[7]),
        .R(SR));
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7 }),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,\sig_addr_cntr_lsh_im0_reg_n_0_[5] ,\sig_addr_cntr_lsh_im0_reg_n_0_[4] ,\sig_addr_cntr_lsh_im0_reg_n_0_[3] ,\sig_addr_cntr_lsh_im0_reg_n_0_[2] ,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_predict_addr_lsh_im2[7:0]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(sig_predict_addr_lsh_ireg3__0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(sig_predict_addr_lsh_ireg3__0[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1__0
       (.I0(sig_sm_halt_reg_reg_0),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .Q(sig_strbgen_addr_ireg2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .Q(sig_strbgen_addr_ireg2[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[4]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_strbgen_bytes_ireg2[4]_i_3_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[11]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0D)) 
    \sig_strbgen_bytes_ireg2[4]_i_3 
       (.I0(sig_first_xfer_im0),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[5]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .O(\sig_strbgen_bytes_ireg2[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(\sig_strbgen_bytes_ireg2_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(\sig_strbgen_bytes_ireg2_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(\sig_strbgen_bytes_ireg2_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(\sig_strbgen_bytes_ireg2_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .R(\sig_strbgen_bytes_ireg2_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[5]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFEEEAAAB)) 
    \sig_xfer_end_strb_ireg3[10]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hEEEEAAAB)) 
    \sig_xfer_end_strb_ireg3[11]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hEEEAAAAB)) 
    \sig_xfer_end_strb_ireg3[12]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hEEAAAAAB)) 
    \sig_xfer_end_strb_ireg3[13]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAB)) 
    \sig_xfer_end_strb_ireg3[14]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \sig_xfer_end_strb_ireg3[15]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hAAAAAA89)) 
    \sig_xfer_end_strb_ireg3[17]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hAAAAA889)) 
    \sig_xfer_end_strb_ireg3[18]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA8889)) 
    \sig_xfer_end_strb_ireg3[19]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hAAAA8881)) 
    \sig_xfer_end_strb_ireg3[20]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hAAAA8801)) 
    \sig_xfer_end_strb_ireg3[21]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hAAAA8001)) 
    \sig_xfer_end_strb_ireg3[22]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hAAAA0001)) 
    \sig_xfer_end_strb_ireg3[23]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hAAA80001)) 
    \sig_xfer_end_strb_ireg3[24]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hAA880001)) 
    \sig_xfer_end_strb_ireg3[25]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hA8880001)) 
    \sig_xfer_end_strb_ireg3[26]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h88880001)) 
    \sig_xfer_end_strb_ireg3[27]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h88800001)) 
    \sig_xfer_end_strb_ireg3[28]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h88000001)) 
    \sig_xfer_end_strb_ireg3[29]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEF)) 
    \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h80000001)) 
    \sig_xfer_end_strb_ireg3[30]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_xfer_end_strb_ireg3[31]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFFFFEEEF)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFFEEEB)) 
    \sig_xfer_end_strb_ireg3[4]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFFFEEAB)) 
    \sig_xfer_end_strb_ireg3[5]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFFEAAB)) 
    \sig_xfer_end_strb_ireg3[6]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFFAAAB)) 
    \sig_xfer_end_strb_ireg3[7]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFEAAAB)) 
    \sig_xfer_end_strb_ireg3[8]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFFEEAAAB)) 
    \sig_xfer_end_strb_ireg3[9]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[10]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[11]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[12]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[13]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[14]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[15]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[17]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[18]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[19]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[20]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[21]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[22]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[23]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[24]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[25]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[26]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[27]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[28]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[29]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[30]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[31]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[4]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[8]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[9]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h28)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(sig_xfer_len_eq_0_ireg3_i_2_n_0),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I2(sig_xfer_len_eq_0_ireg3_i_3_n_0),
        .O(sig_xfer_len_eq_0_im2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_xfer_len_eq_0_ireg3_i_2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[11] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ),
        .O(sig_xfer_len_eq_0_ireg3_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_xfer_len_eq_0_ireg3_i_3
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(sig_xfer_len_eq_0_ireg3_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0 ),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(SR),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(lsig_start_vect),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[10]),
        .Q(sig_xfer_strt_strb_ireg3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[11]),
        .Q(sig_xfer_strt_strb_ireg3[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[12]),
        .Q(sig_xfer_strt_strb_ireg3[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[13]),
        .Q(sig_xfer_strt_strb_ireg3[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[14]),
        .Q(sig_xfer_strt_strb_ireg3[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(g0_b15_n_0),
        .Q(sig_xfer_strt_strb_ireg3[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[16]),
        .Q(sig_xfer_strt_strb_ireg3[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[17]),
        .Q(sig_xfer_strt_strb_ireg3[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[18]),
        .Q(sig_xfer_strt_strb_ireg3[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[19]),
        .Q(sig_xfer_strt_strb_ireg3[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[20]),
        .Q(sig_xfer_strt_strb_ireg3[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[21]),
        .Q(sig_xfer_strt_strb_ireg3[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[22]),
        .Q(sig_xfer_strt_strb_ireg3[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[23]),
        .Q(sig_xfer_strt_strb_ireg3[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[24]),
        .Q(sig_xfer_strt_strb_ireg3[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[25]),
        .Q(sig_xfer_strt_strb_ireg3[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[26]),
        .Q(sig_xfer_strt_strb_ireg3[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[27]),
        .Q(sig_xfer_strt_strb_ireg3[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[28]),
        .Q(sig_xfer_strt_strb_ireg3[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[29]),
        .Q(sig_xfer_strt_strb_ireg3[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[30]),
        .Q(sig_xfer_strt_strb_ireg3[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(g0_b31_n_0),
        .Q(sig_xfer_strt_strb_ireg3[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[7]),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[8]),
        .Q(sig_xfer_strt_strb_ireg3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[9]),
        .Q(sig_xfer_strt_strb_ireg3[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_pcc__parameterized0
   (sig_mmap_reset_reg_reg_0,
    p_17_out,
    \FSM_onehot_sig_pcc_sm_state_reg[0]_0 ,
    sig_calc_error_reg_reg_0,
    p_12_out,
    p_1_out,
    p_4_out_1,
    sig_mmap_reset_reg_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_0_out,
    in,
    sig_mmap_reset_reg_reg_2,
    sig_mmap_reset_reg_reg_3,
    sig_mmap_reset_reg_reg_4,
    sig_mmap_reset_reg_reg_5,
    sig_mmap_reset_reg_reg_6,
    sig_mmap_reset_reg_reg_7,
    sig_mmap_reset_reg_reg_8,
    sig_mmap_reset_reg_reg_9,
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 ,
    m_axi_aclk,
    Q,
    sig_mmap_reset_reg_reg_10,
    sig_strbgen_bytes_ireg2,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_init_done_reg,
    sig_cmd2mstr_cmd_valid,
    sig_init_done_3,
    sig_inhibit_rdy_n,
    sig_cmd2addr_valid_reg_0,
    sig_ld_xfer_reg_tmp_reg_0,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n_4,
    sig_init_done_reg_0,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_5,
    sig_init_done_6,
    sig_init_done_7,
    sig_init_done_8);
  output sig_mmap_reset_reg_reg_0;
  output [0:0]p_17_out;
  output \FSM_onehot_sig_pcc_sm_state_reg[0]_0 ;
  output sig_calc_error_reg_reg_0;
  output p_12_out;
  output p_1_out;
  output p_4_out_1;
  output [0:0]sig_mmap_reset_reg_reg_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output p_0_out;
  output [76:0]in;
  output sig_mmap_reset_reg_reg_2;
  output sig_mmap_reset_reg_reg_3;
  output sig_mmap_reset_reg_reg_4;
  output sig_mmap_reset_reg_reg_5;
  output sig_mmap_reset_reg_reg_6;
  output sig_mmap_reset_reg_reg_7;
  output sig_mmap_reset_reg_reg_8;
  output sig_mmap_reset_reg_reg_9;
  output [63:0]\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 ;
  input m_axi_aclk;
  input [95:0]Q;
  input [0:0]sig_mmap_reset_reg_reg_10;
  input [0:0]sig_strbgen_bytes_ireg2;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input sig_init_done_reg;
  input sig_cmd2mstr_cmd_valid;
  input sig_init_done_3;
  input sig_inhibit_rdy_n;
  input sig_cmd2addr_valid_reg_0;
  input sig_ld_xfer_reg_tmp_reg_0;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n_4;
  input sig_init_done_reg_0;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_5;
  input sig_init_done_6;
  input sig_init_done_7;
  input sig_init_done_8;

  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg[0]_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0 ;
  wire [15:0]\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0_n_0 ;
  wire [15:0]\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg ;
  wire [63:0]\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 ;
  wire \INFERRED_GEN.data_reg[3][16]_srl4_i_2__0_n_0 ;
  wire \INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0 ;
  wire [95:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire g0_b10__0_n_0;
  wire g0_b11__0_n_0;
  wire g0_b12__0_n_0;
  wire g0_b13__0_n_0;
  wire g0_b14__0_n_0;
  wire g0_b15__0_n_0;
  wire g0_b17__0_n_0;
  wire g0_b18__0_n_0;
  wire g0_b19__0_n_0;
  wire g0_b1__0_i_10_n_0;
  wire g0_b1__0_i_11_n_0;
  wire g0_b1__0_i_12_n_0;
  wire g0_b1__0_i_13_n_0;
  wire g0_b1__0_i_14_n_0;
  wire g0_b1__0_i_6_n_0;
  wire g0_b1__0_i_7_n_0;
  wire g0_b1__0_i_8_n_0;
  wire g0_b1__0_i_9_n_0;
  wire g0_b1__0_n_0;
  wire g0_b20__0_n_0;
  wire g0_b21__0_n_0;
  wire g0_b22__0_n_0;
  wire g0_b23__0_n_0;
  wire g0_b24__0_n_0;
  wire g0_b25__0_n_0;
  wire g0_b26__0_n_0;
  wire g0_b27__0_n_0;
  wire g0_b28__0_n_0;
  wire g0_b29__0_n_0;
  wire g0_b2__0_n_0;
  wire g0_b30__0_n_0;
  wire g0_b31__0_n_0;
  wire g0_b3__0_n_0;
  wire g0_b4__0_n_0;
  wire g0_b5__0_n_0;
  wire g0_b6__0_n_0;
  wire g0_b7__0_n_0;
  wire g0_b8__0_n_0;
  wire g0_b9__0_n_0;
  wire [76:0]in;
  wire lsig_acntr_msh_eq_max;
  wire lsig_acntr_msh_eq_max_reg;
  wire lsig_acntr_seg3_eq_max;
  wire lsig_acntr_seg3_eq_max_reg;
  wire [0:0]lsig_start_vect;
  wire m_axi_aclk;
  wire [15:0]p_0_in__2;
  wire [15:0]p_0_in__3;
  wire [15:0]p_0_in__4;
  wire p_0_out;
  wire p_12_out;
  wire [0:0]p_17_out;
  wire [15:0]p_1_in;
  wire p_1_in14_in;
  wire p_1_out;
  wire p_4_out_1;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[10]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[14]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[15]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[5]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[9]_i_2_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[11]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[12]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[10] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[11] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[12] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[8] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[9] ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[0] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[1] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[2] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[3] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[4] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[5] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [63:0]sig_addr_cntr_lsh_kh;
  wire [11:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[11]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[11]_i_3__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[11]_i_4__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[11]_i_5__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_3__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_4__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_5__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_6__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_7__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_8__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_5 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_6 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_7 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_4 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_5 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_6 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_7 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[11] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0;
  wire \sig_btt_cntr_im0[15]_i_10_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_11_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_12_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_13_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_14_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_7__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_8__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_9__0_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_6__0_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_7__0_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_8__0_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_9__0_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_10_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_11_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_12_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_13_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_14_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_15_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_16_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_17_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_9_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[16] ;
  wire \sig_btt_cntr_im0_reg_n_0_[17] ;
  wire \sig_btt_cntr_im0_reg_n_0_[18] ;
  wire \sig_btt_cntr_im0_reg_n_0_[19] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[20] ;
  wire \sig_btt_cntr_im0_reg_n_0_[21] ;
  wire \sig_btt_cntr_im0_reg_n_0_[22] ;
  wire \sig_btt_cntr_im0_reg_n_0_[23] ;
  wire \sig_btt_cntr_im0_reg_n_0_[24] ;
  wire \sig_btt_cntr_im0_reg_n_0_[25] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_5__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_6__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_7__0_n_0;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_10__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_11__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_12__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_13__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_14__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_16__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_im01_carry_n_4;
  wire sig_btt_lt_b2mbaa_im01_carry_n_5;
  wire sig_btt_lt_b2mbaa_im01_carry_n_6;
  wire sig_btt_lt_b2mbaa_im01_carry_n_7;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [9:2]sig_bytes_to_mbaa_im0;
  wire [11:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[10]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[11]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[7]_i_1__0_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1__0_n_0;
  wire sig_calc_error_reg_i_1__0_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_i_6_n_0;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1__0_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1__0_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1__0_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [4:0]sig_end_offset_un;
  wire [4:1]sig_finish_addr_offset_im1;
  wire [4:0]sig_finish_addr_offset_ireg2;
  wire \sig_finish_addr_offset_ireg2[0]_i_1__0_n_0 ;
  wire \sig_finish_addr_offset_ireg2[1]_i_2__0_n_0 ;
  wire \sig_finish_addr_offset_ireg2[2]_i_2__0_n_0 ;
  wire \sig_finish_addr_offset_ireg2[4]_i_2__0_n_0 ;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1__0_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_4;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_5;
  wire sig_init_done_6;
  wire sig_init_done_7;
  wire sig_init_done_8;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire [4:4]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1__0_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1__0_n_0;
  wire sig_ld_xfer_reg_tmp_reg_0;
  wire sig_mmap_reset_reg_reg_0;
  wire [0:0]sig_mmap_reset_reg_reg_1;
  wire [0:0]sig_mmap_reset_reg_reg_10;
  wire sig_mmap_reset_reg_reg_2;
  wire sig_mmap_reset_reg_reg_3;
  wire sig_mmap_reset_reg_reg_4;
  wire sig_mmap_reset_reg_reg_5;
  wire sig_mmap_reset_reg_reg_6;
  wire sig_mmap_reset_reg_reg_7;
  wire sig_mmap_reset_reg_reg_8;
  wire sig_mmap_reset_reg_reg_9;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_no_btt_residue_ireg1_i_2__0_n_0;
  wire sig_no_btt_residue_ireg1_i_3__0_n_0;
  wire sig_parent_done;
  wire sig_parent_done_i_1__0_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_6_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_9_n_0 ;
  wire [14:0]sig_predict_addr_lsh_ireg3__0;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7 ;
  wire sig_push_input_reg16_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [4:0]sig_strbgen_addr_ireg2;
  wire [0:0]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[4]_i_1__0_n_0 ;
  wire \sig_strbgen_bytes_ireg2[4]_i_3__0_n_0 ;
  wire \sig_strbgen_bytes_ireg2[5]_i_1__0_n_0 ;
  wire [5:5]sig_strbgen_bytes_ireg2_0;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[4] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[5] ;
  wire [31:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[10]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[11]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[12]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[13]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[14]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[15]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[17]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[18]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[19]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[20]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[21]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[22]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[23]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[24]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[25]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[26]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[27]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[28]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[29]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[30]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[31]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[4]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[8]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[9]_i_1__0_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_2__0_n_0;
  wire sig_xfer_len_eq_0_ireg3_i_3__0_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1__0_n_0;
  wire [30:1]sig_xfer_strt_strb_im2;
  wire [31:0]sig_xfer_strt_strb_ireg3;
  wire [7:3]\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_CO_UNCONNECTED ;
  wire [7:4]\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_O_UNCONNECTED ;
  wire [7:1]\NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED ;
  wire [7:7]NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED;
  wire [7:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [7:7]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1__0 
       (.I0(sig_push_input_reg16_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_parent_done),
        .I4(sig_calc_error_pushed),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg[0]_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1__0 
       (.I0(sig_push_input_reg16_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1__0 
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1__0 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000033F322E222E2)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(sig_cmd2dre_valid_reg_n_0),
        .I1(p_12_out),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_cmd2addr_valid_reg_0),
        .I4(sig_ld_xfer_reg_tmp_reg_0),
        .I5(p_1_out),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg[0]_0 ),
        .S(sig_mmap_reset_reg_reg_0));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg_reg_0));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_mmap_reset_reg_reg_0));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(sig_mmap_reset_reg_reg_0));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg_reg_0));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg_reg_0));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg_reg_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(sig_addr_cntr_im0_msh_reg[13]),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[12]),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(lsig_acntr_msh_eq_max));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_addr_cntr_im0_msh_reg[7]),
        .I2(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[6]),
        .I4(sig_addr_cntr_im0_msh_reg[8]),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(lsig_acntr_msh_eq_max),
        .Q(lsig_acntr_msh_eq_max_reg),
        .R(sig_mmap_reset_reg_reg_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .O(lsig_acntr_seg3_eq_max));
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(lsig_acntr_seg3_eq_max),
        .Q(lsig_acntr_seg3_eq_max_reg),
        .R(sig_mmap_reset_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0 
       (.I0(Q[60]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .O(p_0_in__3[0]));
  LUT5 #(
    .INIT(32'hB8B88BB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_1__0 
       (.I0(Q[70]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0 ),
        .O(p_0_in__3[10]));
  LUT6 #(
    .INIT(64'hBB8BBBBB88B88888)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_1__0 
       (.I0(Q[71]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .O(p_0_in__3[11]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0 ),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_1__0 
       (.I0(Q[72]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0 ),
        .O(p_0_in__3[12]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_1__0 
       (.I0(Q[73]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .O(p_0_in__3[13]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_1__0 
       (.I0(Q[74]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .O(p_0_in__3[14]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0 
       (.I0(sig_push_input_reg16_out),
        .I1(p_1_in14_in),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I4(lsig_acntr_msh_eq_max_reg),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_2__0 
       (.I0(Q[75]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3__0_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .O(p_0_in__3[15]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1__0 
       (.I0(Q[61]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .O(p_0_in__3[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[2]_i_1__0 
       (.I0(Q[62]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .O(p_0_in__3[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1__0 
       (.I0(Q[63]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .O(p_0_in__3[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_1__0 
       (.I0(Q[64]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0_n_0 ),
        .O(p_0_in__3[4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_1__0 
       (.I0(Q[65]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2__0_n_0 ),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[6]_i_1__0 
       (.I0(Q[66]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0 ),
        .O(p_0_in__3[6]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_1__0 
       (.I0(Q[67]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .O(p_0_in__3[7]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_1__0 
       (.I0(Q[68]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .O(p_0_in__3[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_1__0 
       (.I0(Q[69]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0 ),
        .O(p_0_in__3[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[0]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[10]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[11]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[12]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[13]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[14]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[15]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[1]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[2]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[3]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[4]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[5]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[6]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[7]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[8]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__3[9]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .R(sig_mmap_reset_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0 
       (.I0(Q[76]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .O(p_0_in__4[0]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_1__0 
       (.I0(Q[86]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0_n_0 ),
        .O(p_0_in__4[10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[11]_i_1__0 
       (.I0(Q[87]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .O(p_0_in__4[11]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_1__0 
       (.I0(Q[88]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .O(p_0_in__4[12]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_1__0 
       (.I0(Q[89]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .O(p_0_in__4[13]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_1__0 
       (.I0(Q[90]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2__0_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .O(p_0_in__4[14]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0 ),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0 
       (.I0(sig_push_input_reg16_out),
        .I1(lsig_acntr_msh_eq_max_reg),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_predict_addr_lsh_ireg3),
        .I4(p_1_in14_in),
        .I5(lsig_acntr_seg3_eq_max_reg),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_2__0 
       (.I0(Q[91]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [15]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3__0_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .O(p_0_in__4[15]));
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1__0 
       (.I0(Q[77]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .O(p_0_in__4[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[2]_i_1__0 
       (.I0(Q[78]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .O(p_0_in__4[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[3]_i_1__0 
       (.I0(Q[79]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .O(p_0_in__4[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_1__0 
       (.I0(Q[80]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0_n_0 ),
        .O(p_0_in__4[4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_1__0 
       (.I0(Q[81]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0_n_0 ),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[6]_i_1__0 
       (.I0(Q[82]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0 ),
        .O(p_0_in__4[6]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[7]_i_1__0 
       (.I0(Q[83]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .O(p_0_in__4[7]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_1__0 
       (.I0(Q[84]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .O(p_0_in__4[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_1__0 
       (.I0(Q[85]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0_n_0 ),
        .O(p_0_in__4[9]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0 ),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[0]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[10]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[11]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[12]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[13]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[14]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[15]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [15]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[1]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[2]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[3]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[4]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[5]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[6]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[7]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[8]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0 ),
        .D(p_0_in__4[9]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .R(sig_mmap_reset_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[26]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[26]),
        .I4(p_4_out_1),
        .O(in[69]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[25]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[25]),
        .I4(p_4_out_1),
        .O(in[68]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[24]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[24]),
        .I4(p_4_out_1),
        .O(in[67]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[23]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[23]),
        .I4(p_4_out_1),
        .O(in[66]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[22]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[22]),
        .I4(p_4_out_1),
        .O(in[65]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[21]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[21]),
        .I4(p_4_out_1),
        .O(in[64]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[20]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[20]),
        .I4(p_4_out_1),
        .O(in[63]));
  LUT3 #(
    .INIT(8'hE1)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ),
        .I1(\INFERRED_GEN.data_reg[3][16]_srl4_i_2__0_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[11] ),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_2__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I2(\INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .O(\INFERRED_GEN.data_reg[3][16]_srl4_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[19]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[19]),
        .I4(p_4_out_1),
        .O(in[62]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I3(\INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0 ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[18]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[18]),
        .I4(p_4_out_1),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I2(\INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[17]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[17]),
        .I4(p_4_out_1),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I2(\INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][1]_srl4_i_1 
       (.I0(sig_calc_error_reg_reg_0),
        .I1(p_4_out_1),
        .O(in[76]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[16]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[16]),
        .I4(p_4_out_1),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I1(\INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[15]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[15]),
        .I4(p_4_out_1),
        .O(in[58]));
  LUT2 #(
    .INIT(4'h9)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I1(\INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0 ),
        .O(in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_2__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(\INFERRED_GEN.data_reg[3][21]_srl4_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[14]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[14]),
        .I4(p_4_out_1),
        .O(in[57]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[13]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[13]),
        .I4(p_4_out_1),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [15]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[63]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [63]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[12]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[12]),
        .I4(p_4_out_1),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[62]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [62]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[11]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[11]),
        .I4(p_4_out_1),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[61]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[10]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[10]),
        .I4(p_4_out_1),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[60]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[9]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[9]),
        .I4(p_4_out_1),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[59]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [59]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[8]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[8]),
        .I4(p_4_out_1),
        .O(in[51]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[58]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[7]),
        .I4(p_4_out_1),
        .O(in[50]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[57]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [57]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][2]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(p_4_out_1));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[6]),
        .I4(p_4_out_1),
        .O(in[49]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[56]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[5]),
        .I4(p_4_out_1),
        .O(in[48]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[55]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[4]),
        .I4(p_4_out_1),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[54]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(p_4_out_1),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[53]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(p_4_out_1),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[52]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(p_4_out_1),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[51]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(p_4_out_1),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[50]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[31]),
        .I1(sig_first_xfer_im0),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[49]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[30]),
        .I1(sig_first_xfer_im0),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[48]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[29]),
        .I1(sig_first_xfer_im0),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[47]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [47]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1__0 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(p_4_out_1),
        .O(in[75]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[28]),
        .I1(sig_first_xfer_im0),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[46]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[27]),
        .I1(sig_first_xfer_im0),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[45]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[26]),
        .I1(sig_first_xfer_im0),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[44]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[25]),
        .I1(sig_first_xfer_im0),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[43]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[24]),
        .I1(sig_first_xfer_im0),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[42]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[23]),
        .I1(sig_first_xfer_im0),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[41]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[22]),
        .I1(sig_first_xfer_im0),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[40]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[21]),
        .I1(sig_first_xfer_im0),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[39]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[20]),
        .I1(sig_first_xfer_im0),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[38]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[19]),
        .I1(sig_first_xfer_im0),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[37]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[18]),
        .I1(sig_first_xfer_im0),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[36]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[17]),
        .I1(sig_first_xfer_im0),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[35]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[16]),
        .I1(sig_first_xfer_im0),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[34]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[15]),
        .I1(sig_first_xfer_im0),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[33]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[14]),
        .I1(sig_first_xfer_im0),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[32]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][55]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[13]),
        .I1(sig_first_xfer_im0),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][55]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][56]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[12]),
        .I1(sig_first_xfer_im0),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][56]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][57]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[11]),
        .I1(sig_first_xfer_im0),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][57]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][58]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[10]),
        .I1(sig_first_xfer_im0),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][58]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][59]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[9]),
        .I1(sig_first_xfer_im0),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][59]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[31]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[31]),
        .I4(p_4_out_1),
        .O(in[74]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][60]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[8]),
        .I1(sig_first_xfer_im0),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][60]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][61]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][61]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][62]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][62]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][63]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][63]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][64]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][64]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][65]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][65]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][66]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][66]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][68]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][68]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][69]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[30]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[30]),
        .I4(p_4_out_1),
        .O(in[73]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][70]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][71]_srl4_i_1__0 
       (.I0(p_1_in14_in),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][72]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][73]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][74]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][75]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][76]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][77]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][78]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][79]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[29]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[29]),
        .I4(p_4_out_1),
        .O(in[72]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][80]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][81]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][82]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][83]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][84]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][85]_srl4_i_1__1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][86]_srl4_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[28]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[28]),
        .I4(p_4_out_1),
        .O(in[71]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[27]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[27]),
        .I4(p_4_out_1),
        .O(in[70]));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_strb_gen2 I_STRT_STRB_GEN
       (.D({sig_xfer_strt_strb_im2[30:17],sig_xfer_strt_strb_im2[14:1],lsig_start_vect}),
        .Q(sig_strbgen_addr_ireg2),
        .out({g0_b29__0_n_0,g0_b27__0_n_0,g0_b25__0_n_0,g0_b23__0_n_0,g0_b21__0_n_0,g0_b19__0_n_0,g0_b17__0_n_0,g0_b13__0_n_0,g0_b11__0_n_0,g0_b9__0_n_0,g0_b7__0_n_0,g0_b5__0_n_0,g0_b3__0_n_0,g0_b1__0_n_0}),
        .\sig_xfer_strt_strb_ireg3_reg[10] (g0_b10__0_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[12] (g0_b12__0_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[14] (g0_b14__0_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[18] (g0_b18__0_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[20] (g0_b20__0_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[22] (g0_b22__0_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[24] (g0_b24__0_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[26] (g0_b26__0_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[28] (g0_b28__0_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[2] (g0_b2__0_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[30] (g0_b30__0_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[4] (g0_b4__0_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[6] (g0_b6__0_n_0),
        .\sig_xfer_strt_strb_ireg3_reg[8] (g0_b8__0_n_0));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__3 
       (.I0(sig_init_done_3),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_calc_error_pushed),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hCCCC8888CC0C8888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I1(sig_init_done_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_calc_error_pushed),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b10__0
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hFFFFF800)) 
    g0_b11__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    g0_b12__0
       (.I0(sig_end_offset_un[2]),
        .I1(sig_end_offset_un[3]),
        .I2(sig_end_offset_un[4]),
        .O(g0_b12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hFFFFE000)) 
    g0_b13__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b13__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    g0_b14__0
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b14__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
    g0_b15__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .I5(sig_strbgen_addr_ireg2[4]),
        .O(g0_b15__0_n_0));
  LUT6 #(
    .INIT(64'h222222222222222A)) 
    g0_b16__0
       (.I0(sig_end_offset_un[4]),
        .I1(sig_strbgen_addr_ireg2[4]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[2]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .I5(sig_strbgen_addr_ireg2[0]),
        .O(sig_xfer_strt_strb_im2[16]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    g0_b17__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b17__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    g0_b18__0
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b18__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hFFF80000)) 
    g0_b19__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b19__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    g0_b1__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b1__0_n_0));
  LUT3 #(
    .INIT(8'hEB)) 
    g0_b1__0_i_1
       (.I0(g0_b1__0_i_6_n_0),
        .I1(g0_b1__0_i_7_n_0),
        .I2(sig_strbgen_addr_ireg2[0]),
        .O(sig_end_offset_un[0]));
  LUT6 #(
    .INIT(64'h11045546776EFFEF)) 
    g0_b1__0_i_10
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(g0_b1__0_i_7_n_0),
        .I4(sig_strbgen_addr_ireg2[1]),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(g0_b1__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    g0_b1__0_i_11
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(g0_b1__0_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAA9FFFF0000AAA9)) 
    g0_b1__0_i_12
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(g0_b1__0_i_7_n_0),
        .I4(g0_b1__0_i_10_n_0),
        .I5(sig_strbgen_addr_ireg2[3]),
        .O(g0_b1__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F1F)) 
    g0_b1__0_i_13
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(g0_b1__0_i_13_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F1E1F)) 
    g0_b1__0_i_14
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(g0_b1__0_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hBBBEEEEB)) 
    g0_b1__0_i_2
       (.I0(g0_b1__0_i_6_n_0),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(g0_b1__0_i_7_n_0),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(sig_end_offset_un[1]));
  LUT6 #(
    .INIT(64'hBBBEEEEBEEEBBBBE)) 
    g0_b1__0_i_3
       (.I0(g0_b1__0_i_6_n_0),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(g0_b1__0_i_7_n_0),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I5(g0_b1__0_i_8_n_0),
        .O(sig_end_offset_un[2]));
  LUT4 #(
    .INIT(16'hBEEB)) 
    g0_b1__0_i_4
       (.I0(g0_b1__0_i_6_n_0),
        .I1(sig_strbgen_addr_ireg2[3]),
        .I2(g0_b1__0_i_9_n_0),
        .I3(g0_b1__0_i_10_n_0),
        .O(sig_end_offset_un[3]));
  LUT5 #(
    .INIT(32'h7DF7E7FE)) 
    g0_b1__0_i_5
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I1(sig_strbgen_addr_ireg2[4]),
        .I2(g0_b1__0_i_11_n_0),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I4(g0_b1__0_i_12_n_0),
        .O(sig_end_offset_un[4]));
  LUT6 #(
    .INIT(64'h9A595555AAAA9A59)) 
    g0_b1__0_i_6
       (.I0(g0_b1__0_i_13_n_0),
        .I1(sig_strbgen_addr_ireg2[3]),
        .I2(g0_b1__0_i_10_n_0),
        .I3(g0_b1__0_i_9_n_0),
        .I4(sig_strbgen_addr_ireg2[4]),
        .I5(g0_b1__0_i_14_n_0),
        .O(g0_b1__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    g0_b1__0_i_7
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(g0_b1__0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h52FB)) 
    g0_b1__0_i_8
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(g0_b1__0_i_7_n_0),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(g0_b1__0_i_8_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F0E1E1E1E0)) 
    g0_b1__0_i_9
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .O(g0_b1__0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    g0_b20__0
       (.I0(sig_end_offset_un[2]),
        .I1(sig_end_offset_un[3]),
        .I2(sig_end_offset_un[4]),
        .O(g0_b20__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hFFE00000)) 
    g0_b21__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b21__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    g0_b22__0
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b22__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFF800000)) 
    g0_b23__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b23__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    g0_b24__0
       (.I0(sig_end_offset_un[3]),
        .I1(sig_end_offset_un[4]),
        .O(g0_b24__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hFE000000)) 
    g0_b25__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b25__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    g0_b26__0
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b26__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hF8000000)) 
    g0_b27__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b27__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h80)) 
    g0_b28__0
       (.I0(sig_end_offset_un[2]),
        .I1(sig_end_offset_un[3]),
        .I2(sig_end_offset_un[4]),
        .O(g0_b28__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    g0_b29__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b29__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    g0_b2__0
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    g0_b30__0
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b30__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    g0_b31__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b31__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    g0_b3__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    g0_b4__0
       (.I0(sig_end_offset_un[2]),
        .I1(sig_end_offset_un[3]),
        .I2(sig_end_offset_un[4]),
        .O(g0_b4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    g0_b5__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    g0_b6__0
       (.I0(sig_end_offset_un[1]),
        .I1(sig_end_offset_un[2]),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[4]),
        .O(g0_b6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    g0_b7__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'hE)) 
    g0_b8__0
       (.I0(sig_end_offset_un[3]),
        .I1(sig_end_offset_un[4]),
        .O(g0_b8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    g0_b9__0
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[4]),
        .O(g0_b9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h04)) 
    sig_addr_aligned_ireg1_i_1__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_mmap_reset_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_addr_cntr_im0_msh[0]_i_1__0 
       (.I0(Q[44]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .O(p_0_in__2[0]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[10]_i_1__0 
       (.I0(Q[54]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .I3(\sig_addr_cntr_im0_msh[10]_i_2_n_0 ),
        .O(p_0_in__2[10]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \sig_addr_cntr_im0_msh[10]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_addr_cntr_im0_msh_reg[6]),
        .I2(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[7]),
        .I4(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[11]_i_1__0 
       (.I0(Q[55]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[11]),
        .O(p_0_in__2[11]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \sig_addr_cntr_im0_msh[12]_i_1__0 
       (.I0(Q[56]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[11]),
        .O(p_0_in__2[12]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[13]_i_1__0 
       (.I0(Q[57]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .I3(sig_addr_cntr_im0_msh_reg[11]),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(p_0_in__2[13]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[14]_i_1__0 
       (.I0(Q[58]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .I3(sig_addr_cntr_im0_msh_reg[12]),
        .I4(\sig_addr_cntr_im0_msh[14]_i_2_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(p_0_in__2[14]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_addr_cntr_im0_msh[14]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ),
        .O(\sig_addr_cntr_im0_msh[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \sig_addr_cntr_im0_msh[15]_i_1__0 
       (.I0(sig_push_input_reg16_out),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(p_1_in14_in),
        .O(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[15]_i_2__0 
       (.I0(Q[59]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .I3(\sig_addr_cntr_im0_msh[15]_i_3__0_n_0 ),
        .O(p_0_in__2[15]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \sig_addr_cntr_im0_msh[15]_i_3__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(sig_addr_cntr_im0_msh_reg[12]),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[11]),
        .I4(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[1]_i_1__0 
       (.I0(Q[45]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .O(p_0_in__2[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \sig_addr_cntr_im0_msh[2]_i_1__0 
       (.I0(Q[46]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .I3(sig_addr_cntr_im0_msh_reg[0]),
        .I4(sig_addr_cntr_im0_msh_reg[1]),
        .O(p_0_in__2[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[3]_i_1__0 
       (.I0(Q[47]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .I4(sig_addr_cntr_im0_msh_reg[0]),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(p_0_in__2[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[4]_i_1__0 
       (.I0(Q[48]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .I3(\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ),
        .O(p_0_in__2[4]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_addr_cntr_im0_msh[4]_i_2__0 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_addr_cntr_im0_msh_reg[0]),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .I3(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[5]_i_1__0 
       (.I0(Q[49]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .I3(\sig_addr_cntr_im0_msh[5]_i_2__0_n_0 ),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \sig_addr_cntr_im0_msh[5]_i_2__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_addr_cntr_im0_msh_reg[1]),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[2]),
        .I4(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[6]_i_1__0 
       (.I0(Q[50]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .I3(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ),
        .O(p_0_in__2[6]));
  LUT5 #(
    .INIT(32'hB8B88BB8)) 
    \sig_addr_cntr_im0_msh[7]_i_1__0 
       (.I0(Q[51]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .I3(sig_addr_cntr_im0_msh_reg[6]),
        .I4(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ),
        .O(p_0_in__2[7]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[8]_i_1__0 
       (.I0(Q[52]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .I3(sig_addr_cntr_im0_msh_reg[6]),
        .I4(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(p_0_in__2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sig_addr_cntr_im0_msh[8]_i_2__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_addr_cntr_im0_msh_reg[2]),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .I4(sig_addr_cntr_im0_msh_reg[3]),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[9]_i_1__0 
       (.I0(Q[53]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .I3(\sig_addr_cntr_im0_msh[9]_i_2_n_0 ),
        .O(p_0_in__2[9]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \sig_addr_cntr_im0_msh[9]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .I3(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[0]),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[10]),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[11]),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[12]),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[13]),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[14]),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[15]),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[1]),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[2]),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[3]),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[4]),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[5]),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[6]),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[7]),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[8]),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__2[9]),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_mmap_reset_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hEA40)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[10]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[10]),
        .O(\sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[11]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[11]),
        .O(\sig_addr_cntr_incr_ireg2[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[12]_i_1__0 
       (.I0(sig_first_xfer_im0),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[7]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[7]),
        .O(\sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[8]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[8]),
        .O(\sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[9]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[9]),
        .O(\sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[11]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[11] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[12]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[12] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .R(sig_mmap_reset_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[0]_i_1__0 
       (.I0(Q[28]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[10]_i_1__0 
       (.I0(Q[38]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[10]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[11]_i_1__0 
       (.I0(Q[39]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[11]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[12]_i_1__0 
       (.I0(Q[40]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[12]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[13]_i_1__0 
       (.I0(Q[41]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[13]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[14]_i_1__0 
       (.I0(Q[42]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[14]),
        .O(p_1_in[14]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_addr_cntr_lsh_im0[15]_i_1__0 
       (.I0(sig_push_input_reg16_out),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[15]_i_2__0 
       (.I0(Q[43]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[1]_i_1__0 
       (.I0(Q[29]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[2]_i_1__0 
       (.I0(Q[30]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[3]_i_1__0 
       (.I0(Q[31]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[4]_i_1__0 
       (.I0(Q[32]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[5]_i_1__0 
       (.I0(Q[33]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[6]_i_1__0 
       (.I0(Q[34]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[7]_i_1__0 
       (.I0(Q[35]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[7]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[8]_i_1__0 
       (.I0(Q[36]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[8]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[9]_i_1__0 
       (.I0(Q[37]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_predict_addr_lsh_ireg3__0[9]),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[0]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in14_in),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[1]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[2]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[3]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[4]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[5]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[48]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[49]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[50]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[51]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[52]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[53]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[54]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[55]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[56]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[57]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[58]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[59]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[60]),
        .Q(sig_addr_cntr_lsh_kh[32]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[61]),
        .Q(sig_addr_cntr_lsh_kh[33]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[62]),
        .Q(sig_addr_cntr_lsh_kh[34]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[63]),
        .Q(sig_addr_cntr_lsh_kh[35]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[64]),
        .Q(sig_addr_cntr_lsh_kh[36]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[65]),
        .Q(sig_addr_cntr_lsh_kh[37]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[66]),
        .Q(sig_addr_cntr_lsh_kh[38]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[67]),
        .Q(sig_addr_cntr_lsh_kh[39]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[68]),
        .Q(sig_addr_cntr_lsh_kh[40]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[69]),
        .Q(sig_addr_cntr_lsh_kh[41]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[70]),
        .Q(sig_addr_cntr_lsh_kh[42]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[71]),
        .Q(sig_addr_cntr_lsh_kh[43]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[72]),
        .Q(sig_addr_cntr_lsh_kh[44]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[73]),
        .Q(sig_addr_cntr_lsh_kh[45]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[74]),
        .Q(sig_addr_cntr_lsh_kh[46]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[75]),
        .Q(sig_addr_cntr_lsh_kh[47]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[76]),
        .Q(sig_addr_cntr_lsh_kh[48]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[77]),
        .Q(sig_addr_cntr_lsh_kh[49]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[78]),
        .Q(sig_addr_cntr_lsh_kh[50]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[79]),
        .Q(sig_addr_cntr_lsh_kh[51]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[80]),
        .Q(sig_addr_cntr_lsh_kh[52]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[81]),
        .Q(sig_addr_cntr_lsh_kh[53]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[82]),
        .Q(sig_addr_cntr_lsh_kh[54]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[83]),
        .Q(sig_addr_cntr_lsh_kh[55]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[84]),
        .Q(sig_addr_cntr_lsh_kh[56]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[85]),
        .Q(sig_addr_cntr_lsh_kh[57]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[86]),
        .Q(sig_addr_cntr_lsh_kh[58]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[87]),
        .Q(sig_addr_cntr_lsh_kh[59]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[88]),
        .Q(sig_addr_cntr_lsh_kh[60]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[89]),
        .Q(sig_addr_cntr_lsh_kh[61]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[90]),
        .Q(sig_addr_cntr_lsh_kh[62]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[91]),
        .Q(sig_addr_cntr_lsh_kh[63]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_mmap_reset_reg_reg_0));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[11]_i_2__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[11]),
        .O(\sig_adjusted_addr_incr_ireg2[11]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[11]_i_3__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[10]),
        .O(\sig_adjusted_addr_incr_ireg2[11]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[11]_i_4__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[9]),
        .O(\sig_adjusted_addr_incr_ireg2[11]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[11]_i_5__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[8]),
        .O(\sig_adjusted_addr_incr_ireg2[11]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_10 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_11 
       (.I0(sig_bytes_to_mbaa_ireg1[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_12 
       (.I0(sig_bytes_to_mbaa_ireg1[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_13 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_2__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_3__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_4__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_5__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_6__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[7]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_7__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_8__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_9 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[10]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[11]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[11] ),
        .R(sig_mmap_reset_reg_reg_0));
  CARRY8 \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0 
       (.CI(\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_CO_UNCONNECTED [7:3],\sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_5 ,\sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_6 ,\sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_O_UNCONNECTED [7:4],sig_adjusted_addr_incr_im1[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,\sig_adjusted_addr_incr_ireg2[11]_i_2__0_n_0 ,\sig_adjusted_addr_incr_ireg2[11]_i_3__0_n_0 ,\sig_adjusted_addr_incr_ireg2[11]_i_4__0_n_0 ,\sig_adjusted_addr_incr_ireg2[11]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[7]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg_reg_0));
  CARRY8 \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_0 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_3 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_4 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_5 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_6 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,\sig_adjusted_addr_incr_ireg2[7]_i_2__0_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_3__0_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_4__0_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_5__0_n_0 ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_adjusted_addr_incr_im1[7:0]),
        .S({\sig_adjusted_addr_incr_ireg2[7]_i_6__0_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_7__0_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_8__0_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_9_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_10_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_11_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_12_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[8]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[9]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .R(sig_mmap_reset_reg_reg_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sig_brst_cnt_eq_one_ireg1_i_1__0
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_mmap_reset_reg_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I4(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_mmap_reset_reg_reg_0));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_10 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[12] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[12]),
        .O(\sig_btt_cntr_im0[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_11 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[11] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[11]),
        .O(\sig_btt_cntr_im0[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_12 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[10]),
        .O(\sig_btt_cntr_im0[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_13 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[9]),
        .O(\sig_btt_cntr_im0[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_14 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[8]),
        .O(\sig_btt_cntr_im0[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[12] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[11] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_7__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(sig_push_input_reg16_out),
        .I2(Q[15]),
        .O(\sig_btt_cntr_im0[15]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_8__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(sig_push_input_reg16_out),
        .I2(Q[14]),
        .O(\sig_btt_cntr_im0[15]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_9__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_push_input_reg16_out),
        .I2(Q[13]),
        .O(\sig_btt_cntr_im0[15]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_2__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .I1(sig_push_input_reg16_out),
        .I2(Q[23]),
        .O(\sig_btt_cntr_im0[23]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_3__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I1(sig_push_input_reg16_out),
        .I2(Q[22]),
        .O(\sig_btt_cntr_im0[23]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_4__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I1(sig_push_input_reg16_out),
        .I2(Q[21]),
        .O(\sig_btt_cntr_im0[23]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_5__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I1(sig_push_input_reg16_out),
        .I2(Q[20]),
        .O(\sig_btt_cntr_im0[23]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_6__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I1(sig_push_input_reg16_out),
        .I2(Q[19]),
        .O(\sig_btt_cntr_im0[23]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_7__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I1(sig_push_input_reg16_out),
        .I2(Q[18]),
        .O(\sig_btt_cntr_im0[23]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_8__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I1(sig_push_input_reg16_out),
        .I2(Q[17]),
        .O(\sig_btt_cntr_im0[23]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_9__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I1(sig_push_input_reg16_out),
        .I2(Q[16]),
        .O(\sig_btt_cntr_im0[23]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_btt_cntr_im0[25]_i_2 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_calc_error_reg_reg_0),
        .O(\sig_btt_cntr_im0[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[25]_i_3__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .I1(sig_push_input_reg16_out),
        .I2(Q[25]),
        .O(\sig_btt_cntr_im0[25]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[25]_i_4__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .I1(sig_push_input_reg16_out),
        .I2(Q[24]),
        .O(\sig_btt_cntr_im0[25]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_10 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[7]),
        .O(\sig_btt_cntr_im0[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_11 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[6]),
        .O(\sig_btt_cntr_im0[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_12 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[5]),
        .O(\sig_btt_cntr_im0[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_13 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[4]),
        .O(\sig_btt_cntr_im0[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_14 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[3]),
        .O(\sig_btt_cntr_im0[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_15 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[2]),
        .O(\sig_btt_cntr_im0[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_16 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[1]),
        .O(\sig_btt_cntr_im0[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_17 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[0]),
        .O(\sig_btt_cntr_im0[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_9 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(sig_push_input_reg16_out),
        .O(\sig_btt_cntr_im0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_mmap_reset_reg_reg_0));
  CARRY8 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[15]_i_1_n_0 ,\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 ,\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .DI({\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 ,\sig_btt_cntr_im0[15]_i_6_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_8 ,\sig_btt_cntr_im0_reg[15]_i_1_n_9 ,\sig_btt_cntr_im0_reg[15]_i_1_n_10 ,\sig_btt_cntr_im0_reg[15]_i_1_n_11 ,\sig_btt_cntr_im0_reg[15]_i_1_n_12 ,\sig_btt_cntr_im0_reg[15]_i_1_n_13 ,\sig_btt_cntr_im0_reg[15]_i_1_n_14 ,\sig_btt_cntr_im0_reg[15]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[15]_i_7__0_n_0 ,\sig_btt_cntr_im0[15]_i_8__0_n_0 ,\sig_btt_cntr_im0[15]_i_9__0_n_0 ,\sig_btt_cntr_im0[15]_i_10_n_0 ,\sig_btt_cntr_im0[15]_i_11_n_0 ,\sig_btt_cntr_im0[15]_i_12_n_0 ,\sig_btt_cntr_im0[15]_i_13_n_0 ,\sig_btt_cntr_im0[15]_i_14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[23] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .R(sig_mmap_reset_reg_reg_0));
  CARRY8 \sig_btt_cntr_im0_reg[23]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[23]_i_1_n_0 ,\sig_btt_cntr_im0_reg[23]_i_1_n_1 ,\sig_btt_cntr_im0_reg[23]_i_1_n_2 ,\sig_btt_cntr_im0_reg[23]_i_1_n_3 ,\sig_btt_cntr_im0_reg[23]_i_1_n_4 ,\sig_btt_cntr_im0_reg[23]_i_1_n_5 ,\sig_btt_cntr_im0_reg[23]_i_1_n_6 ,\sig_btt_cntr_im0_reg[23]_i_1_n_7 }),
        .DI({\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[23]_i_1_n_8 ,\sig_btt_cntr_im0_reg[23]_i_1_n_9 ,\sig_btt_cntr_im0_reg[23]_i_1_n_10 ,\sig_btt_cntr_im0_reg[23]_i_1_n_11 ,\sig_btt_cntr_im0_reg[23]_i_1_n_12 ,\sig_btt_cntr_im0_reg[23]_i_1_n_13 ,\sig_btt_cntr_im0_reg[23]_i_1_n_14 ,\sig_btt_cntr_im0_reg[23]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[23]_i_2__0_n_0 ,\sig_btt_cntr_im0[23]_i_3__0_n_0 ,\sig_btt_cntr_im0[23]_i_4__0_n_0 ,\sig_btt_cntr_im0[23]_i_5__0_n_0 ,\sig_btt_cntr_im0[23]_i_6__0_n_0 ,\sig_btt_cntr_im0[23]_i_7__0_n_0 ,\sig_btt_cntr_im0[23]_i_8__0_n_0 ,\sig_btt_cntr_im0[23]_i_9__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[24] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[25]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[25] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[25]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .R(sig_mmap_reset_reg_reg_0));
  CARRY8 \sig_btt_cntr_im0_reg[25]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED [7:1],\sig_btt_cntr_im0_reg[25]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sig_btt_cntr_im0[25]_i_2_n_0 }),
        .O({\NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED [7:2],\sig_btt_cntr_im0_reg[25]_i_1_n_14 ,\sig_btt_cntr_im0_reg[25]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sig_btt_cntr_im0[25]_i_3__0_n_0 ,\sig_btt_cntr_im0[25]_i_4__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg_reg_0));
  CARRY8 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0[25]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 ,\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .DI({\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 ,\sig_btt_cntr_im0[7]_i_5_n_0 ,\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 ,\sig_btt_cntr_im0[7]_i_9_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_8 ,\sig_btt_cntr_im0_reg[7]_i_1_n_9 ,\sig_btt_cntr_im0_reg[7]_i_1_n_10 ,\sig_btt_cntr_im0_reg[7]_i_1_n_11 ,\sig_btt_cntr_im0_reg[7]_i_1_n_12 ,\sig_btt_cntr_im0_reg[7]_i_1_n_13 ,\sig_btt_cntr_im0_reg[7]_i_1_n_14 ,\sig_btt_cntr_im0_reg[7]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[7]_i_10_n_0 ,\sig_btt_cntr_im0[7]_i_11_n_0 ,\sig_btt_cntr_im0[7]_i_12_n_0 ,\sig_btt_cntr_im0[7]_i_13_n_0 ,\sig_btt_cntr_im0[7]_i_14_n_0 ,\sig_btt_cntr_im0[7]_i_15_n_0 ,\sig_btt_cntr_im0[7]_i_16_n_0 ,\sig_btt_cntr_im0[7]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_mmap_reset_reg_reg_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0),
        .I1(sig_addr_aligned_im0),
        .I2(sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_5__0_n_0),
        .I5(sig_btt_eq_b2mbaa_ireg1_i_6__0_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I3(\sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0 ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h06606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_16__0_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h2800008200000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_4__0
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_7__0_n_0),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hF99F9FF6)) 
    sig_btt_eq_b2mbaa_ireg1_i_5__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0 ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hF99F9FF6)) 
    sig_btt_eq_b2mbaa_ireg1_i_6__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_7__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_7__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg_reg_0));
  CARRY8 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED[7],sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3,sig_btt_lt_b2mbaa_im01_carry_n_4,sig_btt_lt_b2mbaa_im01_carry_n_5,sig_btt_lt_b2mbaa_im01_carry_n_6,sig_btt_lt_b2mbaa_im01_carry_n_7}),
        .DI({1'b0,sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_10__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_11__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_12__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_13__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_14__0_n_0}));
  LUT5 #(
    .INIT(32'h01686801)) 
    sig_btt_lt_b2mbaa_im01_carry_i_10__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h01686801)) 
    sig_btt_lt_b2mbaa_im01_carry_i_11__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h06606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_12__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_16__0_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_13__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_13__0_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_14__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_14__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_15__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_16__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_16__0_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(\sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h11141774)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h0154157C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h0154157C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_16__0_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h000111103337777C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h1474)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8__0
       (.I0(sig_addr_aligned_im0),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_9__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I3(\sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0 ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg_reg_0));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sig_bytes_to_mbaa_ireg1[10]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0 ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(\sig_bytes_to_mbaa_ireg1[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[10]_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(\sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h65)) 
    \sig_bytes_to_mbaa_ireg1[11]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I2(\sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0 ),
        .O(\sig_bytes_to_mbaa_ireg1[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_bytes_to_mbaa_ireg1[11]_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_bytes_to_mbaa_ireg1[11]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(sig_bytes_to_mbaa_im0[2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(sig_bytes_to_mbaa_im0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0 ),
        .O(sig_bytes_to_mbaa_im0[6]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(\sig_bytes_to_mbaa_ireg1[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sig_bytes_to_mbaa_ireg1[8]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(sig_bytes_to_mbaa_im0[8]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[9]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(sig_bytes_to_mbaa_im0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[10]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[10]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[11]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[11]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[6]),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[7]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[7]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[8]),
        .Q(sig_bytes_to_mbaa_ireg1[8]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[9]),
        .Q(sig_bytes_to_mbaa_ireg1[9]),
        .R(sig_mmap_reset_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1__0
       (.I0(sig_calc_error_reg_reg_0),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1__0_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_mmap_reset_reg_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_calc_error_reg_i_1__0
       (.I0(sig_btt_is_zero),
        .I1(sig_push_input_reg16_out),
        .I2(sig_calc_error_reg_reg_0),
        .O(sig_calc_error_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(sig_calc_error_reg_i_4_n_0),
        .I2(sig_calc_error_reg_i_5_n_0),
        .I3(sig_calc_error_reg_i_6_n_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[25]),
        .I5(Q[24]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_5
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(sig_calc_error_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_6
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(sig_calc_error_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1__0_n_0),
        .Q(sig_calc_error_reg_reg_0),
        .R(sig_mmap_reset_reg_reg_0));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2addr_valid_i_1__0
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(p_12_out),
        .O(sig_cmd2addr_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1__0_n_0),
        .Q(p_12_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2data_valid_i_1__0
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_inhibit_rdy_n_4),
        .I4(p_1_out),
        .O(sig_cmd2data_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1__0_n_0),
        .Q(p_1_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_cmd2dre_valid_i_1__0
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_first_xfer_im0),
        .I3(sig_cmd2dre_valid_reg_n_0),
        .O(sig_cmd2dre_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1__0_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_finish_addr_offset_ireg2[0]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_first_xfer_im0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_finish_addr_offset_ireg2[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h556AAA6AAA955595)) 
    \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(\sig_finish_addr_offset_ireg2[1]_i_2__0_n_0 ),
        .I1(sig_bytes_to_mbaa_ireg1[1]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_finish_addr_offset_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h15BFFFFF)) 
    \sig_finish_addr_offset_ireg2[1]_i_2__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_finish_addr_offset_ireg2[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h99A955956656AA6A)) 
    \sig_finish_addr_offset_ireg2[2]_i_1__0 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_finish_addr_offset_ireg2[2]_i_2__0_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_finish_addr_offset_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h553F)) 
    \sig_finish_addr_offset_ireg2[2]_i_2__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_finish_addr_offset_ireg2[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h07F7F808F80807F7)) 
    \sig_finish_addr_offset_ireg2[3]_i_1__0 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_finish_addr_offset_ireg2[4]_i_2__0_n_0 ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_finish_addr_offset_im1[3]));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \sig_finish_addr_offset_ireg2[4]_i_1__0 
       (.I0(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_finish_addr_offset_ireg2[4]_i_2__0_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(sig_finish_addr_offset_im1[4]));
  LUT6 #(
    .INIT(64'h000051F751F7FFFF)) 
    \sig_finish_addr_offset_ireg2[4]_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_finish_addr_offset_ireg2[2]_i_2__0_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .O(\sig_finish_addr_offset_ireg2[4]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_finish_addr_offset_ireg2[0]_i_1__0_n_0 ),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[2]),
        .Q(sig_finish_addr_offset_ireg2[2]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[3]),
        .Q(sig_finish_addr_offset_ireg2[3]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[4]),
        .Q(sig_finish_addr_offset_ireg2[4]),
        .R(sig_mmap_reset_reg_reg_0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1__0
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg16_out),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_mmap_reset_reg_reg_0),
        .O(sig_first_xfer_im0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1__0_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__11
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_init_done_reg_0),
        .I2(sig_init_done_reg),
        .I3(sig_init_done_5),
        .O(sig_mmap_reset_reg_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__12
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_init_done_reg_0),
        .I2(sig_init_done_reg),
        .I3(sig_init_done_6),
        .O(sig_mmap_reset_reg_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__13
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_init_done_reg_0),
        .I2(sig_init_done_reg),
        .I3(sig_init_done_7),
        .O(sig_mmap_reset_reg_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__14
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_init_done_reg_0),
        .I2(sig_init_done_reg),
        .I3(sig_init_done_8),
        .O(sig_mmap_reset_reg_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_init_done_reg_0),
        .I2(sig_init_done_reg),
        .I3(sig_init_done),
        .O(sig_mmap_reset_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_init_done_reg_0),
        .I2(sig_init_done_reg),
        .I3(sig_init_done_0),
        .O(sig_mmap_reset_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__7
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_init_done_reg_0),
        .I2(sig_init_done_reg),
        .I3(sig_init_done_1),
        .O(sig_mmap_reset_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__8
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_init_done_reg_0),
        .I2(sig_init_done_reg),
        .I3(sig_init_done_2),
        .O(sig_mmap_reset_reg_reg_5));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[26]),
        .Q(p_17_out),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[27]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_reg_empty_i_1__0
       (.I0(sig_sm_pop_input_reg),
        .I1(sig_calc_error_pushed),
        .I2(sig_mmap_reset_reg_reg_0),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0400)) 
    sig_input_reg_empty_i_2__0
       (.I0(sig_calc_error_reg_reg_0),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .O(sig_push_input_reg16_out));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[92]),
        .Q(in[0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[93]),
        .Q(in[1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[94]),
        .Q(in[2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[95]),
        .Q(in[3]),
        .R(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    sig_last_addr_offset_im2
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_last_addr_offset_im2__0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    sig_ld_xfer_reg_i_1__0
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(sig_ld_xfer_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1__0_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1__0
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_mmap_reset_reg_reg_0),
        .O(sig_ld_xfer_reg_tmp_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1__0_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg_10),
        .Q(sig_mmap_reset_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(sig_no_btt_residue_ireg1_i_2__0_n_0),
        .I5(sig_no_btt_residue_ireg1_i_3__0_n_0),
        .O(sig_no_btt_residue_im0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_no_btt_residue_ireg1_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .O(sig_no_btt_residue_ireg1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_no_btt_residue_ireg1_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .O(sig_no_btt_residue_ireg1_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_mmap_reset_reg_reg_0));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1__0
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(p_4_out_1),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_push_input_reg16_out),
        .O(sig_parent_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1__0_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[12] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[11] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_6 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_6 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_7 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_8 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_9 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(sig_predict_addr_lsh_ireg3__0[0]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(sig_predict_addr_lsh_ireg3__0[10]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(sig_predict_addr_lsh_ireg3__0[11]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(sig_predict_addr_lsh_ireg3__0[12]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(sig_predict_addr_lsh_ireg3__0[13]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(sig_predict_addr_lsh_ireg3__0[14]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_mmap_reset_reg_reg_0));
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED [7],\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7 }),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] ,\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[15:8]),
        .S({p_1_in14_in,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(sig_predict_addr_lsh_ireg3__0[1]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(sig_predict_addr_lsh_ireg3__0[2]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(sig_predict_addr_lsh_ireg3__0[3]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(sig_predict_addr_lsh_ireg3__0[4]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(sig_predict_addr_lsh_ireg3__0[5]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(sig_predict_addr_lsh_ireg3__0[6]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(sig_predict_addr_lsh_ireg3__0[7]),
        .R(sig_mmap_reset_reg_reg_0));
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7 }),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,\sig_addr_cntr_lsh_im0_reg_n_0_[5] ,\sig_addr_cntr_lsh_im0_reg_n_0_[4] ,\sig_addr_cntr_lsh_im0_reg_n_0_[3] ,\sig_addr_cntr_lsh_im0_reg_n_0_[2] ,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_predict_addr_lsh_im2[7:0]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(sig_predict_addr_lsh_ireg3__0[8]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(sig_predict_addr_lsh_ireg3__0[9]),
        .R(sig_mmap_reset_reg_reg_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg[0]_0 ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_mmap_reset_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1__0
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .Q(sig_strbgen_addr_ireg2[3]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .Q(sig_strbgen_addr_ireg2[4]),
        .R(sig_mmap_reset_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strbgen_bytes_ireg2[4]_i_1 
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_strbgen_bytes_ireg2),
        .O(sig_mmap_reset_reg_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strbgen_bytes_ireg2[4]_i_1__0 
       (.I0(sig_mmap_reset_reg_reg_0),
        .I1(sig_strbgen_bytes_ireg2_0),
        .O(\sig_strbgen_bytes_ireg2[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[4]_i_2__0 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_strbgen_bytes_ireg2[4]_i_3__0_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[11]_i_1__0_n_0 ),
        .O(sig_strbgen_bytes_ireg2_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0D)) 
    \sig_strbgen_bytes_ireg2[4]_i_3__0 
       (.I0(sig_first_xfer_im0),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[4]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[5]_i_1__0 
       (.I0(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2_0),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .O(\sig_strbgen_bytes_ireg2[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(\sig_strbgen_bytes_ireg2[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(\sig_strbgen_bytes_ireg2[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(\sig_strbgen_bytes_ireg2[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(\sig_strbgen_bytes_ireg2[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .R(\sig_strbgen_bytes_ireg2[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[5]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFEEEAAAB)) 
    \sig_xfer_end_strb_ireg3[10]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hEEEEAAAB)) 
    \sig_xfer_end_strb_ireg3[11]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hEEEAAAAB)) 
    \sig_xfer_end_strb_ireg3[12]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hEEAAAAAB)) 
    \sig_xfer_end_strb_ireg3[13]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAB)) 
    \sig_xfer_end_strb_ireg3[14]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \sig_xfer_end_strb_ireg3[15]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hAAAAAA89)) 
    \sig_xfer_end_strb_ireg3[17]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hAAAAA889)) 
    \sig_xfer_end_strb_ireg3[18]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hAAAA8889)) 
    \sig_xfer_end_strb_ireg3[19]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sig_xfer_end_strb_ireg3[1]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hAAAA8881)) 
    \sig_xfer_end_strb_ireg3[20]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hAAAA8801)) 
    \sig_xfer_end_strb_ireg3[21]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hAAAA8001)) 
    \sig_xfer_end_strb_ireg3[22]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hAAAA0001)) 
    \sig_xfer_end_strb_ireg3[23]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hAAA80001)) 
    \sig_xfer_end_strb_ireg3[24]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hAA880001)) 
    \sig_xfer_end_strb_ireg3[25]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hA8880001)) 
    \sig_xfer_end_strb_ireg3[26]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h88880001)) 
    \sig_xfer_end_strb_ireg3[27]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h88800001)) 
    \sig_xfer_end_strb_ireg3[28]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h88000001)) 
    \sig_xfer_end_strb_ireg3[29]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEF)) 
    \sig_xfer_end_strb_ireg3[2]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h80000001)) 
    \sig_xfer_end_strb_ireg3[30]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_xfer_end_strb_ireg3[31]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[31]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEEEF)) 
    \sig_xfer_end_strb_ireg3[3]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFFFFEEEB)) 
    \sig_xfer_end_strb_ireg3[4]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFFFFEEAB)) 
    \sig_xfer_end_strb_ireg3[5]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFFFFEAAB)) 
    \sig_xfer_end_strb_ireg3[6]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFFFFAAAB)) 
    \sig_xfer_end_strb_ireg3[7]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFFFEAAAB)) 
    \sig_xfer_end_strb_ireg3[8]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFFEEAAAB)) 
    \sig_xfer_end_strb_ireg3[9]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[10]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[10]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[11]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[11]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[12]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[12]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[13]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[13]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[14]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[14]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[15]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[15]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[16]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[17]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[17]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[18]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[18]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[19]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[19]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[20]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[20]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[21]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[21]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[22]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[22]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[23]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[23]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[24]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[24]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[25]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[25]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[26]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[26]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[27]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[27]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[28]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[28]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[29]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[29]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[30]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[30]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[31]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[31]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[4]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[8]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[8]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[9]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[9]),
        .R(sig_mmap_reset_reg_reg_0));
  LUT3 #(
    .INIT(8'h28)) 
    sig_xfer_len_eq_0_ireg3_i_1__0
       (.I0(sig_xfer_len_eq_0_ireg3_i_2__0_n_0),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I2(sig_xfer_len_eq_0_ireg3_i_3__0_n_0),
        .O(sig_xfer_len_eq_0_im2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_xfer_len_eq_0_ireg3_i_2__0
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[11] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ),
        .O(sig_xfer_len_eq_0_ireg3_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_xfer_len_eq_0_ireg3_i_3__0
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(sig_xfer_len_eq_0_ireg3_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_mmap_reset_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1__0
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_mmap_reset_reg_reg_0),
        .O(sig_xfer_reg_empty_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1__0_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(lsig_start_vect),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[10]),
        .Q(sig_xfer_strt_strb_ireg3[10]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[11]),
        .Q(sig_xfer_strt_strb_ireg3[11]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[12]),
        .Q(sig_xfer_strt_strb_ireg3[12]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[13]),
        .Q(sig_xfer_strt_strb_ireg3[13]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[14]),
        .Q(sig_xfer_strt_strb_ireg3[14]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(g0_b15__0_n_0),
        .Q(sig_xfer_strt_strb_ireg3[15]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[16]),
        .Q(sig_xfer_strt_strb_ireg3[16]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[17]),
        .Q(sig_xfer_strt_strb_ireg3[17]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[18]),
        .Q(sig_xfer_strt_strb_ireg3[18]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[19]),
        .Q(sig_xfer_strt_strb_ireg3[19]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[20]),
        .Q(sig_xfer_strt_strb_ireg3[20]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[21]),
        .Q(sig_xfer_strt_strb_ireg3[21]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[22]),
        .Q(sig_xfer_strt_strb_ireg3[22]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[23]),
        .Q(sig_xfer_strt_strb_ireg3[23]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[24]),
        .Q(sig_xfer_strt_strb_ireg3[24]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[25]),
        .Q(sig_xfer_strt_strb_ireg3[25]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[26]),
        .Q(sig_xfer_strt_strb_ireg3[26]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[27]),
        .Q(sig_xfer_strt_strb_ireg3[27]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[28]),
        .Q(sig_xfer_strt_strb_ireg3[28]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[29]),
        .Q(sig_xfer_strt_strb_ireg3[29]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[30]),
        .Q(sig_xfer_strt_strb_ireg3[30]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(g0_b31__0_n_0),
        .Q(sig_xfer_strt_strb_ireg3[31]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[7]),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[8]),
        .Q(sig_xfer_strt_strb_ireg3[8]),
        .R(sig_mmap_reset_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[9]),
        .Q(sig_xfer_strt_strb_ireg3[9]),
        .R(sig_mmap_reset_reg_reg_0));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover_rd_status_cntl
   (D,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_interr_reg0,
    m_axi_aclk,
    sig_rd_sts_slverr_reg0,
    sig_stat2rsc_status_ready,
    \sig_rd_sts_tag_reg_reg[3]_0 ,
    sig_data2rsc_valid,
    sig_data2rsc_decerr,
    \sig_rd_sts_tag_reg_reg[3]_1 );
  output [6:0]D;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_interr_reg0;
  input m_axi_aclk;
  input sig_rd_sts_slverr_reg0;
  input sig_stat2rsc_status_ready;
  input \sig_rd_sts_tag_reg_reg[3]_0 ;
  input sig_data2rsc_valid;
  input sig_data2rsc_decerr;
  input [3:0]\sig_rd_sts_tag_reg_reg[3]_1 ;

  wire [6:0]D;
  wire m_axi_aclk;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire \sig_rd_sts_tag_reg[3]_i_1_n_0 ;
  wire \sig_rd_sts_tag_reg_reg[3]_0 ;
  wire [3:0]\sig_rd_sts_tag_reg_reg[3]_1 ;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1__0
       (.I0(D[5]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(D[5]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(D[4]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(D[6]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \sig_rd_sts_tag_reg[3]_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(\sig_rd_sts_tag_reg_reg[3]_0 ),
        .O(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_rd_sts_tag_reg[3]_i_2 
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(\sig_rd_sts_tag_reg_reg[3]_1 [0]),
        .Q(D[0]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(\sig_rd_sts_tag_reg_reg[3]_1 [1]),
        .Q(D[1]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(\sig_rd_sts_tag_reg_reg[3]_1 [2]),
        .Q(D[2]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(\sig_rd_sts_tag_reg_reg[3]_1 [3]),
        .Q(D[3]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover_rddata_cntl
   (FIFO_Full_reg,
    sig_data2rsc_valid,
    sig_next_calc_error_reg,
    sig_last_mmap_dbeat_reg_reg_0,
    sig_data2addr_stop_req,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    sig_init_done_2,
    Q,
    \sig_uncom_wrcnt_reg[8] ,
    sig_posted_to_axi_2_reg,
    sig_posted_to_axi_2_reg_0,
    D,
    sig_coelsc_reg_full_reg_0,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    din,
    m_axi_rready,
    sig_posted_to_axi_2_reg_1,
    DI,
    sig_posted_to_axi_2_reg_2,
    \sig_coelsc_tag_reg_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    sig_init_done_reg,
    m_axi_rlast,
    sig_first_dbeat_reg_0,
    \sig_addr_posted_cntr_reg[2]_0 ,
    \sig_uncom_wrcnt_reg[10]_i_4 ,
    \sig_uncom_wrcnt_reg[7]_i_3 ,
    sig_rsc2data_ready,
    \sig_uncom_wrcnt_reg[10] ,
    sig_uncom_wrcnt0,
    sig_uncom_wrcnt,
    sig_rd_sts_slverr_reg_reg,
    sig_mstr2data_cmd_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    full,
    m_axi_rvalid,
    m_axi_rresp,
    in,
    sig_rst2all_stop_request);
  output FIFO_Full_reg;
  output sig_data2rsc_valid;
  output sig_next_calc_error_reg;
  output sig_last_mmap_dbeat_reg_reg_0;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output sig_init_done_2;
  output [2:0]Q;
  output [0:0]\sig_uncom_wrcnt_reg[8] ;
  output sig_posted_to_axi_2_reg;
  output [0:0]sig_posted_to_axi_2_reg_0;
  output [10:0]D;
  output sig_coelsc_reg_full_reg_0;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_wr_fifo;
  output sig_inhibit_rdy_n;
  output [32:0]din;
  output m_axi_rready;
  output [0:0]sig_posted_to_axi_2_reg_1;
  output [0:0]DI;
  output [0:0]sig_posted_to_axi_2_reg_2;
  output [3:0]\sig_coelsc_tag_reg_reg[3]_0 ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input sig_init_done_reg;
  input m_axi_rlast;
  input sig_first_dbeat_reg_0;
  input \sig_addr_posted_cntr_reg[2]_0 ;
  input [0:0]\sig_uncom_wrcnt_reg[10]_i_4 ;
  input [0:0]\sig_uncom_wrcnt_reg[7]_i_3 ;
  input sig_rsc2data_ready;
  input \sig_uncom_wrcnt_reg[10] ;
  input [10:0]sig_uncom_wrcnt0;
  input [10:0]sig_uncom_wrcnt;
  input [1:0]sig_rd_sts_slverr_reg_reg;
  input sig_mstr2data_cmd_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input full;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [78:0]in;
  input sig_rst2all_stop_request;

  wire [10:0]D;
  wire [0:0]DI;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_89 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_90 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_91 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire [32:0]din;
  wire full;
  wire [78:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire m_axi_rready_INST_0_i_1_n_0;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [7:0]p_1_in;
  wire \sig_addr_posted_cntr[0]_i_1__2_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1__0_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1__0_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_2__0_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_cmd_cmplt_last_dbeat;
  wire [85:0]sig_cmd_fifo_data_out;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_full_reg_0;
  wire sig_coelsc_slverr_reg0;
  wire \sig_coelsc_tag_reg[3]_i_1_n_0 ;
  wire [3:0]\sig_coelsc_tag_reg_reg[3]_0 ;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[7]_i_3__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_5_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done_2;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [31:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [31:0]sig_next_strt_strb_reg;
  wire [3:0]sig_next_tag_reg;
  wire sig_posted_to_axi_2_reg;
  wire [0:0]sig_posted_to_axi_2_reg_0;
  wire [0:0]sig_posted_to_axi_2_reg_1;
  wire [0:0]sig_posted_to_axi_2_reg_2;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [1:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_stat2rsc_status_ready;
  wire [10:0]sig_uncom_wrcnt;
  wire [10:0]sig_uncom_wrcnt0;
  wire \sig_uncom_wrcnt_reg[10] ;
  wire [0:0]\sig_uncom_wrcnt_reg[10]_i_4 ;
  wire [0:0]\sig_uncom_wrcnt_reg[7]_i_3 ;
  wire [0:0]\sig_uncom_wrcnt_reg[8] ;
  wire sig_wr_fifo;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_36_n_0 ;

  nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(p_1_in),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(sig_dbeat_cntr),
        .SR(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rvalid(m_axi_rvalid),
        .out({sig_cmd_fifo_data_out[85:82],sig_cmd_fifo_data_out[80:17],sig_cmd_fifo_data_out[3:0]}),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_89 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_91 ),
        .sig_coelsc_reg_full_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_90 ),
        .\sig_dbeat_cntr[7]_i_3__0 (Q),
        .\sig_dbeat_cntr[7]_i_3__0_0 (sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_last_dbeat_reg_n_0),
        .sig_dqual_reg_empty_reg_0(sig_next_calc_error_reg),
        .sig_dqual_reg_empty_reg_1(sig_data2addr_stop_req),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_2_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  LUT6 #(
    .INIT(64'h00000000000000D0)) 
    m_axi_rready_INST_0
       (.I0(full),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(m_axi_rready_INST_0_i_1_n_0),
        .I5(sig_data2rsc_valid),
        .O(m_axi_rready));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_rready_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(m_axi_rready_INST_0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__2 
       (.I0(Q[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hF44BB44B)) 
    \sig_addr_posted_cntr[1]_i_1__0 
       (.I0(sig_last_mmap_dbeat_reg_reg_0),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\sig_addr_posted_cntr[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h007FFE00)) 
    \sig_addr_posted_cntr[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hE1F8E1E1)) 
    \sig_addr_posted_cntr[2]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__0_n_0 ),
        .D(\sig_addr_posted_cntr[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__0_n_0 ),
        .D(\sig_addr_posted_cntr[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__0_n_0 ),
        .D(\sig_addr_posted_cntr[2]_i_2__0_n_0 ),
        .Q(Q[2]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1__0
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_rvalid),
        .I2(m_axi_rresp[1]),
        .I3(m_axi_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_rvalid),
        .I2(m_axi_rresp[1]),
        .I3(m_axi_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15000000FFFFFFFF)) 
    \sig_coelsc_tag_reg[3]_i_1 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_rsc2data_ready),
        .I4(sig_data2rsc_valid),
        .I5(sig_first_dbeat_reg_0),
        .O(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_coelsc_tag_reg[3]_i_2 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[0]),
        .Q(\sig_coelsc_tag_reg_reg[3]_0 [0]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[1]),
        .Q(\sig_coelsc_tag_reg_reg[3]_0 [1]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[2]),
        .Q(\sig_coelsc_tag_reg_reg[3]_0 [2]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[3]),
        .Q(\sig_coelsc_tag_reg_reg[3]_0 [3]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4044000040444044)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_90 ),
        .I1(m_axi_rvalid),
        .I2(sig_data2addr_stop_req),
        .I3(full),
        .I4(\sig_dbeat_cntr[7]_i_5_n_0 ),
        .I5(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_4__0 
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_5 
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .D(p_1_in[0]),
        .Q(sig_dbeat_cntr[0]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .D(p_1_in[1]),
        .Q(sig_dbeat_cntr[1]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .D(p_1_in[2]),
        .Q(sig_dbeat_cntr[2]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .D(p_1_in[3]),
        .Q(sig_dbeat_cntr[3]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .D(p_1_in[4]),
        .Q(sig_dbeat_cntr[4]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .D(p_1_in[5]),
        .Q(sig_dbeat_cntr[5]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .D(p_1_in[6]),
        .Q(sig_dbeat_cntr[6]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .D(p_1_in[7]),
        .Q(sig_dbeat_cntr[7]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_first_dbeat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_last_dbeat_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(\sig_dbeat_cntr[7]_i_5_n_0 ),
        .O(sig_last_dbeat_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_91 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(m_axi_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_89 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[85]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[84]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[82]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[49]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[59]),
        .Q(sig_next_last_strb_reg[10]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[60]),
        .Q(sig_next_last_strb_reg[11]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[61]),
        .Q(sig_next_last_strb_reg[12]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[62]),
        .Q(sig_next_last_strb_reg[13]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[63]),
        .Q(sig_next_last_strb_reg[14]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[64]),
        .Q(sig_next_last_strb_reg[15]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[65]),
        .Q(sig_next_last_strb_reg[16]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[66]),
        .Q(sig_next_last_strb_reg[17]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[67]),
        .Q(sig_next_last_strb_reg[18]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[68]),
        .Q(sig_next_last_strb_reg[19]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[50]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[69]),
        .Q(sig_next_last_strb_reg[20]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[70]),
        .Q(sig_next_last_strb_reg[21]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[71]),
        .Q(sig_next_last_strb_reg[22]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[72]),
        .Q(sig_next_last_strb_reg[23]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[73]),
        .Q(sig_next_last_strb_reg[24]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[74]),
        .Q(sig_next_last_strb_reg[25]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[75]),
        .Q(sig_next_last_strb_reg[26]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[76]),
        .Q(sig_next_last_strb_reg[27]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[77]),
        .Q(sig_next_last_strb_reg[28]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[78]),
        .Q(sig_next_last_strb_reg[29]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[51]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[79]),
        .Q(sig_next_last_strb_reg[30]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[80]),
        .Q(sig_next_last_strb_reg[31]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[52]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[53]),
        .Q(sig_next_last_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[54]),
        .Q(sig_next_last_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[55]),
        .Q(sig_next_last_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[56]),
        .Q(sig_next_last_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[57]),
        .Q(sig_next_last_strb_reg[8]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[58]),
        .Q(sig_next_last_strb_reg[9]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[83]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[27]),
        .Q(sig_next_strt_strb_reg[10]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[28]),
        .Q(sig_next_strt_strb_reg[11]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[29]),
        .Q(sig_next_strt_strb_reg[12]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[30]),
        .Q(sig_next_strt_strb_reg[13]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[31]),
        .Q(sig_next_strt_strb_reg[14]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[32]),
        .Q(sig_next_strt_strb_reg[15]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_strt_strb_reg[16]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_strt_strb_reg[17]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_strt_strb_reg[18]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[36]),
        .Q(sig_next_strt_strb_reg[19]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[37]),
        .Q(sig_next_strt_strb_reg[20]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[38]),
        .Q(sig_next_strt_strb_reg[21]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[39]),
        .Q(sig_next_strt_strb_reg[22]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[40]),
        .Q(sig_next_strt_strb_reg[23]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[41]),
        .Q(sig_next_strt_strb_reg[24]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[42]),
        .Q(sig_next_strt_strb_reg[25]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[43]),
        .Q(sig_next_strt_strb_reg[26]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[44]),
        .Q(sig_next_strt_strb_reg[27]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[45]),
        .Q(sig_next_strt_strb_reg[28]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[46]),
        .Q(sig_next_strt_strb_reg[29]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[47]),
        .Q(sig_next_strt_strb_reg[30]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[48]),
        .Q(sig_next_strt_strb_reg[31]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[22]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_strt_strb_reg[8]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_strt_strb_reg[9]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[0]),
        .Q(sig_next_tag_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[1]),
        .Q(sig_next_tag_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[2]),
        .Q(sig_next_tag_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[3]),
        .Q(sig_next_tag_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rd_sts_slverr_reg_reg[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rd_sts_slverr_reg_reg[1]),
        .O(sig_rd_sts_slverr_reg0));
  LUT4 #(
    .INIT(16'hF780)) 
    \sig_uncom_wrcnt[0]_i_1 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .I2(sig_uncom_wrcnt0[0]),
        .I3(sig_uncom_wrcnt[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_uncom_wrcnt[10]_i_1 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .O(sig_posted_to_axi_2_reg_1));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[10]_i_11 
       (.I0(sig_posted_to_axi_2_reg),
        .I1(\sig_uncom_wrcnt_reg[10]_i_4 ),
        .O(\sig_uncom_wrcnt_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_uncom_wrcnt[10]_i_12 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .O(sig_posted_to_axi_2_reg));
  LUT4 #(
    .INIT(16'hF780)) 
    \sig_uncom_wrcnt[10]_i_2 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .I2(sig_uncom_wrcnt0[10]),
        .I3(sig_uncom_wrcnt[10]),
        .O(D[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_uncom_wrcnt[10]_i_8 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .O(sig_posted_to_axi_2_reg_2));
  LUT4 #(
    .INIT(16'hF780)) 
    \sig_uncom_wrcnt[1]_i_1 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .I2(sig_uncom_wrcnt0[1]),
        .I3(sig_uncom_wrcnt[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sig_uncom_wrcnt[2]_i_1 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .I2(sig_uncom_wrcnt0[2]),
        .I3(sig_uncom_wrcnt[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sig_uncom_wrcnt[3]_i_1 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .I2(sig_uncom_wrcnt0[3]),
        .I3(sig_uncom_wrcnt[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \sig_uncom_wrcnt[4]_i_1 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .I2(sig_uncom_wrcnt0[4]),
        .I3(sig_uncom_wrcnt[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sig_uncom_wrcnt[5]_i_1 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .I2(sig_uncom_wrcnt0[5]),
        .I3(sig_uncom_wrcnt[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \sig_uncom_wrcnt[6]_i_1 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .I2(sig_uncom_wrcnt0[6]),
        .I3(sig_uncom_wrcnt[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sig_uncom_wrcnt[7]_i_1 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .I2(sig_uncom_wrcnt0[7]),
        .I3(sig_uncom_wrcnt[7]),
        .O(D[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_uncom_wrcnt[7]_i_12 
       (.I0(sig_posted_to_axi_2_reg),
        .O(DI));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_uncom_wrcnt[7]_i_20 
       (.I0(sig_posted_to_axi_2_reg),
        .I1(\sig_uncom_wrcnt_reg[7]_i_3 ),
        .O(sig_posted_to_axi_2_reg_0));
  LUT4 #(
    .INIT(16'hF780)) 
    \sig_uncom_wrcnt[8]_i_1 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .I2(sig_uncom_wrcnt0[8]),
        .I3(sig_uncom_wrcnt[8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sig_uncom_wrcnt[9]_i_1 
       (.I0(sig_coelsc_reg_full_reg_0),
        .I1(\sig_uncom_wrcnt_reg[10] ),
        .I2(sig_uncom_wrcnt0[9]),
        .I3(sig_uncom_wrcnt[9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h00005510)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_36_n_0 ),
        .I1(sig_data2rsc_valid),
        .I2(m_axi_rvalid),
        .I3(sig_data2addr_stop_req),
        .I4(full),
        .O(sig_coelsc_reg_full_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[24]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[24]),
        .I4(sig_data2addr_stop_req),
        .O(din[24]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_11 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[23]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[23]),
        .I4(sig_data2addr_stop_req),
        .O(din[23]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_12 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[22]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[22]),
        .I4(sig_data2addr_stop_req),
        .O(din[22]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_13 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[21]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[21]),
        .I4(sig_data2addr_stop_req),
        .O(din[21]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_14 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[20]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[20]),
        .I4(sig_data2addr_stop_req),
        .O(din[20]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_15 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[19]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[19]),
        .I4(sig_data2addr_stop_req),
        .O(din[19]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_16 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[18]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[18]),
        .I4(sig_data2addr_stop_req),
        .O(din[18]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_17 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[17]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[17]),
        .I4(sig_data2addr_stop_req),
        .O(din[17]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_18 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[16]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[16]),
        .I4(sig_data2addr_stop_req),
        .O(din[16]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_19 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[15]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[15]),
        .I4(sig_data2addr_stop_req),
        .O(din[15]));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(m_axi_rready_INST_0_i_1_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_eof_reg),
        .I5(m_axi_rlast),
        .O(din[32]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_20 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[14]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[14]),
        .I4(sig_data2addr_stop_req),
        .O(din[14]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_21 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[13]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[13]),
        .I4(sig_data2addr_stop_req),
        .O(din[13]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_22 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[12]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[12]),
        .I4(sig_data2addr_stop_req),
        .O(din[12]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_23 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[11]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[11]),
        .I4(sig_data2addr_stop_req),
        .O(din[11]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_24 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[10]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[10]),
        .I4(sig_data2addr_stop_req),
        .O(din[10]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_25 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[9]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[9]),
        .I4(sig_data2addr_stop_req),
        .O(din[9]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_26 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[8]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[8]),
        .I4(sig_data2addr_stop_req),
        .O(din[8]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_27 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[7]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[7]),
        .I4(sig_data2addr_stop_req),
        .O(din[7]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_28 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[6]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[6]),
        .I4(sig_data2addr_stop_req),
        .O(din[6]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_29 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[5]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[5]),
        .I4(sig_data2addr_stop_req),
        .O(din[5]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[31]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[31]),
        .I4(sig_data2addr_stop_req),
        .O(din[31]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_30 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[4]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[4]),
        .I4(sig_data2addr_stop_req),
        .O(din[4]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_31 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(din[3]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_32 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(din[2]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_33 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(din[1]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_34 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(din[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hDDDDDDDF)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_36 
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[30]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[30]),
        .I4(sig_data2addr_stop_req),
        .O(din[30]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[29]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[29]),
        .I4(sig_data2addr_stop_req),
        .O(din[29]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[28]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[28]),
        .I4(sig_data2addr_stop_req),
        .O(din[28]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[27]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[27]),
        .I4(sig_data2addr_stop_req),
        .O(din[27]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[26]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[26]),
        .I4(sig_data2addr_stop_req),
        .O(din[26]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[25]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[25]),
        .I4(sig_data2addr_stop_req),
        .O(din[25]));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover_reset
   (sig_s_h_halt_reg,
    sig_dmhalt_cmplt,
    sig_dm_s2mm_halt_cmplt,
    sig_s_h_halt_reg_reg_0,
    sig_s_h_halt_reg_reg_1,
    m_axi_aclk,
    sig_dm_mm2s_halt_cmplt,
    sig_halt_cmplt_reg_0,
    sig_halt_reg_dly3,
    sig_halt_cmplt_reg_1,
    sig_halt_cmplt_reg_2,
    sig_halt_cmplt_reg_3);
  output sig_s_h_halt_reg;
  output sig_dmhalt_cmplt;
  output sig_dm_s2mm_halt_cmplt;
  input [0:0]sig_s_h_halt_reg_reg_0;
  input sig_s_h_halt_reg_reg_1;
  input m_axi_aclk;
  input sig_dm_mm2s_halt_cmplt;
  input sig_halt_cmplt_reg_0;
  input sig_halt_reg_dly3;
  input sig_halt_cmplt_reg_1;
  input sig_halt_cmplt_reg_2;
  input sig_halt_cmplt_reg_3;

  wire m_axi_aclk;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dmhalt_cmplt;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_halt_cmplt_reg_2;
  wire sig_halt_cmplt_reg_3;
  wire sig_halt_reg_dly3;
  wire sig_s_h_halt_reg;
  wire [0:0]sig_s_h_halt_reg_reg_0;
  wire sig_s_h_halt_reg_reg_1;

  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_0),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_cmplt_reg_1),
        .I3(sig_halt_cmplt_reg_2),
        .I4(sig_halt_cmplt_reg_3),
        .I5(sig_dm_s2mm_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(sig_dm_s2mm_halt_cmplt),
        .R(sig_s_h_halt_reg_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_halt_status_i_2
       (.I0(sig_dm_s2mm_halt_cmplt),
        .I1(sig_dm_mm2s_halt_cmplt),
        .O(sig_dmhalt_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_1),
        .Q(sig_s_h_halt_reg),
        .R(sig_s_h_halt_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_reset_21
   (sig_rst2all_stop_request,
    sig_dm_mm2s_halt_cmplt,
    sig_halt_cmplt_reg_0,
    sig_s_h_halt_reg_reg_0,
    m_axi_aclk,
    sig_halt_cmplt_reg_1,
    sig_next_calc_error_reg,
    Q);
  output sig_rst2all_stop_request;
  output sig_dm_mm2s_halt_cmplt;
  input [0:0]sig_halt_cmplt_reg_0;
  input sig_s_h_halt_reg_reg_0;
  input m_axi_aclk;
  input sig_halt_cmplt_reg_1;
  input sig_next_calc_error_reg;
  input [2:0]Q;

  wire [2:0]Q;
  wire m_axi_aclk;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_halt_cmplt_i_1_n_0;
  wire [0:0]sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_next_calc_error_reg;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF44444445)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_1),
        .I1(sig_next_calc_error_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sig_dm_mm2s_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(sig_dm_mm2s_halt_cmplt),
        .R(sig_halt_cmplt_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_rst2all_stop_request),
        .R(sig_halt_cmplt_reg_0));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover_s2mm_full_wrap
   (sig_posted_to_axi_2_reg,
    m_axi_wvalid,
    SR,
    sig_s_h_halt_reg,
    m_axi_awburst,
    m_axi_awvalid,
    sig_s2mm_ld_nxt_len,
    m_axi_wlast,
    \FSM_onehot_sig_pcc_sm_state_reg[0] ,
    in,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_init_reg2_reg,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    cntlr2reg_interr_set0,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_dmhalt_cmplt,
    sig_dm_s2mm_halt_cmplt,
    sig_ftch_sm_state_ns1,
    sig_mmap_reset_reg_reg,
    m_axi_bready,
    sig_mmap_reset_reg_reg_0,
    sig_mmap_reset_reg_reg_1,
    sig_mmap_reset_reg_reg_2,
    sig_mmap_reset_reg_reg_3,
    \sig_next_last_strb_reg_reg[29] ,
    sig_push_len_fifo,
    sig_pop_len_fifo,
    rd_en,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    \sig_s2mm_wr_len_reg[6] ,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_aclk,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_s_h_halt_reg_reg,
    S,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ,
    m_axi_awready,
    reg_dma_sg_mode,
    sig_halt_status,
    sig_dm_mm2s_err,
    \FSM_onehot_sig_sm_state_reg[1] ,
    \FSM_onehot_sig_sm_state_reg[1]_0 ,
    sig_dm_mm2s_halt_cmplt,
    sig_dm_mm2s_cmd_tready,
    sig_ftch_limit_cntr_eqlimit,
    sig_fetch_update_empty,
    ch1_ftch_queue_empty,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_sgcntl2mm2s_halt,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    sig_strbgen_bytes_ireg2,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ,
    m_axi_bvalid,
    m_axi_wready,
    p_0_out,
    data_valid,
    p_4_out,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    dout,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_cntl2s2mm_cmd_tvalid,
    sig_len_fifo_full,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] );
  output sig_posted_to_axi_2_reg;
  output m_axi_wvalid;
  output [0:0]SR;
  output sig_s_h_halt_reg;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output sig_s2mm_ld_nxt_len;
  output m_axi_wlast;
  output \FSM_onehot_sig_pcc_sm_state_reg[0] ;
  output [0:0]in;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_init_reg2_reg;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output cntlr2reg_interr_set0;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output sig_dmhalt_cmplt;
  output sig_dm_s2mm_halt_cmplt;
  output sig_ftch_sm_state_ns1;
  output [0:0]sig_mmap_reset_reg_reg;
  output m_axi_bready;
  output sig_mmap_reset_reg_reg_0;
  output sig_mmap_reset_reg_reg_1;
  output sig_mmap_reset_reg_reg_2;
  output sig_mmap_reset_reg_reg_3;
  output [29:0]\sig_next_last_strb_reg_reg[29] ;
  output sig_push_len_fifo;
  output sig_pop_len_fifo;
  output rd_en;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output [63:0]m_axi_awaddr;
  output [6:0]m_axi_awlen;
  output [1:0]m_axi_awsize;
  output [6:0]\sig_s2mm_wr_len_reg[6] ;
  output [255:0]m_axi_wdata;
  output [31:0]m_axi_wstrb;
  input m_axi_aclk;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input sig_s_h_halt_reg_reg;
  input [7:0]S;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ;
  input m_axi_awready;
  input reg_dma_sg_mode;
  input sig_halt_status;
  input sig_dm_mm2s_err;
  input [0:0]\FSM_onehot_sig_sm_state_reg[1] ;
  input [0:0]\FSM_onehot_sig_sm_state_reg[1]_0 ;
  input sig_dm_mm2s_halt_cmplt;
  input sig_dm_mm2s_cmd_tready;
  input sig_ftch_limit_cntr_eqlimit;
  input sig_fetch_update_empty;
  input ch1_ftch_queue_empty;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input sig_sgcntl2mm2s_halt;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input [0:0]sig_strbgen_bytes_ireg2;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  input m_axi_bvalid;
  input m_axi_wready;
  input p_0_out;
  input data_valid;
  input p_4_out;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input [257:0]dout;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_len_fifo_full;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input [1:0]m_axi_bresp;
  input [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ;

  wire \FSM_onehot_sig_pcc_sm_state_reg[0] ;
  wire [0:0]\FSM_onehot_sig_sm_state_reg[1] ;
  wire [0:0]\FSM_onehot_sig_sm_state_reg[1]_0 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_8 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_91 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_92 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_93 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_94 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire I_ADDR_CNTL_n_2;
  wire \I_CMD_FIFO/p_0_out ;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_WR_DATA_CNTL_n_1;
  wire I_WR_DATA_CNTL_n_16;
  wire I_WR_DATA_CNTL_n_17;
  wire I_WR_DATA_CNTL_n_18;
  wire I_WR_STATUS_CNTLR_n_16;
  wire I_WR_STATUS_CNTLR_n_17;
  wire I_WR_STATUS_CNTLR_n_18;
  wire I_WR_STATUS_CNTLR_n_7;
  wire I_WR_STATUS_CNTLR_n_8;
  wire [7:0]S;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire [94:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire ch1_ftch_queue_empty;
  wire cntlr2reg_interr_set0;
  wire data_valid;
  wire [257:0]dout;
  wire [0:0]in;
  wire m_axi_aclk;
  wire [63:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [6:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [255:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [31:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire p_0_in3_in;
  wire p_0_out;
  wire [4:0]p_10_out;
  wire [3:0]p_11_out;
  wire p_12_out;
  wire [0:0]p_17_out;
  wire p_1_out;
  wire [63:5]p_20_out;
  wire p_2_out;
  wire p_4_out;
  wire p_4_out_1;
  wire p_5_out;
  wire [31:0]p_7_out;
  wire [31:0]p_8_out;
  wire [6:0]p_9_out;
  wire rd_en;
  wire reg_dma_sg_mode;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire [102:0]sig_cmd2mstr_command;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire [3:0]sig_data2wsc_tag;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dmhalt_cmplt;
  wire sig_fetch_update_empty;
  wire sig_ftch_limit_cntr_eqlimit;
  wire sig_ftch_sm_state_ns1;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_halt_status;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_reg2_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_len_fifo_full;
  wire [0:0]sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_mmap_reset_reg_reg_1;
  wire sig_mmap_reset_reg_reg_2;
  wire sig_mmap_reset_reg_reg_3;
  wire [29:0]\sig_next_last_strb_reg_reg[29] ;
  wire sig_pop_len_fifo;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_len_fifo;
  wire sig_push_to_wsc;
  wire sig_s2mm_ld_nxt_len;
  wire [6:0]\sig_s2mm_wr_len_reg[6] ;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_sgcntl2mm2s_halt;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire [31:0]sig_strb_skid_mux_out;
  wire [31:0]sig_strb_skid_reg;
  wire [0:0]sig_strbgen_bytes_ireg2;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [3:0]sig_wsc2stat_status;
  wire [6:4]sig_wsc2stat_status_0;
  wire sig_wsc2stat_status_valid;
  wire [31:0]sig_wstrb_demux_out;

  nvme_p8c2_axi_cdma_1_0_axi_datamover_pcc__parameterized0 \GEN_INCLUDE_PCC.I_MSTR_PCC 
       (.\FSM_onehot_sig_pcc_sm_state_reg[0]_0 (\FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0 ({p_20_out,p_10_out}),
        .Q({sig_cmd2mstr_command[102:35],sig_cmd2mstr_command[33],sig_cmd2mstr_command[26:0]}),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .in({p_2_out,p_5_out,p_7_out,p_8_out,p_9_out,p_11_out}),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .p_12_out(p_12_out),
        .p_17_out(p_17_out),
        .p_1_out(p_1_out),
        .p_4_out_1(p_4_out_1),
        .sig_calc_error_reg_reg_0(in),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_2),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_1),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_8 ),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_4(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_5(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_6(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_7(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_8(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ),
        .sig_init_done_reg_0(sig_init_reg2_reg),
        .sig_ld_xfer_reg_tmp_reg_0(I_WR_DATA_CNTL_n_18),
        .sig_mmap_reset_reg_reg_0(SR),
        .sig_mmap_reset_reg_reg_1(sig_mmap_reset_reg_reg),
        .sig_mmap_reset_reg_reg_10(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_mmap_reset_reg_reg_2(sig_mmap_reset_reg_reg_0),
        .sig_mmap_reset_reg_reg_3(sig_mmap_reset_reg_reg_1),
        .sig_mmap_reset_reg_reg_4(sig_mmap_reset_reg_reg_2),
        .sig_mmap_reset_reg_reg_5(sig_mmap_reset_reg_reg_3),
        .sig_mmap_reset_reg_reg_6(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_91 ),
        .sig_mmap_reset_reg_reg_7(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_92 ),
        .sig_mmap_reset_reg_reg_8(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_93 ),
        .sig_mmap_reset_reg_reg_9(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_94 ),
        .sig_strbgen_bytes_ireg2(sig_strbgen_bytes_ireg2));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_2),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in({in,p_17_out,p_9_out,p_20_out,p_10_out}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .out(sig_addr2data_addr_posted),
        .p_12_out(p_12_out),
        .p_4_out(p_4_out),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg_0(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_93 ),
        .sig_pop_len_fifo(sig_pop_len_fifo),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_cmd_status I_CMD_STATUS
       (.D({sig_wsc2stat_status_0,sig_wsc2stat_status}),
        .Q({sig_cmd2mstr_command[102:35],sig_cmd2mstr_command[33],sig_cmd2mstr_command[26:0]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[102] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (\GEN_INCLUDE_PCC.I_MSTR_PCC_n_8 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_ftch_limit_cntr_eqlimit(sig_ftch_limit_cntr_eqlimit),
        .sig_ftch_sm_state_ns1(sig_ftch_sm_state_ns1),
        .sig_halt_status(sig_halt_status),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ),
        .sig_init_reg2_reg(sig_init_reg2_reg),
        .sig_init_reg2_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_init_reg2_reg_1(SR),
        .sig_sgcntl2mm2s_halt(sig_sgcntl2mm2s_halt),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_reset I_RESET
       (.m_axi_aclk(m_axi_aclk),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dmhalt_cmplt(sig_dmhalt_cmplt),
        .sig_halt_cmplt_reg_0(I_WR_STATUS_CNTLR_n_16),
        .sig_halt_cmplt_reg_1(I_WR_STATUS_CNTLR_n_18),
        .sig_halt_cmplt_reg_2(I_WR_DATA_CNTL_n_16),
        .sig_halt_cmplt_reg_3(I_WR_STATUS_CNTLR_n_17),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_s_h_halt_reg_reg_1(sig_s_h_halt_reg_reg));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_wstrb_demux_out),
        .Q(sig_strb_skid_reg),
        .dout(dout[255:0]),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .out(p_0_in3_in),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_last_reg_out_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg_0(I_WR_DATA_CNTL_n_17),
        .sig_m_valid_out_reg_1(SR),
        .sig_s_ready_out_reg_0(sig_skid2data_wready),
        .sig_s_ready_out_reg_1(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ),
        .\sig_strb_reg_out_reg[31]_0 (sig_strb_skid_mux_out));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.D(sig_wstrb_demux_out),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_1),
        .FIFO_Full_reg_0(I_WR_DATA_CNTL_n_18),
        .\FSM_onehot_sig_sm_state_reg[1] (\FSM_onehot_sig_sm_state_reg[1] ),
        .\FSM_onehot_sig_sm_state_reg[1]_0 (\FSM_onehot_sig_sm_state_reg[1]_0 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 (I_WR_STATUS_CNTLR_n_7),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(sig_strb_skid_reg),
        .S(S),
        .cntlr2reg_interr_set0(cntlr2reg_interr_set0),
        .data_valid(data_valid),
        .dout(dout[257:256]),
        .in({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .out(sig_addr2data_addr_posted),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .rd_en(rd_en),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dqual_reg_empty_reg_0(sig_skid2data_wready),
        .sig_first_dbeat_reg_0(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly2_reg_0(I_WR_STATUS_CNTLR_n_8),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg(I_WR_DATA_CNTL_n_17),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_94 ),
        .sig_last_reg_out_reg(p_0_in3_in),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_next_calc_error_reg_reg_0(I_WR_DATA_CNTL_n_16),
        .sig_next_calc_error_reg_reg_1({in,p_2_out,p_4_out_1,p_5_out,p_7_out,p_8_out,p_9_out,p_11_out}),
        .\sig_next_last_strb_reg_reg[29]_0 (\sig_next_last_strb_reg_reg[29] ),
        .\sig_next_strt_strb_reg_reg[31]_0 (sig_strb_skid_mux_out),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_s2mm_wr_len_reg[6]_0 (\sig_s2mm_wr_len_reg[6] ),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_wsc2stat_status_0,sig_wsc2stat_status}),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_7),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(I_WR_STATUS_CNTLR_n_16),
        .sig_calc_error_reg_reg_0(I_WR_STATUS_CNTLR_n_17),
        .sig_halt_cmplt_reg(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly1_reg_0(I_WR_STATUS_CNTLR_n_8),
        .sig_halt_reg_reg_0(I_WR_STATUS_CNTLR_n_18),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_91 ),
        .sig_init_done_reg_0(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_92 ),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover_skid2mm_buf
   (out,
    sig_s_ready_out_reg_0,
    m_axi_wvalid,
    sig_last_skid_reg,
    m_axi_wlast,
    m_axi_wdata,
    Q,
    m_axi_wstrb,
    m_axi_aclk,
    sig_last_reg_out_reg_0,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    sig_m_valid_out_reg_0,
    m_axi_wready,
    sig_s_ready_out_reg_1,
    sig_m_valid_out_reg_1,
    dout,
    D,
    \sig_strb_reg_out_reg[31]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output m_axi_wvalid;
  output sig_last_skid_reg;
  output m_axi_wlast;
  output [255:0]m_axi_wdata;
  output [31:0]Q;
  output [31:0]m_axi_wstrb;
  input m_axi_aclk;
  input [0:0]sig_last_reg_out_reg_0;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input sig_m_valid_out_reg_0;
  input m_axi_wready;
  input sig_s_ready_out_reg_1;
  input sig_m_valid_out_reg_1;
  input [255:0]dout;
  input [31:0]D;
  input [31:0]\sig_strb_reg_out_reg[31]_0 ;

  wire [31:0]D;
  wire [31:0]Q;
  wire [255:0]dout;
  wire m_axi_aclk;
  wire [255:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [31:0]m_axi_wstrb;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [255:0]sig_data_skid_mux_out;
  wire [255:0]sig_data_skid_reg;
  wire [0:0]sig_last_reg_out_reg_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire sig_m_valid_out_reg_1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_1;
  wire [31:0]\sig_strb_reg_out_reg[31]_0 ;

  assign m_axi_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[100]_i_1 
       (.I0(dout[100]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[100]),
        .O(sig_data_skid_mux_out[100]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[101]_i_1 
       (.I0(dout[101]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[101]),
        .O(sig_data_skid_mux_out[101]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[102]_i_1 
       (.I0(dout[102]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[102]),
        .O(sig_data_skid_mux_out[102]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[103]_i_1 
       (.I0(dout[103]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[103]),
        .O(sig_data_skid_mux_out[103]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[104]_i_1 
       (.I0(dout[104]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[104]),
        .O(sig_data_skid_mux_out[104]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[105]_i_1 
       (.I0(dout[105]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[105]),
        .O(sig_data_skid_mux_out[105]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[106]_i_1 
       (.I0(dout[106]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[106]),
        .O(sig_data_skid_mux_out[106]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[107]_i_1 
       (.I0(dout[107]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[107]),
        .O(sig_data_skid_mux_out[107]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[108]_i_1 
       (.I0(dout[108]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[108]),
        .O(sig_data_skid_mux_out[108]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[109]_i_1 
       (.I0(dout[109]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[109]),
        .O(sig_data_skid_mux_out[109]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[110]_i_1 
       (.I0(dout[110]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[110]),
        .O(sig_data_skid_mux_out[110]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[111]_i_1 
       (.I0(dout[111]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[111]),
        .O(sig_data_skid_mux_out[111]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[112]_i_1 
       (.I0(dout[112]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[112]),
        .O(sig_data_skid_mux_out[112]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[113]_i_1 
       (.I0(dout[113]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[113]),
        .O(sig_data_skid_mux_out[113]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[114]_i_1 
       (.I0(dout[114]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[114]),
        .O(sig_data_skid_mux_out[114]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[115]_i_1 
       (.I0(dout[115]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[115]),
        .O(sig_data_skid_mux_out[115]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[116]_i_1 
       (.I0(dout[116]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[116]),
        .O(sig_data_skid_mux_out[116]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[117]_i_1 
       (.I0(dout[117]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[117]),
        .O(sig_data_skid_mux_out[117]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[118]_i_1 
       (.I0(dout[118]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[118]),
        .O(sig_data_skid_mux_out[118]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[119]_i_1 
       (.I0(dout[119]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[119]),
        .O(sig_data_skid_mux_out[119]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[120]_i_1 
       (.I0(dout[120]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[120]),
        .O(sig_data_skid_mux_out[120]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[121]_i_1 
       (.I0(dout[121]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[121]),
        .O(sig_data_skid_mux_out[121]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[122]_i_1 
       (.I0(dout[122]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[122]),
        .O(sig_data_skid_mux_out[122]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[123]_i_1 
       (.I0(dout[123]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[123]),
        .O(sig_data_skid_mux_out[123]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[124]_i_1 
       (.I0(dout[124]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[124]),
        .O(sig_data_skid_mux_out[124]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[125]_i_1 
       (.I0(dout[125]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[125]),
        .O(sig_data_skid_mux_out[125]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[126]_i_1 
       (.I0(dout[126]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[126]),
        .O(sig_data_skid_mux_out[126]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[127]_i_1 
       (.I0(dout[127]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[127]),
        .O(sig_data_skid_mux_out[127]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[128]_i_1 
       (.I0(dout[128]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[128]),
        .O(sig_data_skid_mux_out[128]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[129]_i_1 
       (.I0(dout[129]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[129]),
        .O(sig_data_skid_mux_out[129]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[130]_i_1 
       (.I0(dout[130]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[130]),
        .O(sig_data_skid_mux_out[130]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[131]_i_1 
       (.I0(dout[131]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[131]),
        .O(sig_data_skid_mux_out[131]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[132]_i_1 
       (.I0(dout[132]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[132]),
        .O(sig_data_skid_mux_out[132]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[133]_i_1 
       (.I0(dout[133]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[133]),
        .O(sig_data_skid_mux_out[133]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[134]_i_1 
       (.I0(dout[134]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[134]),
        .O(sig_data_skid_mux_out[134]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[135]_i_1 
       (.I0(dout[135]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[135]),
        .O(sig_data_skid_mux_out[135]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[136]_i_1 
       (.I0(dout[136]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[136]),
        .O(sig_data_skid_mux_out[136]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[137]_i_1 
       (.I0(dout[137]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[137]),
        .O(sig_data_skid_mux_out[137]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[138]_i_1 
       (.I0(dout[138]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[138]),
        .O(sig_data_skid_mux_out[138]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[139]_i_1 
       (.I0(dout[139]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[139]),
        .O(sig_data_skid_mux_out[139]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[140]_i_1 
       (.I0(dout[140]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[140]),
        .O(sig_data_skid_mux_out[140]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[141]_i_1 
       (.I0(dout[141]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[141]),
        .O(sig_data_skid_mux_out[141]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[142]_i_1 
       (.I0(dout[142]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[142]),
        .O(sig_data_skid_mux_out[142]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[143]_i_1 
       (.I0(dout[143]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[143]),
        .O(sig_data_skid_mux_out[143]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[144]_i_1 
       (.I0(dout[144]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[144]),
        .O(sig_data_skid_mux_out[144]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[145]_i_1 
       (.I0(dout[145]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[145]),
        .O(sig_data_skid_mux_out[145]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[146]_i_1 
       (.I0(dout[146]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[146]),
        .O(sig_data_skid_mux_out[146]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[147]_i_1 
       (.I0(dout[147]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[147]),
        .O(sig_data_skid_mux_out[147]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[148]_i_1 
       (.I0(dout[148]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[148]),
        .O(sig_data_skid_mux_out[148]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[149]_i_1 
       (.I0(dout[149]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[149]),
        .O(sig_data_skid_mux_out[149]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[150]_i_1 
       (.I0(dout[150]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[150]),
        .O(sig_data_skid_mux_out[150]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[151]_i_1 
       (.I0(dout[151]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[151]),
        .O(sig_data_skid_mux_out[151]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[152]_i_1 
       (.I0(dout[152]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[152]),
        .O(sig_data_skid_mux_out[152]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[153]_i_1 
       (.I0(dout[153]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[153]),
        .O(sig_data_skid_mux_out[153]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[154]_i_1 
       (.I0(dout[154]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[154]),
        .O(sig_data_skid_mux_out[154]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[155]_i_1 
       (.I0(dout[155]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[155]),
        .O(sig_data_skid_mux_out[155]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[156]_i_1 
       (.I0(dout[156]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[156]),
        .O(sig_data_skid_mux_out[156]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[157]_i_1 
       (.I0(dout[157]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[157]),
        .O(sig_data_skid_mux_out[157]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[158]_i_1 
       (.I0(dout[158]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[158]),
        .O(sig_data_skid_mux_out[158]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[159]_i_1 
       (.I0(dout[159]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[159]),
        .O(sig_data_skid_mux_out[159]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[160]_i_1 
       (.I0(dout[160]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[160]),
        .O(sig_data_skid_mux_out[160]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[161]_i_1 
       (.I0(dout[161]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[161]),
        .O(sig_data_skid_mux_out[161]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[162]_i_1 
       (.I0(dout[162]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[162]),
        .O(sig_data_skid_mux_out[162]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[163]_i_1 
       (.I0(dout[163]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[163]),
        .O(sig_data_skid_mux_out[163]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[164]_i_1 
       (.I0(dout[164]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[164]),
        .O(sig_data_skid_mux_out[164]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[165]_i_1 
       (.I0(dout[165]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[165]),
        .O(sig_data_skid_mux_out[165]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[166]_i_1 
       (.I0(dout[166]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[166]),
        .O(sig_data_skid_mux_out[166]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[167]_i_1 
       (.I0(dout[167]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[167]),
        .O(sig_data_skid_mux_out[167]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[168]_i_1 
       (.I0(dout[168]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[168]),
        .O(sig_data_skid_mux_out[168]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[169]_i_1 
       (.I0(dout[169]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[169]),
        .O(sig_data_skid_mux_out[169]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[170]_i_1 
       (.I0(dout[170]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[170]),
        .O(sig_data_skid_mux_out[170]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[171]_i_1 
       (.I0(dout[171]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[171]),
        .O(sig_data_skid_mux_out[171]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[172]_i_1 
       (.I0(dout[172]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[172]),
        .O(sig_data_skid_mux_out[172]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[173]_i_1 
       (.I0(dout[173]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[173]),
        .O(sig_data_skid_mux_out[173]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[174]_i_1 
       (.I0(dout[174]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[174]),
        .O(sig_data_skid_mux_out[174]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[175]_i_1 
       (.I0(dout[175]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[175]),
        .O(sig_data_skid_mux_out[175]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[176]_i_1 
       (.I0(dout[176]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[176]),
        .O(sig_data_skid_mux_out[176]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[177]_i_1 
       (.I0(dout[177]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[177]),
        .O(sig_data_skid_mux_out[177]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[178]_i_1 
       (.I0(dout[178]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[178]),
        .O(sig_data_skid_mux_out[178]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[179]_i_1 
       (.I0(dout[179]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[179]),
        .O(sig_data_skid_mux_out[179]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[180]_i_1 
       (.I0(dout[180]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[180]),
        .O(sig_data_skid_mux_out[180]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[181]_i_1 
       (.I0(dout[181]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[181]),
        .O(sig_data_skid_mux_out[181]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[182]_i_1 
       (.I0(dout[182]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[182]),
        .O(sig_data_skid_mux_out[182]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[183]_i_1 
       (.I0(dout[183]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[183]),
        .O(sig_data_skid_mux_out[183]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[184]_i_1 
       (.I0(dout[184]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[184]),
        .O(sig_data_skid_mux_out[184]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[185]_i_1 
       (.I0(dout[185]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[185]),
        .O(sig_data_skid_mux_out[185]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[186]_i_1 
       (.I0(dout[186]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[186]),
        .O(sig_data_skid_mux_out[186]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[187]_i_1 
       (.I0(dout[187]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[187]),
        .O(sig_data_skid_mux_out[187]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[188]_i_1 
       (.I0(dout[188]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[188]),
        .O(sig_data_skid_mux_out[188]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[189]_i_1 
       (.I0(dout[189]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[189]),
        .O(sig_data_skid_mux_out[189]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[190]_i_1 
       (.I0(dout[190]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[190]),
        .O(sig_data_skid_mux_out[190]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[191]_i_1 
       (.I0(dout[191]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[191]),
        .O(sig_data_skid_mux_out[191]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[192]_i_1 
       (.I0(dout[192]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[192]),
        .O(sig_data_skid_mux_out[192]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[193]_i_1 
       (.I0(dout[193]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[193]),
        .O(sig_data_skid_mux_out[193]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[194]_i_1 
       (.I0(dout[194]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[194]),
        .O(sig_data_skid_mux_out[194]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[195]_i_1 
       (.I0(dout[195]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[195]),
        .O(sig_data_skid_mux_out[195]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[196]_i_1 
       (.I0(dout[196]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[196]),
        .O(sig_data_skid_mux_out[196]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[197]_i_1 
       (.I0(dout[197]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[197]),
        .O(sig_data_skid_mux_out[197]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[198]_i_1 
       (.I0(dout[198]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[198]),
        .O(sig_data_skid_mux_out[198]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[199]_i_1 
       (.I0(dout[199]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[199]),
        .O(sig_data_skid_mux_out[199]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[200]_i_1 
       (.I0(dout[200]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[200]),
        .O(sig_data_skid_mux_out[200]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[201]_i_1 
       (.I0(dout[201]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[201]),
        .O(sig_data_skid_mux_out[201]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[202]_i_1 
       (.I0(dout[202]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[202]),
        .O(sig_data_skid_mux_out[202]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[203]_i_1 
       (.I0(dout[203]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[203]),
        .O(sig_data_skid_mux_out[203]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[204]_i_1 
       (.I0(dout[204]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[204]),
        .O(sig_data_skid_mux_out[204]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[205]_i_1 
       (.I0(dout[205]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[205]),
        .O(sig_data_skid_mux_out[205]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[206]_i_1 
       (.I0(dout[206]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[206]),
        .O(sig_data_skid_mux_out[206]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[207]_i_1 
       (.I0(dout[207]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[207]),
        .O(sig_data_skid_mux_out[207]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[208]_i_1 
       (.I0(dout[208]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[208]),
        .O(sig_data_skid_mux_out[208]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[209]_i_1 
       (.I0(dout[209]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[209]),
        .O(sig_data_skid_mux_out[209]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[210]_i_1 
       (.I0(dout[210]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[210]),
        .O(sig_data_skid_mux_out[210]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[211]_i_1 
       (.I0(dout[211]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[211]),
        .O(sig_data_skid_mux_out[211]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[212]_i_1 
       (.I0(dout[212]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[212]),
        .O(sig_data_skid_mux_out[212]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[213]_i_1 
       (.I0(dout[213]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[213]),
        .O(sig_data_skid_mux_out[213]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[214]_i_1 
       (.I0(dout[214]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[214]),
        .O(sig_data_skid_mux_out[214]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[215]_i_1 
       (.I0(dout[215]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[215]),
        .O(sig_data_skid_mux_out[215]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[216]_i_1 
       (.I0(dout[216]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[216]),
        .O(sig_data_skid_mux_out[216]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[217]_i_1 
       (.I0(dout[217]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[217]),
        .O(sig_data_skid_mux_out[217]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[218]_i_1 
       (.I0(dout[218]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[218]),
        .O(sig_data_skid_mux_out[218]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[219]_i_1 
       (.I0(dout[219]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[219]),
        .O(sig_data_skid_mux_out[219]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[220]_i_1 
       (.I0(dout[220]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[220]),
        .O(sig_data_skid_mux_out[220]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[221]_i_1 
       (.I0(dout[221]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[221]),
        .O(sig_data_skid_mux_out[221]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[222]_i_1 
       (.I0(dout[222]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[222]),
        .O(sig_data_skid_mux_out[222]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[223]_i_1 
       (.I0(dout[223]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[223]),
        .O(sig_data_skid_mux_out[223]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[224]_i_1 
       (.I0(dout[224]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[224]),
        .O(sig_data_skid_mux_out[224]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[225]_i_1 
       (.I0(dout[225]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[225]),
        .O(sig_data_skid_mux_out[225]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[226]_i_1 
       (.I0(dout[226]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[226]),
        .O(sig_data_skid_mux_out[226]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[227]_i_1 
       (.I0(dout[227]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[227]),
        .O(sig_data_skid_mux_out[227]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[228]_i_1 
       (.I0(dout[228]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[228]),
        .O(sig_data_skid_mux_out[228]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[229]_i_1 
       (.I0(dout[229]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[229]),
        .O(sig_data_skid_mux_out[229]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[230]_i_1 
       (.I0(dout[230]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[230]),
        .O(sig_data_skid_mux_out[230]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[231]_i_1 
       (.I0(dout[231]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[231]),
        .O(sig_data_skid_mux_out[231]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[232]_i_1 
       (.I0(dout[232]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[232]),
        .O(sig_data_skid_mux_out[232]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[233]_i_1 
       (.I0(dout[233]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[233]),
        .O(sig_data_skid_mux_out[233]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[234]_i_1 
       (.I0(dout[234]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[234]),
        .O(sig_data_skid_mux_out[234]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[235]_i_1 
       (.I0(dout[235]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[235]),
        .O(sig_data_skid_mux_out[235]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[236]_i_1 
       (.I0(dout[236]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[236]),
        .O(sig_data_skid_mux_out[236]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[237]_i_1 
       (.I0(dout[237]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[237]),
        .O(sig_data_skid_mux_out[237]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[238]_i_1 
       (.I0(dout[238]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[238]),
        .O(sig_data_skid_mux_out[238]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[239]_i_1 
       (.I0(dout[239]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[239]),
        .O(sig_data_skid_mux_out[239]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[240]_i_1 
       (.I0(dout[240]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[240]),
        .O(sig_data_skid_mux_out[240]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[241]_i_1 
       (.I0(dout[241]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[241]),
        .O(sig_data_skid_mux_out[241]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[242]_i_1 
       (.I0(dout[242]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[242]),
        .O(sig_data_skid_mux_out[242]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[243]_i_1 
       (.I0(dout[243]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[243]),
        .O(sig_data_skid_mux_out[243]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[244]_i_1 
       (.I0(dout[244]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[244]),
        .O(sig_data_skid_mux_out[244]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[245]_i_1 
       (.I0(dout[245]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[245]),
        .O(sig_data_skid_mux_out[245]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[246]_i_1 
       (.I0(dout[246]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[246]),
        .O(sig_data_skid_mux_out[246]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[247]_i_1 
       (.I0(dout[247]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[247]),
        .O(sig_data_skid_mux_out[247]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[248]_i_1 
       (.I0(dout[248]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[248]),
        .O(sig_data_skid_mux_out[248]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[249]_i_1 
       (.I0(dout[249]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[249]),
        .O(sig_data_skid_mux_out[249]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[250]_i_1 
       (.I0(dout[250]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[250]),
        .O(sig_data_skid_mux_out[250]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[251]_i_1 
       (.I0(dout[251]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[251]),
        .O(sig_data_skid_mux_out[251]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[252]_i_1 
       (.I0(dout[252]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[252]),
        .O(sig_data_skid_mux_out[252]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[253]_i_1 
       (.I0(dout[253]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[253]),
        .O(sig_data_skid_mux_out[253]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[254]_i_1 
       (.I0(dout[254]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[254]),
        .O(sig_data_skid_mux_out[254]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[255]_i_1 
       (.I0(m_axi_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[255]_i_2 
       (.I0(dout[255]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[255]),
        .O(sig_data_skid_mux_out[255]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(dout[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(dout[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(dout[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(dout[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(dout[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(dout[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(dout[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(dout[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(dout[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(dout[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(dout[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(dout[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(dout[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(dout[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(dout[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(dout[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(dout[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(dout[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(dout[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(dout[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(dout[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(dout[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(dout[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(dout[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(dout[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(dout[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[64]_i_1 
       (.I0(dout[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[64]),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[65]_i_1 
       (.I0(dout[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[65]),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[66]_i_1 
       (.I0(dout[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[66]),
        .O(sig_data_skid_mux_out[66]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[67]_i_1 
       (.I0(dout[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[67]),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[68]_i_1 
       (.I0(dout[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[68]),
        .O(sig_data_skid_mux_out[68]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[69]_i_1 
       (.I0(dout[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[69]),
        .O(sig_data_skid_mux_out[69]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[70]_i_1 
       (.I0(dout[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[70]),
        .O(sig_data_skid_mux_out[70]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[71]_i_1 
       (.I0(dout[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[71]),
        .O(sig_data_skid_mux_out[71]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[72]_i_1 
       (.I0(dout[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[72]),
        .O(sig_data_skid_mux_out[72]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[73]_i_1 
       (.I0(dout[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[73]),
        .O(sig_data_skid_mux_out[73]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[74]_i_1 
       (.I0(dout[74]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[74]),
        .O(sig_data_skid_mux_out[74]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[75]_i_1 
       (.I0(dout[75]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[75]),
        .O(sig_data_skid_mux_out[75]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[76]_i_1 
       (.I0(dout[76]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[76]),
        .O(sig_data_skid_mux_out[76]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[77]_i_1 
       (.I0(dout[77]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[77]),
        .O(sig_data_skid_mux_out[77]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[78]_i_1 
       (.I0(dout[78]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[78]),
        .O(sig_data_skid_mux_out[78]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[79]_i_1 
       (.I0(dout[79]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[79]),
        .O(sig_data_skid_mux_out[79]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[80]_i_1 
       (.I0(dout[80]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[80]),
        .O(sig_data_skid_mux_out[80]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[81]_i_1 
       (.I0(dout[81]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[81]),
        .O(sig_data_skid_mux_out[81]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[82]_i_1 
       (.I0(dout[82]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[82]),
        .O(sig_data_skid_mux_out[82]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[83]_i_1 
       (.I0(dout[83]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[83]),
        .O(sig_data_skid_mux_out[83]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[84]_i_1 
       (.I0(dout[84]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[84]),
        .O(sig_data_skid_mux_out[84]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[85]_i_1 
       (.I0(dout[85]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[85]),
        .O(sig_data_skid_mux_out[85]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[86]_i_1 
       (.I0(dout[86]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[86]),
        .O(sig_data_skid_mux_out[86]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[87]_i_1 
       (.I0(dout[87]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[87]),
        .O(sig_data_skid_mux_out[87]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[88]_i_1 
       (.I0(dout[88]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[88]),
        .O(sig_data_skid_mux_out[88]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[89]_i_1 
       (.I0(dout[89]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[89]),
        .O(sig_data_skid_mux_out[89]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[90]_i_1 
       (.I0(dout[90]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[90]),
        .O(sig_data_skid_mux_out[90]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[91]_i_1 
       (.I0(dout[91]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[91]),
        .O(sig_data_skid_mux_out[91]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[92]_i_1 
       (.I0(dout[92]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[92]),
        .O(sig_data_skid_mux_out[92]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[93]_i_1 
       (.I0(dout[93]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[93]),
        .O(sig_data_skid_mux_out[93]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[94]_i_1 
       (.I0(dout[94]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[94]),
        .O(sig_data_skid_mux_out[94]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[95]_i_1 
       (.I0(dout[95]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[95]),
        .O(sig_data_skid_mux_out[95]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[96]_i_1 
       (.I0(dout[96]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[96]),
        .O(sig_data_skid_mux_out[96]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[97]_i_1 
       (.I0(dout[97]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[97]),
        .O(sig_data_skid_mux_out[97]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[98]_i_1 
       (.I0(dout[98]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[98]),
        .O(sig_data_skid_mux_out[98]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[99]_i_1 
       (.I0(dout[99]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[99]),
        .O(sig_data_skid_mux_out[99]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[100] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[100]),
        .Q(m_axi_wdata[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[101] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[101]),
        .Q(m_axi_wdata[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[102] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[102]),
        .Q(m_axi_wdata[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[103] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[103]),
        .Q(m_axi_wdata[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[104] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[104]),
        .Q(m_axi_wdata[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[105] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[105]),
        .Q(m_axi_wdata[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[106] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[106]),
        .Q(m_axi_wdata[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[107] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[107]),
        .Q(m_axi_wdata[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[108] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[108]),
        .Q(m_axi_wdata[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[109] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[109]),
        .Q(m_axi_wdata[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[110] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[110]),
        .Q(m_axi_wdata[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[111] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[111]),
        .Q(m_axi_wdata[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[112] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[112]),
        .Q(m_axi_wdata[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[113] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[113]),
        .Q(m_axi_wdata[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[114] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[114]),
        .Q(m_axi_wdata[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[115] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[115]),
        .Q(m_axi_wdata[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[116] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[116]),
        .Q(m_axi_wdata[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[117] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[117]),
        .Q(m_axi_wdata[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[118] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[118]),
        .Q(m_axi_wdata[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[119] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[119]),
        .Q(m_axi_wdata[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[120] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[120]),
        .Q(m_axi_wdata[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[121] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[121]),
        .Q(m_axi_wdata[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[122] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[122]),
        .Q(m_axi_wdata[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[123] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[123]),
        .Q(m_axi_wdata[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[124] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[124]),
        .Q(m_axi_wdata[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[125] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[125]),
        .Q(m_axi_wdata[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[126] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[126]),
        .Q(m_axi_wdata[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[127] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[127]),
        .Q(m_axi_wdata[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[128] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[128]),
        .Q(m_axi_wdata[128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[129] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[129]),
        .Q(m_axi_wdata[129]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[130] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[130]),
        .Q(m_axi_wdata[130]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[131] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[131]),
        .Q(m_axi_wdata[131]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[132] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[132]),
        .Q(m_axi_wdata[132]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[133] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[133]),
        .Q(m_axi_wdata[133]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[134] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[134]),
        .Q(m_axi_wdata[134]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[135] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[135]),
        .Q(m_axi_wdata[135]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[136] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[136]),
        .Q(m_axi_wdata[136]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[137] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[137]),
        .Q(m_axi_wdata[137]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[138] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[138]),
        .Q(m_axi_wdata[138]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[139] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[139]),
        .Q(m_axi_wdata[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[140] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[140]),
        .Q(m_axi_wdata[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[141] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[141]),
        .Q(m_axi_wdata[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[142] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[142]),
        .Q(m_axi_wdata[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[143] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[143]),
        .Q(m_axi_wdata[143]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[144] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[144]),
        .Q(m_axi_wdata[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[145] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[145]),
        .Q(m_axi_wdata[145]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[146] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[146]),
        .Q(m_axi_wdata[146]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[147] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[147]),
        .Q(m_axi_wdata[147]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[148] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[148]),
        .Q(m_axi_wdata[148]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[149] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[149]),
        .Q(m_axi_wdata[149]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[150] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[150]),
        .Q(m_axi_wdata[150]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[151] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[151]),
        .Q(m_axi_wdata[151]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[152] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[152]),
        .Q(m_axi_wdata[152]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[153] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[153]),
        .Q(m_axi_wdata[153]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[154] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[154]),
        .Q(m_axi_wdata[154]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[155] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[155]),
        .Q(m_axi_wdata[155]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[156] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[156]),
        .Q(m_axi_wdata[156]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[157] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[157]),
        .Q(m_axi_wdata[157]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[158] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[158]),
        .Q(m_axi_wdata[158]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[159] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[159]),
        .Q(m_axi_wdata[159]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[160] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[160]),
        .Q(m_axi_wdata[160]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[161] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[161]),
        .Q(m_axi_wdata[161]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[162] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[162]),
        .Q(m_axi_wdata[162]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[163] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[163]),
        .Q(m_axi_wdata[163]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[164] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[164]),
        .Q(m_axi_wdata[164]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[165] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[165]),
        .Q(m_axi_wdata[165]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[166] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[166]),
        .Q(m_axi_wdata[166]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[167] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[167]),
        .Q(m_axi_wdata[167]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[168] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[168]),
        .Q(m_axi_wdata[168]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[169] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[169]),
        .Q(m_axi_wdata[169]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[170] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[170]),
        .Q(m_axi_wdata[170]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[171] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[171]),
        .Q(m_axi_wdata[171]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[172] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[172]),
        .Q(m_axi_wdata[172]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[173] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[173]),
        .Q(m_axi_wdata[173]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[174] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[174]),
        .Q(m_axi_wdata[174]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[175] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[175]),
        .Q(m_axi_wdata[175]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[176] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[176]),
        .Q(m_axi_wdata[176]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[177] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[177]),
        .Q(m_axi_wdata[177]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[178] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[178]),
        .Q(m_axi_wdata[178]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[179] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[179]),
        .Q(m_axi_wdata[179]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[180] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[180]),
        .Q(m_axi_wdata[180]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[181] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[181]),
        .Q(m_axi_wdata[181]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[182] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[182]),
        .Q(m_axi_wdata[182]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[183] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[183]),
        .Q(m_axi_wdata[183]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[184] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[184]),
        .Q(m_axi_wdata[184]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[185] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[185]),
        .Q(m_axi_wdata[185]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[186] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[186]),
        .Q(m_axi_wdata[186]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[187] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[187]),
        .Q(m_axi_wdata[187]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[188] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[188]),
        .Q(m_axi_wdata[188]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[189] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[189]),
        .Q(m_axi_wdata[189]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[190] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[190]),
        .Q(m_axi_wdata[190]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[191] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[191]),
        .Q(m_axi_wdata[191]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[192] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[192]),
        .Q(m_axi_wdata[192]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[193] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[193]),
        .Q(m_axi_wdata[193]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[194] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[194]),
        .Q(m_axi_wdata[194]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[195] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[195]),
        .Q(m_axi_wdata[195]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[196] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[196]),
        .Q(m_axi_wdata[196]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[197] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[197]),
        .Q(m_axi_wdata[197]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[198] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[198]),
        .Q(m_axi_wdata[198]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[199] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[199]),
        .Q(m_axi_wdata[199]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[200] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[200]),
        .Q(m_axi_wdata[200]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[201] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[201]),
        .Q(m_axi_wdata[201]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[202] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[202]),
        .Q(m_axi_wdata[202]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[203] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[203]),
        .Q(m_axi_wdata[203]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[204] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[204]),
        .Q(m_axi_wdata[204]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[205] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[205]),
        .Q(m_axi_wdata[205]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[206] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[206]),
        .Q(m_axi_wdata[206]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[207] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[207]),
        .Q(m_axi_wdata[207]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[208] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[208]),
        .Q(m_axi_wdata[208]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[209] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[209]),
        .Q(m_axi_wdata[209]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[210] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[210]),
        .Q(m_axi_wdata[210]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[211] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[211]),
        .Q(m_axi_wdata[211]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[212] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[212]),
        .Q(m_axi_wdata[212]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[213] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[213]),
        .Q(m_axi_wdata[213]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[214] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[214]),
        .Q(m_axi_wdata[214]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[215] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[215]),
        .Q(m_axi_wdata[215]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[216] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[216]),
        .Q(m_axi_wdata[216]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[217] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[217]),
        .Q(m_axi_wdata[217]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[218] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[218]),
        .Q(m_axi_wdata[218]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[219] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[219]),
        .Q(m_axi_wdata[219]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[220] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[220]),
        .Q(m_axi_wdata[220]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[221] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[221]),
        .Q(m_axi_wdata[221]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[222] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[222]),
        .Q(m_axi_wdata[222]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[223] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[223]),
        .Q(m_axi_wdata[223]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[224] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[224]),
        .Q(m_axi_wdata[224]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[225] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[225]),
        .Q(m_axi_wdata[225]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[226] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[226]),
        .Q(m_axi_wdata[226]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[227] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[227]),
        .Q(m_axi_wdata[227]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[228] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[228]),
        .Q(m_axi_wdata[228]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[229] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[229]),
        .Q(m_axi_wdata[229]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[230] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[230]),
        .Q(m_axi_wdata[230]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[231] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[231]),
        .Q(m_axi_wdata[231]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[232] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[232]),
        .Q(m_axi_wdata[232]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[233] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[233]),
        .Q(m_axi_wdata[233]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[234] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[234]),
        .Q(m_axi_wdata[234]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[235] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[235]),
        .Q(m_axi_wdata[235]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[236] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[236]),
        .Q(m_axi_wdata[236]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[237] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[237]),
        .Q(m_axi_wdata[237]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[238] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[238]),
        .Q(m_axi_wdata[238]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[239] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[239]),
        .Q(m_axi_wdata[239]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[240] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[240]),
        .Q(m_axi_wdata[240]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[241] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[241]),
        .Q(m_axi_wdata[241]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[242] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[242]),
        .Q(m_axi_wdata[242]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[243] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[243]),
        .Q(m_axi_wdata[243]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[244] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[244]),
        .Q(m_axi_wdata[244]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[245] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[245]),
        .Q(m_axi_wdata[245]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[246] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[246]),
        .Q(m_axi_wdata[246]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[247] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[247]),
        .Q(m_axi_wdata[247]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[248] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[248]),
        .Q(m_axi_wdata[248]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[249] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[249]),
        .Q(m_axi_wdata[249]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[250] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[250]),
        .Q(m_axi_wdata[250]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[251] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[251]),
        .Q(m_axi_wdata[251]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[252] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[252]),
        .Q(m_axi_wdata[252]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[253] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[253]),
        .Q(m_axi_wdata[253]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[254] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[254]),
        .Q(m_axi_wdata[254]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[255] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[255]),
        .Q(m_axi_wdata[255]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axi_wdata[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axi_wdata[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axi_wdata[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axi_wdata[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axi_wdata[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axi_wdata[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axi_wdata[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axi_wdata[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axi_wdata[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axi_wdata[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axi_wdata[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axi_wdata[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axi_wdata[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axi_wdata[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axi_wdata[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axi_wdata[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axi_wdata[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axi_wdata[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axi_wdata[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axi_wdata[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axi_wdata[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axi_wdata[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axi_wdata[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axi_wdata[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axi_wdata[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axi_wdata[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axi_wdata[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axi_wdata[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axi_wdata[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axi_wdata[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axi_wdata[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axi_wdata[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[64]),
        .Q(m_axi_wdata[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[65]),
        .Q(m_axi_wdata[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[66]),
        .Q(m_axi_wdata[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[67]),
        .Q(m_axi_wdata[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[68] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[68]),
        .Q(m_axi_wdata[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[69] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[69]),
        .Q(m_axi_wdata[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[70] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[70]),
        .Q(m_axi_wdata[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[71] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[71]),
        .Q(m_axi_wdata[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[72] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[72]),
        .Q(m_axi_wdata[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[73] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[73]),
        .Q(m_axi_wdata[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[74] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[74]),
        .Q(m_axi_wdata[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[75] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[75]),
        .Q(m_axi_wdata[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[76] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[76]),
        .Q(m_axi_wdata[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[77] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[77]),
        .Q(m_axi_wdata[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[78] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[78]),
        .Q(m_axi_wdata[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[79] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[79]),
        .Q(m_axi_wdata[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[80] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[80]),
        .Q(m_axi_wdata[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[81] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[81]),
        .Q(m_axi_wdata[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[82] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[82]),
        .Q(m_axi_wdata[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[83] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[83]),
        .Q(m_axi_wdata[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[84] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[84]),
        .Q(m_axi_wdata[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[85] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[85]),
        .Q(m_axi_wdata[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[86] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[86]),
        .Q(m_axi_wdata[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[87] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[87]),
        .Q(m_axi_wdata[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[88] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[88]),
        .Q(m_axi_wdata[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[89] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[89]),
        .Q(m_axi_wdata[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[90] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[90]),
        .Q(m_axi_wdata[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[91] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[91]),
        .Q(m_axi_wdata[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[92] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[92]),
        .Q(m_axi_wdata[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[93] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[93]),
        .Q(m_axi_wdata[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[94] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[94]),
        .Q(m_axi_wdata[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[95] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[95]),
        .Q(m_axi_wdata[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[96] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[96]),
        .Q(m_axi_wdata[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[97] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[97]),
        .Q(m_axi_wdata[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[98] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[98]),
        .Q(m_axi_wdata[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[99] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[99]),
        .Q(m_axi_wdata[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[100] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[100]),
        .Q(sig_data_skid_reg[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[101] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[101]),
        .Q(sig_data_skid_reg[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[102] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[102]),
        .Q(sig_data_skid_reg[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[103] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[103]),
        .Q(sig_data_skid_reg[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[104] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[104]),
        .Q(sig_data_skid_reg[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[105] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[105]),
        .Q(sig_data_skid_reg[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[106] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[106]),
        .Q(sig_data_skid_reg[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[107] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[107]),
        .Q(sig_data_skid_reg[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[108] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[108]),
        .Q(sig_data_skid_reg[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[109] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[109]),
        .Q(sig_data_skid_reg[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[110] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[110]),
        .Q(sig_data_skid_reg[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[111] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[111]),
        .Q(sig_data_skid_reg[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[112] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[112]),
        .Q(sig_data_skid_reg[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[113] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[113]),
        .Q(sig_data_skid_reg[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[114] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[114]),
        .Q(sig_data_skid_reg[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[115] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[115]),
        .Q(sig_data_skid_reg[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[116] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[116]),
        .Q(sig_data_skid_reg[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[117] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[117]),
        .Q(sig_data_skid_reg[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[118] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[118]),
        .Q(sig_data_skid_reg[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[119] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[119]),
        .Q(sig_data_skid_reg[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[120] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[120]),
        .Q(sig_data_skid_reg[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[121] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[121]),
        .Q(sig_data_skid_reg[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[122] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[122]),
        .Q(sig_data_skid_reg[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[123] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[123]),
        .Q(sig_data_skid_reg[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[124] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[124]),
        .Q(sig_data_skid_reg[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[125] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[125]),
        .Q(sig_data_skid_reg[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[126] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[126]),
        .Q(sig_data_skid_reg[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[127] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[127]),
        .Q(sig_data_skid_reg[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[128] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[128]),
        .Q(sig_data_skid_reg[128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[129] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[129]),
        .Q(sig_data_skid_reg[129]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[130] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[130]),
        .Q(sig_data_skid_reg[130]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[131] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[131]),
        .Q(sig_data_skid_reg[131]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[132] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[132]),
        .Q(sig_data_skid_reg[132]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[133] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[133]),
        .Q(sig_data_skid_reg[133]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[134] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[134]),
        .Q(sig_data_skid_reg[134]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[135] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[135]),
        .Q(sig_data_skid_reg[135]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[136] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[136]),
        .Q(sig_data_skid_reg[136]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[137] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[137]),
        .Q(sig_data_skid_reg[137]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[138] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[138]),
        .Q(sig_data_skid_reg[138]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[139] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[139]),
        .Q(sig_data_skid_reg[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[140] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[140]),
        .Q(sig_data_skid_reg[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[141] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[141]),
        .Q(sig_data_skid_reg[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[142] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[142]),
        .Q(sig_data_skid_reg[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[143] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[143]),
        .Q(sig_data_skid_reg[143]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[144] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[144]),
        .Q(sig_data_skid_reg[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[145] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[145]),
        .Q(sig_data_skid_reg[145]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[146] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[146]),
        .Q(sig_data_skid_reg[146]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[147] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[147]),
        .Q(sig_data_skid_reg[147]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[148] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[148]),
        .Q(sig_data_skid_reg[148]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[149] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[149]),
        .Q(sig_data_skid_reg[149]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[150] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[150]),
        .Q(sig_data_skid_reg[150]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[151] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[151]),
        .Q(sig_data_skid_reg[151]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[152] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[152]),
        .Q(sig_data_skid_reg[152]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[153] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[153]),
        .Q(sig_data_skid_reg[153]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[154] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[154]),
        .Q(sig_data_skid_reg[154]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[155] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[155]),
        .Q(sig_data_skid_reg[155]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[156] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[156]),
        .Q(sig_data_skid_reg[156]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[157] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[157]),
        .Q(sig_data_skid_reg[157]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[158] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[158]),
        .Q(sig_data_skid_reg[158]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[159] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[159]),
        .Q(sig_data_skid_reg[159]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[160] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[160]),
        .Q(sig_data_skid_reg[160]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[161] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[161]),
        .Q(sig_data_skid_reg[161]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[162] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[162]),
        .Q(sig_data_skid_reg[162]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[163] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[163]),
        .Q(sig_data_skid_reg[163]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[164] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[164]),
        .Q(sig_data_skid_reg[164]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[165] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[165]),
        .Q(sig_data_skid_reg[165]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[166] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[166]),
        .Q(sig_data_skid_reg[166]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[167] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[167]),
        .Q(sig_data_skid_reg[167]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[168] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[168]),
        .Q(sig_data_skid_reg[168]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[169] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[169]),
        .Q(sig_data_skid_reg[169]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[170] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[170]),
        .Q(sig_data_skid_reg[170]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[171] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[171]),
        .Q(sig_data_skid_reg[171]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[172] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[172]),
        .Q(sig_data_skid_reg[172]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[173] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[173]),
        .Q(sig_data_skid_reg[173]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[174] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[174]),
        .Q(sig_data_skid_reg[174]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[175] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[175]),
        .Q(sig_data_skid_reg[175]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[176] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[176]),
        .Q(sig_data_skid_reg[176]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[177] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[177]),
        .Q(sig_data_skid_reg[177]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[178] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[178]),
        .Q(sig_data_skid_reg[178]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[179] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[179]),
        .Q(sig_data_skid_reg[179]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[180] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[180]),
        .Q(sig_data_skid_reg[180]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[181] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[181]),
        .Q(sig_data_skid_reg[181]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[182] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[182]),
        .Q(sig_data_skid_reg[182]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[183] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[183]),
        .Q(sig_data_skid_reg[183]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[184] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[184]),
        .Q(sig_data_skid_reg[184]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[185] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[185]),
        .Q(sig_data_skid_reg[185]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[186] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[186]),
        .Q(sig_data_skid_reg[186]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[187] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[187]),
        .Q(sig_data_skid_reg[187]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[188] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[188]),
        .Q(sig_data_skid_reg[188]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[189] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[189]),
        .Q(sig_data_skid_reg[189]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[190] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[190]),
        .Q(sig_data_skid_reg[190]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[191] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[191]),
        .Q(sig_data_skid_reg[191]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[192] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[192]),
        .Q(sig_data_skid_reg[192]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[193] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[193]),
        .Q(sig_data_skid_reg[193]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[194] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[194]),
        .Q(sig_data_skid_reg[194]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[195] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[195]),
        .Q(sig_data_skid_reg[195]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[196] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[196]),
        .Q(sig_data_skid_reg[196]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[197] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[197]),
        .Q(sig_data_skid_reg[197]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[198] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[198]),
        .Q(sig_data_skid_reg[198]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[199] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[199]),
        .Q(sig_data_skid_reg[199]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[200] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[200]),
        .Q(sig_data_skid_reg[200]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[201] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[201]),
        .Q(sig_data_skid_reg[201]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[202] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[202]),
        .Q(sig_data_skid_reg[202]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[203] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[203]),
        .Q(sig_data_skid_reg[203]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[204] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[204]),
        .Q(sig_data_skid_reg[204]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[205] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[205]),
        .Q(sig_data_skid_reg[205]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[206] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[206]),
        .Q(sig_data_skid_reg[206]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[207] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[207]),
        .Q(sig_data_skid_reg[207]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[208] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[208]),
        .Q(sig_data_skid_reg[208]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[209] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[209]),
        .Q(sig_data_skid_reg[209]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[210] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[210]),
        .Q(sig_data_skid_reg[210]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[211] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[211]),
        .Q(sig_data_skid_reg[211]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[212] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[212]),
        .Q(sig_data_skid_reg[212]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[213] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[213]),
        .Q(sig_data_skid_reg[213]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[214] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[214]),
        .Q(sig_data_skid_reg[214]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[215] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[215]),
        .Q(sig_data_skid_reg[215]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[216] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[216]),
        .Q(sig_data_skid_reg[216]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[217] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[217]),
        .Q(sig_data_skid_reg[217]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[218] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[218]),
        .Q(sig_data_skid_reg[218]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[219] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[219]),
        .Q(sig_data_skid_reg[219]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[220] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[220]),
        .Q(sig_data_skid_reg[220]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[221] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[221]),
        .Q(sig_data_skid_reg[221]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[222] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[222]),
        .Q(sig_data_skid_reg[222]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[223] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[223]),
        .Q(sig_data_skid_reg[223]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[224] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[224]),
        .Q(sig_data_skid_reg[224]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[225] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[225]),
        .Q(sig_data_skid_reg[225]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[226] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[226]),
        .Q(sig_data_skid_reg[226]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[227] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[227]),
        .Q(sig_data_skid_reg[227]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[228] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[228]),
        .Q(sig_data_skid_reg[228]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[229] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[229]),
        .Q(sig_data_skid_reg[229]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[230] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[230]),
        .Q(sig_data_skid_reg[230]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[231] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[231]),
        .Q(sig_data_skid_reg[231]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[232] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[232]),
        .Q(sig_data_skid_reg[232]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[233] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[233]),
        .Q(sig_data_skid_reg[233]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[234] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[234]),
        .Q(sig_data_skid_reg[234]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[235] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[235]),
        .Q(sig_data_skid_reg[235]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[236] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[236]),
        .Q(sig_data_skid_reg[236]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[237] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[237]),
        .Q(sig_data_skid_reg[237]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[238] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[238]),
        .Q(sig_data_skid_reg[238]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[239] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[239]),
        .Q(sig_data_skid_reg[239]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[240] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[240]),
        .Q(sig_data_skid_reg[240]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[241] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[241]),
        .Q(sig_data_skid_reg[241]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[242] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[242]),
        .Q(sig_data_skid_reg[242]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[243] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[243]),
        .Q(sig_data_skid_reg[243]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[244] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[244]),
        .Q(sig_data_skid_reg[244]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[245] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[245]),
        .Q(sig_data_skid_reg[245]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[246] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[246]),
        .Q(sig_data_skid_reg[246]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[247] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[247]),
        .Q(sig_data_skid_reg[247]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[248] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[248]),
        .Q(sig_data_skid_reg[248]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[249] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[249]),
        .Q(sig_data_skid_reg[249]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[250] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[250]),
        .Q(sig_data_skid_reg[250]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[251] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[251]),
        .Q(sig_data_skid_reg[251]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[252] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[252]),
        .Q(sig_data_skid_reg[252]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[253] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[253]),
        .Q(sig_data_skid_reg[253]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[254] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[254]),
        .Q(sig_data_skid_reg[254]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[255] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[255]),
        .Q(sig_data_skid_reg[255]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_data_skid_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_data_skid_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_data_skid_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_data_skid_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_data_skid_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_data_skid_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[38]),
        .Q(sig_data_skid_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[39]),
        .Q(sig_data_skid_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[40]),
        .Q(sig_data_skid_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[41]),
        .Q(sig_data_skid_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[42]),
        .Q(sig_data_skid_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[43]),
        .Q(sig_data_skid_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[44]),
        .Q(sig_data_skid_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[45]),
        .Q(sig_data_skid_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[46]),
        .Q(sig_data_skid_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[47]),
        .Q(sig_data_skid_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[48]),
        .Q(sig_data_skid_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[49]),
        .Q(sig_data_skid_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[50]),
        .Q(sig_data_skid_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[51]),
        .Q(sig_data_skid_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[52]),
        .Q(sig_data_skid_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[53]),
        .Q(sig_data_skid_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[54]),
        .Q(sig_data_skid_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[55]),
        .Q(sig_data_skid_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[56]),
        .Q(sig_data_skid_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[57]),
        .Q(sig_data_skid_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[58]),
        .Q(sig_data_skid_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[59]),
        .Q(sig_data_skid_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[60]),
        .Q(sig_data_skid_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[61]),
        .Q(sig_data_skid_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[62]),
        .Q(sig_data_skid_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[63]),
        .Q(sig_data_skid_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[64]),
        .Q(sig_data_skid_reg[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[65]),
        .Q(sig_data_skid_reg[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[66]),
        .Q(sig_data_skid_reg[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[67]),
        .Q(sig_data_skid_reg[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[68] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[68]),
        .Q(sig_data_skid_reg[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[69] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[69]),
        .Q(sig_data_skid_reg[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[70] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[70]),
        .Q(sig_data_skid_reg[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[71] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[71]),
        .Q(sig_data_skid_reg[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[72] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[72]),
        .Q(sig_data_skid_reg[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[73] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[73]),
        .Q(sig_data_skid_reg[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[74] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[74]),
        .Q(sig_data_skid_reg[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[75] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[75]),
        .Q(sig_data_skid_reg[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[76] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[76]),
        .Q(sig_data_skid_reg[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[77] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[77]),
        .Q(sig_data_skid_reg[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[78] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[78]),
        .Q(sig_data_skid_reg[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[79] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[79]),
        .Q(sig_data_skid_reg[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[80] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[80]),
        .Q(sig_data_skid_reg[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[81] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[81]),
        .Q(sig_data_skid_reg[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[82] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[82]),
        .Q(sig_data_skid_reg[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[83] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[83]),
        .Q(sig_data_skid_reg[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[84] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[84]),
        .Q(sig_data_skid_reg[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[85] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[85]),
        .Q(sig_data_skid_reg[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[86] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[86]),
        .Q(sig_data_skid_reg[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[87] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[87]),
        .Q(sig_data_skid_reg[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[88] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[88]),
        .Q(sig_data_skid_reg[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[89] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[89]),
        .Q(sig_data_skid_reg[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[90] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[90]),
        .Q(sig_data_skid_reg[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[91] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[91]),
        .Q(sig_data_skid_reg[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[92] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[92]),
        .Q(sig_data_skid_reg[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[93] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[93]),
        .Q(sig_data_skid_reg[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[94] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[94]),
        .Q(sig_data_skid_reg[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[95] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[95]),
        .Q(sig_data_skid_reg[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[96] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[96]),
        .Q(sig_data_skid_reg[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[97] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[97]),
        .Q(sig_data_skid_reg[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[98] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[98]),
        .Q(sig_data_skid_reg[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[99] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[99]),
        .Q(sig_data_skid_reg[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_wlast),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_last_reg_out_reg_0));
  LUT6 #(
    .INIT(64'h000000005DDD0000)) 
    sig_m_valid_dup_i_1
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_m_valid_dup),
        .I2(sig_s_ready_dup),
        .I3(m_axi_wready),
        .I4(sig_s_ready_out_reg_1),
        .I5(sig_m_valid_out_reg_1),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    sig_s_ready_dup_i_1
       (.I0(sig_s_ready_out_reg_1),
        .I1(sig_m_valid_out_reg_1),
        .I2(m_axi_wready),
        .I3(sig_m_valid_out_reg_0),
        .I4(sig_m_valid_dup),
        .I5(sig_s_ready_dup),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [0]),
        .Q(m_axi_wstrb[0]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [10]),
        .Q(m_axi_wstrb[10]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [11]),
        .Q(m_axi_wstrb[11]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [12]),
        .Q(m_axi_wstrb[12]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [13]),
        .Q(m_axi_wstrb[13]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [14]),
        .Q(m_axi_wstrb[14]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [15]),
        .Q(m_axi_wstrb[15]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [16]),
        .Q(m_axi_wstrb[16]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [17]),
        .Q(m_axi_wstrb[17]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [18]),
        .Q(m_axi_wstrb[18]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [19]),
        .Q(m_axi_wstrb[19]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [1]),
        .Q(m_axi_wstrb[1]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [20]),
        .Q(m_axi_wstrb[20]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [21]),
        .Q(m_axi_wstrb[21]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [22]),
        .Q(m_axi_wstrb[22]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [23]),
        .Q(m_axi_wstrb[23]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [24]),
        .Q(m_axi_wstrb[24]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [25]),
        .Q(m_axi_wstrb[25]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [26]),
        .Q(m_axi_wstrb[26]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [27]),
        .Q(m_axi_wstrb[27]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [28]),
        .Q(m_axi_wstrb[28]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [29]),
        .Q(m_axi_wstrb[29]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [2]),
        .Q(m_axi_wstrb[2]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [30]),
        .Q(m_axi_wstrb[30]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [31]),
        .Q(m_axi_wstrb[31]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [3]),
        .Q(m_axi_wstrb[3]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [4]),
        .Q(m_axi_wstrb[4]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [5]),
        .Q(m_axi_wstrb[5]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [6]),
        .Q(m_axi_wstrb[6]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [7]),
        .Q(m_axi_wstrb[7]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [8]),
        .Q(m_axi_wstrb[8]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[31]_0 [9]),
        .Q(m_axi_wstrb[9]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(Q[0]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(Q[10]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(Q[11]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(Q[12]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(Q[13]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(Q[14]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(Q[15]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(Q[16]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(Q[17]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(Q[18]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(Q[19]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(Q[1]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(Q[20]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(Q[21]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(Q[22]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(Q[23]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(Q[24]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(Q[25]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(Q[26]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(Q[27]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(Q[28]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(Q[29]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(Q[2]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(Q[30]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(Q[31]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(Q[3]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(Q[4]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(Q[5]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(Q[6]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(Q[7]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(Q[8]),
        .R(sig_last_reg_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(Q[9]),
        .R(sig_last_reg_out_reg_0));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover_strb_gen2
   (D,
    Q,
    out,
    \sig_xfer_strt_strb_ireg3_reg[2] ,
    \sig_xfer_strt_strb_ireg3_reg[4] ,
    \sig_xfer_strt_strb_ireg3_reg[6] ,
    \sig_xfer_strt_strb_ireg3_reg[8] ,
    \sig_xfer_strt_strb_ireg3_reg[10] ,
    \sig_xfer_strt_strb_ireg3_reg[12] ,
    \sig_xfer_strt_strb_ireg3_reg[14] ,
    \sig_xfer_strt_strb_ireg3_reg[18] ,
    \sig_xfer_strt_strb_ireg3_reg[20] ,
    \sig_xfer_strt_strb_ireg3_reg[22] ,
    \sig_xfer_strt_strb_ireg3_reg[24] ,
    \sig_xfer_strt_strb_ireg3_reg[26] ,
    \sig_xfer_strt_strb_ireg3_reg[28] ,
    \sig_xfer_strt_strb_ireg3_reg[30] );
  output [28:0]D;
  input [4:0]Q;
  input [13:0]out;
  input \sig_xfer_strt_strb_ireg3_reg[2] ;
  input \sig_xfer_strt_strb_ireg3_reg[4] ;
  input \sig_xfer_strt_strb_ireg3_reg[6] ;
  input \sig_xfer_strt_strb_ireg3_reg[8] ;
  input \sig_xfer_strt_strb_ireg3_reg[10] ;
  input \sig_xfer_strt_strb_ireg3_reg[12] ;
  input \sig_xfer_strt_strb_ireg3_reg[14] ;
  input \sig_xfer_strt_strb_ireg3_reg[18] ;
  input \sig_xfer_strt_strb_ireg3_reg[20] ;
  input \sig_xfer_strt_strb_ireg3_reg[22] ;
  input \sig_xfer_strt_strb_ireg3_reg[24] ;
  input \sig_xfer_strt_strb_ireg3_reg[26] ;
  input \sig_xfer_strt_strb_ireg3_reg[28] ;
  input \sig_xfer_strt_strb_ireg3_reg[30] ;

  wire [28:0]D;
  wire [4:0]Q;
  wire [13:0]out;
  wire \sig_xfer_strt_strb_ireg3_reg[10] ;
  wire \sig_xfer_strt_strb_ireg3_reg[12] ;
  wire \sig_xfer_strt_strb_ireg3_reg[14] ;
  wire \sig_xfer_strt_strb_ireg3_reg[18] ;
  wire \sig_xfer_strt_strb_ireg3_reg[20] ;
  wire \sig_xfer_strt_strb_ireg3_reg[22] ;
  wire \sig_xfer_strt_strb_ireg3_reg[24] ;
  wire \sig_xfer_strt_strb_ireg3_reg[26] ;
  wire \sig_xfer_strt_strb_ireg3_reg[28] ;
  wire \sig_xfer_strt_strb_ireg3_reg[2] ;
  wire \sig_xfer_strt_strb_ireg3_reg[30] ;
  wire \sig_xfer_strt_strb_ireg3_reg[4] ;
  wire \sig_xfer_strt_strb_ireg3_reg[6] ;
  wire \sig_xfer_strt_strb_ireg3_reg[8] ;

  LUT6 #(
    .INIT(64'h0015555500000000)) 
    \sig_xfer_strt_strb_ireg3[10]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h1500)) 
    \sig_xfer_strt_strb_ireg3[11]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(out[5]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0555155500000000)) 
    \sig_xfer_strt_strb_ireg3[12]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[12] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h15550000)) 
    \sig_xfer_strt_strb_ireg3[13]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(out[6]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h1555555500000000)) 
    \sig_xfer_strt_strb_ireg3[14]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[14] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h55570000)) 
    \sig_xfer_strt_strb_ireg3[17]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(out[7]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h5555557F00000000)) 
    \sig_xfer_strt_strb_ireg3[18]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[18] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h5700)) 
    \sig_xfer_strt_strb_ireg3[19]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(out[8]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(out[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h55555F7F00000000)) 
    \sig_xfer_strt_strb_ireg3[20]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[20] ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'h557F0000)) 
    \sig_xfer_strt_strb_ireg3[21]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(out[9]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h55557FFF00000000)) 
    \sig_xfer_strt_strb_ireg3[22]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[22] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \sig_xfer_strt_strb_ireg3[23]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(out[10]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h5557FFFF00000000)) 
    \sig_xfer_strt_strb_ireg3[24]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[24] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'h57FF0000)) 
    \sig_xfer_strt_strb_ireg3[25]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(out[11]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h557FFFFF00000000)) 
    \sig_xfer_strt_strb_ireg3[26]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[26] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    \sig_xfer_strt_strb_ireg3[27]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(out[12]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h5FFF7FFF00000000)) 
    \sig_xfer_strt_strb_ireg3[28]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[28] ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \sig_xfer_strt_strb_ireg3[29]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(out[13]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h0000001500000000)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \sig_xfer_strt_strb_ireg3[30]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[30] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(out[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000051500000000)) 
    \sig_xfer_strt_strb_ireg3[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00150000)) 
    \sig_xfer_strt_strb_ireg3[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(out[2]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000155500000000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \sig_xfer_strt_strb_ireg3[7]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(out[3]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0001555500000000)) 
    \sig_xfer_strt_strb_ireg3[8]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[8] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h01550000)) 
    \sig_xfer_strt_strb_ireg3[9]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(out[4]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \var_start_vector/i_ 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module nvme_p8c2_axi_cdma_1_0_axi_datamover_strb_gen2_23
   (D,
    Q,
    out,
    \sig_xfer_strt_strb_ireg3_reg[2] ,
    \sig_xfer_strt_strb_ireg3_reg[4] ,
    \sig_xfer_strt_strb_ireg3_reg[6] ,
    \sig_xfer_strt_strb_ireg3_reg[8] ,
    \sig_xfer_strt_strb_ireg3_reg[10] ,
    \sig_xfer_strt_strb_ireg3_reg[12] ,
    \sig_xfer_strt_strb_ireg3_reg[14] ,
    \sig_xfer_strt_strb_ireg3_reg[18] ,
    \sig_xfer_strt_strb_ireg3_reg[20] ,
    \sig_xfer_strt_strb_ireg3_reg[22] ,
    \sig_xfer_strt_strb_ireg3_reg[24] ,
    \sig_xfer_strt_strb_ireg3_reg[26] ,
    \sig_xfer_strt_strb_ireg3_reg[28] ,
    \sig_xfer_strt_strb_ireg3_reg[30] );
  output [28:0]D;
  input [4:0]Q;
  input [13:0]out;
  input \sig_xfer_strt_strb_ireg3_reg[2] ;
  input \sig_xfer_strt_strb_ireg3_reg[4] ;
  input \sig_xfer_strt_strb_ireg3_reg[6] ;
  input \sig_xfer_strt_strb_ireg3_reg[8] ;
  input \sig_xfer_strt_strb_ireg3_reg[10] ;
  input \sig_xfer_strt_strb_ireg3_reg[12] ;
  input \sig_xfer_strt_strb_ireg3_reg[14] ;
  input \sig_xfer_strt_strb_ireg3_reg[18] ;
  input \sig_xfer_strt_strb_ireg3_reg[20] ;
  input \sig_xfer_strt_strb_ireg3_reg[22] ;
  input \sig_xfer_strt_strb_ireg3_reg[24] ;
  input \sig_xfer_strt_strb_ireg3_reg[26] ;
  input \sig_xfer_strt_strb_ireg3_reg[28] ;
  input \sig_xfer_strt_strb_ireg3_reg[30] ;

  wire [28:0]D;
  wire [4:0]Q;
  wire [13:0]out;
  wire \sig_xfer_strt_strb_ireg3_reg[10] ;
  wire \sig_xfer_strt_strb_ireg3_reg[12] ;
  wire \sig_xfer_strt_strb_ireg3_reg[14] ;
  wire \sig_xfer_strt_strb_ireg3_reg[18] ;
  wire \sig_xfer_strt_strb_ireg3_reg[20] ;
  wire \sig_xfer_strt_strb_ireg3_reg[22] ;
  wire \sig_xfer_strt_strb_ireg3_reg[24] ;
  wire \sig_xfer_strt_strb_ireg3_reg[26] ;
  wire \sig_xfer_strt_strb_ireg3_reg[28] ;
  wire \sig_xfer_strt_strb_ireg3_reg[2] ;
  wire \sig_xfer_strt_strb_ireg3_reg[30] ;
  wire \sig_xfer_strt_strb_ireg3_reg[4] ;
  wire \sig_xfer_strt_strb_ireg3_reg[6] ;
  wire \sig_xfer_strt_strb_ireg3_reg[8] ;

  LUT6 #(
    .INIT(64'h0015555500000000)) 
    \sig_xfer_strt_strb_ireg3[10]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h1500)) 
    \sig_xfer_strt_strb_ireg3[11]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(out[5]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0555155500000000)) 
    \sig_xfer_strt_strb_ireg3[12]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[12] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h15550000)) 
    \sig_xfer_strt_strb_ireg3[13]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(out[6]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h1555555500000000)) 
    \sig_xfer_strt_strb_ireg3[14]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[14] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h55570000)) 
    \sig_xfer_strt_strb_ireg3[17]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(out[7]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h5555557F00000000)) 
    \sig_xfer_strt_strb_ireg3[18]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[18] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h5700)) 
    \sig_xfer_strt_strb_ireg3[19]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(out[8]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(out[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h55555F7F00000000)) 
    \sig_xfer_strt_strb_ireg3[20]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[20] ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'h557F0000)) 
    \sig_xfer_strt_strb_ireg3[21]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(out[9]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h55557FFF00000000)) 
    \sig_xfer_strt_strb_ireg3[22]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[22] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \sig_xfer_strt_strb_ireg3[23]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(out[10]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h5557FFFF00000000)) 
    \sig_xfer_strt_strb_ireg3[24]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[24] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'h57FF0000)) 
    \sig_xfer_strt_strb_ireg3[25]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(out[11]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h557FFFFF00000000)) 
    \sig_xfer_strt_strb_ireg3[26]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[26] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    \sig_xfer_strt_strb_ireg3[27]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(out[12]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h5FFF7FFF00000000)) 
    \sig_xfer_strt_strb_ireg3[28]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[28] ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \sig_xfer_strt_strb_ireg3[29]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(out[13]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h0000001500000000)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \sig_xfer_strt_strb_ireg3[30]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[30] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(out[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000051500000000)) 
    \sig_xfer_strt_strb_ireg3[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00150000)) 
    \sig_xfer_strt_strb_ireg3[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(out[2]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000155500000000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \sig_xfer_strt_strb_ireg3[7]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(out[3]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0001555500000000)) 
    \sig_xfer_strt_strb_ireg3[8]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\sig_xfer_strt_strb_ireg3_reg[8] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h01550000)) 
    \sig_xfer_strt_strb_ireg3[9]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(out[4]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \var_start_vector/i_ 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(D[0]));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover_wr_status_cntl
   (D,
    FIFO_Full_reg,
    sig_halt_reg_dly1_reg_0,
    sig_halt_reg,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_init_done,
    sig_init_done_0,
    m_axi_bready,
    sig_inhibit_rdy_n,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_halt_reg_reg_0,
    m_axi_aclk,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_stat2wsc_status_ready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0 ,
    out,
    m_axi_bvalid,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_addr2wsc_calc_error,
    sig_addr_reg_empty,
    sig_halt_cmplt_reg,
    m_axi_bresp,
    in,
    sig_s_h_halt_reg);
  output [6:0]D;
  output FIFO_Full_reg;
  output sig_halt_reg_dly1_reg_0;
  output sig_halt_reg;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output sig_init_done;
  output sig_init_done_0;
  output m_axi_bready;
  output sig_inhibit_rdy_n;
  output sig_calc_error_reg_reg;
  output sig_calc_error_reg_reg_0;
  output sig_halt_reg_reg_0;
  input m_axi_aclk;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input sig_stat2wsc_status_ready;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0 ;
  input out;
  input m_axi_bvalid;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_addr2wsc_calc_error;
  input sig_addr_reg_empty;
  input sig_halt_cmplt_reg;
  input [1:0]m_axi_bresp;
  input [0:6]in;
  input sig_s_h_halt_reg;

  wire [6:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_17 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_8;
  wire [0:6]in;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire out;
  wire p_4_out;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1__1_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_coelsc_reg_empty;
  wire [6:0]sig_dcntl_sfifo_out;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1_reg_0;
  wire sig_halt_reg_i_1_n_0;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_s_h_halt_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_tlast_err_stop;
  wire \sig_wdc_statcnt[0]_i_1__0_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized4 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 }),
        .E(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (D[4]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (sig_rd_empty_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ),
        .Q(sig_rd_empty),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({sig_dcntl_sfifo_out[6:2],sig_dcntl_sfifo_out[0]}),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_17 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[0] (sig_wdc_statcnt_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(D[5]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[4]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_17 ),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_5),
        .Q(D[6]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0 ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[3]),
        .Q(D[0]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[4]),
        .Q(D[1]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(D[2]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(D[3]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized3 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_1,I_WRESP_STATUS_FIFO_n_2,I_WRESP_STATUS_FIFO_n_3}),
        .E(I_WRESP_STATUS_FIFO_n_8),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_4),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_5),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (sig_dcntl_sfifo_out[2]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 (D[6:5]),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty_0),
        .Q(sig_addr_posted_cntr_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bready_0(sig_halt_reg),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__1 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(\sig_addr_posted_cntr[0]_i_1__1_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    sig_halt_cmplt_i_2__0
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_posted_cntr_reg[0]),
        .I2(sig_addr_posted_cntr_reg[1]),
        .I3(sig_addr_posted_cntr_reg[2]),
        .I4(sig_addr_posted_cntr_reg[3]),
        .O(sig_calc_error_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_cmplt_i_3
       (.I0(sig_halt_reg),
        .I1(sig_halt_cmplt_reg),
        .O(sig_halt_reg_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    sig_halt_cmplt_i_5
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_posted_cntr_reg[0]),
        .I2(sig_addr_posted_cntr_reg[1]),
        .I3(sig_addr_posted_cntr_reg[3]),
        .I4(sig_addr_posted_cntr_reg[2]),
        .I5(sig_addr_reg_empty),
        .O(sig_calc_error_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(sig_halt_reg),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_halt_reg),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1__0 
       (.I0(sig_wdc_statcnt_reg[0]),
        .O(\sig_wdc_statcnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8 ),
        .D(\sig_wdc_statcnt[0]_i_1__0_n_0 ),
        .Q(sig_wdc_statcnt_reg[0]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ),
        .Q(sig_wdc_statcnt_reg[1]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ),
        .Q(sig_wdc_statcnt_reg[2]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5 ),
        .Q(sig_wdc_statcnt_reg[3]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1__0
       (.I0(sig_wdc_statcnt_reg[2]),
        .I1(sig_wdc_statcnt_reg[3]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_datamover_wrdata_cntl
   (sig_halt_reg_dly3,
    FIFO_Full_reg,
    sig_s2mm_ld_nxt_len,
    sig_push_to_wsc,
    in,
    sig_init_done,
    sig_inhibit_rdy_n,
    cntlr2reg_interr_set0,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ,
    sig_tlast_err_stop,
    sig_next_calc_error_reg_reg_0,
    sig_halt_reg_reg,
    FIFO_Full_reg_0,
    sig_last_skid_mux_out,
    sig_data2skid_wlast,
    \sig_next_strt_strb_reg_reg[31]_0 ,
    D,
    \sig_next_last_strb_reg_reg[29]_0 ,
    sig_push_len_fifo,
    rd_en,
    \sig_s2mm_wr_len_reg[6]_0 ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_halt_reg_dly2_reg_0,
    m_axi_aclk,
    S,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0 ,
    sig_init_done_reg,
    sig_inhibit_rdy_n_0,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ,
    sig_first_dbeat_reg_0,
    p_1_out,
    out,
    sig_dm_mm2s_err,
    \FSM_onehot_sig_sm_state_reg[1] ,
    \FSM_onehot_sig_sm_state_reg[1]_0 ,
    sig_next_calc_error_reg_reg_1,
    p_0_out,
    sig_halt_reg,
    sig_dqual_reg_empty_reg_0,
    data_valid,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_last_reg_out_reg,
    sig_last_skid_reg,
    dout,
    Q,
    sig_len_fifo_full);
  output sig_halt_reg_dly3;
  output FIFO_Full_reg;
  output sig_s2mm_ld_nxt_len;
  output sig_push_to_wsc;
  output [0:6]in;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output cntlr2reg_interr_set0;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  output sig_tlast_err_stop;
  output sig_next_calc_error_reg_reg_0;
  output sig_halt_reg_reg;
  output FIFO_Full_reg_0;
  output sig_last_skid_mux_out;
  output sig_data2skid_wlast;
  output [31:0]\sig_next_strt_strb_reg_reg[31]_0 ;
  output [31:0]D;
  output [29:0]\sig_next_last_strb_reg_reg[29]_0 ;
  output sig_push_len_fifo;
  output rd_en;
  output [6:0]\sig_s2mm_wr_len_reg[6]_0 ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input sig_halt_reg_dly2_reg_0;
  input m_axi_aclk;
  input [7:0]S;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0 ;
  input sig_init_done_reg;
  input sig_inhibit_rdy_n_0;
  input \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  input sig_first_dbeat_reg_0;
  input p_1_out;
  input out;
  input sig_dm_mm2s_err;
  input [0:0]\FSM_onehot_sig_sm_state_reg[1] ;
  input [0:0]\FSM_onehot_sig_sm_state_reg[1]_0 ;
  input [78:0]sig_next_calc_error_reg_reg_1;
  input p_0_out;
  input sig_halt_reg;
  input sig_dqual_reg_empty_reg_0;
  input data_valid;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_last_reg_out_reg;
  input sig_last_skid_reg;
  input [1:0]dout;
  input [31:0]Q;
  input sig_len_fifo_full;

  wire [31:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [0:0]\FSM_onehot_sig_sm_state_reg[1] ;
  wire [0:0]\FSM_onehot_sig_sm_state_reg[1]_0 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_89 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_91 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [31:0]Q;
  wire [7:0]S;
  wire cntlr2reg_interr_set0;
  wire data_valid;
  wire [1:0]dout;
  wire [0:6]in;
  wire m_axi_aclk;
  wire out;
  wire p_0_out;
  wire [85:0]p_0_out_0;
  wire p_1_out;
  wire rd_en;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1__0_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1__2_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1__2_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_2__1_n_0 ;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire \sig_dbeat_cntr[7]_i_3__1_n_0 ;
  wire \sig_dbeat_cntr_reg_n_0_[0] ;
  wire \sig_dbeat_cntr_reg_n_0_[1] ;
  wire \sig_dbeat_cntr_reg_n_0_[2] ;
  wire \sig_dbeat_cntr_reg_n_0_[3] ;
  wire \sig_dbeat_cntr_reg_n_0_[4] ;
  wire \sig_dbeat_cntr_reg_n_0_[5] ;
  wire \sig_dbeat_cntr_reg_n_0_[6] ;
  wire \sig_dbeat_cntr_reg_n_0_[7] ;
  wire sig_dm_mm2s_err;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_end_stbs_match_err2;
  wire sig_end_stbs_match_err2_carry__0_i_1_n_0;
  wire sig_end_stbs_match_err2_carry__0_n_6;
  wire sig_end_stbs_match_err2_carry__0_n_7;
  wire sig_end_stbs_match_err2_carry_n_0;
  wire sig_end_stbs_match_err2_carry_n_1;
  wire sig_end_stbs_match_err2_carry_n_2;
  wire sig_end_stbs_match_err2_carry_n_3;
  wire sig_end_stbs_match_err2_carry_n_4;
  wire sig_end_stbs_match_err2_carry_n_5;
  wire sig_end_stbs_match_err2_carry_n_6;
  wire sig_end_stbs_match_err2_carry_n_7;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly2_reg_0;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_2__0_n_0;
  wire sig_last_dbeat_i_4__0_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_reg_out_i_2_n_0;
  wire sig_last_reg_out_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_len_fifo_full;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_5_n_0;
  wire sig_next_calc_error_reg_reg_0;
  wire [78:0]sig_next_calc_error_reg_reg_1;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [29:0]\sig_next_last_strb_reg_reg[29]_0 ;
  wire \sig_next_last_strb_reg_reg_n_0_[30] ;
  wire \sig_next_last_strb_reg_reg_n_0_[31] ;
  wire sig_next_sequential_reg;
  wire [31:0]\sig_next_strt_strb_reg_reg[31]_0 ;
  wire \sig_next_strt_strb_reg_reg_n_0_[0] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[10] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[11] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[12] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[13] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[14] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[15] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[16] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[17] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[18] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[19] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[1] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[20] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[21] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[22] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[23] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[24] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[25] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[26] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[27] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[28] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[29] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[2] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[30] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[31] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[3] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[4] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[5] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[6] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[7] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[8] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[9] ;
  wire \sig_next_tag_reg_reg_n_0_[0] ;
  wire \sig_next_tag_reg_reg_n_0_[1] ;
  wire \sig_next_tag_reg_reg_n_0_[2] ;
  wire \sig_next_tag_reg_reg_n_0_[3] ;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1__0_n_0;
  wire sig_push_len_fifo;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_i_1__0_n_0;
  wire sig_push_to_wsc_i_2__0_n_0;
  wire sig_s2mm_ld_nxt_len;
  wire [6:0]\sig_s2mm_wr_len_reg[6]_0 ;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_tlast_error;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_37_n_0 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_38_n_0 ;
  wire [7:0]NLW_sig_end_stbs_match_err2_carry_O_UNCONNECTED;
  wire [7:3]NLW_sig_end_stbs_match_err2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_sig_end_stbs_match_err2_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_sig_sm_state[1]_i_3 
       (.I0(sig_dm_mm2s_err),
        .I1(\FSM_onehot_sig_sm_state_reg[1] ),
        .I2(\FSM_onehot_sig_sm_state_reg[1]_0 ),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I4(sig_next_calc_error_reg_reg_1[78]),
        .O(cntlr2reg_interr_set0));
  nvme_p8c2_axi_cdma_1_0_axi_datamover_fifo__parameterized5 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({\sig_dbeat_cntr_reg_n_0_[7] ,\sig_dbeat_cntr_reg_n_0_[6] ,\sig_dbeat_cntr_reg_n_0_[5] ,\sig_dbeat_cntr_reg_n_0_[4] ,\sig_dbeat_cntr_reg_n_0_[3] ,\sig_dbeat_cntr_reg_n_0_[2] ,\sig_dbeat_cntr_reg_n_0_[1] ,\sig_dbeat_cntr_reg_n_0_[0] }),
        .data_valid(data_valid),
        .m_axi_aclk(m_axi_aclk),
        .out({p_0_out_0[85:82],p_0_out_0[80:17],p_0_out_0[3:0]}),
        .p_1_out(p_1_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_89 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_91 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[7]_i_3__1_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_last_dbeat_reg_n_0),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_next_calc_error_reg_reg_0),
        .sig_dqual_reg_empty_reg_2(sig_next_calc_error_reg_i_5_n_0),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_n_0),
        .sig_first_dbeat_reg_2(sig_last_reg_out_i_2_n_0),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_2__0_n_0),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_i_3__0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .sig_next_calc_error_reg_i_4__0(sig_addr_posted_cntr),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_push_to_wsc),
        .I1(sig_inhibit_rdy_n_0),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(sig_tlast_error),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EC6C0000)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 
       (.I0(sig_last_reg_out_i_2_n_0),
        .I1(p_0_out),
        .I2(sig_next_eof_reg),
        .I3(sig_end_stbs_match_err2),
        .I4(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .I5(sig_halt_reg),
        .O(sig_tlast_error));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ),
        .Q(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[7][7]_srl8_i_1 
       (.I0(sig_s2mm_ld_nxt_len),
        .I1(sig_len_fifo_full),
        .O(sig_push_len_fifo));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__0 
       (.I0(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h9999E699)) 
    \sig_addr_posted_cntr[1]_i_1__2 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h26666664)) 
    \sig_addr_posted_cntr[2]_i_1__2 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(out),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hCCEC99C9)) 
    \sig_addr_posted_cntr[2]_i_2__1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(out),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[2]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__2_n_0 ),
        .D(\sig_addr_posted_cntr[0]_i_1__0_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__2_n_0 ),
        .D(\sig_addr_posted_cntr[1]_i_1__2_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__2_n_0 ),
        .D(\sig_addr_posted_cntr[2]_i_2__1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[4]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_data2wsc_cmd_cmplt_i_1__0
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(sig_tlast_error),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .O(sig_data2wsc_cmd_cmplt0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[6]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_data2wsc_last_err_i_1__0
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(sig_tlast_error),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[5]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(\sig_next_tag_reg_reg_n_0_[0] ),
        .Q(in[3]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(\sig_next_tag_reg_reg_n_0_[1] ),
        .Q(in[2]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(\sig_next_tag_reg_reg_n_0_[2] ),
        .Q(in[1]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(\sig_next_tag_reg_reg_n_0_[3] ),
        .Q(in[0]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_3__1 
       (.I0(\sig_dbeat_cntr_reg_n_0_[3] ),
        .I1(\sig_dbeat_cntr_reg_n_0_[2] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[1] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[0] ),
        .O(\sig_dbeat_cntr[7]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[0] ),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[1] ),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[2] ),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[3] ),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[4] ),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[5] ),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[6] ),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[7] ),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  CARRY8 sig_end_stbs_match_err2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sig_end_stbs_match_err2_carry_n_0,sig_end_stbs_match_err2_carry_n_1,sig_end_stbs_match_err2_carry_n_2,sig_end_stbs_match_err2_carry_n_3,sig_end_stbs_match_err2_carry_n_4,sig_end_stbs_match_err2_carry_n_5,sig_end_stbs_match_err2_carry_n_6,sig_end_stbs_match_err2_carry_n_7}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_sig_end_stbs_match_err2_carry_O_UNCONNECTED[7:0]),
        .S(S));
  CARRY8 sig_end_stbs_match_err2_carry__0
       (.CI(sig_end_stbs_match_err2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_end_stbs_match_err2_carry__0_CO_UNCONNECTED[7:3],sig_end_stbs_match_err2,sig_end_stbs_match_err2_carry__0_n_6,sig_end_stbs_match_err2_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .O(NLW_sig_end_stbs_match_err2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,sig_end_stbs_match_err2_carry__0_i_1_n_0,\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_end_stbs_match_err2_carry__0_i_1
       (.I0(\sig_next_last_strb_reg_reg_n_0_[31] ),
        .I1(dout[1]),
        .I2(\sig_next_last_strb_reg_reg_n_0_[30] ),
        .I3(dout[0]),
        .O(sig_end_stbs_match_err2_carry__0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    sig_halt_cmplt_i_4
       (.I0(sig_next_calc_error_reg),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .O(sig_next_calc_error_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2_reg_0),
        .Q(sig_halt_reg_dly2),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_last_dbeat_i_2__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .I1(\sig_dbeat_cntr_reg_n_0_[3] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[2] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[0] ),
        .I4(\sig_dbeat_cntr_reg_n_0_[1] ),
        .I5(sig_last_dbeat_i_4__0_n_0),
        .O(sig_last_dbeat_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4__0
       (.I0(\sig_dbeat_cntr_reg_n_0_[6] ),
        .I1(\sig_dbeat_cntr_reg_n_0_[4] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[7] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[5] ),
        .O(sig_last_dbeat_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_91 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1__1
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .I1(sig_last_reg_out_i_2_n_0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    sig_last_reg_out_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_last_reg_out_i_2_n_0),
        .I2(sig_last_reg_out_reg),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_last_reg_out_i_2
       (.I0(\sig_dbeat_cntr[7]_i_3__1_n_0 ),
        .I1(\sig_dbeat_cntr_reg_n_0_[5] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[7] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[4] ),
        .I4(\sig_dbeat_cntr_reg_n_0_[6] ),
        .O(sig_last_reg_out_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_skid_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_last_reg_out_i_2_n_0),
        .O(sig_data2skid_wlast));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_89 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h55555575)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_dqual_reg_full),
        .I1(out),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .O(sig_next_calc_error_reg_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[85]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[84]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[82]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[49]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[59]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [10]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[60]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [11]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[61]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [12]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[62]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [13]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[63]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [14]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[64]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [15]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[65]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [16]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[66]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [17]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[67]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [18]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[68]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [19]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[50]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[69]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [20]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[70]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [21]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[71]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [22]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[72]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [23]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[73]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [24]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[74]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [25]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[75]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [26]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[76]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [27]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[77]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [28]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[78]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [29]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[51]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[79]),
        .Q(\sig_next_last_strb_reg_reg_n_0_[30] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[80]),
        .Q(\sig_next_last_strb_reg_reg_n_0_[31] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[52]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[53]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[54]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[55]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[56]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[57]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [8]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[58]),
        .Q(\sig_next_last_strb_reg_reg[29]_0 [9]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[83]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[17]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[0] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[27]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[10] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[28]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[11] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[29]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[12] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[30]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[13] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[31]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[14] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[32]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[15] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[33]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[16] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[34]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[17] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[35]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[18] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[36]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[19] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[18]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[1] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[37]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[20] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[38]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[21] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[39]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[22] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[40]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[23] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[41]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[24] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[42]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[25] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[43]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[26] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[44]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[27] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[45]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[28] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[46]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[29] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[19]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[2] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[47]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[30] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[48]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[31] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[20]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[3] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[21]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[4] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[22]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[5] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[23]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[6] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[24]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[7] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[25]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[8] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[26]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[9] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[0]),
        .Q(\sig_next_tag_reg_reg_n_0_[0] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[1]),
        .Q(\sig_next_tag_reg_reg_n_0_[1] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[2]),
        .Q(\sig_next_tag_reg_reg_n_0_[2] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[3]),
        .Q(\sig_next_tag_reg_reg_n_0_[3] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1__0
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_first_dbeat_reg_0),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1__0_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00001000FFFFFFFF)) 
    sig_push_to_wsc_i_1__0
       (.I0(sig_push_err2wsc),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_push_to_wsc),
        .I3(sig_inhibit_rdy_n_0),
        .I4(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I5(sig_first_dbeat_reg_0),
        .O(sig_push_to_wsc_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    sig_push_to_wsc_i_2__0
       (.I0(sig_tlast_err_stop),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_push_err2wsc),
        .O(sig_push_to_wsc_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_push_to_wsc_i_2__0_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s2mm_ld_nxt_len_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_wr_fifo),
        .Q(sig_s2mm_ld_nxt_len),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_1[4]),
        .Q(\sig_s2mm_wr_len_reg[6]_0 [0]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_1[5]),
        .Q(\sig_s2mm_wr_len_reg[6]_0 [1]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_1[6]),
        .Q(\sig_s2mm_wr_len_reg[6]_0 [2]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_1[7]),
        .Q(\sig_s2mm_wr_len_reg[6]_0 [3]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_1[8]),
        .Q(\sig_s2mm_wr_len_reg[6]_0 [4]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_1[9]),
        .Q(\sig_s2mm_wr_len_reg[6]_0 [5]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_1[10]),
        .Q(\sig_s2mm_wr_len_reg[6]_0 [6]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF888DFFFFFFFF)) 
    sig_s_ready_dup_i_2
       (.I0(sig_halt_reg),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(data_valid),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I4(sig_next_calc_error_reg_i_5_n_0),
        .I5(sig_next_calc_error_reg_reg_0),
        .O(sig_halt_reg_reg));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[0] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [0]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[0]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[10]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[10] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [10]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[10]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[11]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[11] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [11]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[11]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[12]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[12] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [12]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[12]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[13]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[13] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [13]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[13]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[14]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[14] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [14]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[14]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[15]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[15] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [15]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[15]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[16]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[16] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [16]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[16]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[17]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[17] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [17]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[17]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[18]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[18] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [18]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[18]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[19]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[19] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [19]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[19]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [19]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[1] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [1]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[1]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[20]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[20] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [20]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[20]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[21]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[21] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [21]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[21]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[22]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[22] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [22]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[22]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[23]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[23] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [23]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[23]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[24]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[24] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [24]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[24]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[25]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[25] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [25]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[25]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[26]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[26] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [26]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[26]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[27]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[27] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [27]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[27]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[28]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[28] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [28]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[28]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[29]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[29] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [29]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[29]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [29]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[2] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [2]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[2]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[30]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[30] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg_n_0_[30] ),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[30]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[31]_i_2 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[31] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg_n_0_[31] ),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[31]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [31]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[3] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [3]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[3]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[4] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [4]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[4]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[5]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[5] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [5]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[5]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[6]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[6] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [6]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[6]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[7]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[7] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [7]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[7]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[8]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[8] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [8]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[8]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[9]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[9] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [9]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[9]),
        .O(\sig_next_strt_strb_reg_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[0] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [0]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[10]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[10] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [10]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[11]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[11] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [11]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[12]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[12] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [12]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[13]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[13] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [13]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[14]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[14] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [14]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[15]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[15] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [15]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[16]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[16] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [16]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[17]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[17] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [17]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[18]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[18] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [18]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[19]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[19] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [19]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[1] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [1]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[20]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[20] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [20]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[21]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[21] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [21]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[22]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[22] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [22]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[23]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[23] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [23]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[24]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[24] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [24]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[25]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[25] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [25]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[26]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[26] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [26]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[27]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[27] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [27]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[28]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[28] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [28]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[29]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[29] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [29]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[2] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [2]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[30]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[30] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg_n_0_[30] ),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[31]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[31] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg_n_0_[31] ),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[3] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [3]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[4]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[4] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [4]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[5]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[5] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [5]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[6]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[6] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [6]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[7]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[7] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [7]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[8]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[8] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [8]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[9]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[9] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_next_last_strb_reg_reg[29]_0 [9]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF080000)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_35 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_37_n_0 ),
        .I1(sig_dqual_reg_empty_reg_0),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I3(sig_halt_reg),
        .I4(data_valid),
        .O(rd_en));
  LUT6 #(
    .INIT(64'h3232303200000000)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_37 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_next_calc_error_reg),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_i_38_n_0 ),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(out),
        .I5(sig_dqual_reg_full),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_38 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_38_n_0 ));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg
   (ch1_ftch_queue_empty,
    ch1_nxtdesc_wren,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    SR,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    ptr_queue_full,
    sts_queue_full,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    CO,
    sig_sg2sgcntlr_ftch_idle,
    ch1_sg_idle,
    sig_sg2sgcntlr_updt_idle,
    ch1_delay_cnt_en,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    ftch_error_reg,
    Q,
    sg_ftch_error0,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ,
    sig_pulse_trigger,
    sig_do_shutdown,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ,
    updt_error_reg,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    m_axi_sg_wdata,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    sig_sg2reg_ftch_error_addr,
    sig_sg2sgcntlr_ftch_tdata_new,
    m_axi_sg_araddr,
    \CURRENT_BD_64.current_bd_reg[63] ,
    cdma_tvect_out,
    m_axi_aclk,
    m_axis_ftch_sts_tready_reg,
    \GEN_MM2S.queue_empty_new_reg ,
    m_axi_sg_rvalid,
    E,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ,
    SS,
    S,
    p_2_in_carry__1,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    sig_rst2dm_resetn,
    p_2_in_carry__1_0,
    sig_to_edge_detect_reg,
    sig_rst2sgcntl_halt,
    sig_reg2sg_irqdelay_wren,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ,
    sig_sgcntl2reg_idle_clr,
    sig_shtdwn_sm_set_cmplt,
    sig_sgcntlr2sg_desc_flush,
    sig_reg2sg_curdesc,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    sig_reg2sg_dmacr,
    p_6_out__0,
    sig_reg2sg_irqthresh_wren,
    sig_mmap_reset_reg,
    sig_init_reg2,
    m_axi_sg_rdata,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    m_axi_sg_rlast,
    m_axi_sg_arready,
    m_axi_sg_awready,
    ch1_delay_zero__6,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    m_axi_sg_bresp,
    \GEN_MM2S.reg1_reg[121] ,
    \GEN_MM2S.queue_dout_new_reg[121] ,
    \counter_reg[1] ,
    D,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ,
    m_axi_sg_rresp);
  output ch1_ftch_queue_empty;
  output ch1_nxtdesc_wren;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]SR;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output ptr_queue_full;
  output sts_queue_full;
  output [5:0]\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  output [0:0]m_axi_sg_arlen;
  output [59:0]m_axi_sg_awaddr;
  output [0:0]CO;
  output sig_sg2sgcntlr_ftch_idle;
  output ch1_sg_idle;
  output sig_sg2sgcntlr_updt_idle;
  output ch1_delay_cnt_en;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output ftch_error_reg;
  output [56:0]Q;
  output sg_ftch_error0;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  output sig_pulse_trigger;
  output sig_do_shutdown;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  output \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  output updt_error_reg;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  output [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  output [3:0]m_axi_sg_wdata;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  output [57:0]sig_sg2reg_ftch_error_addr;
  output [211:0]sig_sg2sgcntlr_ftch_tdata_new;
  output [57:0]m_axi_sg_araddr;
  input \CURRENT_BD_64.current_bd_reg[63] ;
  input [0:0]cdma_tvect_out;
  input m_axi_aclk;
  input m_axis_ftch_sts_tready_reg;
  input \GEN_MM2S.queue_empty_new_reg ;
  input m_axi_sg_rvalid;
  input [0:0]E;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ;
  input [0:0]SS;
  input [7:0]S;
  input [7:0]p_2_in_carry__1;
  input [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input sig_rst2dm_resetn;
  input [0:0]p_2_in_carry__1_0;
  input sig_to_edge_detect_reg;
  input sig_rst2sgcntl_halt;
  input sig_reg2sg_irqdelay_wren;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  input sig_sgcntl2reg_idle_clr;
  input sig_shtdwn_sm_set_cmplt;
  input sig_sgcntlr2sg_desc_flush;
  input [57:0]sig_reg2sg_curdesc;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input [15:0]sig_reg2sg_dmacr;
  input p_6_out__0;
  input sig_reg2sg_irqthresh_wren;
  input sig_mmap_reset_reg;
  input sig_init_reg2;
  input [31:0]m_axi_sg_rdata;
  input [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  input m_axi_sg_rlast;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input ch1_delay_zero__6;
  input sg_interr_reg;
  input sg_slverr_reg;
  input sg_decerr_reg;
  input [1:0]m_axi_sg_bresp;
  input [0:0]\GEN_MM2S.reg1_reg[121] ;
  input [0:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  input [0:0]\counter_reg[1] ;
  input [57:0]D;
  input [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ;
  input [1:0]m_axi_sg_rresp;

  wire [0:0]CO;
  wire \CURRENT_BD_64.current_bd_reg[63] ;
  wire [57:0]D;
  wire [0:0]E;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire [5:0]\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_10 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_9 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire [0:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  wire \GEN_MM2S.queue_empty_new_reg ;
  wire [0:0]\GEN_MM2S.reg1_reg[121] ;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in5_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out ;
  wire [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire \I_FTCH_CMDSTS_IF/ftch_decerr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_slverr_i ;
  wire \I_FTCH_PNTR_MNGR/ch1_use_crntdesc ;
  wire [63:6]\I_FTCH_SG/fetch_cmd_addr ;
  wire I_SG_AXI_DATAMOVER_n_70;
  wire I_SG_AXI_DATAMOVER_n_76;
  wire I_SG_AXI_DATAMOVER_n_81;
  wire \I_SG_CNTLR/sig_sg_error ;
  wire I_SG_FETCH_MNGR_n_131;
  wire I_SG_FETCH_MNGR_n_132;
  wire I_SG_FETCH_MNGR_n_134;
  wire I_SG_FETCH_MNGR_n_135;
  wire I_SG_FETCH_MNGR_n_136;
  wire I_SG_FETCH_MNGR_n_137;
  wire I_SG_FETCH_MNGR_n_138;
  wire I_SG_FETCH_MNGR_n_139;
  wire I_SG_FETCH_MNGR_n_140;
  wire I_SG_FETCH_MNGR_n_141;
  wire I_SG_FETCH_MNGR_n_142;
  wire I_SG_FETCH_MNGR_n_143;
  wire I_SG_FETCH_MNGR_n_144;
  wire I_SG_FETCH_MNGR_n_145;
  wire I_SG_FETCH_MNGR_n_146;
  wire I_SG_FETCH_MNGR_n_147;
  wire I_SG_FETCH_MNGR_n_148;
  wire I_SG_FETCH_MNGR_n_149;
  wire I_SG_FETCH_MNGR_n_150;
  wire I_SG_FETCH_MNGR_n_151;
  wire I_SG_FETCH_MNGR_n_152;
  wire I_SG_FETCH_MNGR_n_153;
  wire I_SG_FETCH_MNGR_n_154;
  wire I_SG_FETCH_MNGR_n_155;
  wire I_SG_FETCH_MNGR_n_156;
  wire I_SG_FETCH_MNGR_n_157;
  wire I_SG_FETCH_MNGR_n_158;
  wire I_SG_FETCH_MNGR_n_159;
  wire I_SG_FETCH_MNGR_n_160;
  wire I_SG_FETCH_MNGR_n_161;
  wire I_SG_FETCH_MNGR_n_162;
  wire I_SG_FETCH_MNGR_n_163;
  wire I_SG_FETCH_MNGR_n_164;
  wire I_SG_FETCH_MNGR_n_165;
  wire I_SG_FETCH_MNGR_n_166;
  wire I_SG_FETCH_MNGR_n_167;
  wire I_SG_FETCH_MNGR_n_168;
  wire I_SG_FETCH_MNGR_n_169;
  wire I_SG_FETCH_MNGR_n_170;
  wire I_SG_FETCH_MNGR_n_171;
  wire I_SG_FETCH_MNGR_n_172;
  wire I_SG_FETCH_MNGR_n_173;
  wire I_SG_FETCH_MNGR_n_174;
  wire I_SG_FETCH_MNGR_n_175;
  wire I_SG_FETCH_MNGR_n_176;
  wire I_SG_FETCH_MNGR_n_177;
  wire I_SG_FETCH_MNGR_n_178;
  wire I_SG_FETCH_MNGR_n_179;
  wire I_SG_FETCH_MNGR_n_180;
  wire I_SG_FETCH_MNGR_n_181;
  wire I_SG_FETCH_MNGR_n_182;
  wire I_SG_FETCH_MNGR_n_183;
  wire I_SG_FETCH_MNGR_n_184;
  wire I_SG_FETCH_MNGR_n_185;
  wire I_SG_FETCH_MNGR_n_186;
  wire I_SG_FETCH_MNGR_n_187;
  wire I_SG_FETCH_MNGR_n_188;
  wire I_SG_FETCH_MNGR_n_189;
  wire I_SG_FETCH_MNGR_n_190;
  wire I_SG_FETCH_MNGR_n_191;
  wire I_SG_FETCH_MNGR_n_6;
  wire \I_UPDT_CMDSTS_IF/updt_decerr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_interr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_slverr_i ;
  wire \I_UPDT_SG/service_ch112_out ;
  wire [2:2]\I_UPDT_SG/updt_cs ;
  wire [63:6]L;
  wire [56:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero__6;
  wire [63:63]ch1_fetch_address_i;
  wire ch1_ftch_active;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire [0:0]\counter_reg[1] ;
  wire [4:4]ftch_cmnd_data;
  wire ftch_error_capture;
  wire ftch_error_reg;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire [57:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [59:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [3:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire m_axis_ftch_sts_tready_reg;
  wire p_0_in7_in;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_15_out;
  wire p_18_out;
  wire [95:36]p_19_out;
  wire p_20_out;
  wire [63:6]p_2_in;
  wire [7:0]p_2_in_carry__1;
  wire [0:0]p_2_in_carry__1_0;
  wire p_38_out;
  wire p_6_out__0;
  wire p_9_out;
  wire ptr_queue_full;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_updt_cmd_tready;
  wire sg_decerr_reg;
  wire sg_ftch_error0;
  wire sg_interr_reg;
  wire sg_slverr_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_do_shutdown;
  wire sig_init_reg2;
  wire sig_mmap_reset_reg;
  wire sig_pulse_trigger;
  wire [57:0]sig_reg2sg_curdesc;
  wire [15:0]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_rst2dm_resetn;
  wire sig_rst2sgcntl_halt;
  wire [57:0]sig_sg2reg_ftch_error_addr;
  wire sig_sg2sgcntlr_ftch_idle;
  wire [211:0]sig_sg2sgcntlr_ftch_tdata_new;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_to_edge_detect_reg;
  wire sts_queue_full;
  wire [63:6]updt_error_addr_1;
  wire updt_error_reg;

  FDRE \ADDR_64.ftch_error_addr_reg[32] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_191),
        .Q(sig_sg2reg_ftch_error_addr[26]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[33] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_190),
        .Q(sig_sg2reg_ftch_error_addr[27]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[34] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_189),
        .Q(sig_sg2reg_ftch_error_addr[28]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[35] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_188),
        .Q(sig_sg2reg_ftch_error_addr[29]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[36] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_187),
        .Q(sig_sg2reg_ftch_error_addr[30]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[37] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_186),
        .Q(sig_sg2reg_ftch_error_addr[31]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[38] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_185),
        .Q(sig_sg2reg_ftch_error_addr[32]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[39] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_184),
        .Q(sig_sg2reg_ftch_error_addr[33]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[40] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_183),
        .Q(sig_sg2reg_ftch_error_addr[34]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[41] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_182),
        .Q(sig_sg2reg_ftch_error_addr[35]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[42] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_181),
        .Q(sig_sg2reg_ftch_error_addr[36]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[43] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_180),
        .Q(sig_sg2reg_ftch_error_addr[37]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[44] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_179),
        .Q(sig_sg2reg_ftch_error_addr[38]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[45] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_178),
        .Q(sig_sg2reg_ftch_error_addr[39]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[46] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_177),
        .Q(sig_sg2reg_ftch_error_addr[40]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[47] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_176),
        .Q(sig_sg2reg_ftch_error_addr[41]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[48] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_175),
        .Q(sig_sg2reg_ftch_error_addr[42]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[49] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_174),
        .Q(sig_sg2reg_ftch_error_addr[43]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[50] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_173),
        .Q(sig_sg2reg_ftch_error_addr[44]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[51] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_172),
        .Q(sig_sg2reg_ftch_error_addr[45]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[52] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_171),
        .Q(sig_sg2reg_ftch_error_addr[46]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[53] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_170),
        .Q(sig_sg2reg_ftch_error_addr[47]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[54] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_169),
        .Q(sig_sg2reg_ftch_error_addr[48]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[55] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_168),
        .Q(sig_sg2reg_ftch_error_addr[49]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[56] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_167),
        .Q(sig_sg2reg_ftch_error_addr[50]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[57] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_166),
        .Q(sig_sg2reg_ftch_error_addr[51]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[58] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_165),
        .Q(sig_sg2reg_ftch_error_addr[52]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[59] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_164),
        .Q(sig_sg2reg_ftch_error_addr[53]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[60] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_163),
        .Q(sig_sg2reg_ftch_error_addr[54]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[61] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_162),
        .Q(sig_sg2reg_ftch_error_addr[55]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[62] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_161),
        .Q(sig_sg2reg_ftch_error_addr[56]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ADDR_64.ftch_error_addr_reg[63] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_160),
        .Q(sig_sg2reg_ftch_error_addr[57]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  nvme_p8c2_axi_cdma_1_0_axi_sg_updt_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR 
       (.D(L),
        .E(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\GEN_CH1_UPDATE.ch1_active_i_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13 ),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg [5]),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg (\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg [4]),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 (\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (m_axis_ftch_sts_tready_reg),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 (ftch_error_reg),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg [2]),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0 ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg [3]),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .Q(\I_UPDT_SG/updt_cs ),
        .\cdma_tvect_out[10] (\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ),
        .ftch_error_capture(ftch_error_capture),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .\m_axi_sg_wdata[31] ({\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_9 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_10 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12 }),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_20_out(p_20_out),
        .p_38_out(p_38_out),
        .p_9_out(p_9_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .service_ch112_out(\I_UPDT_SG/service_ch112_out ),
        .sg_decerr_reg(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .sg_decerr_reg_0(sg_decerr_reg),
        .sg_interr_reg(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ),
        .sg_interr_reg_0(sg_interr_reg),
        .sg_slverr_reg(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ),
        .sg_slverr_reg_0(sg_slverr_reg),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_rst2sgcntl_halt(sig_rst2sgcntl_halt),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sg_error(\I_SG_CNTLR/sig_sg_error ),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .\update_address_reg[4] (p_15_out),
        .\update_address_reg[63] ({p_19_out[95:38],p_19_out[36]}),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_done_reg(I_SG_AXI_DATAMOVER_n_81),
        .\updt_error_addr_reg[63] (updt_error_addr_1),
        .\updt_error_addr_reg[6] (\CURRENT_BD_64.current_bd_reg[63] ),
        .updt_error_reg(updt_error_reg),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  nvme_p8c2_axi_cdma_1_0_axi_sg_updt_q_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE 
       (.D(D),
        .E(E),
        .\FSM_sequential_pntr_cs_reg[1] (\CURRENT_BD_64.current_bd_reg[63] ),
        .\FSM_sequential_pntr_cs_reg[1]_0 (I_SG_AXI_DATAMOVER_n_76),
        .\GEN_CH1_UPDATE.ch1_active_i_reg (\I_UPDT_SG/updt_cs ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (ftch_error_reg),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg (m_axis_ftch_sts_tready_reg),
        .\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63] (L),
        .Q({\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in5_in ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_9 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_10 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12 }),
        .dma_decerr_reg(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .dma_interr_reg(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg [5]),
        .dma_slverr_reg(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .m_axi_aclk(m_axi_aclk),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_2_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out ),
        .p_38_out(p_38_out),
        .p_9_out(p_9_out),
        .ptr_queue_full(ptr_queue_full),
        .service_ch112_out(\I_UPDT_SG/service_ch112_out ),
        .sts_queue_full(sts_queue_full),
        .\updt_cs_reg[2] (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13 ),
        .updt_curdesc_wren_reg(p_15_out),
        .updt_ioc_reg(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0 ));
  nvme_p8c2_axi_cdma_1_0_axi_sg_intrpt \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT 
       (.\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg [1:0]),
        .\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0 ),
        .\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1 (m_axis_ftch_sts_tready_reg),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0 (\CURRENT_BD_64.current_bd_reg[63] ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .SS(SS),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero__6(ch1_delay_zero__6),
        .m_axi_aclk(m_axi_aclk),
        .p_6_out__0(p_6_out__0),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt));
  nvme_p8c2_axi_cdma_1_0_axi_sg_datamover I_SG_AXI_DATAMOVER
       (.D({\I_FTCH_SG/fetch_cmd_addr ,ch1_ftch_active,ftch_cmnd_data}),
        .E(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg (m_axis_ftch_sts_tready_reg),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg (I_SG_AXI_DATAMOVER_n_76),
        .Q(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in5_in ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (I_SG_AXI_DATAMOVER_n_81),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ({p_19_out[95:38],p_19_out[36]}),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_SG_AXI_DATAMOVER_n_70),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_18_out(p_18_out),
        .p_20_out(p_20_out),
        .p_2_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out ),
        .p_38_out(p_38_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(SR),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_mngr I_SG_FETCH_MNGR
       (.\ADDR_64.ftch_error_addr_reg[63] (updt_error_addr_1),
        .CO(CO),
        .D({\I_FTCH_SG/fetch_cmd_addr ,ch1_ftch_active,ftch_cmnd_data}),
        .E(I_SG_FETCH_MNGR_n_6),
        .\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg (\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ),
        .\GEN_CH1_FETCH.ch1_active_i_reg (I_SG_FETCH_MNGR_n_132),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg (\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg (\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg (\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63] (p_2_in),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ),
        .\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg (ch1_nxtdesc_wren),
        .\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg (p_0_in7_in),
        .Q({ch1_fetch_address_i,Q}),
        .S(S),
        .cdma_tvect_out(cdma_tvect_out),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .\ftch_cs_reg[0] (updt_error_reg),
        .\ftch_cs_reg[1] (I_SG_FETCH_MNGR_n_131),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_done_reg(I_SG_AXI_DATAMOVER_n_70),
        .\ftch_error_addr_reg[31] ({I_SG_FETCH_MNGR_n_134,I_SG_FETCH_MNGR_n_135,I_SG_FETCH_MNGR_n_136,I_SG_FETCH_MNGR_n_137,I_SG_FETCH_MNGR_n_138,I_SG_FETCH_MNGR_n_139,I_SG_FETCH_MNGR_n_140,I_SG_FETCH_MNGR_n_141,I_SG_FETCH_MNGR_n_142,I_SG_FETCH_MNGR_n_143,I_SG_FETCH_MNGR_n_144,I_SG_FETCH_MNGR_n_145,I_SG_FETCH_MNGR_n_146,I_SG_FETCH_MNGR_n_147,I_SG_FETCH_MNGR_n_148,I_SG_FETCH_MNGR_n_149,I_SG_FETCH_MNGR_n_150,I_SG_FETCH_MNGR_n_151,I_SG_FETCH_MNGR_n_152,I_SG_FETCH_MNGR_n_153,I_SG_FETCH_MNGR_n_154,I_SG_FETCH_MNGR_n_155,I_SG_FETCH_MNGR_n_156,I_SG_FETCH_MNGR_n_157,I_SG_FETCH_MNGR_n_158,I_SG_FETCH_MNGR_n_159}),
        .\ftch_error_addr_reg[63] ({I_SG_FETCH_MNGR_n_160,I_SG_FETCH_MNGR_n_161,I_SG_FETCH_MNGR_n_162,I_SG_FETCH_MNGR_n_163,I_SG_FETCH_MNGR_n_164,I_SG_FETCH_MNGR_n_165,I_SG_FETCH_MNGR_n_166,I_SG_FETCH_MNGR_n_167,I_SG_FETCH_MNGR_n_168,I_SG_FETCH_MNGR_n_169,I_SG_FETCH_MNGR_n_170,I_SG_FETCH_MNGR_n_171,I_SG_FETCH_MNGR_n_172,I_SG_FETCH_MNGR_n_173,I_SG_FETCH_MNGR_n_174,I_SG_FETCH_MNGR_n_175,I_SG_FETCH_MNGR_n_176,I_SG_FETCH_MNGR_n_177,I_SG_FETCH_MNGR_n_178,I_SG_FETCH_MNGR_n_179,I_SG_FETCH_MNGR_n_180,I_SG_FETCH_MNGR_n_181,I_SG_FETCH_MNGR_n_182,I_SG_FETCH_MNGR_n_183,I_SG_FETCH_MNGR_n_184,I_SG_FETCH_MNGR_n_185,I_SG_FETCH_MNGR_n_186,I_SG_FETCH_MNGR_n_187,I_SG_FETCH_MNGR_n_188,I_SG_FETCH_MNGR_n_189,I_SG_FETCH_MNGR_n_190,I_SG_FETCH_MNGR_n_191}),
        .\ftch_error_addr_reg[63]_0 (\CURRENT_BD_64.current_bd_reg[63] ),
        .ftch_error_capture(ftch_error_capture),
        .ftch_error_reg(ftch_error_reg),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_ftch_sts_tready_reg(m_axis_ftch_sts_tready_reg),
        .p_18_out(p_18_out),
        .p_2_in_carry__1(p_2_in_carry__1),
        .p_2_in_carry__1_0(p_2_in_carry__1_0),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .sg_ftch_error0(sg_ftch_error0),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg_error(\I_SG_CNTLR/sig_sg_error ),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush));
  nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_q_mngr I_SG_FETCH_QUEUE
       (.\CURRENT_BD_64.current_bd_reg[63] (\CURRENT_BD_64.current_bd_reg[63] ),
        .\CURRENT_BD_64.current_bd_reg[63]_0 ({ch1_fetch_address_i,Q}),
        .D(ch1_ftch_active),
        .E(I_SG_FETCH_MNGR_n_6),
        .\GEN_MM2S.queue_dout_new_reg[121] (\GEN_MM2S.queue_dout_new_reg[121] ),
        .\GEN_MM2S.queue_empty_new_reg (\GEN_MM2S.queue_empty_new_reg ),
        .\GEN_MM2S.reg1_reg[121] (\GEN_MM2S.reg1_reg[121] ),
        .\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] (p_2_in),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 (I_SG_FETCH_MNGR_n_131),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_1 (m_axis_ftch_sts_tready_reg),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_2 (\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ),
        .\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 (ch1_nxtdesc_wren),
        .\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1 (I_SG_FETCH_MNGR_n_132),
        .Q(p_0_in7_in),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .\counter_reg[1]_0 (\counter_reg[1] ),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .sig_reg2sg_curdesc(sig_reg2sg_curdesc),
        .sig_sg2sgcntlr_ftch_tdata_new(sig_sg2sgcntlr_ftch_tdata_new),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_155),
        .Q(sig_sg2reg_ftch_error_addr[4]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_154),
        .Q(sig_sg2reg_ftch_error_addr[5]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_153),
        .Q(sig_sg2reg_ftch_error_addr[6]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_152),
        .Q(sig_sg2reg_ftch_error_addr[7]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_151),
        .Q(sig_sg2reg_ftch_error_addr[8]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_150),
        .Q(sig_sg2reg_ftch_error_addr[9]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_149),
        .Q(sig_sg2reg_ftch_error_addr[10]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_148),
        .Q(sig_sg2reg_ftch_error_addr[11]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_147),
        .Q(sig_sg2reg_ftch_error_addr[12]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_146),
        .Q(sig_sg2reg_ftch_error_addr[13]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_145),
        .Q(sig_sg2reg_ftch_error_addr[14]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_144),
        .Q(sig_sg2reg_ftch_error_addr[15]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_143),
        .Q(sig_sg2reg_ftch_error_addr[16]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_142),
        .Q(sig_sg2reg_ftch_error_addr[17]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_141),
        .Q(sig_sg2reg_ftch_error_addr[18]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_140),
        .Q(sig_sg2reg_ftch_error_addr[19]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_139),
        .Q(sig_sg2reg_ftch_error_addr[20]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_138),
        .Q(sig_sg2reg_ftch_error_addr[21]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_137),
        .Q(sig_sg2reg_ftch_error_addr[22]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_136),
        .Q(sig_sg2reg_ftch_error_addr[23]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_135),
        .Q(sig_sg2reg_ftch_error_addr[24]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_134),
        .Q(sig_sg2reg_ftch_error_addr[25]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_159),
        .Q(sig_sg2reg_ftch_error_addr[0]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_158),
        .Q(sig_sg2reg_ftch_error_addr[1]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_157),
        .Q(sig_sg2reg_ftch_error_addr[2]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .D(I_SG_FETCH_MNGR_n_156),
        .Q(sig_sg2reg_ftch_error_addr[3]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_addr_cntl
   (sig_addr2rsc_cmd_fifo_empty,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_arlen,
    sig_addr_reg_empty_reg_0,
    m_axi_sg_araddr,
    m_axi_aclk,
    sm_set_error,
    sig_cmd_burst_reg,
    sig_addr_valid_reg_reg_0,
    \sig_cmd_addr_reg_reg[6] ,
    sig_mstr2addr_cmd_valid,
    m_axi_sg_arready,
    Q);
  output sig_addr2rsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output [0:0]m_axi_sg_arlen;
  output sig_addr_reg_empty_reg_0;
  output [57:0]m_axi_sg_araddr;
  input m_axi_aclk;
  input sm_set_error;
  input [0:0]sig_cmd_burst_reg;
  input sig_addr_valid_reg_reg_0;
  input \sig_cmd_addr_reg_reg[6] ;
  input sig_mstr2addr_cmd_valid;
  input m_axi_sg_arready;
  input [57:0]Q;

  wire [57:0]Q;
  wire m_axi_aclk;
  wire [57:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_empty_reg_0;
  wire sig_addr_valid_reg_reg_0;
  wire \sig_cmd_addr_reg_reg[6] ;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_i_1_n_0;
  wire sig_push_addr_reg1_out;
  wire sm_set_error;

  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2rsc_cmd_fifo_empty),
        .S(sig_next_addr_reg0));
  LUT4 #(
    .INIT(16'h08FF)) 
    sig_addr_valid_reg_i_1
       (.I0(m_axi_sg_arlen),
        .I1(m_axi_sg_arready),
        .I2(sig_addr2rsc_calc_error),
        .I3(\sig_cmd_addr_reg_reg[6] ),
        .O(sig_next_addr_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_addr_valid_reg_i_2
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .O(sig_push_addr_reg1_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_addr_valid_reg_reg_0),
        .Q(m_axi_sg_arvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h7)) 
    sig_cmd_reg_empty_i_1
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(\sig_cmd_addr_reg_reg[6] ),
        .O(sig_addr_reg_empty_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_araddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_araddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_araddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_araddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_araddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_araddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_araddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_araddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_araddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_araddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_araddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_araddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_araddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_araddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_araddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_araddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_araddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_araddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_araddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_araddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_araddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_araddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_araddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[27]),
        .Q(m_axi_sg_araddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[28]),
        .Q(m_axi_sg_araddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[29]),
        .Q(m_axi_sg_araddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[30]),
        .Q(m_axi_sg_araddr[30]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[31]),
        .Q(m_axi_sg_araddr[31]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[32]),
        .Q(m_axi_sg_araddr[32]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[33]),
        .Q(m_axi_sg_araddr[33]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[34]),
        .Q(m_axi_sg_araddr[34]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[35]),
        .Q(m_axi_sg_araddr[35]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[36]),
        .Q(m_axi_sg_araddr[36]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[37]),
        .Q(m_axi_sg_araddr[37]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[38]),
        .Q(m_axi_sg_araddr[38]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[39]),
        .Q(m_axi_sg_araddr[39]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[40]),
        .Q(m_axi_sg_araddr[40]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[41]),
        .Q(m_axi_sg_araddr[41]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[42]),
        .Q(m_axi_sg_araddr[42]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[43]),
        .Q(m_axi_sg_araddr[43]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[44]),
        .Q(m_axi_sg_araddr[44]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[45]),
        .Q(m_axi_sg_araddr[45]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[46]),
        .Q(m_axi_sg_araddr[46]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[47]),
        .Q(m_axi_sg_araddr[47]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[48]),
        .Q(m_axi_sg_araddr[48]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[49]),
        .Q(m_axi_sg_araddr[49]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[50]),
        .Q(m_axi_sg_araddr[50]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[51]),
        .Q(m_axi_sg_araddr[51]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[52]),
        .Q(m_axi_sg_araddr[52]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[53]),
        .Q(m_axi_sg_araddr[53]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[54]),
        .Q(m_axi_sg_araddr[54]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[55]),
        .Q(m_axi_sg_araddr[55]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[56]),
        .Q(m_axi_sg_araddr[56]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[57]),
        .Q(m_axi_sg_araddr[57]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_araddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_araddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_araddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_araddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_cmd_burst_reg),
        .Q(m_axi_sg_arburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen),
        .R(sig_next_addr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\sig_cmd_addr_reg_reg[6] ),
        .O(sig_posted_to_axi_2_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_i_1_n_0),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_i_1_n_0),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module nvme_p8c2_axi_cdma_1_0_axi_sg_addr_cntl__parameterized0
   (out,
    sig_addr2wsc_cmd_fifo_empty,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    SR,
    sig_push_addr_reg1_out,
    m_axi_aclk,
    sig_calc2dm_calc_err,
    sig_addr_valid_reg_reg_0,
    sig_posted_to_axi_2_reg_0,
    \sig_next_addr_reg_reg[3]_0 ,
    sig_data2all_tlast_error,
    sig_cmd2addr_valid1_reg,
    m_axi_sg_awready,
    Q);
  output out;
  output sig_addr2wsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [59:0]m_axi_sg_awaddr;
  output [0:0]SR;
  input sig_push_addr_reg1_out;
  input m_axi_aclk;
  input sig_calc2dm_calc_err;
  input sig_addr_valid_reg_reg_0;
  input sig_posted_to_axi_2_reg_0;
  input \sig_next_addr_reg_reg[3]_0 ;
  input sig_data2all_tlast_error;
  input sig_cmd2addr_valid1_reg;
  input m_axi_sg_awready;
  input [58:0]Q;

  wire [58:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire [59:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_reg_0;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2addr_valid1_reg;
  wire sig_data2all_tlast_error;
  wire sig_next_addr_reg0;
  wire \sig_next_addr_reg_reg[3]_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_push_addr_reg1_out;

  assign out = sig_posted_to_axi;
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  LUT4 #(
    .INIT(16'h08FF)) 
    sig_addr_valid_reg_i_1__0
       (.I0(sig_addr_reg_full),
        .I1(m_axi_sg_awready),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_cmd2addr_valid1_reg),
        .O(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_addr_valid_reg_reg_0),
        .Q(m_axi_sg_awvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc2dm_calc_err),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT3 #(
    .INIT(8'hDF)) 
    sig_cmd_reg_empty_i_1__0
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(sig_data2all_tlast_error),
        .I2(sig_cmd2addr_valid1_reg),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_awaddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_awaddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_awaddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_awaddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_awaddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_awaddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_awaddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_awaddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_awaddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_awaddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_awaddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_awaddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_awaddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_awaddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_awaddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_awaddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_awaddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_awaddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_awaddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_awaddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_awaddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_awaddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[27]),
        .Q(m_axi_sg_awaddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[28]),
        .Q(m_axi_sg_awaddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[29]),
        .Q(m_axi_sg_awaddr[30]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[30]),
        .Q(m_axi_sg_awaddr[31]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[31]),
        .Q(m_axi_sg_awaddr[32]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[32]),
        .Q(m_axi_sg_awaddr[33]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[33]),
        .Q(m_axi_sg_awaddr[34]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[34]),
        .Q(m_axi_sg_awaddr[35]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\sig_next_addr_reg_reg[3]_0 ),
        .Q(m_axi_sg_awaddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[35]),
        .Q(m_axi_sg_awaddr[36]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[36]),
        .Q(m_axi_sg_awaddr[37]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[37]),
        .Q(m_axi_sg_awaddr[38]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[38]),
        .Q(m_axi_sg_awaddr[39]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[39]),
        .Q(m_axi_sg_awaddr[40]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[40]),
        .Q(m_axi_sg_awaddr[41]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[41]),
        .Q(m_axi_sg_awaddr[42]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[42]),
        .Q(m_axi_sg_awaddr[43]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[43]),
        .Q(m_axi_sg_awaddr[44]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[44]),
        .Q(m_axi_sg_awaddr[45]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_awaddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[45]),
        .Q(m_axi_sg_awaddr[46]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[46]),
        .Q(m_axi_sg_awaddr[47]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[47]),
        .Q(m_axi_sg_awaddr[48]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[48]),
        .Q(m_axi_sg_awaddr[49]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[49]),
        .Q(m_axi_sg_awaddr[50]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[50]),
        .Q(m_axi_sg_awaddr[51]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[51]),
        .Q(m_axi_sg_awaddr[52]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[52]),
        .Q(m_axi_sg_awaddr[53]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[53]),
        .Q(m_axi_sg_awaddr[54]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[54]),
        .Q(m_axi_sg_awaddr[55]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[55]),
        .Q(m_axi_sg_awaddr[56]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[56]),
        .Q(m_axi_sg_awaddr[57]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[57]),
        .Q(m_axi_sg_awaddr[58]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[58]),
        .Q(m_axi_sg_awaddr[59]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_awaddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_awaddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_awaddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_awaddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_awsize),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_reg_0),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_reg_0),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_cmd_status
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_updt_cmd_tready,
    sig_init_done_0,
    sig_stat2wsc_status_ready,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    p_5_out,
    sig_btt_is_zero,
    Q,
    sig_init_done_reg,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    SR,
    sig_init_done_reg_0,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_wsc2stat_status_valid,
    p_18_out,
    updt_done_reg,
    p_20_out,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_cmd_reg_empty,
    E,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_updt_cmd_tready;
  output sig_init_done_0;
  output sig_stat2wsc_status_ready;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output p_5_out;
  output sig_btt_is_zero;
  output [59:0]Q;
  input sig_init_done_reg;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input [0:0]SR;
  input sig_init_done_reg_0;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_wsc2stat_status_valid;
  input p_18_out;
  input updt_done_reg;
  input p_20_out;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input sig_cmd_reg_empty;
  input [0:0]E;
  input [3:0]D;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] ;
  input [58:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [59:0]Q;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire [58:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire m_axi_aclk;
  wire p_18_out;
  wire p_20_out;
  wire p_5_out;
  wire s_axis_updt_cmd_tready;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2wsc_status_ready),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .p_5_out(p_5_out),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(updt_done_reg),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  nvme_p8c2_axi_cdma_1_0_axi_sg_fifo I_CMD_FIFO
       (.Q(Q),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_aclk(m_axi_aclk),
        .p_20_out(p_20_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module nvme_p8c2_axi_cdma_1_0_axi_sg_cmd_status_1
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_ftch_cmd_tready,
    sig_init_done_0,
    sig_stat2rsc_status_ready,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_rd_sts_tag_reg0,
    Q,
    sig_init_done_reg,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    sig_init_done_reg_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    s_axis_ftch_cmd_tvalid,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd_reg_empty,
    sig_rsc2stat_status_valid,
    p_18_out,
    E,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_ftch_cmd_tready;
  output sig_init_done_0;
  output sig_stat2rsc_status_ready;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_rd_sts_tag_reg0;
  output [58:0]Q;
  input sig_init_done_reg;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  input sig_init_done_reg_0;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input s_axis_ftch_cmd_tvalid;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd_reg_empty;
  input sig_rsc2stat_status_valid;
  input p_18_out;
  input [0:0]E;
  input [2:0]D;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  input [59:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [58:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire [59:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire p_18_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0_2 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2rsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  nvme_p8c2_axi_cdma_1_0_axi_sg_fifo_3 I_CMD_FIFO
       (.Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .m_axi_aclk(m_axi_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_datamover
   (m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    s_axis_ftch_cmd_tready,
    s_axis_updt_cmd_tready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    p_2_out,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    m_axi_sg_araddr,
    m_axi_aclk,
    m_axi_sg_rvalid,
    sig_rst2dm_resetn,
    s_axis_ftch_cmd_tvalid,
    p_18_out,
    E,
    m_axi_sg_bvalid,
    follower_full_mm2s,
    p_38_out,
    m_axi_sg_wready,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ,
    Q,
    sig_mmap_reset_reg,
    sig_init_reg2,
    m_axi_sg_rlast,
    m_axi_sg_arready,
    m_axi_sg_awready,
    p_20_out,
    m_axi_sg_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ,
    m_axi_sg_rresp);
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [0:0]m_axi_sg_arlen;
  output [59:0]m_axi_sg_awaddr;
  output s_axis_ftch_cmd_tready;
  output s_axis_updt_cmd_tready;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output p_2_out;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output [57:0]m_axi_sg_araddr;
  input m_axi_aclk;
  input m_axi_sg_rvalid;
  input sig_rst2dm_resetn;
  input s_axis_ftch_cmd_tvalid;
  input p_18_out;
  input [0:0]E;
  input m_axi_sg_bvalid;
  input follower_full_mm2s;
  input p_38_out;
  input m_axi_sg_wready;
  input \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  input [0:0]Q;
  input sig_mmap_reset_reg;
  input sig_init_reg2;
  input m_axi_sg_rlast;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input p_20_out;
  input [1:0]m_axi_sg_bresp;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  input [59:0]D;
  input [58:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;
  input [1:0]m_axi_sg_rresp;

  wire [59:0]D;
  wire [0:0]E;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_10 ;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_11 ;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_12 ;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_13 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ;
  wire \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_CMD_STATUS/I_CMD_FIFO/sig_init_done ;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ;
  wire [0:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire [58:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire follower_full_mm2s;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [57:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [59:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire p_18_out;
  wire p_20_out;
  wire p_2_out;
  wire p_38_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_updt_cmd_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_reg2;
  wire sig_mmap_reset_reg;
  wire sig_rst2dm_resetn;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  nvme_p8c2_axi_cdma_1_0_axi_sg_mm2s_basic_wrap \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER 
       (.D(D),
        .SR(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .p_18_out(p_18_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_10 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_11 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_12 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_13 ),
        .sig_init_done(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_reg2(sig_init_reg2),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_rst2dm_resetn(sig_rst2dm_resetn));
  nvme_p8c2_axi_cdma_1_0_axi_sg_s2mm_basic_wrap \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER 
       (.E(E),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ),
        .Q(Q),
        .SR(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .follower_full_mm2s(follower_full_mm2s),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_18_out(p_18_out),
        .p_20_out(p_20_out),
        .p_2_out(p_2_out),
        .p_38_out(p_38_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_init_done(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_10 ),
        .sig_init_done_reg_0(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_11 ),
        .sig_init_done_reg_1(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_12 ),
        .sig_init_done_reg_2(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_13 ),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_fifo
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_updt_cmd_tready,
    sig_btt_is_zero,
    Q,
    sig_init_done_reg_0,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    SR,
    p_20_out,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_cmd_reg_empty,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_updt_cmd_tready;
  output sig_btt_is_zero;
  output [59:0]Q;
  input sig_init_done_reg_0;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input [0:0]SR;
  input p_20_out;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input sig_cmd_reg_empty;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ;
  input [58:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 ;

  wire [59:0]Q;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ;
  wire [58:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_aclk;
  wire p_20_out;
  wire s_axis_updt_cmd_tready;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_init_done_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(1'b1),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [5]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [6]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [7]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [8]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [9]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [10]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [11]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [12]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [13]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [14]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [15]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [16]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [17]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [18]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [19]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [20]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [21]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [22]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [23]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [24]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [25]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [26]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [27]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [28]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [29]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [30]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [31]),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [32]),
        .Q(Q[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [33]),
        .Q(Q[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[71] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [34]),
        .Q(Q[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [35]),
        .Q(Q[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[73] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [36]),
        .Q(Q[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[74] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [37]),
        .Q(Q[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[75] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [38]),
        .Q(Q[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[76] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [39]),
        .Q(Q[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[77] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [40]),
        .Q(Q[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[78] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [41]),
        .Q(Q[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[79] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [42]),
        .Q(Q[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[80] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [43]),
        .Q(Q[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [44]),
        .Q(Q[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [45]),
        .Q(Q[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[83] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [46]),
        .Q(Q[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [47]),
        .Q(Q[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [48]),
        .Q(Q[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[86] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [49]),
        .Q(Q[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[87] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [50]),
        .Q(Q[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [51]),
        .Q(Q[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[89] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [52]),
        .Q(Q[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[90] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [53]),
        .Q(Q[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[91] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [54]),
        .Q(Q[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[92] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [55]),
        .Q(Q[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[93] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [56]),
        .Q(Q[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[94] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [57]),
        .Q(Q[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [58]),
        .Q(Q[59]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBAFFBABABABABABA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(sig_init_done),
        .I1(p_20_out),
        .I2(s_axis_updt_cmd_tready),
        .I3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_cmd_reg_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ),
        .Q(s_axis_updt_cmd_tready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_is_zero_reg_i_1
       (.I0(Q[0]),
        .O(sig_btt_is_zero));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_sg_fifo_3
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_ftch_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ,
    Q,
    sig_init_done_reg_0,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    s_axis_ftch_cmd_tvalid,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd_reg_empty,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_ftch_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ;
  output [58:0]Q;
  input sig_init_done_reg_0;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input s_axis_ftch_cmd_tvalid;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd_reg_empty;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ;
  input [59:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 ;

  wire [58:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ;
  wire [59:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_init_done_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(1'b1),
        .Q(Q[0]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [2]),
        .Q(Q[1]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [3]),
        .Q(Q[2]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [4]),
        .Q(Q[3]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [5]),
        .Q(Q[4]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [6]),
        .Q(Q[5]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [7]),
        .Q(Q[6]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [8]),
        .Q(Q[7]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [9]),
        .Q(Q[8]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [10]),
        .Q(Q[9]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [11]),
        .Q(Q[10]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [12]),
        .Q(Q[11]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [13]),
        .Q(Q[12]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [0]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4] ),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [14]),
        .Q(Q[13]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [15]),
        .Q(Q[14]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [16]),
        .Q(Q[15]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [17]),
        .Q(Q[16]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [18]),
        .Q(Q[17]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [19]),
        .Q(Q[18]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [20]),
        .Q(Q[19]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [21]),
        .Q(Q[20]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [22]),
        .Q(Q[21]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [23]),
        .Q(Q[22]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [1]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5] ),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [24]),
        .Q(Q[23]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [25]),
        .Q(Q[24]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [26]),
        .Q(Q[25]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [27]),
        .Q(Q[26]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [28]),
        .Q(Q[27]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [29]),
        .Q(Q[28]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [30]),
        .Q(Q[29]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [31]),
        .Q(Q[30]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [32]),
        .Q(Q[31]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [33]),
        .Q(Q[32]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [34]),
        .Q(Q[33]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[71] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [35]),
        .Q(Q[34]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [36]),
        .Q(Q[35]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[73] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [37]),
        .Q(Q[36]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[74] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [38]),
        .Q(Q[37]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[75] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [39]),
        .Q(Q[38]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[76] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [40]),
        .Q(Q[39]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[77] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [41]),
        .Q(Q[40]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[78] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [42]),
        .Q(Q[41]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[79] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [43]),
        .Q(Q[42]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[80] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [44]),
        .Q(Q[43]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [45]),
        .Q(Q[44]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [46]),
        .Q(Q[45]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[83] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [47]),
        .Q(Q[46]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [48]),
        .Q(Q[47]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [49]),
        .Q(Q[48]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[86] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [50]),
        .Q(Q[49]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[87] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [51]),
        .Q(Q[50]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [52]),
        .Q(Q[51]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[89] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [53]),
        .Q(Q[52]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[90] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [54]),
        .Q(Q[53]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[91] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [55]),
        .Q(Q[54]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[92] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [56]),
        .Q(Q[55]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[93] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [57]),
        .Q(Q[56]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[94] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [58]),
        .Q(Q[57]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_1 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [59]),
        .Q(Q[58]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFBABABABABABABA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(sig_init_done),
        .I1(s_axis_ftch_cmd_tvalid),
        .I2(s_axis_ftch_cmd_tready),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_cmd_reg_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .Q(s_axis_ftch_cmd_tready),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00AA8080AAAA8080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(s_axis_ftch_cmd_tready),
        .I2(s_axis_ftch_cmd_tvalid),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_cmd_reg_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_is_zero_reg_i_1__0
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5] ),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4] ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0
   (sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    p_5_out,
    sig_init_done_reg_0,
    m_axi_aclk,
    SR,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_wsc2stat_status_valid,
    p_18_out,
    updt_done_reg,
    E,
    D);
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  output p_5_out;
  input sig_init_done_reg_0;
  input m_axi_aclk;
  input [0:0]SR;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_wsc2stat_status_valid;
  input p_18_out;
  input updt_done_reg;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ;
  wire m_axi_aclk;
  wire [7:4]m_axis_updt_sts_tdata;
  wire m_axis_updt_sts_tvalid;
  wire p_18_out;
  wire p_5_out;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .O(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axis_updt_sts_tdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(m_axis_updt_sts_tdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(m_axis_updt_sts_tdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(m_axis_updt_sts_tdata[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF8F8FFF8)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(m_axis_updt_sts_tvalid),
        .I1(p_18_out),
        .I2(sig_init_done_0),
        .I3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I4(sig_wsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'h00AA8080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_wsc2stat_status_valid),
        .I3(p_18_out),
        .I4(m_axis_updt_sts_tvalid),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ),
        .Q(m_axis_updt_sts_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_decerr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[5]),
        .O(updt_decerr_i));
  LUT6 #(
    .INIT(64'hF000F000F000E000)) 
    updt_done_i_1
       (.I0(m_axis_updt_sts_tdata[6]),
        .I1(m_axis_updt_sts_tdata[5]),
        .I2(updt_done_reg),
        .I3(m_axis_updt_sts_tvalid),
        .I4(m_axis_updt_sts_tdata[4]),
        .I5(m_axis_updt_sts_tdata[7]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_interr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[4]),
        .O(updt_interr_i));
  LUT2 #(
    .INIT(4'h8)) 
    updt_slverr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[6]),
        .O(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized0_2
   (sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_rd_sts_tag_reg0,
    sig_init_done_reg_0,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ,
    sig_rsc2stat_status_valid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    p_18_out,
    E,
    D);
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_rd_sts_tag_reg0;
  input sig_init_done_reg_0;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ;
  input sig_rsc2stat_status_valid;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  input p_18_out;
  input [0:0]E;
  input [2:0]D;

  wire [2:0]D;
  wire [0:0]E;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [7:5]m_axis_ftch_sts_tdata;
  wire m_axis_ftch_sts_tvalid;
  wire p_18_out;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2stat_status_valid;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axis_ftch_sts_tdata[5]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(m_axis_ftch_sts_tdata[6]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(m_axis_ftch_sts_tdata[7]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hF8F8FFF8)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(p_18_out),
        .I1(m_axis_ftch_sts_tvalid),
        .I2(sig_init_done_0),
        .I3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I4(sig_rsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'h0080AA80)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(p_18_out),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(m_axis_ftch_sts_tvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_decerr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[5]),
        .O(ftch_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_done_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[7]),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    ftch_slverr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[6]),
        .O(ftch_slverr_i));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_rsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .O(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized1
   (sig_init_done_1,
    Q,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    SR,
    m_axi_aclk,
    sig_init_done_reg_0,
    sig_rd_fifo__0,
    m_axi_sg_bvalid,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp);
  output sig_init_done_1;
  output [0:0]Q;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input sig_rd_fifo__0;
  input m_axi_sg_bvalid;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done_1;
  wire sig_init_done_reg_0;
  wire sig_rd_fifo__0;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_fifo__0(sig_rd_fifo__0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_1),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done_2,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    out,
    p_4_out,
    sig_inhibit_rdy_n,
    E,
    \sig_wdc_statcnt_reg[1] ,
    sig_push_coelsc_reg,
    sig_rd_fifo__0,
    sig_data2wsc_cmd_cmplt_reg,
    SR,
    m_axi_aclk,
    sig_init_done_reg_0,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    in);
  output FIFO_Full_reg;
  output sig_init_done_2;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  output [1:0]out;
  output p_4_out;
  output sig_inhibit_rdy_n;
  output [0:0]E;
  output [1:0]\sig_wdc_statcnt_reg[1] ;
  output sig_push_coelsc_reg;
  output sig_rd_fifo__0;
  output sig_data2wsc_cmd_cmplt_reg;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input [2:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [2:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [2:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done_2;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_fifo__0;
  wire sig_tlast_err_stop;
  wire [1:0]\sig_wdc_statcnt_reg[1] ;
  wire sig_wr_fifo;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[1] (\sig_wdc_statcnt_reg[1] ),
        .sig_wr_fifo(sig_wr_fifo));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_2),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_2),
        .R(1'b0));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_cmdsts_if
   (p_18_out,
    ftch_done,
    ftch_decerr,
    ftch_slverr,
    s_axis_ftch_cmd_tvalid,
    s_axis_ftch_cmd_tvalid_reg_0,
    ftch_error_reg_0,
    ftch_error_reg_1,
    D,
    sig_sg_error,
    m_axis_ftch_sts_tready_reg_0,
    m_axi_aclk,
    ftch_error_reg_2,
    ftch_done_reg_0,
    ftch_decerr_i,
    ftch_slverr_i,
    s_axis_ftch_cmd_tvalid_reg_1,
    s_axis_ftch_cmd_tready,
    \GEN_CH1_FETCH.ch1_ftch_idle_reg ,
    Q,
    \cdma_tvect_out[10]_INST_0_i_1 );
  output p_18_out;
  output ftch_done;
  output ftch_decerr;
  output ftch_slverr;
  output s_axis_ftch_cmd_tvalid;
  output [0:0]s_axis_ftch_cmd_tvalid_reg_0;
  output ftch_error_reg_0;
  output ftch_error_reg_1;
  output [0:0]D;
  output sig_sg_error;
  input m_axis_ftch_sts_tready_reg_0;
  input m_axi_aclk;
  input ftch_error_reg_2;
  input ftch_done_reg_0;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input s_axis_ftch_cmd_tvalid_reg_1;
  input s_axis_ftch_cmd_tready;
  input \GEN_CH1_FETCH.ch1_ftch_idle_reg ;
  input [1:0]Q;
  input \cdma_tvect_out[10]_INST_0_i_1 ;

  wire [0:0]D;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_reg ;
  wire [1:0]Q;
  wire \cdma_tvect_out[10]_INST_0_i_1 ;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_done_reg_0;
  wire ftch_error_i_1_n_0;
  wire ftch_error_reg_0;
  wire ftch_error_reg_1;
  wire ftch_error_reg_2;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire m_axis_ftch_sts_tready_reg_0;
  wire p_18_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [0:0]s_axis_ftch_cmd_tvalid_reg_0;
  wire s_axis_ftch_cmd_tvalid_reg_1;
  wire sig_sg_error;

  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_3 
       (.I0(ftch_error_reg_1),
        .I1(\GEN_CH1_FETCH.ch1_ftch_idle_reg ),
        .O(ftch_error_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[95]_i_1 
       (.I0(s_axis_ftch_cmd_tvalid),
        .I1(s_axis_ftch_cmd_tready),
        .O(s_axis_ftch_cmd_tvalid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cdma_tvect_out[10]_INST_0_i_4 
       (.I0(ftch_error_reg_1),
        .I1(\cdma_tvect_out[10]_INST_0_i_1 ),
        .O(sig_sg_error));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \ftch_cs[1]_i_1 
       (.I0(ftch_error_reg_1),
        .I1(Q[0]),
        .I2(ftch_done),
        .I3(Q[1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    ftch_decerr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_decerr_i),
        .Q(ftch_decerr),
        .R(ftch_error_reg_2));
  FDRE ftch_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_done_reg_0),
        .Q(ftch_done),
        .R(ftch_error_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ftch_error_i_1
       (.I0(ftch_decerr),
        .I1(ftch_slverr),
        .I2(ftch_error_reg_1),
        .O(ftch_error_i_1_n_0));
  FDRE ftch_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_error_i_1_n_0),
        .Q(ftch_error_reg_1),
        .R(ftch_error_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    ftch_slverr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_slverr_i),
        .Q(ftch_slverr),
        .R(ftch_error_reg_2));
  FDRE m_axis_ftch_sts_tready_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axis_ftch_sts_tready_reg_0),
        .Q(p_18_out),
        .R(1'b0));
  FDRE s_axis_ftch_cmd_tvalid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axis_ftch_cmd_tvalid_reg_1),
        .Q(s_axis_ftch_cmd_tvalid),
        .R(ftch_error_reg_2));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_mngr
   (p_18_out,
    CO,
    sig_sg2sgcntlr_ftch_idle,
    ch1_sg_idle,
    s_axis_ftch_cmd_tvalid,
    ch1_use_crntdesc,
    E,
    D,
    ftch_error_reg,
    Q,
    sg_ftch_error0,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ,
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ,
    \ftch_cs_reg[1] ,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    s_axis_ftch_cmd_tvalid_reg,
    \ftch_error_addr_reg[31] ,
    \ftch_error_addr_reg[63] ,
    ftch_error_capture,
    sig_sg_error,
    \ftch_error_addr_reg[63]_0 ,
    cdma_tvect_out,
    m_axi_aclk,
    m_axis_ftch_sts_tready_reg,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    S,
    p_2_in_carry__1,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    p_2_in_carry__1_0,
    ch1_ftch_queue_empty,
    \ftch_cs_reg[0] ,
    sig_sgcntlr2sg_desc_flush,
    ch1_ftch_pause,
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg ,
    \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg ,
    m_axi_sg_rvalid,
    s_axis_ftch_cmd_tready,
    \ADDR_64.ftch_error_addr_reg[63] ,
    ftch_stale_desc,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63] );
  output p_18_out;
  output [0:0]CO;
  output sig_sg2sgcntlr_ftch_idle;
  output ch1_sg_idle;
  output s_axis_ftch_cmd_tvalid;
  output ch1_use_crntdesc;
  output [0:0]E;
  output [59:0]D;
  output ftch_error_reg;
  output [57:0]Q;
  output sg_ftch_error0;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  output \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  output \ftch_cs_reg[1] ;
  output \GEN_CH1_FETCH.ch1_active_i_reg ;
  output [0:0]s_axis_ftch_cmd_tvalid_reg;
  output [25:0]\ftch_error_addr_reg[31] ;
  output [31:0]\ftch_error_addr_reg[63] ;
  output ftch_error_capture;
  output sig_sg_error;
  input \ftch_error_addr_reg[63]_0 ;
  input [0:0]cdma_tvect_out;
  input m_axi_aclk;
  input m_axis_ftch_sts_tready_reg;
  input ftch_done_reg;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [7:0]S;
  input [7:0]p_2_in_carry__1;
  input [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  input [0:0]p_2_in_carry__1_0;
  input ch1_ftch_queue_empty;
  input \ftch_cs_reg[0] ;
  input sig_sgcntlr2sg_desc_flush;
  input ch1_ftch_pause;
  input \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg ;
  input [0:0]\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  input m_axi_sg_rvalid;
  input s_axis_ftch_cmd_tready;
  input [57:0]\ADDR_64.ftch_error_addr_reg[63] ;
  input ftch_stale_desc;
  input [57:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63] ;

  wire [57:0]\ADDR_64.ftch_error_addr_reg[63] ;
  wire [0:0]CO;
  wire [59:0]D;
  wire [0:0]E;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  wire \GEN_CH1_FETCH.ch1_active_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  wire [57:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63] ;
  wire [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg ;
  wire [0:0]\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  wire I_FTCH_CMDSTS_IF_n_6;
  wire I_FTCH_SG_n_130;
  wire [57:0]Q;
  wire [7:0]S;
  wire [0:0]cdma_tvect_out;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
  wire [1:0]ftch_cs;
  wire \ftch_cs_reg[0] ;
  wire \ftch_cs_reg[1] ;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_done_reg;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire [31:0]\ftch_error_addr_reg[63] ;
  wire \ftch_error_addr_reg[63]_0 ;
  wire ftch_error_capture;
  wire ftch_error_reg;
  wire [1:1]ftch_ns;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire m_axi_sg_rvalid;
  wire m_axis_ftch_sts_tready_reg;
  wire p_18_out;
  wire [7:0]p_2_in_carry__1;
  wire [0:0]p_2_in_carry__1_0;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [0:0]s_axis_ftch_cmd_tvalid_reg;
  wire sg_ftch_error0;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sg_error;
  wire sig_sgcntlr2sg_desc_flush;

  nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_cmdsts_if I_FTCH_CMDSTS_IF
       (.D(ftch_ns),
        .\GEN_CH1_FETCH.ch1_ftch_idle_reg (\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ),
        .Q(ftch_cs),
        .\cdma_tvect_out[10]_INST_0_i_1 (\ftch_cs_reg[0] ),
        .ftch_decerr(ftch_decerr),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done(ftch_done),
        .ftch_done_reg_0(ftch_done_reg),
        .ftch_error_reg_0(I_FTCH_CMDSTS_IF_n_6),
        .ftch_error_reg_1(ftch_error_reg),
        .ftch_error_reg_2(\ftch_error_addr_reg[63]_0 ),
        .ftch_slverr(ftch_slverr),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .m_axis_ftch_sts_tready_reg_0(m_axis_ftch_sts_tready_reg),
        .p_18_out(p_18_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg_0(s_axis_ftch_cmd_tvalid_reg),
        .s_axis_ftch_cmd_tvalid_reg_1(I_FTCH_SG_n_130),
        .sig_sg_error(sig_sg_error));
  nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_pntr I_FTCH_PNTR_MNGR
       (.CO(CO),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 (\ftch_error_addr_reg[63]_0 ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63] ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ),
        .\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0 (\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg ),
        .Q(Q),
        .S(S),
        .cdma_tvect_out(cdma_tvect_out),
        .ch1_sg_idle(ch1_sg_idle),
        .ch1_use_crntdesc(ch1_use_crntdesc),
        .m_axi_aclk(m_axi_aclk),
        .p_2_in_carry__1_0(p_2_in_carry__1),
        .p_2_in_carry__1_1(p_2_in_carry__1_0));
  nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_sm I_FTCH_SG
       (.\ADDR_64.ftch_error_addr_reg[63] (\ADDR_64.ftch_error_addr_reg[63] ),
        .D(ftch_ns),
        .E(E),
        .\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 (\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ),
        .\GEN_CH1_FETCH.ch1_active_i_reg_0 (D[1]),
        .\GEN_CH1_FETCH.ch1_active_i_reg_1 (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .\GEN_CH1_FETCH.ch1_active_i_reg_2 ({D[59:2],D[0]}),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 (\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_idle_reg_0 (m_axis_ftch_sts_tready_reg),
        .\GEN_CH1_FETCH.ch1_ftch_idle_reg_1 (I_FTCH_CMDSTS_IF_n_6),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 (\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 (\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ),
        .\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg (\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .Q(ftch_cs),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_FTCH_SG_n_130),
        .cdma_tvect_out(cdma_tvect_out),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .\ftch_cs_reg[0]_0 (\ftch_cs_reg[0] ),
        .\ftch_cs_reg[1]_0 (\ftch_cs_reg[1] ),
        .ftch_decerr(ftch_decerr),
        .ftch_done(ftch_done),
        .\ftch_error_addr_reg[31]_0 (\ftch_error_addr_reg[31] ),
        .\ftch_error_addr_reg[63]_0 (\ftch_error_addr_reg[63] ),
        .\ftch_error_addr_reg[63]_1 (Q),
        .\ftch_error_addr_reg[63]_2 (\ftch_error_addr_reg[63]_0 ),
        .\ftch_error_addr_reg[6]_0 (ftch_error_reg),
        .ftch_error_capture(ftch_error_capture),
        .ftch_slverr(ftch_slverr),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sg_ftch_error0(sg_ftch_error0),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_pntr
   (CO,
    ch1_sg_idle,
    ch1_use_crntdesc,
    Q,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ,
    cdma_tvect_out,
    m_axi_aclk,
    S,
    p_2_in_carry__1_0,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ,
    p_2_in_carry__1_1,
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0 ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 );
  output [0:0]CO;
  output ch1_sg_idle;
  output ch1_use_crntdesc;
  output [57:0]Q;
  input \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ;
  input [0:0]cdma_tvect_out;
  input m_axi_aclk;
  input [7:0]S;
  input [7:0]p_2_in_carry__1_0;
  input [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ;
  input [0:0]p_2_in_carry__1_1;
  input \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0 ;
  input [57:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 ;

  wire [0:0]CO;
  wire \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ;
  wire [57:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 ;
  wire [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ;
  wire \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0 ;
  wire [57:0]Q;
  wire [7:0]S;
  wire [0:0]cdma_tvect_out;
  wire ch1_run_stop_d1;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
  wire m_axi_aclk;
  wire p_2_in_carry__0_n_0;
  wire p_2_in_carry__0_n_1;
  wire p_2_in_carry__0_n_2;
  wire p_2_in_carry__0_n_3;
  wire p_2_in_carry__0_n_4;
  wire p_2_in_carry__0_n_5;
  wire p_2_in_carry__0_n_6;
  wire p_2_in_carry__0_n_7;
  wire [7:0]p_2_in_carry__1_0;
  wire [0:0]p_2_in_carry__1_1;
  wire p_2_in_carry__1_i_1_n_0;
  wire p_2_in_carry__1_n_5;
  wire p_2_in_carry__1_n_6;
  wire p_2_in_carry__1_n_7;
  wire p_2_in_carry_n_0;
  wire p_2_in_carry_n_1;
  wire p_2_in_carry_n_2;
  wire p_2_in_carry_n_3;
  wire p_2_in_carry_n_4;
  wire p_2_in_carry_n_5;
  wire p_2_in_carry_n_6;
  wire p_2_in_carry_n_7;
  wire [7:0]NLW_p_2_in_carry_O_UNCONNECTED;
  wire [7:0]NLW_p_2_in_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_p_2_in_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_p_2_in_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0 ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [4]),
        .Q(Q[4]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [5]),
        .Q(Q[5]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [6]),
        .Q(Q[6]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [7]),
        .Q(Q[7]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [8]),
        .Q(Q[8]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [9]),
        .Q(Q[9]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [10]),
        .Q(Q[10]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [11]),
        .Q(Q[11]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [12]),
        .Q(Q[12]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [13]),
        .Q(Q[13]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [14]),
        .Q(Q[14]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [15]),
        .Q(Q[15]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [16]),
        .Q(Q[16]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [17]),
        .Q(Q[17]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [18]),
        .Q(Q[18]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [19]),
        .Q(Q[19]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [20]),
        .Q(Q[20]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [21]),
        .Q(Q[21]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [22]),
        .Q(Q[22]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [23]),
        .Q(Q[23]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [24]),
        .Q(Q[24]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [25]),
        .Q(Q[25]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[32] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [26]),
        .Q(Q[26]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[33] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [27]),
        .Q(Q[27]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[34] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [28]),
        .Q(Q[28]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[35] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [29]),
        .Q(Q[29]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[36] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [30]),
        .Q(Q[30]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[37] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [31]),
        .Q(Q[31]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[38] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [32]),
        .Q(Q[32]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[39] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [33]),
        .Q(Q[33]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[40] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [34]),
        .Q(Q[34]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[41] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [35]),
        .Q(Q[35]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[42] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [36]),
        .Q(Q[36]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[43] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [37]),
        .Q(Q[37]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[44] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [38]),
        .Q(Q[38]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[45] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [39]),
        .Q(Q[39]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[46] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [40]),
        .Q(Q[40]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[47] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [41]),
        .Q(Q[41]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[48] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [42]),
        .Q(Q[42]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[49] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [43]),
        .Q(Q[43]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[50] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [44]),
        .Q(Q[44]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[51] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [45]),
        .Q(Q[45]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[52] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [46]),
        .Q(Q[46]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[53] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [47]),
        .Q(Q[47]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[54] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [48]),
        .Q(Q[48]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[55] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [49]),
        .Q(Q[49]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[56] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [50]),
        .Q(Q[50]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[57] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [51]),
        .Q(Q[51]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[58] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [52]),
        .Q(Q[52]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[59] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [53]),
        .Q(Q[53]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[60] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [54]),
        .Q(Q[54]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[61] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [55]),
        .Q(Q[55]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [56]),
        .Q(Q[56]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [57]),
        .Q(Q[57]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [0]),
        .Q(Q[0]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [1]),
        .Q(Q[1]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [2]),
        .Q(Q[2]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_1 [3]),
        .Q(Q[3]),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(cdma_tvect_out),
        .Q(ch1_run_stop_d1),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  FDRE \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ),
        .Q(ch1_sg_idle),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(cdma_tvect_out),
        .I2(ch1_run_stop_d1),
        .I3(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0 ),
        .O(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ),
        .Q(ch1_use_crntdesc),
        .R(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ));
  CARRY8 p_2_in_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_2_in_carry_n_0,p_2_in_carry_n_1,p_2_in_carry_n_2,p_2_in_carry_n_3,p_2_in_carry_n_4,p_2_in_carry_n_5,p_2_in_carry_n_6,p_2_in_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_2_in_carry_O_UNCONNECTED[7:0]),
        .S(S));
  CARRY8 p_2_in_carry__0
       (.CI(p_2_in_carry_n_0),
        .CI_TOP(1'b0),
        .CO({p_2_in_carry__0_n_0,p_2_in_carry__0_n_1,p_2_in_carry__0_n_2,p_2_in_carry__0_n_3,p_2_in_carry__0_n_4,p_2_in_carry__0_n_5,p_2_in_carry__0_n_6,p_2_in_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_2_in_carry__0_O_UNCONNECTED[7:0]),
        .S(p_2_in_carry__1_0));
  CARRY8 p_2_in_carry__1
       (.CI(p_2_in_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_2_in_carry__1_CO_UNCONNECTED[7:4],CO,p_2_in_carry__1_n_5,p_2_in_carry__1_n_6,p_2_in_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_2_in_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,p_2_in_carry__1_i_1_n_0,\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    p_2_in_carry__1_i_1
       (.I0(Q[57]),
        .I1(p_2_in_carry__1_1),
        .O(p_2_in_carry__1_i_1_n_0));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_q_mngr
   (ch1_ftch_queue_empty,
    ch1_ftch_pause,
    \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ,
    ftch_stale_desc,
    \GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] ,
    Q,
    sig_sg2sgcntlr_ftch_tdata_new,
    \GEN_MM2S.queue_empty_new_reg ,
    m_axi_aclk,
    \CURRENT_BD_64.current_bd_reg[63] ,
    \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1 ,
    sig_reg2sg_curdesc,
    ch1_use_crntdesc,
    m_axi_sg_rvalid,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ,
    D,
    sig_sgcntlr2sg_desc_flush,
    m_axi_sg_rdata,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_1 ,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_2 ,
    E,
    \CURRENT_BD_64.current_bd_reg[63]_0 ,
    \GEN_MM2S.reg1_reg[121] ,
    \GEN_MM2S.queue_dout_new_reg[121] ,
    \counter_reg[1]_0 );
  output ch1_ftch_queue_empty;
  output ch1_ftch_pause;
  output \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ;
  output ftch_stale_desc;
  output [57:0]\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] ;
  output [0:0]Q;
  output [211:0]sig_sg2sgcntlr_ftch_tdata_new;
  input \GEN_MM2S.queue_empty_new_reg ;
  input m_axi_aclk;
  input \CURRENT_BD_64.current_bd_reg[63] ;
  input \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1 ;
  input [57:0]sig_reg2sg_curdesc;
  input ch1_use_crntdesc;
  input m_axi_sg_rvalid;
  input \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  input [0:0]D;
  input sig_sgcntlr2sg_desc_flush;
  input [31:0]m_axi_sg_rdata;
  input \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_1 ;
  input [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_2 ;
  input [0:0]E;
  input [57:0]\CURRENT_BD_64.current_bd_reg[63]_0 ;
  input [0:0]\GEN_MM2S.reg1_reg[121] ;
  input [0:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  input [0:0]\counter_reg[1]_0 ;

  wire \CURRENT_BD_64.current_bd_reg[63] ;
  wire [57:0]\CURRENT_BD_64.current_bd_reg[63]_0 ;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  wire \GEN_MM2S.queue_empty_new_reg ;
  wire [0:0]\GEN_MM2S.reg1_reg[121] ;
  wire [57:0]\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0 ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0 ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3_n_0 ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_1 ;
  wire [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_2 ;
  wire \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ;
  wire \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1 ;
  wire [31:0]\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg ;
  wire [0:0]Q;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_use_crntdesc;
  wire [0:0]\counter_reg[1]_0 ;
  wire \counter_reg_n_0_[0] ;
  wire \counter_reg_n_0_[4] ;
  wire \counter_reg_n_0_[5] ;
  wire ftch_stale_desc;
  wire [63:0]ftch_tdata_new_64;
  wire lsbnxtdesc_tready;
  wire m_axi_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire msbnxtdesc_tready;
  wire [31:6]nxtdesc_int_reg;
  wire p_0_in4_in;
  wire p_0_in5_in;
  wire p_1_in;
  wire p_1_in0;
  wire [63:0]p_3_out;
  wire [57:0]sig_reg2sg_curdesc;
  wire [211:0]sig_sg2sgcntlr_ftch_tdata_new;
  wire sig_sgcntlr2sg_desc_flush;

  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[0] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[0]),
        .Q(ftch_tdata_new_64[0]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[10] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[10]),
        .Q(ftch_tdata_new_64[10]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[11] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[11]),
        .Q(ftch_tdata_new_64[11]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[12] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[12]),
        .Q(ftch_tdata_new_64[12]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[13] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[13]),
        .Q(ftch_tdata_new_64[13]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[14] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[14]),
        .Q(ftch_tdata_new_64[14]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[15] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[15]),
        .Q(ftch_tdata_new_64[15]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[16] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[16]),
        .Q(ftch_tdata_new_64[16]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[17] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[17]),
        .Q(ftch_tdata_new_64[17]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[18] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[18]),
        .Q(ftch_tdata_new_64[18]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[19] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[19]),
        .Q(ftch_tdata_new_64[19]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[1] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[1]),
        .Q(ftch_tdata_new_64[1]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[20] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[20]),
        .Q(ftch_tdata_new_64[20]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[21] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[21]),
        .Q(ftch_tdata_new_64[21]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[22] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[22]),
        .Q(ftch_tdata_new_64[22]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[23] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[23]),
        .Q(ftch_tdata_new_64[23]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[24] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[24]),
        .Q(ftch_tdata_new_64[24]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[25] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[25]),
        .Q(ftch_tdata_new_64[25]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[26] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[26]),
        .Q(ftch_tdata_new_64[26]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[27] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[27]),
        .Q(ftch_tdata_new_64[27]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[28] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[28]),
        .Q(ftch_tdata_new_64[28]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[29] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[29]),
        .Q(ftch_tdata_new_64[29]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[2] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[2]),
        .Q(ftch_tdata_new_64[2]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[30] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[30]),
        .Q(ftch_tdata_new_64[30]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[31] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[31]),
        .Q(ftch_tdata_new_64[31]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[3] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[3]),
        .Q(ftch_tdata_new_64[3]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[4] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[4]),
        .Q(ftch_tdata_new_64[4]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[5] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[5]),
        .Q(ftch_tdata_new_64[5]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[6] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[6]),
        .Q(ftch_tdata_new_64[6]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[7] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[7]),
        .Q(ftch_tdata_new_64[7]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[8] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[8]),
        .Q(ftch_tdata_new_64[8]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT.data_concat_64_reg[9] 
       (.C(m_axi_aclk),
        .CE(p_1_in0),
        .D(m_axi_sg_rdata[9]),
        .Q(ftch_tdata_new_64[9]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[0] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[0]),
        .Q(ftch_tdata_new_64[32]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[10] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[10]),
        .Q(ftch_tdata_new_64[42]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[11] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[11]),
        .Q(ftch_tdata_new_64[43]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[12] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[12]),
        .Q(ftch_tdata_new_64[44]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[13] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[13]),
        .Q(ftch_tdata_new_64[45]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[14] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[14]),
        .Q(ftch_tdata_new_64[46]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[15] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[15]),
        .Q(ftch_tdata_new_64[47]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[16] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[16]),
        .Q(ftch_tdata_new_64[48]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[17] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[17]),
        .Q(ftch_tdata_new_64[49]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[18] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[18]),
        .Q(ftch_tdata_new_64[50]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[19] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[19]),
        .Q(ftch_tdata_new_64[51]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[1] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[1]),
        .Q(ftch_tdata_new_64[33]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[20] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[20]),
        .Q(ftch_tdata_new_64[52]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[21] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[21]),
        .Q(ftch_tdata_new_64[53]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[22] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[22]),
        .Q(ftch_tdata_new_64[54]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[23] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[23]),
        .Q(ftch_tdata_new_64[55]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[24] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[24]),
        .Q(ftch_tdata_new_64[56]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[25] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[25]),
        .Q(ftch_tdata_new_64[57]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[26] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[26]),
        .Q(ftch_tdata_new_64[58]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[27] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[27]),
        .Q(ftch_tdata_new_64[59]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[28] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[28]),
        .Q(ftch_tdata_new_64[60]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[29] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[29]),
        .Q(ftch_tdata_new_64[61]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[2] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[2]),
        .Q(ftch_tdata_new_64[34]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[30] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[30]),
        .Q(ftch_tdata_new_64[62]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[31] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[31]),
        .Q(ftch_tdata_new_64[63]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[3] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[3]),
        .Q(ftch_tdata_new_64[35]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[4] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[4]),
        .Q(ftch_tdata_new_64[36]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[5] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[5]),
        .Q(ftch_tdata_new_64[37]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[6] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[6]),
        .Q(ftch_tdata_new_64[38]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[7] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[7]),
        .Q(ftch_tdata_new_64[39]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[8] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[8]),
        .Q(ftch_tdata_new_64[40]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.CDMA_ADDR_64BIT.data_concat_64_cdma_reg[9] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[5] ),
        .D(m_axi_sg_rdata[9]),
        .Q(ftch_tdata_new_64[41]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[32] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[0]),
        .Q(p_3_out[32]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[33] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[1]),
        .Q(p_3_out[33]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[34] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[2]),
        .Q(p_3_out[34]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[35] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[3]),
        .Q(p_3_out[35]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[36] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[4]),
        .Q(p_3_out[36]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[37] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[5]),
        .Q(p_3_out[37]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[38] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[6]),
        .Q(p_3_out[38]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[39] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[7]),
        .Q(p_3_out[39]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[40] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[8]),
        .Q(p_3_out[40]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[41] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[9]),
        .Q(p_3_out[41]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[42] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[10]),
        .Q(p_3_out[42]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[43] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[11]),
        .Q(p_3_out[43]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[44] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[12]),
        .Q(p_3_out[44]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[45] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[13]),
        .Q(p_3_out[45]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[46] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[14]),
        .Q(p_3_out[46]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[47] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[15]),
        .Q(p_3_out[47]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[48] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[16]),
        .Q(p_3_out[48]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[49] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[17]),
        .Q(p_3_out[49]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[50] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[18]),
        .Q(p_3_out[50]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[51] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[19]),
        .Q(p_3_out[51]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[52] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[20]),
        .Q(p_3_out[52]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[53] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[21]),
        .Q(p_3_out[53]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[54] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[22]),
        .Q(p_3_out[54]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[55] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[23]),
        .Q(p_3_out[55]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[56] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[24]),
        .Q(p_3_out[56]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[57] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[25]),
        .Q(p_3_out[57]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[58] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[26]),
        .Q(p_3_out[58]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[59] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[27]),
        .Q(p_3_out[59]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[60] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[28]),
        .Q(p_3_out[60]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[61] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[29]),
        .Q(p_3_out[61]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[62] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[30]),
        .Q(p_3_out[62]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[63] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[31]),
        .Q(p_3_out[63]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 
       (.I0(sig_reg2sg_curdesc[4]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[10]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 
       (.I0(sig_reg2sg_curdesc[5]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[11]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 
       (.I0(sig_reg2sg_curdesc[6]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[12]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 
       (.I0(sig_reg2sg_curdesc[7]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[13]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 
       (.I0(sig_reg2sg_curdesc[8]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[14]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 
       (.I0(sig_reg2sg_curdesc[9]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[15]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 
       (.I0(sig_reg2sg_curdesc[10]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[16]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 
       (.I0(sig_reg2sg_curdesc[11]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[17]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 
       (.I0(sig_reg2sg_curdesc[12]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[18]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 
       (.I0(sig_reg2sg_curdesc[13]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[19]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 
       (.I0(sig_reg2sg_curdesc[14]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[20]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 
       (.I0(sig_reg2sg_curdesc[15]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[21]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 
       (.I0(sig_reg2sg_curdesc[16]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[22]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 
       (.I0(sig_reg2sg_curdesc[17]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[23]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 
       (.I0(sig_reg2sg_curdesc[18]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[24]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 
       (.I0(sig_reg2sg_curdesc[19]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[25]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 
       (.I0(sig_reg2sg_curdesc[20]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[26]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 
       (.I0(sig_reg2sg_curdesc[21]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[27]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 
       (.I0(sig_reg2sg_curdesc[22]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[28]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 
       (.I0(sig_reg2sg_curdesc[23]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[29]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 
       (.I0(sig_reg2sg_curdesc[24]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[30]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 
       (.I0(sig_reg2sg_curdesc[25]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[31]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[32]_i_1 
       (.I0(sig_reg2sg_curdesc[26]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [0]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[33]_i_1 
       (.I0(sig_reg2sg_curdesc[27]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [1]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[34]_i_1 
       (.I0(sig_reg2sg_curdesc[28]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [2]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[35]_i_1 
       (.I0(sig_reg2sg_curdesc[29]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [3]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[36]_i_1 
       (.I0(sig_reg2sg_curdesc[30]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [4]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[37]_i_1 
       (.I0(sig_reg2sg_curdesc[31]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [5]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [31]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[38]_i_1 
       (.I0(sig_reg2sg_curdesc[32]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [6]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [32]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[39]_i_1 
       (.I0(sig_reg2sg_curdesc[33]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [7]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [33]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[40]_i_1 
       (.I0(sig_reg2sg_curdesc[34]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [8]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [34]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[41]_i_1 
       (.I0(sig_reg2sg_curdesc[35]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [9]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [35]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[42]_i_1 
       (.I0(sig_reg2sg_curdesc[36]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [10]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [36]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[43]_i_1 
       (.I0(sig_reg2sg_curdesc[37]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [11]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [37]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[44]_i_1 
       (.I0(sig_reg2sg_curdesc[38]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [12]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [38]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[45]_i_1 
       (.I0(sig_reg2sg_curdesc[39]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [13]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [39]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[46]_i_1 
       (.I0(sig_reg2sg_curdesc[40]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [14]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [40]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[47]_i_1 
       (.I0(sig_reg2sg_curdesc[41]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [15]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [41]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[48]_i_1 
       (.I0(sig_reg2sg_curdesc[42]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [16]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [42]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[49]_i_1 
       (.I0(sig_reg2sg_curdesc[43]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [17]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [43]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[50]_i_1 
       (.I0(sig_reg2sg_curdesc[44]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [18]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [44]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[51]_i_1 
       (.I0(sig_reg2sg_curdesc[45]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [19]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [45]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[52]_i_1 
       (.I0(sig_reg2sg_curdesc[46]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [20]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [46]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[53]_i_1 
       (.I0(sig_reg2sg_curdesc[47]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [21]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [47]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[54]_i_1 
       (.I0(sig_reg2sg_curdesc[48]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [22]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [48]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[55]_i_1 
       (.I0(sig_reg2sg_curdesc[49]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [23]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [49]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[56]_i_1 
       (.I0(sig_reg2sg_curdesc[50]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [24]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [50]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[57]_i_1 
       (.I0(sig_reg2sg_curdesc[51]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [25]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [51]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[58]_i_1 
       (.I0(sig_reg2sg_curdesc[52]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [26]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [52]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[59]_i_1 
       (.I0(sig_reg2sg_curdesc[53]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [27]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [53]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[60]_i_1 
       (.I0(sig_reg2sg_curdesc[54]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [28]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [54]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[61]_i_1 
       (.I0(sig_reg2sg_curdesc[55]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [29]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [55]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[62]_i_1 
       (.I0(sig_reg2sg_curdesc[56]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [30]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [56]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_2 
       (.I0(sig_reg2sg_curdesc[57]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [31]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [57]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 
       (.I0(sig_reg2sg_curdesc[0]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[6]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 
       (.I0(sig_reg2sg_curdesc[1]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[7]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 
       (.I0(sig_reg2sg_curdesc[2]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[8]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 
       (.I0(sig_reg2sg_curdesc[3]),
        .I1(ch1_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc_int_reg[9]),
        .O(\GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] [3]));
  nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_queue \GEN_QUEUE.FTCH_QUEUE_I 
       (.\CURRENT_BD_64.current_bd_reg[63]_0 (\CURRENT_BD_64.current_bd_reg[63] ),
        .\CURRENT_BD_64.current_bd_reg[63]_1 (\CURRENT_BD_64.current_bd_reg[63]_0 ),
        .D(D),
        .E(E),
        .\GEN_MM2S.queue_dout_new_reg[121]_0 (\GEN_MM2S.queue_dout_new_reg[121] ),
        .\GEN_MM2S.queue_empty_new_reg_0 (\GEN_MM2S.queue_empty_new_reg ),
        .\GEN_MM2S.reg1_64_reg[63]_0 (ftch_tdata_new_64),
        .\GEN_MM2S.reg1_reg[121]_0 (\GEN_MM2S.reg1_reg[121] ),
        .\GEN_MM2S.reg1_reg[63]_0 (p_3_out),
        .Q(p_0_in4_in),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata[25:0]),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .sig_sg2sgcntlr_ftch_tdata_new(sig_sg2sgcntlr_ftch_tdata_new));
  LUT6 #(
    .INIT(64'hAAAA80008A008000)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 
       (.I0(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0 ),
        .I1(m_axi_sg_rvalid),
        .I2(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3_n_0 ),
        .I3(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ),
        .I4(D),
        .I5(sig_sgcntlr2sg_desc_flush),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 
       (.I0(m_axi_sg_rvalid),
        .I1(p_0_in5_in),
        .I2(m_axi_sg_rdata[31]),
        .I3(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_1 ),
        .I4(D),
        .I5(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_2 ),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3 
       (.I0(\counter_reg_n_0_[0] ),
        .I1(Q),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3_n_0 ));
  FDRE \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0 ),
        .Q(ftch_stale_desc),
        .R(1'b0));
  FDRE \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1 ),
        .Q(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0 ),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_UPPER_MSB_NXTDESC.nxtdesc_int[63]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(Q),
        .O(msbnxtdesc_tready));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[32] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[0]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [0]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[33] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[1]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [1]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[34] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[2]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [2]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[35] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[3]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [3]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[36] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[4]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [4]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[37] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[5]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [5]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[38] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[6]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [6]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[39] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[7]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [7]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[40] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[8]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [8]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[41] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[9]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [9]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[42] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[10]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [10]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[43] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[11]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [11]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[44] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[12]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [12]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[45] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[13]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [13]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[46] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[14]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [14]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[47] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[15]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [15]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[48] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[16]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [16]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[49] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[17]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [17]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[50] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[18]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [18]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[51] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[19]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [19]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[52] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[20]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [20]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[53] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[21]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [21]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[54] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[22]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [22]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[55] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[23]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [23]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[56] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[24]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [24]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[57] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[25]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [25]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[58] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[26]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [26]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[59] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[27]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [27]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[60] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[28]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [28]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[61] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[29]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [29]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[62] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[30]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [30]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg[63] 
       (.C(m_axi_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[31]),
        .Q(\GEN_UPPER_MSB_NXTDESC.nxtdesc_int_reg [31]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDSE \counter_reg[0] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(1'b0),
        .Q(\counter_reg_n_0_[0] ),
        .S(\counter_reg[1]_0 ));
  FDRE \counter_reg[1] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[0] ),
        .Q(Q),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[2] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(Q),
        .Q(p_1_in),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[3] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_1_in),
        .Q(p_1_in0),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[4] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_1_in0),
        .Q(\counter_reg_n_0_[4] ),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[5] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[4] ),
        .Q(\counter_reg_n_0_[5] ),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[6] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[5] ),
        .Q(p_0_in4_in),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[7] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_0_in4_in),
        .Q(p_0_in5_in),
        .R(\counter_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[0] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[0]),
        .Q(p_3_out[0]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[10] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[10]),
        .Q(p_3_out[10]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[11] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[11]),
        .Q(p_3_out[11]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[12] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[12]),
        .Q(p_3_out[12]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[13] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[13]),
        .Q(p_3_out[13]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[14] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[14]),
        .Q(p_3_out[14]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[15] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[15]),
        .Q(p_3_out[15]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[16] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[16]),
        .Q(p_3_out[16]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[17] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[17]),
        .Q(p_3_out[17]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[18] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[18]),
        .Q(p_3_out[18]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[19] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[19]),
        .Q(p_3_out[19]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[1] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[1]),
        .Q(p_3_out[1]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[20] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[20]),
        .Q(p_3_out[20]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[21] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[21]),
        .Q(p_3_out[21]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[22] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[22]),
        .Q(p_3_out[22]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[23] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[23]),
        .Q(p_3_out[23]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[24] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[24]),
        .Q(p_3_out[24]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[25] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[25]),
        .Q(p_3_out[25]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[26] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[26]),
        .Q(p_3_out[26]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[27] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[27]),
        .Q(p_3_out[27]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[28] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[28]),
        .Q(p_3_out[28]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[29] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[29]),
        .Q(p_3_out[29]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[2] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[2]),
        .Q(p_3_out[2]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[30] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[30]),
        .Q(p_3_out[30]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[31] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[31]),
        .Q(p_3_out[31]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[3] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[3]),
        .Q(p_3_out[3]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[4] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[4]),
        .Q(p_3_out[4]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[5] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[5]),
        .Q(p_3_out[5]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[6] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[6]),
        .Q(p_3_out[6]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[7] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[7]),
        .Q(p_3_out[7]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[8] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[8]),
        .Q(p_3_out[8]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[9] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[9]),
        .Q(p_3_out[9]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  LUT2 #(
    .INIT(4'h8)) 
    \nxtdesc_int[31]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(\counter_reg_n_0_[0] ),
        .O(lsbnxtdesc_tready));
  FDRE \nxtdesc_int_reg[10] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[10]),
        .Q(nxtdesc_int_reg[10]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[11] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[11]),
        .Q(nxtdesc_int_reg[11]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[12] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[12]),
        .Q(nxtdesc_int_reg[12]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[13] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[13]),
        .Q(nxtdesc_int_reg[13]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[14] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[14]),
        .Q(nxtdesc_int_reg[14]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[15] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[15]),
        .Q(nxtdesc_int_reg[15]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[16] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[16]),
        .Q(nxtdesc_int_reg[16]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[17] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[17]),
        .Q(nxtdesc_int_reg[17]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[18] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[18]),
        .Q(nxtdesc_int_reg[18]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[19] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[19]),
        .Q(nxtdesc_int_reg[19]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[20] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[20]),
        .Q(nxtdesc_int_reg[20]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[21] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[21]),
        .Q(nxtdesc_int_reg[21]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[22] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[22]),
        .Q(nxtdesc_int_reg[22]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[23] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[23]),
        .Q(nxtdesc_int_reg[23]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[24] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[24]),
        .Q(nxtdesc_int_reg[24]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[25] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[25]),
        .Q(nxtdesc_int_reg[25]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[26] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[26]),
        .Q(nxtdesc_int_reg[26]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[27] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[27]),
        .Q(nxtdesc_int_reg[27]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[28] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[28]),
        .Q(nxtdesc_int_reg[28]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[29] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[29]),
        .Q(nxtdesc_int_reg[29]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[30] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[30]),
        .Q(nxtdesc_int_reg[30]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[31] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[31]),
        .Q(nxtdesc_int_reg[31]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[6] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[6]),
        .Q(nxtdesc_int_reg[6]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[7] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[7]),
        .Q(nxtdesc_int_reg[7]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[8] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[8]),
        .Q(nxtdesc_int_reg[8]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
  FDRE \nxtdesc_int_reg[9] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[9]),
        .Q(nxtdesc_int_reg[9]),
        .R(\CURRENT_BD_64.current_bd_reg[63] ));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_queue
   (ch1_ftch_queue_empty,
    ch1_ftch_pause,
    sig_sg2sgcntlr_ftch_tdata_new,
    \GEN_MM2S.queue_empty_new_reg_0 ,
    m_axi_aclk,
    m_axi_sg_rvalid,
    D,
    Q,
    \CURRENT_BD_64.current_bd_reg[63]_0 ,
    E,
    \CURRENT_BD_64.current_bd_reg[63]_1 ,
    \GEN_MM2S.reg1_reg[121]_0 ,
    m_axi_sg_rdata,
    \GEN_MM2S.reg1_reg[63]_0 ,
    \GEN_MM2S.queue_dout_new_reg[121]_0 ,
    \GEN_MM2S.reg1_64_reg[63]_0 );
  output ch1_ftch_queue_empty;
  output ch1_ftch_pause;
  output [211:0]sig_sg2sgcntlr_ftch_tdata_new;
  input \GEN_MM2S.queue_empty_new_reg_0 ;
  input m_axi_aclk;
  input m_axi_sg_rvalid;
  input [0:0]D;
  input [0:0]Q;
  input \CURRENT_BD_64.current_bd_reg[63]_0 ;
  input [0:0]E;
  input [57:0]\CURRENT_BD_64.current_bd_reg[63]_1 ;
  input [0:0]\GEN_MM2S.reg1_reg[121]_0 ;
  input [25:0]m_axi_sg_rdata;
  input [63:0]\GEN_MM2S.reg1_reg[63]_0 ;
  input [0:0]\GEN_MM2S.queue_dout_new_reg[121]_0 ;
  input [63:0]\GEN_MM2S.reg1_64_reg[63]_0 ;

  wire \CURRENT_BD_64.current_bd_reg[63]_0 ;
  wire [57:0]\CURRENT_BD_64.current_bd_reg[63]_1 ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[10] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[11] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[12] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[13] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[14] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[15] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[16] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[17] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[18] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[19] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[20] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[21] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[22] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[23] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[24] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[25] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[26] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[27] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[28] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[29] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[30] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[31] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[6] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[7] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[8] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[9] ;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_MM2S.queue_dout_new_reg[121]_0 ;
  wire \GEN_MM2S.queue_empty_new_reg_0 ;
  wire [63:0]\GEN_MM2S.reg1_64_reg[63]_0 ;
  wire [0:0]\GEN_MM2S.reg1_reg[121]_0 ;
  wire [63:0]\GEN_MM2S.reg1_reg[63]_0 ;
  wire [0:0]Q;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire [31:0]ftch_tdata_new_bd;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire queue_wren_new;
  wire [121:0]reg1;
  wire [63:0]reg1_64;
  wire [31:0]reg1_bd_64;
  wire [211:0]sig_sg2sgcntlr_ftch_tdata_new;

  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [4]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[10] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [5]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[11] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [6]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[12] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [7]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[13] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [8]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[14] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [9]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[15] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [10]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[16] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [11]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[17] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [12]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[18] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [13]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[19] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [14]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[20] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [15]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[21] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [16]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[22] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [17]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[23] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [18]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[24] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [19]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[25] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [20]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[26] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [21]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[27] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [22]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[28] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [23]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[29] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [24]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[30] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [25]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[31] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[32] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [26]),
        .Q(ftch_tdata_new_bd[0]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[33] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [27]),
        .Q(ftch_tdata_new_bd[1]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[34] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [28]),
        .Q(ftch_tdata_new_bd[2]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[35] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [29]),
        .Q(ftch_tdata_new_bd[3]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[36] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [30]),
        .Q(ftch_tdata_new_bd[4]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[37] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [31]),
        .Q(ftch_tdata_new_bd[5]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[38] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [32]),
        .Q(ftch_tdata_new_bd[6]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[39] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [33]),
        .Q(ftch_tdata_new_bd[7]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[40] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [34]),
        .Q(ftch_tdata_new_bd[8]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[41] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [35]),
        .Q(ftch_tdata_new_bd[9]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[42] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [36]),
        .Q(ftch_tdata_new_bd[10]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[43] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [37]),
        .Q(ftch_tdata_new_bd[11]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[44] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [38]),
        .Q(ftch_tdata_new_bd[12]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[45] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [39]),
        .Q(ftch_tdata_new_bd[13]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[46] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [40]),
        .Q(ftch_tdata_new_bd[14]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[47] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [41]),
        .Q(ftch_tdata_new_bd[15]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[48] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [42]),
        .Q(ftch_tdata_new_bd[16]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[49] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [43]),
        .Q(ftch_tdata_new_bd[17]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[50] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [44]),
        .Q(ftch_tdata_new_bd[18]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[51] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [45]),
        .Q(ftch_tdata_new_bd[19]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[52] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [46]),
        .Q(ftch_tdata_new_bd[20]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[53] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [47]),
        .Q(ftch_tdata_new_bd[21]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[54] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [48]),
        .Q(ftch_tdata_new_bd[22]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[55] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [49]),
        .Q(ftch_tdata_new_bd[23]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[56] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [50]),
        .Q(ftch_tdata_new_bd[24]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[57] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [51]),
        .Q(ftch_tdata_new_bd[25]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[58] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [52]),
        .Q(ftch_tdata_new_bd[26]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[59] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [53]),
        .Q(ftch_tdata_new_bd[27]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[60] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [54]),
        .Q(ftch_tdata_new_bd[28]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[61] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [55]),
        .Q(ftch_tdata_new_bd[29]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[62] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [56]),
        .Q(ftch_tdata_new_bd[30]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[63] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [57]),
        .Q(ftch_tdata_new_bd[31]),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [0]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[6] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [1]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[7] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [2]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[8] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_1 [3]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[9] ),
        .R(\CURRENT_BD_64.current_bd_reg[63]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[0]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[116]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[10]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[126]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[11]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[127]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[12]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[128]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[13]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[129]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[14]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[130]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[15]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[131]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[16]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[132]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[17]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[133]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[18]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[134]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[19]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[135]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[1]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[117]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[20]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[136]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[21]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[137]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[22]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[138]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[23]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[139]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[24]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[140]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[25]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[141]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[26]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[142]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[27]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[143]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[28]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[144]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[29]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[145]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[2]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[118]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[30]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[146]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[31]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[147]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[32] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[32]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[148]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[33] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[33]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[149]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[34] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[34]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[150]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[35] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[35]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[151]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[36] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[36]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[152]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[37] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[37]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[153]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[38] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[38]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[154]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[39] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[39]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[155]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[3]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[119]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[40] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[40]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[156]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[41] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[41]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[157]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[42] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[42]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[158]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[43] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[43]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[159]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[44] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[44]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[160]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[45] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[45]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[161]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[46] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[46]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[162]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[47] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[47]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[163]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[48] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[48]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[164]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[49] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[49]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[165]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[4]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[120]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[50] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[50]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[166]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[51] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[51]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[167]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[52] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[52]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[168]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[53] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[53]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[169]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[54] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[54]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[170]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[55] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[55]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[171]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[56] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[56]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[172]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[57] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[57]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[173]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[58] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[58]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[174]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[59] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[59]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[175]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[5]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[121]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[60] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[60]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[176]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[61] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[61]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[177]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[62] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[62]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[178]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[63] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[63]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[179]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[6]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[122]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[7]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[123]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[8]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[124]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_64[9]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[125]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[0]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[180]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[10]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[190]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[11]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[191]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[12]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[192]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[13]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[193]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[14]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[194]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[15]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[195]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[16]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[196]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[17]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[197]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[18]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[198]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[19]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[199]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[1]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[181]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[20]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[200]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[21]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[201]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[22]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[202]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[23]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[203]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[24]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[204]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[25]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[205]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[26]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[206]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[27]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[207]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[28]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[208]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[29]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[209]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[2]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[182]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[30]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[210]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[31]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[211]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[3]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[183]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[4]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[184]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[5]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[185]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[6]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[186]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[7]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[187]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[8]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[188]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1_bd_64[9]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[189]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[0]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[0]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[100] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[100]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[94]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[101] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[101]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[95]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[102] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[102]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[96]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[103] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[103]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[97]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[104] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[104]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[98]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[105] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[105]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[99]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[106] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[106]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[100]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[107] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[107]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[101]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[108] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[108]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[102]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[109] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[109]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[103]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[10]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[10]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[110] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[110]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[104]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[111] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[111]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[105]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[112] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[112]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[106]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[113] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[113]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[107]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[114] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[114]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[108]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[115] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[115]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[109]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[116] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[116]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[110]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[117] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[117]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[111]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[118] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[118]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[112]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[119] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[119]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[113]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[11]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[11]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[120] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[120]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[114]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[121] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[121]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[115]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[12]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[12]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[13]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[13]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[14]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[14]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[15]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[15]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[16]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[16]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[17]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[17]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[18]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[18]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[19]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[19]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[1]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[1]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[20]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[20]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[21]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[21]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[22]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[22]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[23]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[23]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[24]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[24]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[25]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[25]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[26]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[26]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[27]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[27]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[28]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[28]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[29]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[29]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[2]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[2]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[30]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[30]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[31]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[31]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[32] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[32]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[32]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[33] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[33]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[33]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[34] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[34]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[34]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[35] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[35]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[35]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[36] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[36]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[36]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[37] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[37]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[37]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[38] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[38]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[38]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[39] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[39]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[39]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[3]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[3]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[40] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[40]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[40]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[41] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[41]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[41]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[42] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[42]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[42]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[43] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[43]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[43]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[44] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[44]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[44]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[45] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[45]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[45]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[46] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[46]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[46]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[47] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[47]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[47]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[48] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[48]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[48]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[49] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[49]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[49]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[4]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[4]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[50] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[50]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[50]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[51] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[51]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[51]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[52] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[52]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[52]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[53] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[53]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[53]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[54] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[54]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[54]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[55] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[55]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[55]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[56] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[56]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[56]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[57] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[57]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[57]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[58] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[58]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[58]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[59] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[59]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[59]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[5]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[5]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[60] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[60]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[60]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[61] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[61]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[61]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[62] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[62]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[62]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[63] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[63]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[63]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[64] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[64]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[64]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[65] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[65]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[65]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[66] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[66]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[66]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[67] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[67]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[67]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[68] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[68]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[68]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[69] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[69]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[69]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[6]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[6]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[70] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[70]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[70]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[71] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[71]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[71]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[72] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[72]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[72]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[73] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[73]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[73]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[74] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[74]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[74]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[75] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[75]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[75]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[76] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[76]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[76]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[77] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[77]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[77]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[78] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[78]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[78]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[79] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[79]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[79]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[7]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[7]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[80] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[80]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[80]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[81] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[81]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[81]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[82] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[82]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[82]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[83] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[83]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[83]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[84] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[84]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[84]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[85] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[85]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[85]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[86] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[86]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[86]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[87] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[87]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[87]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[88] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[88]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[88]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[89] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[89]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[89]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[8]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[8]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[96] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[96]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[90]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[97] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[97]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[91]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[98] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[98]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[92]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[99] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[99]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[93]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[121]_0 ),
        .D(reg1[9]),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[9]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_MM2S.queue_empty_new_i_2 
       (.I0(ch1_ftch_pause),
        .I1(m_axi_sg_rvalid),
        .I2(D),
        .I3(Q),
        .O(queue_wren_new));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_empty_new_reg 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(1'b0),
        .Q(ch1_ftch_queue_empty),
        .S(\GEN_MM2S.queue_empty_new_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_full_new_reg 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(queue_wren_new),
        .Q(ch1_ftch_pause),
        .R(\GEN_MM2S.queue_empty_new_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[0] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [0]),
        .Q(reg1_64[0]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[10] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [10]),
        .Q(reg1_64[10]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[11] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [11]),
        .Q(reg1_64[11]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[12] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [12]),
        .Q(reg1_64[12]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[13] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [13]),
        .Q(reg1_64[13]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[14] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [14]),
        .Q(reg1_64[14]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[15] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [15]),
        .Q(reg1_64[15]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[16] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [16]),
        .Q(reg1_64[16]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[17] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [17]),
        .Q(reg1_64[17]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[18] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [18]),
        .Q(reg1_64[18]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[19] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [19]),
        .Q(reg1_64[19]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[1] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [1]),
        .Q(reg1_64[1]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[20] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [20]),
        .Q(reg1_64[20]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[21] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [21]),
        .Q(reg1_64[21]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[22] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [22]),
        .Q(reg1_64[22]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[23] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [23]),
        .Q(reg1_64[23]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[24] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [24]),
        .Q(reg1_64[24]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[25] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [25]),
        .Q(reg1_64[25]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[26] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [26]),
        .Q(reg1_64[26]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[27] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [27]),
        .Q(reg1_64[27]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[28] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [28]),
        .Q(reg1_64[28]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[29] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [29]),
        .Q(reg1_64[29]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[2] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [2]),
        .Q(reg1_64[2]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[30] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [30]),
        .Q(reg1_64[30]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[31] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [31]),
        .Q(reg1_64[31]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[32] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [32]),
        .Q(reg1_64[32]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[33] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [33]),
        .Q(reg1_64[33]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[34] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [34]),
        .Q(reg1_64[34]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[35] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [35]),
        .Q(reg1_64[35]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[36] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [36]),
        .Q(reg1_64[36]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[37] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [37]),
        .Q(reg1_64[37]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[38] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [38]),
        .Q(reg1_64[38]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[39] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [39]),
        .Q(reg1_64[39]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[3] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [3]),
        .Q(reg1_64[3]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[40] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [40]),
        .Q(reg1_64[40]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[41] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [41]),
        .Q(reg1_64[41]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[42] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [42]),
        .Q(reg1_64[42]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[43] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [43]),
        .Q(reg1_64[43]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[44] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [44]),
        .Q(reg1_64[44]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[45] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [45]),
        .Q(reg1_64[45]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[46] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [46]),
        .Q(reg1_64[46]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[47] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [47]),
        .Q(reg1_64[47]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[48] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [48]),
        .Q(reg1_64[48]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[49] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [49]),
        .Q(reg1_64[49]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[4] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [4]),
        .Q(reg1_64[4]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[50] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [50]),
        .Q(reg1_64[50]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[51] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [51]),
        .Q(reg1_64[51]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[52] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [52]),
        .Q(reg1_64[52]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[53] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [53]),
        .Q(reg1_64[53]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[54] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [54]),
        .Q(reg1_64[54]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[55] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [55]),
        .Q(reg1_64[55]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[56] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [56]),
        .Q(reg1_64[56]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[57] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [57]),
        .Q(reg1_64[57]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[58] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [58]),
        .Q(reg1_64[58]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[59] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [59]),
        .Q(reg1_64[59]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[5] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [5]),
        .Q(reg1_64[5]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[60] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [60]),
        .Q(reg1_64[60]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[61] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [61]),
        .Q(reg1_64[61]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[62] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [62]),
        .Q(reg1_64[62]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[63] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [63]),
        .Q(reg1_64[63]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[6] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [6]),
        .Q(reg1_64[6]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[7] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [7]),
        .Q(reg1_64[7]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[8] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [8]),
        .Q(reg1_64[8]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[9] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[63]_0 [9]),
        .Q(reg1_64[9]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[0] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[0]),
        .Q(reg1_bd_64[0]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[10] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[10]),
        .Q(reg1_bd_64[10]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[11] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[11]),
        .Q(reg1_bd_64[11]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[12] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[12]),
        .Q(reg1_bd_64[12]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[13] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[13]),
        .Q(reg1_bd_64[13]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[14] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[14]),
        .Q(reg1_bd_64[14]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[15] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[15]),
        .Q(reg1_bd_64[15]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[16] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[16]),
        .Q(reg1_bd_64[16]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[17] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[17]),
        .Q(reg1_bd_64[17]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[18] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[18]),
        .Q(reg1_bd_64[18]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[19] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[19]),
        .Q(reg1_bd_64[19]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[1] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[1]),
        .Q(reg1_bd_64[1]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[20] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[20]),
        .Q(reg1_bd_64[20]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[21] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[21]),
        .Q(reg1_bd_64[21]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[22] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[22]),
        .Q(reg1_bd_64[22]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[23] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[23]),
        .Q(reg1_bd_64[23]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[24] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[24]),
        .Q(reg1_bd_64[24]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[25] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[25]),
        .Q(reg1_bd_64[25]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[26] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[26]),
        .Q(reg1_bd_64[26]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[27] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[27]),
        .Q(reg1_bd_64[27]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[28] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[28]),
        .Q(reg1_bd_64[28]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[29] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[29]),
        .Q(reg1_bd_64[29]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[2] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[2]),
        .Q(reg1_bd_64[2]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[30] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[30]),
        .Q(reg1_bd_64[30]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[31] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[31]),
        .Q(reg1_bd_64[31]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[3] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[3]),
        .Q(reg1_bd_64[3]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[4] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[4]),
        .Q(reg1_bd_64[4]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[5] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[5]),
        .Q(reg1_bd_64[5]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[6] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[6]),
        .Q(reg1_bd_64[6]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[7] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[7]),
        .Q(reg1_bd_64[7]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[8] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[8]),
        .Q(reg1_bd_64[8]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[9] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[9]),
        .Q(reg1_bd_64[9]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [0]),
        .Q(reg1[0]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[100] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[10] ),
        .Q(reg1[100]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[101] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[11] ),
        .Q(reg1[101]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[102] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[12] ),
        .Q(reg1[102]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[103] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[13] ),
        .Q(reg1[103]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[104] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[14] ),
        .Q(reg1[104]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[105] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[15] ),
        .Q(reg1[105]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[106] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[16] ),
        .Q(reg1[106]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[107] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[17] ),
        .Q(reg1[107]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[108] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[18] ),
        .Q(reg1[108]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[109] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[19] ),
        .Q(reg1[109]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[10] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [10]),
        .Q(reg1[10]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[110] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[20] ),
        .Q(reg1[110]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[111] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[21] ),
        .Q(reg1[111]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[112] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[22] ),
        .Q(reg1[112]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[113] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[23] ),
        .Q(reg1[113]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[114] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[24] ),
        .Q(reg1[114]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[115] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[25] ),
        .Q(reg1[115]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[116] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[26] ),
        .Q(reg1[116]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[117] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[27] ),
        .Q(reg1[117]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[118] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[28] ),
        .Q(reg1[118]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[119] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[29] ),
        .Q(reg1[119]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[11] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [11]),
        .Q(reg1[11]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[120] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[30] ),
        .Q(reg1[120]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[121] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[31] ),
        .Q(reg1[121]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[12] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [12]),
        .Q(reg1[12]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[13] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [13]),
        .Q(reg1[13]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[14] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [14]),
        .Q(reg1[14]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[15] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [15]),
        .Q(reg1[15]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[16] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [16]),
        .Q(reg1[16]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[17] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [17]),
        .Q(reg1[17]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[18] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [18]),
        .Q(reg1[18]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[19] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [19]),
        .Q(reg1[19]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [1]),
        .Q(reg1[1]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[20] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [20]),
        .Q(reg1[20]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[21] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [21]),
        .Q(reg1[21]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[22] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [22]),
        .Q(reg1[22]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[23] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [23]),
        .Q(reg1[23]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[24] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [24]),
        .Q(reg1[24]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[25] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [25]),
        .Q(reg1[25]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[26] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [26]),
        .Q(reg1[26]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[27] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [27]),
        .Q(reg1[27]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[28] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [28]),
        .Q(reg1[28]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[29] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [29]),
        .Q(reg1[29]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [2]),
        .Q(reg1[2]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[30] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [30]),
        .Q(reg1[30]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[31] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [31]),
        .Q(reg1[31]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[32] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [32]),
        .Q(reg1[32]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[33] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [33]),
        .Q(reg1[33]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[34] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [34]),
        .Q(reg1[34]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[35] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [35]),
        .Q(reg1[35]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[36] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [36]),
        .Q(reg1[36]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[37] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [37]),
        .Q(reg1[37]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[38] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [38]),
        .Q(reg1[38]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[39] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [39]),
        .Q(reg1[39]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [3]),
        .Q(reg1[3]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[40] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [40]),
        .Q(reg1[40]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[41] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [41]),
        .Q(reg1[41]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[42] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [42]),
        .Q(reg1[42]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[43] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [43]),
        .Q(reg1[43]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[44] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [44]),
        .Q(reg1[44]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[45] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [45]),
        .Q(reg1[45]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[46] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [46]),
        .Q(reg1[46]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[47] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [47]),
        .Q(reg1[47]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[48] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [48]),
        .Q(reg1[48]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[49] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [49]),
        .Q(reg1[49]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [4]),
        .Q(reg1[4]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[50] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [50]),
        .Q(reg1[50]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[51] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [51]),
        .Q(reg1[51]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[52] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [52]),
        .Q(reg1[52]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[53] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [53]),
        .Q(reg1[53]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[54] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [54]),
        .Q(reg1[54]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[55] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [55]),
        .Q(reg1[55]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[56] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [56]),
        .Q(reg1[56]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[57] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [57]),
        .Q(reg1[57]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[58] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [58]),
        .Q(reg1[58]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[59] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [59]),
        .Q(reg1[59]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [5]),
        .Q(reg1[5]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[60] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [60]),
        .Q(reg1[60]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[61] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [61]),
        .Q(reg1[61]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[62] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [62]),
        .Q(reg1[62]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[63] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [63]),
        .Q(reg1[63]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[64] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[0]),
        .Q(reg1[64]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[65] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[1]),
        .Q(reg1[65]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[66] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[2]),
        .Q(reg1[66]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[67] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[3]),
        .Q(reg1[67]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[68] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[4]),
        .Q(reg1[68]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[69] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[5]),
        .Q(reg1[69]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[6] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [6]),
        .Q(reg1[6]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[70] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[6]),
        .Q(reg1[70]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[71] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[7]),
        .Q(reg1[71]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[72] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[8]),
        .Q(reg1[72]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[73] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[9]),
        .Q(reg1[73]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[74] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[10]),
        .Q(reg1[74]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[75] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[11]),
        .Q(reg1[75]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[76] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[12]),
        .Q(reg1[76]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[77] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[13]),
        .Q(reg1[77]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[78] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[14]),
        .Q(reg1[78]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[79] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[15]),
        .Q(reg1[79]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[7] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [7]),
        .Q(reg1[7]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[80] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[16]),
        .Q(reg1[80]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[81] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[17]),
        .Q(reg1[81]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[82] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[18]),
        .Q(reg1[82]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[83] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[19]),
        .Q(reg1[83]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[84] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[20]),
        .Q(reg1[84]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[85] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[21]),
        .Q(reg1[85]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[86] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[22]),
        .Q(reg1[86]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[87] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[23]),
        .Q(reg1[87]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[88] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[24]),
        .Q(reg1[88]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[89] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[25]),
        .Q(reg1[89]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[8] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [8]),
        .Q(reg1[8]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[96] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[6] ),
        .Q(reg1[96]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[97] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[7] ),
        .Q(reg1[97]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[98] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[8] ),
        .Q(reg1[98]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[99] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[9] ),
        .Q(reg1[99]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[9] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [9]),
        .Q(reg1[9]),
        .R(\GEN_MM2S.reg1_reg[121]_0 ));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_ftch_sm
   (sig_sg2sgcntlr_ftch_idle,
    E,
    \GEN_CH1_FETCH.ch1_active_i_reg_0 ,
    Q,
    sg_ftch_error0,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ,
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 ,
    \ftch_cs_reg[1]_0 ,
    \GEN_CH1_FETCH.ch1_active_i_reg_1 ,
    \GEN_CH1_FETCH.ch1_active_i_reg_2 ,
    \ftch_error_addr_reg[31]_0 ,
    \ftch_error_addr_reg[63]_0 ,
    ftch_error_capture,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    m_axi_aclk,
    \ftch_error_addr_reg[6]_0 ,
    \GEN_CH1_FETCH.ch1_ftch_idle_reg_0 ,
    ch1_ftch_queue_empty,
    ch1_sg_idle,
    \GEN_CH1_FETCH.ch1_ftch_idle_reg_1 ,
    D,
    ftch_done,
    \ftch_cs_reg[0]_0 ,
    sig_sgcntlr2sg_desc_flush,
    ch1_ftch_pause,
    cdma_tvect_out,
    \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg ,
    m_axi_sg_rvalid,
    \ftch_error_addr_reg[63]_1 ,
    \ADDR_64.ftch_error_addr_reg[63] ,
    s_axis_ftch_cmd_tready,
    s_axis_ftch_cmd_tvalid,
    \ftch_error_addr_reg[63]_2 ,
    ftch_stale_desc,
    ftch_slverr,
    ftch_decerr);
  output sig_sg2sgcntlr_ftch_idle;
  output [0:0]E;
  output \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  output [1:0]Q;
  output sg_ftch_error0;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ;
  output \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ;
  output \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ;
  output \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 ;
  output \ftch_cs_reg[1]_0 ;
  output \GEN_CH1_FETCH.ch1_active_i_reg_1 ;
  output [58:0]\GEN_CH1_FETCH.ch1_active_i_reg_2 ;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  output [31:0]\ftch_error_addr_reg[63]_0 ;
  output ftch_error_capture;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input m_axi_aclk;
  input \ftch_error_addr_reg[6]_0 ;
  input \GEN_CH1_FETCH.ch1_ftch_idle_reg_0 ;
  input ch1_ftch_queue_empty;
  input ch1_sg_idle;
  input \GEN_CH1_FETCH.ch1_ftch_idle_reg_1 ;
  input [0:0]D;
  input ftch_done;
  input \ftch_cs_reg[0]_0 ;
  input sig_sgcntlr2sg_desc_flush;
  input ch1_ftch_pause;
  input [0:0]cdma_tvect_out;
  input [0:0]\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  input m_axi_sg_rvalid;
  input [57:0]\ftch_error_addr_reg[63]_1 ;
  input [57:0]\ADDR_64.ftch_error_addr_reg[63] ;
  input s_axis_ftch_cmd_tready;
  input s_axis_ftch_cmd_tvalid;
  input \ftch_error_addr_reg[63]_2 ;
  input ftch_stale_desc;
  input ftch_slverr;
  input ftch_decerr;

  wire [57:0]\ADDR_64.ftch_error_addr_reg[63] ;
  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_reg_1 ;
  wire [58:0]\GEN_CH1_FETCH.ch1_active_i_reg_2 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_reg_1 ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ;
  wire [0:0]\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  wire [1:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire [0:0]cdma_tvect_out;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_ftch_sm_idle__5;
  wire ch1_sg_idle;
  wire ftch_cmnd_wr;
  wire \ftch_cs_reg[0]_0 ;
  wire \ftch_cs_reg[1]_0 ;
  wire ftch_decerr;
  wire ftch_done;
  wire [63:6]ftch_error_addr_1;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire [31:0]\ftch_error_addr_reg[63]_0 ;
  wire [57:0]\ftch_error_addr_reg[63]_1 ;
  wire \ftch_error_addr_reg[63]_2 ;
  wire \ftch_error_addr_reg[6]_0 ;
  wire ftch_error_capture;
  wire [0:0]ftch_ns;
  wire ftch_slverr;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire m_axi_sg_rvalid;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire service_ch111_out;
  wire sg_ftch_error0;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sgcntlr2sg_desc_flush;

  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[32]_i_1 
       (.I0(ftch_error_addr_1[32]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [26]),
        .O(\ftch_error_addr_reg[63]_0 [0]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[33]_i_1 
       (.I0(ftch_error_addr_1[33]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [27]),
        .O(\ftch_error_addr_reg[63]_0 [1]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[34]_i_1 
       (.I0(ftch_error_addr_1[34]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [28]),
        .O(\ftch_error_addr_reg[63]_0 [2]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[35]_i_1 
       (.I0(ftch_error_addr_1[35]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [29]),
        .O(\ftch_error_addr_reg[63]_0 [3]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[36]_i_1 
       (.I0(ftch_error_addr_1[36]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [30]),
        .O(\ftch_error_addr_reg[63]_0 [4]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[37]_i_1 
       (.I0(ftch_error_addr_1[37]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [31]),
        .O(\ftch_error_addr_reg[63]_0 [5]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[38]_i_1 
       (.I0(ftch_error_addr_1[38]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [32]),
        .O(\ftch_error_addr_reg[63]_0 [6]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[39]_i_1 
       (.I0(ftch_error_addr_1[39]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [33]),
        .O(\ftch_error_addr_reg[63]_0 [7]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[40]_i_1 
       (.I0(ftch_error_addr_1[40]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [34]),
        .O(\ftch_error_addr_reg[63]_0 [8]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[41]_i_1 
       (.I0(ftch_error_addr_1[41]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [35]),
        .O(\ftch_error_addr_reg[63]_0 [9]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[42]_i_1 
       (.I0(ftch_error_addr_1[42]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [36]),
        .O(\ftch_error_addr_reg[63]_0 [10]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[43]_i_1 
       (.I0(ftch_error_addr_1[43]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [37]),
        .O(\ftch_error_addr_reg[63]_0 [11]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[44]_i_1 
       (.I0(ftch_error_addr_1[44]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [38]),
        .O(\ftch_error_addr_reg[63]_0 [12]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[45]_i_1 
       (.I0(ftch_error_addr_1[45]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [39]),
        .O(\ftch_error_addr_reg[63]_0 [13]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[46]_i_1 
       (.I0(ftch_error_addr_1[46]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [40]),
        .O(\ftch_error_addr_reg[63]_0 [14]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[47]_i_1 
       (.I0(ftch_error_addr_1[47]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [41]),
        .O(\ftch_error_addr_reg[63]_0 [15]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[48]_i_1 
       (.I0(ftch_error_addr_1[48]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [42]),
        .O(\ftch_error_addr_reg[63]_0 [16]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[49]_i_1 
       (.I0(ftch_error_addr_1[49]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [43]),
        .O(\ftch_error_addr_reg[63]_0 [17]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[50]_i_1 
       (.I0(ftch_error_addr_1[50]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [44]),
        .O(\ftch_error_addr_reg[63]_0 [18]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[51]_i_1 
       (.I0(ftch_error_addr_1[51]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [45]),
        .O(\ftch_error_addr_reg[63]_0 [19]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[52]_i_1 
       (.I0(ftch_error_addr_1[52]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [46]),
        .O(\ftch_error_addr_reg[63]_0 [20]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[53]_i_1 
       (.I0(ftch_error_addr_1[53]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [47]),
        .O(\ftch_error_addr_reg[63]_0 [21]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[54]_i_1 
       (.I0(ftch_error_addr_1[54]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [48]),
        .O(\ftch_error_addr_reg[63]_0 [22]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[55]_i_1 
       (.I0(ftch_error_addr_1[55]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [49]),
        .O(\ftch_error_addr_reg[63]_0 [23]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[56]_i_1 
       (.I0(ftch_error_addr_1[56]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [50]),
        .O(\ftch_error_addr_reg[63]_0 [24]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[57]_i_1 
       (.I0(ftch_error_addr_1[57]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [51]),
        .O(\ftch_error_addr_reg[63]_0 [25]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[58]_i_1 
       (.I0(ftch_error_addr_1[58]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [52]),
        .O(\ftch_error_addr_reg[63]_0 [26]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[59]_i_1 
       (.I0(ftch_error_addr_1[59]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [53]),
        .O(\ftch_error_addr_reg[63]_0 [27]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[60]_i_1 
       (.I0(ftch_error_addr_1[60]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [54]),
        .O(\ftch_error_addr_reg[63]_0 [28]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[61]_i_1 
       (.I0(ftch_error_addr_1[61]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [55]),
        .O(\ftch_error_addr_reg[63]_0 [29]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[62]_i_1 
       (.I0(ftch_error_addr_1[62]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [56]),
        .O(\ftch_error_addr_reg[63]_0 [30]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ADDR_64.ftch_error_addr[63]_i_2 
       (.I0(ftch_error_addr_1[63]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [57]),
        .O(\ftch_error_addr_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ADDR_64.ftch_error_addr[63]_i_4 
       (.I0(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .O(ftch_error_capture));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \CURRENT_BD_64.current_bd[63]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(Q[0]),
        .I2(\ftch_error_addr_reg[6]_0 ),
        .I3(Q[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(ftch_stale_desc),
        .I2(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 ),
        .O(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 ),
        .R(\ftch_error_addr_reg[63]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \GEN_CH1_FETCH.ch1_active_i_i_1 
       (.I0(service_ch111_out),
        .I1(Q[1]),
        .I2(\ftch_error_addr_reg[6]_0 ),
        .I3(Q[0]),
        .I4(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_active_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .R(\ftch_error_addr_reg[63]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 
       (.I0(ftch_decerr),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .R(\ftch_error_addr_reg[63]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF55D555)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_ftch_idle_reg_0 ),
        .I1(ch1_ftch_sm_idle__5),
        .I2(ch1_ftch_queue_empty),
        .I3(ch1_sg_idle),
        .I4(sig_sg2sgcntlr_ftch_idle),
        .I5(\GEN_CH1_FETCH.ch1_ftch_idle_reg_1 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hFF011155)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_2 
       (.I0(service_ch111_out),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(\ftch_error_addr_reg[6]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ch1_ftch_sm_idle__5));
  FDRE \GEN_CH1_FETCH.ch1_ftch_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ),
        .Q(sig_sg2sgcntlr_ftch_idle),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 
       (.I0(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 ),
        .I1(\ftch_error_addr_reg[6]_0 ),
        .I2(ftch_done),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .R(\ftch_error_addr_reg[63]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 
       (.I0(ftch_slverr),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .R(\ftch_error_addr_reg[63]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4 
       (.I0(Q[1]),
        .I1(\ftch_error_addr_reg[6]_0 ),
        .I2(Q[0]),
        .O(\ftch_cs_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\GEN_UPPER_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .I2(m_axi_sg_rvalid),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [0]));
  LUT6 #(
    .INIT(64'hFEEEDDDDEEEECCCC)) 
    \ftch_cs[0]_i_1 
       (.I0(Q[0]),
        .I1(\ftch_error_addr_reg[6]_0 ),
        .I2(ftch_done),
        .I3(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I4(Q[1]),
        .I5(service_ch111_out),
        .O(ftch_ns));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ftch_cs[0]_i_2 
       (.I0(\ftch_cs_reg[0]_0 ),
        .I1(sig_sgcntlr2sg_desc_flush),
        .I2(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 ),
        .I3(ch1_ftch_pause),
        .I4(ch1_sg_idle),
        .I5(cdma_tvect_out),
        .O(service_ch111_out));
  FDRE \ftch_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_ns),
        .Q(Q[0]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[1]),
        .R(\ftch_error_addr_reg[63]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[10]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [4]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [5]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[10]_i_1__0 
       (.I0(ftch_error_addr_1[10]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [4]),
        .O(\ftch_error_addr_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[11]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [5]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [6]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[11]_i_1__0 
       (.I0(ftch_error_addr_1[11]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [5]),
        .O(\ftch_error_addr_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[12]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [6]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [7]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[12]_i_1__0 
       (.I0(ftch_error_addr_1[12]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [6]),
        .O(\ftch_error_addr_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[13]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [7]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [8]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[13]_i_1__0 
       (.I0(ftch_error_addr_1[13]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [7]),
        .O(\ftch_error_addr_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[14]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [8]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [9]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[14]_i_1__0 
       (.I0(ftch_error_addr_1[14]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [8]),
        .O(\ftch_error_addr_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[15]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [9]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [10]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[15]_i_1__0 
       (.I0(ftch_error_addr_1[15]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [9]),
        .O(\ftch_error_addr_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[16]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [10]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [11]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[16]_i_1__0 
       (.I0(ftch_error_addr_1[16]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [10]),
        .O(\ftch_error_addr_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[17]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [11]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [12]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[17]_i_1__0 
       (.I0(ftch_error_addr_1[17]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [11]),
        .O(\ftch_error_addr_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[18]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [12]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [13]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[18]_i_1__0 
       (.I0(ftch_error_addr_1[18]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [12]),
        .O(\ftch_error_addr_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[19]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [13]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [14]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[19]_i_1__0 
       (.I0(ftch_error_addr_1[19]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [13]),
        .O(\ftch_error_addr_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[20]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [14]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [15]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[20]_i_1__0 
       (.I0(ftch_error_addr_1[20]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [14]),
        .O(\ftch_error_addr_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[21]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [15]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [16]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[21]_i_1__0 
       (.I0(ftch_error_addr_1[21]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [15]),
        .O(\ftch_error_addr_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[22]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [16]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [17]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[22]_i_1__0 
       (.I0(ftch_error_addr_1[22]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [16]),
        .O(\ftch_error_addr_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[23]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [17]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [18]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[23]_i_1__0 
       (.I0(ftch_error_addr_1[23]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [17]),
        .O(\ftch_error_addr_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[24]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [18]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [19]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[24]_i_1__0 
       (.I0(ftch_error_addr_1[24]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [18]),
        .O(\ftch_error_addr_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[25]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [19]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [20]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[25]_i_1__0 
       (.I0(ftch_error_addr_1[25]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [19]),
        .O(\ftch_error_addr_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[26]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [20]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [21]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[26]_i_1__0 
       (.I0(ftch_error_addr_1[26]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [20]),
        .O(\ftch_error_addr_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[27]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [21]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [22]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[27]_i_1__0 
       (.I0(ftch_error_addr_1[27]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [21]),
        .O(\ftch_error_addr_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[28]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [22]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [23]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[28]_i_1__0 
       (.I0(ftch_error_addr_1[28]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [22]),
        .O(\ftch_error_addr_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[29]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [23]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [24]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[29]_i_1__0 
       (.I0(ftch_error_addr_1[29]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [23]),
        .O(\ftch_error_addr_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[30]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [24]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [25]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[30]_i_1__0 
       (.I0(ftch_error_addr_1[30]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [24]),
        .O(\ftch_error_addr_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[31]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [25]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [26]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[31]_i_1__0 
       (.I0(ftch_error_addr_1[31]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [25]),
        .O(\ftch_error_addr_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[32]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [26]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [27]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[33]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [27]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [28]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[34]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [28]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [29]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[35]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [29]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [30]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[36]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [30]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [31]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[37]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [31]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [32]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[38]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [32]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [33]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[39]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [33]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [34]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[40]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [34]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [35]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[41]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [35]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [36]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[42]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [36]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [37]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[43]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [37]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [38]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[44]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [38]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [39]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[45]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [39]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [40]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[46]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [40]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [41]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[47]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [41]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [42]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[48]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [42]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [43]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[49]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [43]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [44]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[50]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [44]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [45]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[51]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [45]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [46]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[52]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [46]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [47]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[53]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [47]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [48]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[54]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [48]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [49]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[55]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [49]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [50]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[56]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [50]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [51]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[57]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [51]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [52]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[58]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [52]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [53]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[59]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [53]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [54]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[60]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [54]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [55]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[61]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [55]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [56]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[62]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [56]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [57]));
  LUT3 #(
    .INIT(8'h02)) 
    \ftch_error_addr[63]_i_1 
       (.I0(Q[0]),
        .I1(\ftch_error_addr_reg[6]_0 ),
        .I2(Q[1]),
        .O(ftch_cmnd_wr));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[63]_i_2 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [57]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [58]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[6]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [0]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[6]_i_1__0 
       (.I0(ftch_error_addr_1[6]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [0]),
        .O(\ftch_error_addr_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[7]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [1]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [2]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[7]_i_1__0 
       (.I0(ftch_error_addr_1[7]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [1]),
        .O(\ftch_error_addr_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[8]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [2]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[8]_i_1__0 
       (.I0(ftch_error_addr_1[8]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [2]),
        .O(\ftch_error_addr_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[9]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[63]_1 [3]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_2 [4]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[9]_i_1__0 
       (.I0(ftch_error_addr_1[9]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ADDR_64.ftch_error_addr_reg[63] [3]),
        .O(\ftch_error_addr_reg[31]_0 [3]));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [5]),
        .Q(ftch_error_addr_1[10]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [6]),
        .Q(ftch_error_addr_1[11]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [7]),
        .Q(ftch_error_addr_1[12]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [8]),
        .Q(ftch_error_addr_1[13]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [9]),
        .Q(ftch_error_addr_1[14]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [10]),
        .Q(ftch_error_addr_1[15]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [11]),
        .Q(ftch_error_addr_1[16]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [12]),
        .Q(ftch_error_addr_1[17]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [13]),
        .Q(ftch_error_addr_1[18]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [14]),
        .Q(ftch_error_addr_1[19]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [15]),
        .Q(ftch_error_addr_1[20]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [16]),
        .Q(ftch_error_addr_1[21]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [17]),
        .Q(ftch_error_addr_1[22]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [18]),
        .Q(ftch_error_addr_1[23]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [19]),
        .Q(ftch_error_addr_1[24]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [20]),
        .Q(ftch_error_addr_1[25]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [21]),
        .Q(ftch_error_addr_1[26]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [22]),
        .Q(ftch_error_addr_1[27]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [23]),
        .Q(ftch_error_addr_1[28]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [24]),
        .Q(ftch_error_addr_1[29]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [25]),
        .Q(ftch_error_addr_1[30]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [26]),
        .Q(ftch_error_addr_1[31]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[32] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [27]),
        .Q(ftch_error_addr_1[32]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[33] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [28]),
        .Q(ftch_error_addr_1[33]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[34] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [29]),
        .Q(ftch_error_addr_1[34]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[35] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [30]),
        .Q(ftch_error_addr_1[35]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[36] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [31]),
        .Q(ftch_error_addr_1[36]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[37] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [32]),
        .Q(ftch_error_addr_1[37]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[38] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [33]),
        .Q(ftch_error_addr_1[38]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[39] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [34]),
        .Q(ftch_error_addr_1[39]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[40] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [35]),
        .Q(ftch_error_addr_1[40]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[41] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [36]),
        .Q(ftch_error_addr_1[41]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[42] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [37]),
        .Q(ftch_error_addr_1[42]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[43] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [38]),
        .Q(ftch_error_addr_1[43]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[44] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [39]),
        .Q(ftch_error_addr_1[44]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[45] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [40]),
        .Q(ftch_error_addr_1[45]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[46] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [41]),
        .Q(ftch_error_addr_1[46]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[47] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [42]),
        .Q(ftch_error_addr_1[47]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[48] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [43]),
        .Q(ftch_error_addr_1[48]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[49] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [44]),
        .Q(ftch_error_addr_1[49]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[50] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [45]),
        .Q(ftch_error_addr_1[50]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[51] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [46]),
        .Q(ftch_error_addr_1[51]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[52] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [47]),
        .Q(ftch_error_addr_1[52]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[53] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [48]),
        .Q(ftch_error_addr_1[53]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[54] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [49]),
        .Q(ftch_error_addr_1[54]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[55] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [50]),
        .Q(ftch_error_addr_1[55]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[56] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [51]),
        .Q(ftch_error_addr_1[56]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[57] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [52]),
        .Q(ftch_error_addr_1[57]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[58] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [53]),
        .Q(ftch_error_addr_1[58]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[59] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [54]),
        .Q(ftch_error_addr_1[59]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[60] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [55]),
        .Q(ftch_error_addr_1[60]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[61] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [56]),
        .Q(ftch_error_addr_1[61]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[62] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [57]),
        .Q(ftch_error_addr_1[62]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[63] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [58]),
        .Q(ftch_error_addr_1[63]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [1]),
        .Q(ftch_error_addr_1[6]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [2]),
        .Q(ftch_error_addr_1[7]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [3]),
        .Q(ftch_error_addr_1[8]),
        .R(\ftch_error_addr_reg[63]_2 ));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_2 [4]),
        .Q(ftch_error_addr_1[9]),
        .R(\ftch_error_addr_reg[63]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'h555D000C)) 
    s_axis_ftch_cmd_tvalid_i_1
       (.I0(s_axis_ftch_cmd_tready),
        .I1(Q[0]),
        .I2(\ftch_error_addr_reg[6]_0 ),
        .I3(Q[1]),
        .I4(s_axis_ftch_cmd_tvalid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_ftch_error_i_1
       (.I0(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .O(sg_ftch_error0));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_intrpt
   (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    ch1_delay_cnt_en,
    Q,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ,
    SS,
    m_axi_aclk,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    sig_reg2sg_irqdelay_wren,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ,
    sig_sgcntl2reg_idle_clr,
    sig_shtdwn_sm_set_cmplt,
    sig_reg2sg_dmacr,
    p_6_out__0,
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ,
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1 ,
    sig_reg2sg_irqthresh_wren,
    ch1_delay_zero__6,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0 );
  output [1:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  output ch1_delay_cnt_en;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  input [0:0]SS;
  input m_axi_aclk;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input sig_reg2sg_irqdelay_wren;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  input sig_sgcntl2reg_idle_clr;
  input sig_shtdwn_sm_set_cmplt;
  input [15:0]sig_reg2sg_dmacr;
  input p_6_out__0;
  input \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ;
  input \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1 ;
  input sig_reg2sg_irqthresh_wren;
  input ch1_delay_zero__6;
  input \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0 ;

  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0 ;
  wire [1:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero__6;
  wire [7:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr;
  wire m_axi_aclk;
  wire p_6_out__0;
  wire p_7_out;
  wire [7:0]plusOp;
  wire [15:0]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_shtdwn_sm_set_cmplt;

  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .O(ch1_dly_fast_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch1_dly_fast_cnt[5]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch1_dly_fast_cnt[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7] ),
        .S(SS));
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I1(Q[6]),
        .O(plusOp[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I1(sig_reg2sg_irqdelay_wren),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ),
        .I3(ch1_delay_cnt_en),
        .I4(sig_sgcntl2reg_idle_clr),
        .I5(sig_shtdwn_sm_set_cmplt),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I2(Q[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(Q[7]),
        .I1(sig_reg2sg_dmacr[15]),
        .I2(Q[6]),
        .I3(sig_reg2sg_dmacr[14]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(ch1_delay_zero__6),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ),
        .O(p_7_out));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(Q[7]),
        .I1(sig_reg2sg_dmacr[15]),
        .I2(Q[6]),
        .I3(sig_reg2sg_dmacr[14]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ),
        .I1(Q[1]),
        .I2(sig_reg2sg_dmacr[9]),
        .I3(Q[0]),
        .I4(sig_reg2sg_dmacr[8]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8 
       (.I0(Q[4]),
        .I1(sig_reg2sg_dmacr[12]),
        .I2(Q[3]),
        .I3(sig_reg2sg_dmacr[11]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9 
       (.I0(Q[5]),
        .I1(sig_reg2sg_dmacr[13]),
        .I2(Q[2]),
        .I3(sig_reg2sg_dmacr[10]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_7_out),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [1]),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ),
        .I2(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [1]),
        .I4(sig_reg2sg_irqthresh_wren),
        .I5(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [0]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 
       (.I0(sig_reg2sg_dmacr[0]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I2(sig_reg2sg_dmacr[1]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(sig_reg2sg_dmacr[2]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I4(sig_reg2sg_dmacr[3]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(sig_reg2sg_dmacr[4]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I3(sig_reg2sg_dmacr[5]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .I4(sig_reg2sg_dmacr[6]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [1]),
        .I1(sig_reg2sg_irqthresh_wren),
        .I2(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ),
        .I3(sig_reg2sg_dmacr[7]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I5(p_6_out__0),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .S(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]_0 ));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_mm2s_basic_wrap
   (m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    SR,
    m_axi_sg_arlen,
    s_axis_ftch_cmd_tready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3,
    m_axi_sg_araddr,
    m_axi_aclk,
    m_axi_sg_rvalid,
    sig_rst2dm_resetn,
    s_axis_ftch_cmd_tvalid,
    p_18_out,
    sig_mmap_reset_reg,
    sig_init_reg2,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    m_axi_sg_rlast,
    m_axi_sg_arready,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    D,
    m_axi_sg_rresp);
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]SR;
  output [0:0]m_axi_sg_arlen;
  output s_axis_ftch_cmd_tready;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  output [57:0]m_axi_sg_araddr;
  input m_axi_aclk;
  input m_axi_sg_rvalid;
  input sig_rst2dm_resetn;
  input s_axis_ftch_cmd_tvalid;
  input p_18_out;
  input sig_mmap_reset_reg;
  input sig_init_reg2;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input m_axi_sg_rlast;
  input m_axi_sg_arready;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  input [59:0]D;
  input [1:0]m_axi_sg_rresp;

  wire [59:0]D;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ;
  wire I_ADDR_CNTL_n_4;
  wire \I_CMD_FIFO/sig_init_done ;
  wire I_CMD_STATUS_n_5;
  wire I_MSTR_SCC_n_3;
  wire I_RESET_n_1;
  wire I_RESET_n_2;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [57:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire p_18_out;
  wire [63:6]p_1_in;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire [63:6]sig_cmd_addr_reg;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  wire sig_coelsc_tag_reg1;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_reg2;
  wire sig_mmap_reset_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_burst;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire [6:5]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2dm_resetn;
  wire sig_stat2rsc_status_ready;
  wire sm_set_error;

  nvme_p8c2_axi_cdma_1_0_axi_sg_addr_cntl I_ADDR_CNTL
       (.Q(sig_cmd_addr_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_addr_reg_empty_reg_0(I_ADDR_CNTL_n_4),
        .sig_addr_valid_reg_reg_0(I_MSTR_SCC_n_3),
        .\sig_cmd_addr_reg_reg[6] (sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sm_set_error(sm_set_error));
  nvme_p8c2_axi_cdma_1_0_axi_sg_cmd_status_1 I_CMD_STATUS
       (.D({sig_rd_sts_okay_reg,sig_rsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .Q({p_1_in,sig_next_burst}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] (I_CMD_STATUS_n_5),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] (D),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_1),
        .sig_init_done_reg_0(I_RESET_n_2),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  nvme_p8c2_axi_cdma_1_0_axi_sg_scc I_MSTR_SCC
       (.Q({p_1_in,sig_next_burst}),
        .m_axi_aclk(m_axi_aclk),
        .sig_btt_is_zero_reg_reg_0(I_CMD_STATUS_n_5),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .\sig_cmd_addr_reg_reg[63]_0 (sig_cmd_addr_reg),
        .\sig_cmd_addr_reg_reg[6]_0 (I_ADDR_CNTL_n_4),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sm_set_error(sm_set_error),
        .sm_set_error_reg_0(I_MSTR_SCC_n_3),
        .sm_set_error_reg_1(SR));
  nvme_p8c2_axi_cdma_1_0_axi_sg_rddata_cntl I_RD_DATA_CNTL
       (.D(sig_rsc2stat_status[5]),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_rready_reg_0(SR),
        .sig_coelsc_tag_reg1(sig_coelsc_tag_reg1),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_okay(sig_data2rsc_okay),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready));
  nvme_p8c2_axi_cdma_1_0_axi_sg_rd_status_cntl I_RD_STATUS_CNTLR
       (.D({sig_rd_sts_okay_reg,sig_rsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .m_axi_aclk(m_axi_aclk),
        .sig_coelsc_okay_reg_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_tag_reg1(sig_coelsc_tag_reg1),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_okay(sig_data2rsc_okay),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  nvme_p8c2_axi_cdma_1_0_axi_sg_reset I_RESET
       (.m_axi_aclk(m_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(I_RESET_n_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(I_RESET_n_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_7(SR),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_4(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_reg2(sig_init_reg2),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_rst2dm_resetn(sig_rst2dm_resetn));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_rd_status_cntl
   (D,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    E,
    sig_coelsc_tag_reg1,
    sig_rd_sts_tag_reg0,
    sig_push_rd_sts_reg,
    sig_rd_sts_decerr_reg0,
    m_axi_aclk,
    sig_data2rsc_valid,
    sig_data2rsc_okay,
    sig_data2rsc_decerr,
    sig_data2rsc_slverr,
    sig_stat2rsc_status_ready,
    sig_coelsc_okay_reg_reg);
  output [2:0]D;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [0:0]E;
  output sig_coelsc_tag_reg1;
  input sig_rd_sts_tag_reg0;
  input sig_push_rd_sts_reg;
  input sig_rd_sts_decerr_reg0;
  input m_axi_aclk;
  input sig_data2rsc_valid;
  input sig_data2rsc_okay;
  input sig_data2rsc_decerr;
  input sig_data2rsc_slverr;
  input sig_stat2rsc_status_ready;
  input sig_coelsc_okay_reg_reg;

  wire [2:0]D;
  wire [0:0]E;
  wire m_axi_aclk;
  wire sig_coelsc_okay_reg_reg;
  wire sig_coelsc_tag_reg1;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg0__0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .O(E));
  LUT2 #(
    .INIT(4'h7)) 
    sig_coelsc_okay_reg_i_1
       (.I0(sig_rsc2data_ready),
        .I1(sig_coelsc_okay_reg_reg),
        .O(sig_coelsc_tag_reg1));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(D[0]),
        .R(sig_rd_sts_tag_reg0));
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_rd_sts_okay_reg0
       (.I0(sig_data2rsc_okay),
        .I1(sig_data2rsc_decerr),
        .I2(D[0]),
        .I3(D[1]),
        .I4(sig_data2rsc_slverr),
        .O(sig_rd_sts_okay_reg0__0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_okay_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0__0),
        .Q(D[2]),
        .S(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_data2rsc_valid),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_tag_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(D[1]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(D[1]),
        .R(sig_rd_sts_tag_reg0));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_rddata_cntl
   (m_axi_sg_rready,
    sig_data2rsc_okay,
    sig_data2rsc_decerr,
    sig_data2rsc_slverr,
    sig_data2rsc_valid,
    sig_push_rd_sts_reg,
    sig_rd_sts_decerr_reg0,
    mm2s_rready_reg_0,
    m_axi_aclk,
    sig_coelsc_tag_reg1,
    m_axi_sg_rvalid,
    sig_rsc2data_ready,
    m_axi_sg_rlast,
    D,
    m_axi_sg_rresp);
  output m_axi_sg_rready;
  output sig_data2rsc_okay;
  output sig_data2rsc_decerr;
  output sig_data2rsc_slverr;
  output sig_data2rsc_valid;
  output sig_push_rd_sts_reg;
  output sig_rd_sts_decerr_reg0;
  input mm2s_rready_reg_0;
  input m_axi_aclk;
  input sig_coelsc_tag_reg1;
  input m_axi_sg_rvalid;
  input sig_rsc2data_ready;
  input m_axi_sg_rlast;
  input [0:0]D;
  input [1:0]m_axi_sg_rresp;

  wire [0:0]D;
  wire m_axi_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_rlast_del_i_1_n_0;
  wire mm2s_rready_reg_0;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_okay_reg_i_2_n_0;
  wire sig_coelsc_slverr_reg0;
  wire sig_coelsc_tag_reg1;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rsc2data_ready;

  LUT2 #(
    .INIT(4'h8)) 
    mm2s_rlast_del_i_1
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_rvalid),
        .O(mm2s_rlast_del_i_1_n_0));
  FDRE mm2s_rlast_del_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(mm2s_rlast_del_i_1_n_0),
        .Q(sig_data2rsc_valid),
        .R(mm2s_rready_reg_0));
  FDRE mm2s_rready_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(m_axi_sg_rready),
        .R(mm2s_rready_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(m_axi_sg_rresp[1]),
        .I1(m_axi_sg_rresp[0]),
        .I2(sig_data2rsc_decerr),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_tag_reg1));
  LUT1 #(
    .INIT(2'h1)) 
    sig_coelsc_okay_reg_i_2
       (.I0(m_axi_sg_rresp[1]),
        .O(sig_coelsc_okay_reg_i_2_n_0));
  FDSE #(
    .INIT(1'b0)) 
    sig_coelsc_okay_reg_reg
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(sig_coelsc_okay_reg_i_2_n_0),
        .Q(sig_data2rsc_okay),
        .S(sig_coelsc_tag_reg1));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(m_axi_sg_rresp[0]),
        .I1(m_axi_sg_rresp[1]),
        .I2(sig_data2rsc_slverr),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_tag_reg1));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_decerr_reg_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_3
       (.I0(sig_data2rsc_decerr),
        .I1(D),
        .O(sig_rd_sts_decerr_reg0));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_7,
    sig_rst2dm_resetn,
    m_axi_aclk,
    sig_init_done_3,
    sig_mmap_reset_reg,
    sig_init_reg2,
    sig_init_done_4,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_7;
  input sig_rst2dm_resetn;
  input m_axi_aclk;
  input sig_init_done_3;
  input sig_mmap_reset_reg;
  input sig_init_reg2;
  input sig_init_done_4;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;

  wire m_axi_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_7;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_reg2;
  wire sig_mmap_reset_reg;
  wire sig_rst2dm_resetn;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_rst2dm_resetn),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I1(sig_init_done_3),
        .I2(sig_mmap_reset_reg),
        .I3(sig_init_reg2),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I1(sig_init_done_4),
        .I2(sig_mmap_reset_reg),
        .I3(sig_init_reg2),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I1(sig_init_done),
        .I2(sig_mmap_reset_reg),
        .I3(sig_init_reg2),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__2
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I1(sig_init_done_0),
        .I2(sig_mmap_reset_reg),
        .I3(sig_init_reg2),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__3
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I1(sig_init_done_1),
        .I2(sig_mmap_reset_reg),
        .I3(sig_init_reg2),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__4
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I1(sig_init_done_2),
        .I2(sig_mmap_reset_reg),
        .I3(sig_init_reg2),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[31]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_7));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_s2mm_basic_wrap
   (m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    sig_init_done,
    s_axis_updt_cmd_tready,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    p_2_out,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    m_axi_aclk,
    SR,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    E,
    p_18_out,
    m_axi_sg_bvalid,
    follower_full_mm2s,
    p_38_out,
    m_axi_sg_wready,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ,
    Q,
    m_axi_sg_awready,
    p_20_out,
    m_axi_sg_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] );
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [59:0]m_axi_sg_awaddr;
  output sig_init_done;
  output s_axis_updt_cmd_tready;
  output sig_init_done_0;
  output sig_init_done_1;
  output sig_init_done_2;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output p_2_out;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input sig_init_done_reg_1;
  input sig_init_done_reg_2;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input [0:0]E;
  input p_18_out;
  input m_axi_sg_bvalid;
  input follower_full_mm2s;
  input p_38_out;
  input m_axi_sg_wready;
  input \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  input [0:0]Q;
  input m_axi_sg_awready;
  input p_20_out;
  input [1:0]m_axi_sg_bresp;
  input [58:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;

  wire [0:0]E;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ;
  wire I_ADDR_CNTL_n_64;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_40;
  wire I_CMD_STATUS_n_41;
  wire I_CMD_STATUS_n_42;
  wire I_CMD_STATUS_n_43;
  wire I_CMD_STATUS_n_44;
  wire I_CMD_STATUS_n_45;
  wire I_CMD_STATUS_n_46;
  wire I_CMD_STATUS_n_47;
  wire I_CMD_STATUS_n_48;
  wire I_CMD_STATUS_n_49;
  wire I_CMD_STATUS_n_50;
  wire I_CMD_STATUS_n_51;
  wire I_CMD_STATUS_n_52;
  wire I_CMD_STATUS_n_53;
  wire I_CMD_STATUS_n_54;
  wire I_CMD_STATUS_n_55;
  wire I_CMD_STATUS_n_56;
  wire I_CMD_STATUS_n_57;
  wire I_CMD_STATUS_n_58;
  wire I_CMD_STATUS_n_59;
  wire I_CMD_STATUS_n_60;
  wire I_CMD_STATUS_n_61;
  wire I_CMD_STATUS_n_62;
  wire I_CMD_STATUS_n_63;
  wire I_CMD_STATUS_n_64;
  wire I_CMD_STATUS_n_65;
  wire I_CMD_STATUS_n_66;
  wire I_CMD_STATUS_n_67;
  wire I_CMD_STATUS_n_68;
  wire I_CMD_STATUS_n_69;
  wire I_CMD_STATUS_n_70;
  wire I_MSTR_SCC_n_10;
  wire I_MSTR_SCC_n_11;
  wire I_MSTR_SCC_n_12;
  wire I_MSTR_SCC_n_13;
  wire I_MSTR_SCC_n_14;
  wire I_MSTR_SCC_n_15;
  wire I_MSTR_SCC_n_16;
  wire I_MSTR_SCC_n_17;
  wire I_MSTR_SCC_n_18;
  wire I_MSTR_SCC_n_19;
  wire I_MSTR_SCC_n_2;
  wire I_MSTR_SCC_n_20;
  wire I_MSTR_SCC_n_21;
  wire I_MSTR_SCC_n_22;
  wire I_MSTR_SCC_n_23;
  wire I_MSTR_SCC_n_24;
  wire I_MSTR_SCC_n_25;
  wire I_MSTR_SCC_n_26;
  wire I_MSTR_SCC_n_27;
  wire I_MSTR_SCC_n_28;
  wire I_MSTR_SCC_n_29;
  wire I_MSTR_SCC_n_3;
  wire I_MSTR_SCC_n_30;
  wire I_MSTR_SCC_n_31;
  wire I_MSTR_SCC_n_32;
  wire I_MSTR_SCC_n_33;
  wire I_MSTR_SCC_n_34;
  wire I_MSTR_SCC_n_35;
  wire I_MSTR_SCC_n_36;
  wire I_MSTR_SCC_n_37;
  wire I_MSTR_SCC_n_38;
  wire I_MSTR_SCC_n_39;
  wire I_MSTR_SCC_n_40;
  wire I_MSTR_SCC_n_41;
  wire I_MSTR_SCC_n_42;
  wire I_MSTR_SCC_n_43;
  wire I_MSTR_SCC_n_44;
  wire I_MSTR_SCC_n_45;
  wire I_MSTR_SCC_n_46;
  wire I_MSTR_SCC_n_47;
  wire I_MSTR_SCC_n_48;
  wire I_MSTR_SCC_n_49;
  wire I_MSTR_SCC_n_5;
  wire I_MSTR_SCC_n_50;
  wire I_MSTR_SCC_n_51;
  wire I_MSTR_SCC_n_52;
  wire I_MSTR_SCC_n_53;
  wire I_MSTR_SCC_n_54;
  wire I_MSTR_SCC_n_55;
  wire I_MSTR_SCC_n_56;
  wire I_MSTR_SCC_n_57;
  wire I_MSTR_SCC_n_58;
  wire I_MSTR_SCC_n_59;
  wire I_MSTR_SCC_n_60;
  wire I_MSTR_SCC_n_61;
  wire I_MSTR_SCC_n_62;
  wire I_MSTR_SCC_n_63;
  wire I_MSTR_SCC_n_64;
  wire I_MSTR_SCC_n_65;
  wire I_MSTR_SCC_n_7;
  wire I_MSTR_SCC_n_8;
  wire I_MSTR_SCC_n_9;
  wire I_WR_DATA_CNTL_n_4;
  wire I_WR_DATA_CNTL_n_6;
  wire I_WR_STATUS_CNTLR_n_4;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire [58:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire follower_full_mm2s;
  wire m_axi_aclk;
  wire [59:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire p_18_out;
  wire p_20_out;
  wire p_2_out;
  wire p_38_out;
  wire p_5_out;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_coelsc_okay_reg;
  wire sig_data2all_tlast_error;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_mstr2data_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_push_to_wsc;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  nvme_p8c2_axi_cdma_1_0_axi_sg_addr_cntl__parameterized0 I_ADDR_CNTL
       (.Q({I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32,I_MSTR_SCC_n_33,I_MSTR_SCC_n_34,I_MSTR_SCC_n_35,I_MSTR_SCC_n_36,I_MSTR_SCC_n_37,I_MSTR_SCC_n_38,I_MSTR_SCC_n_39,I_MSTR_SCC_n_40,I_MSTR_SCC_n_41,I_MSTR_SCC_n_42,I_MSTR_SCC_n_43,I_MSTR_SCC_n_44,I_MSTR_SCC_n_45,I_MSTR_SCC_n_46,I_MSTR_SCC_n_47,I_MSTR_SCC_n_48,I_MSTR_SCC_n_49,I_MSTR_SCC_n_50,I_MSTR_SCC_n_51,I_MSTR_SCC_n_52,I_MSTR_SCC_n_53,I_MSTR_SCC_n_54,I_MSTR_SCC_n_55,I_MSTR_SCC_n_56,I_MSTR_SCC_n_57,I_MSTR_SCC_n_58,I_MSTR_SCC_n_59,I_MSTR_SCC_n_60,I_MSTR_SCC_n_61,I_MSTR_SCC_n_62,I_MSTR_SCC_n_63,I_MSTR_SCC_n_64,I_MSTR_SCC_n_65}),
        .SR(I_ADDR_CNTL_n_64),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_addr_valid_reg_reg_0(I_MSTR_SCC_n_5),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2addr_valid1_reg(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .\sig_next_addr_reg_reg[3]_0 (I_MSTR_SCC_n_2),
        .sig_posted_to_axi_2_reg_0(I_MSTR_SCC_n_3),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  nvme_p8c2_axi_cdma_1_0_axi_sg_cmd_status I_CMD_STATUS
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .Q({I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68,I_CMD_STATUS_n_69,I_CMD_STATUS_n_70}),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] (E),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_WR_DATA_CNTL_n_6),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_WR_DATA_CNTL_n_4),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .p_20_out(p_20_out),
        .p_5_out(p_5_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  nvme_p8c2_axi_cdma_1_0_axi_sg_scc_wr I_MSTR_SCC
       (.Q({I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68,I_CMD_STATUS_n_69,I_CMD_STATUS_n_70}),
        .SR(I_ADDR_CNTL_n_64),
        .m_axi_aclk(m_axi_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2addr_valid1_reg_0(I_MSTR_SCC_n_3),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .\sig_cmd_addr_reg_reg[3]_0 (I_MSTR_SCC_n_2),
        .\sig_cmd_addr_reg_reg[63]_0 ({I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32,I_MSTR_SCC_n_33,I_MSTR_SCC_n_34,I_MSTR_SCC_n_35,I_MSTR_SCC_n_36,I_MSTR_SCC_n_37,I_MSTR_SCC_n_38,I_MSTR_SCC_n_39,I_MSTR_SCC_n_40,I_MSTR_SCC_n_41,I_MSTR_SCC_n_42,I_MSTR_SCC_n_43,I_MSTR_SCC_n_44,I_MSTR_SCC_n_45,I_MSTR_SCC_n_46,I_MSTR_SCC_n_47,I_MSTR_SCC_n_48,I_MSTR_SCC_n_49,I_MSTR_SCC_n_50,I_MSTR_SCC_n_51,I_MSTR_SCC_n_52,I_MSTR_SCC_n_53,I_MSTR_SCC_n_54,I_MSTR_SCC_n_55,I_MSTR_SCC_n_56,I_MSTR_SCC_n_57,I_MSTR_SCC_n_58,I_MSTR_SCC_n_59,I_MSTR_SCC_n_60,I_MSTR_SCC_n_61,I_MSTR_SCC_n_62,I_MSTR_SCC_n_63,I_MSTR_SCC_n_64,I_MSTR_SCC_n_65}),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_posted_to_axi_2_reg(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sm_set_error_reg_0(I_MSTR_SCC_n_5),
        .sm_set_error_reg_1(SR));
  nvme_p8c2_axi_cdma_1_0_axi_sg_wrdata_cntl I_WR_DATA_CNTL
       (.E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 (I_WR_STATUS_CNTLR_n_4),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 (I_WR_DATA_CNTL_n_6),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ),
        .Q(Q),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .follower_full_mm2s(follower_full_mm2s),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .out(sig_addr2data_addr_posted),
        .p_2_out(p_2_out),
        .p_38_out(p_38_out),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_WR_DATA_CNTL_n_4),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  nvme_p8c2_axi_cdma_1_0_axi_sg_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_4),
        .SR(SR),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .p_5_out(p_5_out),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_reg(sig_init_done_reg_1),
        .sig_init_done_reg_0(sig_init_done_reg_2),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_scc
   (sig_cmd_reg_empty,
    sig_mstr2addr_cmd_valid,
    sig_cmd_burst_reg,
    sm_set_error_reg_0,
    sm_set_error,
    \sig_cmd_addr_reg_reg[63]_0 ,
    \sig_cmd_addr_reg_reg[6]_0 ,
    m_axi_aclk,
    sig_btt_is_zero_reg_reg_0,
    Q,
    sig_cmd2mstr_cmd_valid,
    sm_set_error_reg_1);
  output sig_cmd_reg_empty;
  output sig_mstr2addr_cmd_valid;
  output [0:0]sig_cmd_burst_reg;
  output sm_set_error_reg_0;
  output sm_set_error;
  output [57:0]\sig_cmd_addr_reg_reg[63]_0 ;
  input \sig_cmd_addr_reg_reg[6]_0 ;
  input m_axi_aclk;
  input sig_btt_is_zero_reg_reg_0;
  input [58:0]Q;
  input sig_cmd2mstr_cmd_valid;
  input sm_set_error_reg_1;

  wire [58:0]Q;
  wire m_axi_aclk;
  wire sig_btt_is_zero_reg;
  wire sig_btt_is_zero_reg_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire [57:0]\sig_cmd_addr_reg_reg[63]_0 ;
  wire \sig_cmd_addr_reg_reg[6]_0 ;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire sm_set_error;
  wire sm_set_error_i_1_n_0;
  wire sm_set_error_reg_0;
  wire sm_set_error_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3
       (.I0(sm_set_error),
        .O(sm_set_error_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero_reg_reg_0),
        .Q(sig_btt_is_zero_reg),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE sig_cmd2addr_valid1_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [4]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [5]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [6]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [7]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [8]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [9]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [10]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [11]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [12]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [13]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [14]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [15]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [16]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [17]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [18]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [19]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [20]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [21]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [22]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [23]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [24]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [25]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[27]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [26]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[28]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [27]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[29]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [28]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[30]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [29]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[31]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [30]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[32]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [31]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[33]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [32]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[34]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [33]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[35]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [34]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[36]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [35]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[37]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [36]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[38]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [37]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[39]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [38]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[40]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [39]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[41]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [40]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[42]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [41]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[43]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [42]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[44]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [43]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[45]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [44]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[46]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [45]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[47]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [46]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[48]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [47]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[49]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [48]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[50]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [49]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[51]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [50]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[52]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [51]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[53]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [52]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[54]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [53]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[55]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [54]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[56]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [55]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[57]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [56]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[58]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [57]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [0]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [1]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [2]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [3]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(sig_cmd_burst_reg),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2
       (.I0(sig_cmd_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .O(sig_load_input_cmd));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(\sig_cmd_addr_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg),
        .I1(sm_set_error),
        .O(sm_set_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1_n_0),
        .Q(sm_set_error),
        .R(sm_set_error_reg_1));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_scc_wr
   (sig_cmd_reg_empty,
    sig_mstr2data_cmd_valid,
    \sig_cmd_addr_reg_reg[3]_0 ,
    sig_cmd2addr_valid1_reg_0,
    sig_push_addr_reg1_out,
    sm_set_error_reg_0,
    sig_calc2dm_calc_err,
    \sig_cmd_addr_reg_reg[63]_0 ,
    SR,
    m_axi_aclk,
    sig_btt_is_zero,
    Q,
    sig_posted_to_axi_2_reg,
    sig_addr2wsc_cmd_fifo_empty,
    sig_data2all_tlast_error,
    sig_cmd2mstr_cmd_valid,
    sm_set_error_reg_1);
  output sig_cmd_reg_empty;
  output sig_mstr2data_cmd_valid;
  output \sig_cmd_addr_reg_reg[3]_0 ;
  output sig_cmd2addr_valid1_reg_0;
  output sig_push_addr_reg1_out;
  output sm_set_error_reg_0;
  output sig_calc2dm_calc_err;
  output [58:0]\sig_cmd_addr_reg_reg[63]_0 ;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_btt_is_zero;
  input [59:0]Q;
  input sig_posted_to_axi_2_reg;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_data2all_tlast_error;
  input sig_cmd2mstr_cmd_valid;
  input [0:0]sm_set_error_reg_1;

  wire [59:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_btt_is_zero_reg_reg_n_0;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2addr_valid1_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire \sig_cmd_addr_reg_reg[3]_0 ;
  wire [58:0]\sig_cmd_addr_reg_reg[63]_0 ;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sm_set_error_i_1_n_0;
  wire sm_set_error_reg_0;
  wire [0:0]sm_set_error_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_addr_valid_reg_i_2__0
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_data2all_tlast_error),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3__0
       (.I0(sig_calc2dm_calc_err),
        .O(sm_set_error_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero),
        .Q(sig_btt_is_zero_reg_reg_n_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid1_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b1),
        .Q(sig_mstr2data_cmd_valid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[27]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[28]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[29]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[30]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[31]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[32]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[33]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[34]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[35]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(\sig_cmd_addr_reg_reg[3]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[36]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[37]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[38]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[39]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[40]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[41]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[42]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[43]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[44]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[45]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[46]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[47]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[48]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[49]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[50]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[51]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[52]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[53]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[54]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[55]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[56]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[57]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[58]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[59]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_cmd_addr_reg_reg[63]_0 [4]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2__0
       (.I0(sig_cmd_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .O(sig_load_input_cmd));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_posted_to_axi_2_i_1__0
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_posted_to_axi_2_reg),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(sig_data2all_tlast_error),
        .O(sig_cmd2addr_valid1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg_reg_n_0),
        .I1(sig_calc2dm_calc_err),
        .O(sm_set_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1_n_0),
        .Q(sig_calc2dm_calc_err),
        .R(sm_set_error_reg_1));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_updt_cmdsts_if
   (updt_decerr,
    updt_interr,
    updt_slverr,
    p_20_out,
    updt_done,
    E,
    p_10_out,
    updt_error_reg_0,
    updt_error_reg_1,
    updt_decerr_i,
    m_axi_aclk,
    updt_interr_i,
    updt_slverr_i,
    s_axis_updt_cmd_tvalid_reg_0,
    updt_done_reg_0,
    s_axis_updt_cmd_tready,
    p_12_out);
  output updt_decerr;
  output updt_interr;
  output updt_slverr;
  output p_20_out;
  output updt_done;
  output [0:0]E;
  output p_10_out;
  output updt_error_reg_0;
  input updt_error_reg_1;
  input updt_decerr_i;
  input m_axi_aclk;
  input updt_interr_i;
  input updt_slverr_i;
  input s_axis_updt_cmd_tvalid_reg_0;
  input updt_done_reg_0;
  input s_axis_updt_cmd_tready;
  input p_12_out;

  wire [0:0]E;
  wire m_axi_aclk;
  wire p_10_out;
  wire p_12_out;
  wire p_20_out;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid_reg_0;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_done_reg_0;
  wire updt_error_i_1_n_0;
  wire updt_error_reg_0;
  wire updt_error_reg_1;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  LUT2 #(
    .INIT(4'h8)) 
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1 
       (.I0(updt_done),
        .I1(p_12_out),
        .O(p_10_out));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[95]_i_1__0 
       (.I0(p_20_out),
        .I1(s_axis_updt_cmd_tready),
        .O(E));
  FDRE s_axis_updt_cmd_tvalid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axis_updt_cmd_tvalid_reg_0),
        .Q(p_20_out),
        .R(updt_error_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    updt_decerr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_decerr_i),
        .Q(updt_decerr),
        .R(updt_error_reg_1));
  FDRE updt_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_done_reg_0),
        .Q(updt_done),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    updt_error_i_1
       (.I0(updt_slverr),
        .I1(updt_interr),
        .I2(updt_decerr),
        .I3(updt_error_reg_0),
        .O(updt_error_i_1_n_0));
  FDRE updt_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_error_i_1_n_0),
        .Q(updt_error_reg_0),
        .R(updt_error_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    updt_interr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_interr_i),
        .Q(updt_interr),
        .R(updt_error_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    updt_slverr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_slverr_i),
        .Q(updt_slverr),
        .R(updt_error_reg_1));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_updt_mngr
   (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ,
    p_38_out,
    sig_sg2sgcntlr_updt_idle,
    p_20_out,
    sig_pulse_trigger,
    sig_do_shutdown,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    updt_error_reg,
    E,
    Q,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    m_axi_sg_wdata,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ,
    \update_address_reg[63] ,
    \updt_error_addr_reg[63] ,
    \updt_error_addr_reg[6] ,
    m_axi_aclk,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    updt_done_reg,
    sig_to_edge_detect_reg,
    sig_rst2sgcntl_halt,
    \cdma_tvect_out[10] ,
    sig_sg_error,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg ,
    service_ch112_out,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ,
    s_axis_updt_cmd_tready,
    \update_address_reg[4] ,
    \GEN_CH1_UPDATE.ch1_active_i_reg ,
    p_12_out,
    ftch_error_capture,
    \m_axi_sg_wdata[31] ,
    sg_interr_reg,
    sg_interr_reg_0,
    sg_slverr_reg,
    sg_slverr_reg_0,
    sg_decerr_reg,
    sg_decerr_reg_0,
    D,
    p_11_out,
    p_10_out,
    p_9_out);
  output \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  output p_38_out;
  output sig_sg2sgcntlr_updt_idle;
  output p_20_out;
  output sig_pulse_trigger;
  output sig_do_shutdown;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  output updt_error_reg;
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  output [3:0]m_axi_sg_wdata;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ;
  output [58:0]\update_address_reg[63] ;
  output [57:0]\updt_error_addr_reg[63] ;
  input \updt_error_addr_reg[6] ;
  input m_axi_aclk;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input updt_done_reg;
  input sig_to_edge_detect_reg;
  input sig_rst2sgcntl_halt;
  input \cdma_tvect_out[10] ;
  input sig_sg_error;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  input service_ch112_out;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ;
  input s_axis_updt_cmd_tready;
  input [0:0]\update_address_reg[4] ;
  input \GEN_CH1_UPDATE.ch1_active_i_reg ;
  input p_12_out;
  input ftch_error_capture;
  input [3:0]\m_axi_sg_wdata[31] ;
  input sg_interr_reg;
  input sg_interr_reg_0;
  input sg_slverr_reg;
  input sg_slverr_reg_0;
  input sg_decerr_reg;
  input sg_decerr_reg_0;
  input [57:0]D;
  input p_11_out;
  input p_10_out;
  input p_9_out;

  wire [57:0]D;
  wire [0:0]E;
  wire \GEN_CH1_UPDATE.ch1_active_i_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  wire [0:0]\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ;
  wire I_UPDT_SG_n_17;
  wire [0:0]Q;
  wire \cdma_tvect_out[10] ;
  wire ftch_error_capture;
  wire m_axi_aclk;
  wire [3:0]m_axi_sg_wdata;
  wire [3:0]\m_axi_sg_wdata[31] ;
  wire p_10_out;
  wire p_10_out_0;
  wire p_11_out;
  wire p_12_out;
  wire p_20_out;
  wire p_38_out;
  wire p_9_out;
  wire s_axis_updt_cmd_tready;
  wire service_ch112_out;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sig_do_shutdown;
  wire sig_pulse_trigger;
  wire sig_rst2sgcntl_halt;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg_error;
  wire sig_to_edge_detect_reg;
  wire [0:0]\update_address_reg[4] ;
  wire [58:0]\update_address_reg[63] ;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_done_reg;
  wire [57:0]\updt_error_addr_reg[63] ;
  wire \updt_error_addr_reg[6] ;
  wire updt_error_reg;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  nvme_p8c2_axi_cdma_1_0_axi_sg_updt_cmdsts_if I_UPDT_CMDSTS_IF
       (.E(E),
        .m_axi_aclk(m_axi_aclk),
        .p_10_out(p_10_out_0),
        .p_12_out(p_12_out),
        .p_20_out(p_20_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid_reg_0(I_UPDT_SG_n_17),
        .updt_decerr(updt_decerr),
        .updt_decerr_i(updt_decerr_i),
        .updt_done(updt_done),
        .updt_done_reg_0(updt_done_reg),
        .updt_error_reg_0(updt_error_reg),
        .updt_error_reg_1(\updt_error_addr_reg[6] ),
        .updt_interr(updt_interr),
        .updt_interr_i(updt_interr_i),
        .updt_slverr(updt_slverr),
        .updt_slverr_i(updt_slverr_i));
  nvme_p8c2_axi_cdma_1_0_axi_sg_updt_sm I_UPDT_SG
       (.D(D),
        .\GEN_CH1_UPDATE.ch1_active_i_reg_0 (p_38_out),
        .\GEN_CH1_UPDATE.ch1_active_i_reg_1 (\GEN_CH1_UPDATE.ch1_active_i_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 (\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 (\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 (\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_2 (\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 (\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg_1 (\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1 (\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1 (\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .Q(Q),
        .\cdma_tvect_out[10] (\cdma_tvect_out[10] ),
        .ftch_error_capture(ftch_error_capture),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .\m_axi_sg_wdata[31] (\m_axi_sg_wdata[31] ),
        .p_10_out(p_10_out),
        .p_10_out_0(p_10_out_0),
        .p_11_out(p_11_out),
        .p_20_out(p_20_out),
        .p_9_out(p_9_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .service_ch112_out(service_ch112_out),
        .sg_decerr_reg(sg_decerr_reg),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_interr_reg(sg_interr_reg),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_slverr_reg(sg_slverr_reg),
        .sg_slverr_reg_0(sg_slverr_reg_0),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_rst2sgcntl_halt(sig_rst2sgcntl_halt),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sg_error(sig_sg_error),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .\update_address_reg[4]_0 (\update_address_reg[4] ),
        .\update_address_reg[63]_0 (\update_address_reg[63] ),
        .\updt_cs_reg[0]_0 (I_UPDT_SG_n_17),
        .\updt_cs_reg[2]_0 (updt_error_reg),
        .updt_decerr(updt_decerr),
        .updt_done(updt_done),
        .\updt_error_addr_reg[63]_0 (\updt_error_addr_reg[63] ),
        .\updt_error_addr_reg[6]_0 (\updt_error_addr_reg[6] ),
        .updt_interr(updt_interr),
        .updt_slverr(updt_slverr));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_updt_q_mngr
   (ptr_queue_full,
    sts_queue_full,
    follower_full_mm2s,
    updt_curdesc_wren_reg,
    p_12_out,
    p_11_out,
    p_10_out,
    p_9_out,
    Q,
    \updt_cs_reg[2] ,
    service_ch112_out,
    \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63] ,
    E,
    m_axi_aclk,
    \FSM_sequential_pntr_cs_reg[1] ,
    p_38_out,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ,
    p_2_out,
    updt_ioc_reg,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \FSM_sequential_pntr_cs_reg[1]_0 ,
    \GEN_CH1_UPDATE.ch1_active_i_reg ,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg ,
    D,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] );
  output ptr_queue_full;
  output sts_queue_full;
  output follower_full_mm2s;
  output [0:0]updt_curdesc_wren_reg;
  output p_12_out;
  output p_11_out;
  output p_10_out;
  output p_9_out;
  output [4:0]Q;
  output \updt_cs_reg[2] ;
  output service_ch112_out;
  output [57:0]\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63] ;
  input [0:0]E;
  input m_axi_aclk;
  input \FSM_sequential_pntr_cs_reg[1] ;
  input p_38_out;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ;
  input p_2_out;
  input updt_ioc_reg;
  input [0:0]dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input \FSM_sequential_pntr_cs_reg[1]_0 ;
  input [0:0]\GEN_CH1_UPDATE.ch1_active_i_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  input \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg ;
  input [57:0]D;
  input [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ;

  wire [57:0]D;
  wire [0:0]E;
  wire \FSM_sequential_pntr_cs_reg[1] ;
  wire \FSM_sequential_pntr_cs_reg[1]_0 ;
  wire [0:0]\GEN_CH1_UPDATE.ch1_active_i_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg ;
  wire [57:0]\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63] ;
  wire [4:0]Q;
  wire dma_decerr_reg;
  wire [0:0]dma_interr_reg;
  wire dma_slverr_reg;
  wire follower_full_mm2s;
  wire m_axi_aclk;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_2_out;
  wire p_38_out;
  wire p_9_out;
  wire ptr_queue_full;
  wire service_ch112_out;
  wire sts_queue_full;
  wire \updt_cs_reg[2] ;
  wire [0:0]updt_curdesc_wren_reg;
  wire updt_ioc_reg;

  nvme_p8c2_axi_cdma_1_0_axi_sg_updt_queue \GEN_QUEUE.I_UPDT_DESC_QUEUE 
       (.D(D),
        .E(E),
        .\FSM_sequential_pntr_cs_reg[1]_0 (\FSM_sequential_pntr_cs_reg[1] ),
        .\FSM_sequential_pntr_cs_reg[1]_1 (\FSM_sequential_pntr_cs_reg[1]_0 ),
        .\GEN_CH1_UPDATE.ch1_active_i_reg (\GEN_CH1_UPDATE.ch1_active_i_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg ),
        .\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 (\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63] ),
        .Q(Q),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_slverr_reg_0(dma_slverr_reg),
        .follower_full_mm2s(follower_full_mm2s),
        .m_axi_aclk(m_axi_aclk),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_38_out(p_38_out),
        .p_9_out(p_9_out),
        .ptr_queue_full(ptr_queue_full),
        .service_ch112_out(service_ch112_out),
        .sts_queue_full(sts_queue_full),
        .\updt_cs_reg[2] (\updt_cs_reg[2] ),
        .updt_curdesc_wren_reg_0(updt_curdesc_wren_reg),
        .updt_ioc_reg_0(updt_ioc_reg));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_updt_queue
   (ptr_queue_full,
    sts_queue_full,
    follower_full_mm2s,
    updt_curdesc_wren_reg_0,
    p_12_out,
    p_11_out,
    p_10_out,
    p_9_out,
    Q,
    \updt_cs_reg[2] ,
    service_ch112_out,
    \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 ,
    E,
    m_axi_aclk,
    \FSM_sequential_pntr_cs_reg[1]_0 ,
    p_38_out,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ,
    p_2_out,
    updt_ioc_reg_0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \FSM_sequential_pntr_cs_reg[1]_1 ,
    \GEN_CH1_UPDATE.ch1_active_i_reg ,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg_0 ,
    D,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 );
  output ptr_queue_full;
  output sts_queue_full;
  output follower_full_mm2s;
  output [0:0]updt_curdesc_wren_reg_0;
  output p_12_out;
  output p_11_out;
  output p_10_out;
  output p_9_out;
  output [4:0]Q;
  output \updt_cs_reg[2] ;
  output service_ch112_out;
  output [57:0]\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 ;
  input [0:0]E;
  input m_axi_aclk;
  input \FSM_sequential_pntr_cs_reg[1]_0 ;
  input p_38_out;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ;
  input p_2_out;
  input updt_ioc_reg_0;
  input [0:0]dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input \FSM_sequential_pntr_cs_reg[1]_1 ;
  input [0:0]\GEN_CH1_UPDATE.ch1_active_i_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  input \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg_0 ;
  input [57:0]D;
  input [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 ;

  wire [57:0]D;
  wire [0:0]E;
  wire \FSM_sequential_pntr_cs_reg[1]_0 ;
  wire \FSM_sequential_pntr_cs_reg[1]_1 ;
  wire [0:0]\GEN_CH1_UPDATE.ch1_active_i_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg_0 ;
  wire [57:0]\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 ;
  wire [4:0]Q;
  wire dma_decerr_i_1_n_0;
  wire dma_decerr_reg_0;
  wire dma_interr_i_1_n_0;
  wire [0:0]dma_interr_reg_0;
  wire dma_slverr_i_1_n_0;
  wire dma_slverr_reg_0;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire m_axi_aclk;
  wire p_0_out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_1_out;
  wire p_2_out;
  wire p_38_out;
  wire p_9_out;
  wire [1:0]pntr_cs;
  wire [1:0]pntr_ns;
  wire [63:6]ptr_queue_dout;
  wire ptr_queue_empty;
  wire ptr_queue_full;
  wire service_ch112_out;
  wire [33:28]sts_queue_dout;
  wire sts_queue_empty;
  wire sts_queue_full;
  wire sts_rden;
  wire updt_active_d1;
  wire \updt_cs_reg[2] ;
  wire updt_curdesc_reg0;
  wire [0:0]updt_curdesc_wren_reg_0;
  wire updt_ioc_i_1_n_0;
  wire updt_ioc_reg_0;
  wire writing_status;
  wire writing_status_d1;
  wire writing_status_re_ch1;

  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h0000BB0C)) 
    \FSM_sequential_pntr_cs[0]_i_1 
       (.I0(ptr_queue_empty),
        .I1(p_38_out),
        .I2(updt_active_d1),
        .I3(pntr_cs[0]),
        .I4(pntr_cs[1]),
        .O(pntr_ns[0]));
  LUT6 #(
    .INIT(64'h0022FF0000225F00)) 
    \FSM_sequential_pntr_cs[1]_i_1 
       (.I0(p_38_out),
        .I1(ptr_queue_empty),
        .I2(Q[4]),
        .I3(pntr_cs[1]),
        .I4(pntr_cs[0]),
        .I5(\FSM_sequential_pntr_cs_reg[1]_1 ),
        .O(pntr_ns[1]));
  (* FSM_ENCODED_STATES = "read_curdesc_lsb:01,write_status:10,idle:00" *) 
  FDRE \FSM_sequential_pntr_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(pntr_ns[0]),
        .Q(pntr_cs[0]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "read_curdesc_lsb:01,write_status:10,idle:00" *) 
  FDRE \FSM_sequential_pntr_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(pntr_ns[1]),
        .Q(pntr_cs[1]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_2 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg ),
        .I1(ptr_queue_empty),
        .I2(follower_empty_mm2s),
        .I3(\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .O(\updt_cs_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_2 
       (.I0(\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .I1(follower_empty_mm2s),
        .I2(ptr_queue_empty),
        .O(service_ch112_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(1'b0),
        .Q(follower_empty_mm2s),
        .S(p_2_out));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .O(sts_rden));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(1'b1),
        .Q(follower_full_mm2s),
        .R(p_2_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[28]),
        .Q(Q[0]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[29]),
        .Q(Q[1]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[30]),
        .Q(Q[2]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[31]),
        .Q(Q[3]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[33]),
        .Q(Q[4]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(ptr_queue_dout[10]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(ptr_queue_dout[11]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(ptr_queue_dout[12]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(ptr_queue_dout[13]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(ptr_queue_dout[14]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(ptr_queue_dout[15]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(ptr_queue_dout[16]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(ptr_queue_dout[17]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(ptr_queue_dout[18]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(ptr_queue_dout[19]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(ptr_queue_dout[20]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[15]),
        .Q(ptr_queue_dout[21]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[16]),
        .Q(ptr_queue_dout[22]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[17]),
        .Q(ptr_queue_dout[23]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[18]),
        .Q(ptr_queue_dout[24]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[19]),
        .Q(ptr_queue_dout[25]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[20]),
        .Q(ptr_queue_dout[26]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[21]),
        .Q(ptr_queue_dout[27]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[22]),
        .Q(ptr_queue_dout[28]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[23]),
        .Q(ptr_queue_dout[29]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[24]),
        .Q(ptr_queue_dout[30]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[25]),
        .Q(ptr_queue_dout[31]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[32] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[26]),
        .Q(ptr_queue_dout[32]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[33] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[27]),
        .Q(ptr_queue_dout[33]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[34] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[28]),
        .Q(ptr_queue_dout[34]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[35] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[29]),
        .Q(ptr_queue_dout[35]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[36] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[30]),
        .Q(ptr_queue_dout[36]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[37] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[31]),
        .Q(ptr_queue_dout[37]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[38] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[32]),
        .Q(ptr_queue_dout[38]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[39] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[33]),
        .Q(ptr_queue_dout[39]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[40] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[34]),
        .Q(ptr_queue_dout[40]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[41] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[35]),
        .Q(ptr_queue_dout[41]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[42] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[36]),
        .Q(ptr_queue_dout[42]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[43] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[37]),
        .Q(ptr_queue_dout[43]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[44] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[38]),
        .Q(ptr_queue_dout[44]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[45] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[39]),
        .Q(ptr_queue_dout[45]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[46] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[40]),
        .Q(ptr_queue_dout[46]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[47] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[41]),
        .Q(ptr_queue_dout[47]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[48] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[42]),
        .Q(ptr_queue_dout[48]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[49] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[43]),
        .Q(ptr_queue_dout[49]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[50] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[44]),
        .Q(ptr_queue_dout[50]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[51] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[45]),
        .Q(ptr_queue_dout[51]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[52] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[46]),
        .Q(ptr_queue_dout[52]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[53] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[47]),
        .Q(ptr_queue_dout[53]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[54] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[48]),
        .Q(ptr_queue_dout[54]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[55] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[49]),
        .Q(ptr_queue_dout[55]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[56] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[50]),
        .Q(ptr_queue_dout[56]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[57] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[51]),
        .Q(ptr_queue_dout[57]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[58] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[52]),
        .Q(ptr_queue_dout[58]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[59] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[53]),
        .Q(ptr_queue_dout[59]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[60] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[54]),
        .Q(ptr_queue_dout[60]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[61] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[55]),
        .Q(ptr_queue_dout[61]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[62] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[56]),
        .Q(ptr_queue_dout[62]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[57]),
        .Q(ptr_queue_dout[63]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(ptr_queue_dout[6]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(ptr_queue_dout[7]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(ptr_queue_dout[8]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(ptr_queue_dout[9]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg 
       (.C(m_axi_aclk),
        .CE(E),
        .D(1'b0),
        .Q(ptr_queue_empty),
        .S(p_1_out));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 
       (.I0(ptr_queue_empty),
        .I1(p_38_out),
        .I2(pntr_cs[0]),
        .I3(pntr_cs[1]),
        .I4(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg_0 ),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg 
       (.C(m_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(ptr_queue_full),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 [0]),
        .Q(sts_queue_dout[28]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 [1]),
        .Q(sts_queue_dout[29]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 [2]),
        .Q(sts_queue_dout[30]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 [3]),
        .Q(sts_queue_dout[31]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ),
        .D(1'b1),
        .Q(sts_queue_dout[33]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ),
        .D(1'b0),
        .Q(sts_queue_empty),
        .S(p_0_out));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 
       (.I0(sts_queue_empty),
        .I1(follower_empty_mm2s),
        .I2(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg_0 ),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0 ),
        .D(1'b1),
        .Q(sts_queue_full),
        .R(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_38_out),
        .Q(updt_active_d1),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[32] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[32]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [26]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[33] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[33]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [27]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[34] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[34]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [28]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[35] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[35]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [29]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[36] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[36]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [30]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[37] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[37]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [31]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[38] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[38]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [32]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[39] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[39]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [33]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[40] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[40]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [34]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[41] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[41]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [35]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[42] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[42]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [36]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[43] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[43]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [37]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[44] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[44]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [38]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[45] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[45]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [39]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[46] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[46]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [40]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[47] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[47]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [41]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[48] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[48]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [42]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[49] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[49]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [43]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[50] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[50]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [44]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[51] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[51]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [45]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[52] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[52]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [46]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[53] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[53]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [47]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[54] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[54]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [48]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[55] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[55]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [49]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[56] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[56]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [50]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[57] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[57]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [51]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[58] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[58]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [52]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[59] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[59]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [53]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[60] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[60]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [54]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[61] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[61]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [55]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[62] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[62]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [56]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[63]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [57]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    dma_decerr_i_1
       (.I0(p_9_out),
        .I1(writing_status_re_ch1),
        .I2(Q[2]),
        .I3(dma_decerr_reg_0),
        .O(dma_decerr_i_1_n_0));
  FDRE dma_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_decerr_i_1_n_0),
        .Q(p_9_out),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    dma_interr_i_1
       (.I0(p_11_out),
        .I1(writing_status_re_ch1),
        .I2(Q[0]),
        .I3(dma_interr_reg_0),
        .O(dma_interr_i_1_n_0));
  FDRE dma_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_interr_i_1_n_0),
        .Q(p_11_out),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    dma_slverr_i_1
       (.I0(p_10_out),
        .I1(writing_status_re_ch1),
        .I2(Q[1]),
        .I3(dma_slverr_reg_0),
        .O(dma_slverr_i_1_n_0));
  FDRE dma_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_slverr_i_1_n_0),
        .Q(p_10_out),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \updt_curdesc[31]_i_1 
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .I2(p_38_out),
        .I3(ptr_queue_empty),
        .O(updt_curdesc_reg0));
  FDRE \updt_curdesc_reg[10] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[10]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [4]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[11] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[11]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [5]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[12] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[12]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [6]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[13] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[13]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [7]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[14] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[14]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [8]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[15] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[15]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [9]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[16] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[16]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [10]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[17] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[17]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [11]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[18] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[18]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [12]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[19] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[19]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [13]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[20] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[20]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [14]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[21] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[21]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [15]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[22] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[22]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [16]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[23] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[23]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [17]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[24] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[24]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [18]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[25] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[25]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [19]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[26] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[26]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [20]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[27] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[27]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [21]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[28] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[28]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [22]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[29] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[29]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [23]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[30] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[30]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [24]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[31] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[31]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [25]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[6] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[6]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [0]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[7] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[7]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [1]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[8] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[8]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [2]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE \updt_curdesc_reg[9] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_reg0),
        .D(ptr_queue_dout[9]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [3]),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  FDRE updt_curdesc_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_curdesc_reg0),
        .Q(updt_curdesc_wren_reg_0),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    updt_ioc_i_1
       (.I0(p_12_out),
        .I1(writing_status_re_ch1),
        .I2(Q[3]),
        .I3(updt_ioc_reg_0),
        .O(updt_ioc_i_1_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    updt_ioc_i_2
       (.I0(writing_status_d1),
        .I1(p_38_out),
        .I2(pntr_cs[0]),
        .I3(pntr_cs[1]),
        .O(writing_status_re_ch1));
  FDRE updt_ioc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ioc_i_1_n_0),
        .Q(p_12_out),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h2)) 
    writing_status_d1_i_1
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .O(writing_status));
  FDRE #(
    .INIT(1'b0)) 
    writing_status_d1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(writing_status),
        .Q(writing_status_d1),
        .R(\FSM_sequential_pntr_cs_reg[1]_0 ));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_updt_sm
   (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_active_i_reg_0 ,
    sig_sg2sgcntlr_updt_idle,
    sig_pulse_trigger,
    sig_do_shutdown,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ,
    Q,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ,
    m_axi_sg_wdata,
    \updt_cs_reg[0]_0 ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1 ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1 ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_2 ,
    \update_address_reg[63]_0 ,
    \updt_error_addr_reg[63]_0 ,
    \updt_error_addr_reg[6]_0 ,
    p_10_out_0,
    m_axi_aclk,
    sig_to_edge_detect_reg,
    sig_rst2sgcntl_halt,
    \cdma_tvect_out[10] ,
    sig_sg_error,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ,
    service_ch112_out,
    \updt_cs_reg[2]_0 ,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ,
    updt_done,
    \update_address_reg[4]_0 ,
    \GEN_CH1_UPDATE.ch1_active_i_reg_1 ,
    ftch_error_capture,
    \m_axi_sg_wdata[31] ,
    s_axis_updt_cmd_tready,
    p_20_out,
    sg_interr_reg,
    sg_interr_reg_0,
    sg_slverr_reg,
    sg_slverr_reg_0,
    sg_decerr_reg,
    sg_decerr_reg_0,
    D,
    updt_interr,
    updt_slverr,
    updt_decerr,
    p_11_out,
    p_10_out,
    p_9_out);
  output \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_active_i_reg_0 ;
  output sig_sg2sgcntlr_updt_idle;
  output sig_pulse_trigger;
  output sig_do_shutdown;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ;
  output [0:0]Q;
  output [0:0]\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ;
  output [3:0]m_axi_sg_wdata;
  output \updt_cs_reg[0]_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1 ;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1 ;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_2 ;
  output [58:0]\update_address_reg[63]_0 ;
  output [57:0]\updt_error_addr_reg[63]_0 ;
  input \updt_error_addr_reg[6]_0 ;
  input p_10_out_0;
  input m_axi_aclk;
  input sig_to_edge_detect_reg;
  input sig_rst2sgcntl_halt;
  input \cdma_tvect_out[10] ;
  input sig_sg_error;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ;
  input service_ch112_out;
  input \updt_cs_reg[2]_0 ;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ;
  input updt_done;
  input [0:0]\update_address_reg[4]_0 ;
  input \GEN_CH1_UPDATE.ch1_active_i_reg_1 ;
  input ftch_error_capture;
  input [3:0]\m_axi_sg_wdata[31] ;
  input s_axis_updt_cmd_tready;
  input p_20_out;
  input sg_interr_reg;
  input sg_interr_reg_0;
  input sg_slverr_reg;
  input sg_slverr_reg_0;
  input sg_decerr_reg;
  input sg_decerr_reg_0;
  input [57:0]D;
  input updt_interr;
  input updt_slverr;
  input updt_decerr;
  input p_11_out;
  input p_10_out;
  input p_9_out;

  wire \ADDR_64.ftch_error_addr[63]_i_3_n_0 ;
  wire [57:0]D;
  wire \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_active_i_i_3_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_active_i_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_active_i_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ;
  wire [0:0]\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_2 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1 ;
  wire [0:0]Q;
  wire \cdma_tvect_out[10] ;
  wire ch1_updt_sm_idle__5;
  wire ftch_error_capture;
  wire m_axi_aclk;
  wire [3:0]m_axi_sg_wdata;
  wire [3:0]\m_axi_sg_wdata[31] ;
  wire p_10_out;
  wire p_10_out_0;
  wire p_11_out;
  wire p_20_out;
  wire p_9_out;
  wire s_axis_updt_cmd_tready;
  wire service_ch112_out;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sig_do_shutdown;
  wire sig_pulse_trigger;
  wire sig_rst2sgcntl_halt;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg_error;
  wire sig_to_edge_detect_reg;
  wire [0:0]\update_address_reg[4]_0 ;
  wire [58:0]\update_address_reg[63]_0 ;
  wire updt_cmnd_wr;
  wire [1:0]updt_cs;
  wire \updt_cs[0]_i_2_n_0 ;
  wire \updt_cs_reg[0]_0 ;
  wire \updt_cs_reg[2]_0 ;
  wire updt_decerr;
  wire updt_done;
  wire [57:0]\updt_error_addr_reg[63]_0 ;
  wire \updt_error_addr_reg[6]_0 ;
  wire updt_interr;
  wire [2:0]updt_ns;
  wire updt_slverr;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ADDR_64.ftch_error_addr[63]_i_1 
       (.I0(\ADDR_64.ftch_error_addr[63]_i_3_n_0 ),
        .I1(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ),
        .I2(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .I3(ftch_error_capture),
        .I4(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .I5(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ADDR_64.ftch_error_addr[63]_i_3 
       (.I0(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .I1(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .O(\ADDR_64.ftch_error_addr[63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__0 
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(sig_to_edge_detect_reg),
        .O(sig_pulse_trigger));
  LUT6 #(
    .INIT(64'h00000400FF000400)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_1 ),
        .I1(\GEN_CH1_UPDATE.ch1_active_i_i_3_n_0 ),
        .I2(updt_cs[1]),
        .I3(\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ),
        .I4(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I5(updt_done),
        .O(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_3 
       (.I0(updt_cs[0]),
        .I1(\updt_cs_reg[2]_0 ),
        .O(\GEN_CH1_UPDATE.ch1_active_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_UPDATE.ch1_active_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2 
       (.I0(p_9_out),
        .I1(updt_done),
        .I2(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ),
        .R(\updt_error_addr_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 
       (.I0(p_11_out),
        .I1(updt_done),
        .I2(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_interr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .R(\updt_error_addr_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 
       (.I0(p_10_out),
        .I1(updt_done),
        .I2(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .R(\updt_error_addr_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 
       (.I0(updt_decerr),
        .I1(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I2(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ),
        .R(\updt_error_addr_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7775)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ),
        .I1(service_ch112_out),
        .I2(ch1_updt_sm_idle__5),
        .I3(sig_sg2sgcntlr_updt_idle),
        .I4(\updt_cs_reg[2]_0 ),
        .I5(\GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300010000F0FF)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_3 
       (.I0(\updt_cs_reg[2]_0 ),
        .I1(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I2(Q),
        .I3(service_ch112_out),
        .I4(updt_cs[0]),
        .I5(updt_cs[1]),
        .O(ch1_updt_sm_idle__5));
  FDRE \GEN_CH1_UPDATE.ch1_updt_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ),
        .Q(sig_sg2sgcntlr_updt_idle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 
       (.I0(updt_interr),
        .I1(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I2(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_interr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_10_out_0),
        .Q(\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ),
        .R(\updt_error_addr_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 
       (.I0(updt_slverr),
        .I1(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I2(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .R(\updt_error_addr_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \I_REGISTER_BLOCK/sg_decerr_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ),
        .I1(sg_decerr_reg),
        .I2(sg_decerr_reg_0),
        .O(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \I_REGISTER_BLOCK/sg_interr_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .I1(sg_interr_reg),
        .I2(sg_interr_reg_0),
        .O(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \I_REGISTER_BLOCK/sg_slverr_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .I1(sg_slverr_reg),
        .I2(sg_slverr_reg_0),
        .O(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cdma_tvect_out[10]_INST_0_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ),
        .I1(sig_rst2sgcntl_halt),
        .I2(\cdma_tvect_out[10] ),
        .I3(sig_sg_error),
        .I4(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .I5(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .O(sig_do_shutdown));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[28]_INST_0 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(\m_axi_sg_wdata[31] [0]),
        .O(m_axi_sg_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[29]_INST_0 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(\m_axi_sg_wdata[31] [1]),
        .O(m_axi_sg_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[30]_INST_0 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(\m_axi_sg_wdata[31] [2]),
        .O(m_axi_sg_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[31]_INST_0 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(\m_axi_sg_wdata[31] [3]),
        .O(m_axi_sg_wdata[3]));
  LUT6 #(
    .INIT(64'h0010FFFF00100010)) 
    s_axis_updt_cmd_tvalid_i_1
       (.I0(updt_cs[0]),
        .I1(\updt_cs_reg[2]_0 ),
        .I2(updt_cs[1]),
        .I3(Q),
        .I4(s_axis_updt_cmd_tready),
        .I5(p_20_out),
        .O(\updt_cs_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[10] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[4]),
        .Q(\update_address_reg[63]_0 [5]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[11] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[5]),
        .Q(\update_address_reg[63]_0 [6]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[12] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[6]),
        .Q(\update_address_reg[63]_0 [7]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[13] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[7]),
        .Q(\update_address_reg[63]_0 [8]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[14] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[8]),
        .Q(\update_address_reg[63]_0 [9]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[15] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[9]),
        .Q(\update_address_reg[63]_0 [10]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[16] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[10]),
        .Q(\update_address_reg[63]_0 [11]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[17] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[11]),
        .Q(\update_address_reg[63]_0 [12]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[18] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[12]),
        .Q(\update_address_reg[63]_0 [13]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[19] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[13]),
        .Q(\update_address_reg[63]_0 [14]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[20] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[14]),
        .Q(\update_address_reg[63]_0 [15]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[21] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[15]),
        .Q(\update_address_reg[63]_0 [16]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[22] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[16]),
        .Q(\update_address_reg[63]_0 [17]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[23] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[17]),
        .Q(\update_address_reg[63]_0 [18]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[24] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[18]),
        .Q(\update_address_reg[63]_0 [19]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[25] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[19]),
        .Q(\update_address_reg[63]_0 [20]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[26] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[20]),
        .Q(\update_address_reg[63]_0 [21]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[27] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[21]),
        .Q(\update_address_reg[63]_0 [22]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[28] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[22]),
        .Q(\update_address_reg[63]_0 [23]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[29] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[23]),
        .Q(\update_address_reg[63]_0 [24]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[30] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[24]),
        .Q(\update_address_reg[63]_0 [25]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[31] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[25]),
        .Q(\update_address_reg[63]_0 [26]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[32] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[26]),
        .Q(\update_address_reg[63]_0 [27]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[33] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[27]),
        .Q(\update_address_reg[63]_0 [28]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[34] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[28]),
        .Q(\update_address_reg[63]_0 [29]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[35] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[29]),
        .Q(\update_address_reg[63]_0 [30]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[36] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[30]),
        .Q(\update_address_reg[63]_0 [31]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[37] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[31]),
        .Q(\update_address_reg[63]_0 [32]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[38] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[32]),
        .Q(\update_address_reg[63]_0 [33]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[39] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[33]),
        .Q(\update_address_reg[63]_0 [34]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[40] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[34]),
        .Q(\update_address_reg[63]_0 [35]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[41] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[35]),
        .Q(\update_address_reg[63]_0 [36]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[42] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[36]),
        .Q(\update_address_reg[63]_0 [37]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[43] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[37]),
        .Q(\update_address_reg[63]_0 [38]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[44] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[38]),
        .Q(\update_address_reg[63]_0 [39]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[45] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[39]),
        .Q(\update_address_reg[63]_0 [40]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[46] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[40]),
        .Q(\update_address_reg[63]_0 [41]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[47] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[41]),
        .Q(\update_address_reg[63]_0 [42]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[48] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[42]),
        .Q(\update_address_reg[63]_0 [43]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[49] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[43]),
        .Q(\update_address_reg[63]_0 [44]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[4] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(1'b1),
        .Q(\update_address_reg[63]_0 [0]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[50] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[44]),
        .Q(\update_address_reg[63]_0 [45]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[51] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[45]),
        .Q(\update_address_reg[63]_0 [46]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[52] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[46]),
        .Q(\update_address_reg[63]_0 [47]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[53] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[47]),
        .Q(\update_address_reg[63]_0 [48]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[54] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[48]),
        .Q(\update_address_reg[63]_0 [49]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[55] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[49]),
        .Q(\update_address_reg[63]_0 [50]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[56] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[50]),
        .Q(\update_address_reg[63]_0 [51]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[57] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[51]),
        .Q(\update_address_reg[63]_0 [52]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[58] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[52]),
        .Q(\update_address_reg[63]_0 [53]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[59] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[53]),
        .Q(\update_address_reg[63]_0 [54]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[60] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[54]),
        .Q(\update_address_reg[63]_0 [55]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[61] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[55]),
        .Q(\update_address_reg[63]_0 [56]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[62] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[56]),
        .Q(\update_address_reg[63]_0 [57]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[63] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[57]),
        .Q(\update_address_reg[63]_0 [58]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[6] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[0]),
        .Q(\update_address_reg[63]_0 [1]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[7] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[1]),
        .Q(\update_address_reg[63]_0 [2]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[8] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[2]),
        .Q(\update_address_reg[63]_0 [3]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[9] 
       (.C(m_axi_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(D[3]),
        .Q(\update_address_reg[63]_0 [4]),
        .R(\updt_error_addr_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAABABA)) 
    \updt_cs[0]_i_1 
       (.I0(\updt_cs[0]_i_2_n_0 ),
        .I1(Q),
        .I2(updt_cs[1]),
        .I3(updt_cs[0]),
        .I4(\updt_cs_reg[2]_0 ),
        .I5(updt_done),
        .O(updt_ns[0]));
  LUT6 #(
    .INIT(64'h0100010001330100)) 
    \updt_cs[0]_i_2 
       (.I0(\update_address_reg[4]_0 ),
        .I1(Q),
        .I2(updt_cs[1]),
        .I3(updt_cs[0]),
        .I4(service_ch112_out),
        .I5(\updt_cs_reg[2]_0 ),
        .O(\updt_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h010F050001000500)) 
    \updt_cs[1]_i_1 
       (.I0(\updt_cs_reg[2]_0 ),
        .I1(updt_done),
        .I2(Q),
        .I3(updt_cs[1]),
        .I4(updt_cs[0]),
        .I5(\update_address_reg[4]_0 ),
        .O(updt_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h03A2)) 
    \updt_cs[2]_i_1 
       (.I0(\updt_cs_reg[2]_0 ),
        .I1(updt_cs[0]),
        .I2(updt_cs[1]),
        .I3(Q),
        .O(updt_ns[2]));
  FDRE \updt_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ns[0]),
        .Q(updt_cs[0]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ns[1]),
        .Q(updt_cs[1]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_cs_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ns[2]),
        .Q(Q),
        .R(\updt_error_addr_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \updt_error_addr[63]_i_1 
       (.I0(Q),
        .I1(updt_cs[1]),
        .I2(\updt_cs_reg[2]_0 ),
        .I3(updt_cs[0]),
        .O(updt_cmnd_wr));
  FDRE \updt_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [5]),
        .Q(\updt_error_addr_reg[63]_0 [4]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [6]),
        .Q(\updt_error_addr_reg[63]_0 [5]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [7]),
        .Q(\updt_error_addr_reg[63]_0 [6]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [8]),
        .Q(\updt_error_addr_reg[63]_0 [7]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [9]),
        .Q(\updt_error_addr_reg[63]_0 [8]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [10]),
        .Q(\updt_error_addr_reg[63]_0 [9]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [11]),
        .Q(\updt_error_addr_reg[63]_0 [10]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [12]),
        .Q(\updt_error_addr_reg[63]_0 [11]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [13]),
        .Q(\updt_error_addr_reg[63]_0 [12]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [14]),
        .Q(\updt_error_addr_reg[63]_0 [13]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [15]),
        .Q(\updt_error_addr_reg[63]_0 [14]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [16]),
        .Q(\updt_error_addr_reg[63]_0 [15]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [17]),
        .Q(\updt_error_addr_reg[63]_0 [16]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [18]),
        .Q(\updt_error_addr_reg[63]_0 [17]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [19]),
        .Q(\updt_error_addr_reg[63]_0 [18]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [20]),
        .Q(\updt_error_addr_reg[63]_0 [19]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [21]),
        .Q(\updt_error_addr_reg[63]_0 [20]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [22]),
        .Q(\updt_error_addr_reg[63]_0 [21]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [23]),
        .Q(\updt_error_addr_reg[63]_0 [22]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [24]),
        .Q(\updt_error_addr_reg[63]_0 [23]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [25]),
        .Q(\updt_error_addr_reg[63]_0 [24]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [26]),
        .Q(\updt_error_addr_reg[63]_0 [25]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[32] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [27]),
        .Q(\updt_error_addr_reg[63]_0 [26]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[33] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [28]),
        .Q(\updt_error_addr_reg[63]_0 [27]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[34] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [29]),
        .Q(\updt_error_addr_reg[63]_0 [28]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[35] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [30]),
        .Q(\updt_error_addr_reg[63]_0 [29]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[36] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [31]),
        .Q(\updt_error_addr_reg[63]_0 [30]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[37] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [32]),
        .Q(\updt_error_addr_reg[63]_0 [31]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[38] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [33]),
        .Q(\updt_error_addr_reg[63]_0 [32]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[39] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [34]),
        .Q(\updt_error_addr_reg[63]_0 [33]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[40] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [35]),
        .Q(\updt_error_addr_reg[63]_0 [34]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[41] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [36]),
        .Q(\updt_error_addr_reg[63]_0 [35]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[42] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [37]),
        .Q(\updt_error_addr_reg[63]_0 [36]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[43] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [38]),
        .Q(\updt_error_addr_reg[63]_0 [37]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[44] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [39]),
        .Q(\updt_error_addr_reg[63]_0 [38]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[45] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [40]),
        .Q(\updt_error_addr_reg[63]_0 [39]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[46] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [41]),
        .Q(\updt_error_addr_reg[63]_0 [40]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[47] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [42]),
        .Q(\updt_error_addr_reg[63]_0 [41]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[48] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [43]),
        .Q(\updt_error_addr_reg[63]_0 [42]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[49] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [44]),
        .Q(\updt_error_addr_reg[63]_0 [43]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[50] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [45]),
        .Q(\updt_error_addr_reg[63]_0 [44]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[51] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [46]),
        .Q(\updt_error_addr_reg[63]_0 [45]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[52] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [47]),
        .Q(\updt_error_addr_reg[63]_0 [46]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[53] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [48]),
        .Q(\updt_error_addr_reg[63]_0 [47]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[54] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [49]),
        .Q(\updt_error_addr_reg[63]_0 [48]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[55] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [50]),
        .Q(\updt_error_addr_reg[63]_0 [49]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[56] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [51]),
        .Q(\updt_error_addr_reg[63]_0 [50]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[57] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [52]),
        .Q(\updt_error_addr_reg[63]_0 [51]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[58] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [53]),
        .Q(\updt_error_addr_reg[63]_0 [52]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[59] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [54]),
        .Q(\updt_error_addr_reg[63]_0 [53]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[60] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [55]),
        .Q(\updt_error_addr_reg[63]_0 [54]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[61] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [56]),
        .Q(\updt_error_addr_reg[63]_0 [55]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[62] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [57]),
        .Q(\updt_error_addr_reg[63]_0 [56]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[63] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [58]),
        .Q(\updt_error_addr_reg[63]_0 [57]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [1]),
        .Q(\updt_error_addr_reg[63]_0 [0]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [2]),
        .Q(\updt_error_addr_reg[63]_0 [1]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [3]),
        .Q(\updt_error_addr_reg[63]_0 [2]),
        .R(\updt_error_addr_reg[6]_0 ));
  FDRE \updt_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[63]_0 [4]),
        .Q(\updt_error_addr_reg[63]_0 [3]),
        .R(\updt_error_addr_reg[6]_0 ));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_wr_status_cntl
   (D,
    FIFO_Full_reg,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_init_done_1,
    sig_init_done_2,
    m_axi_sg_bready,
    sig_inhibit_rdy_n,
    E,
    p_5_out,
    m_axi_aclk,
    SR,
    sig_init_done_reg,
    sig_init_done_reg_0,
    m_axi_sg_bvalid,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_stat2wsc_status_ready,
    m_axi_sg_bresp,
    in);
  output [3:0]D;
  output FIFO_Full_reg;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output sig_init_done_1;
  output sig_init_done_2;
  output m_axi_sg_bready;
  output sig_inhibit_rdy_n;
  output [0:0]E;
  input p_5_out;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input m_axi_sg_bvalid;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_stat2wsc_status_ready;
  input [1:0]m_axi_sg_bresp;
  input [2:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire p_2_out;
  wire p_4_out;
  wire p_5_out;
  wire sig_coelsc_reg_empty;
  wire [2:0]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_fifo__0;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_tlast_err_stop;
  wire [2:0]sig_wdc_statcnt;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2stat_status_valid;

  nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized2 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D(D[2:0]),
        .E(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (sig_wresp_sfifo_out),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (sig_rd_empty),
        .Q(sig_wdc_statcnt),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({sig_dcntl_sfifo_out[2],sig_dcntl_sfifo_out[0]}),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[1] ({\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 }),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(D[1]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[0]),
        .R(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2 ),
        .Q(D[3]),
        .S(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .Q(sig_coelsc_reg_empty),
        .S(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_2_out),
        .Q(D[2]),
        .R(p_5_out));
  nvme_p8c2_axi_cdma_1_0_axi_sg_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D(D[2:1]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_3),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (sig_dcntl_sfifo_out[2]),
        .Q(sig_rd_empty),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(sig_wresp_sfifo_out),
        .p_2_out(p_2_out),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ),
        .Q(sig_wdc_statcnt[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8 ),
        .Q(sig_wdc_statcnt[2]),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

module nvme_p8c2_axi_cdma_1_0_axi_sg_wrdata_cntl
   (sig_push_to_wsc,
    in,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data2all_tlast_error,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ,
    sig_wr_fifo,
    sig_tlast_err_stop,
    m_axi_sg_wvalid,
    p_2_out,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ,
    m_axi_sg_wlast,
    sig_calc2dm_calc_err,
    m_axi_aclk,
    SR,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    E,
    sig_addr2wsc_cmd_fifo_empty,
    sig_cmd2mstr_cmd_valid,
    sig_cmd_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ,
    sig_inhibit_rdy_n,
    out,
    follower_full_mm2s,
    p_38_out,
    m_axi_sg_wready,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ,
    Q,
    sig_mstr2data_cmd_valid,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready);
  output sig_push_to_wsc;
  output [2:0]in;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_data2all_tlast_error;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  output sig_wr_fifo;
  output sig_tlast_err_stop;
  output m_axi_sg_wvalid;
  output p_2_out;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ;
  output m_axi_sg_wlast;
  input sig_calc2dm_calc_err;
  input m_axi_aclk;
  input [0:0]SR;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input [0:0]E;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_cmd2mstr_cmd_valid;
  input sig_cmd_reg_empty;
  input \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  input sig_inhibit_rdy_n;
  input out;
  input follower_full_mm2s;
  input p_38_out;
  input m_axi_sg_wready;
  input \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  input [0:0]Q;
  input sig_mstr2data_cmd_valid;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;

  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire follower_full_mm2s;
  wire [2:0]in;
  wire m_axi_aclk;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wlast_INST_0_i_2_n_0;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire m_axi_sg_wvalid_INST_0_i_1_n_0;
  wire m_axi_sg_wvalid_INST_0_i_2_n_0;
  wire out;
  wire p_2_out;
  wire p_38_out;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_2_n_0 ;
  wire sig_calc2dm_calc_err;
  wire sig_clr_dqual_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2all_tlast_error;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[0]_i_1_n_0 ;
  wire \sig_dbeat_cntr[1]_i_1_n_0 ;
  wire \sig_dbeat_cntr[2]_i_1_n_0 ;
  wire \sig_dbeat_cntr[3]_i_1_n_0 ;
  wire \sig_dbeat_cntr[4]_i_1_n_0 ;
  wire \sig_dbeat_cntr[5]_i_1_n_0 ;
  wire \sig_dbeat_cntr[6]_i_1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire sig_dbeat_cntr_eq_0__6;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_good_mmap_dbeat10_out__0;
  wire sig_inhibit_rdy_n;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3_n_0;
  wire sig_next_calc_error_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc0;
  wire sig_push_to_wsc_i_2_n_0;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \FSM_sequential_pntr_cs[1]_i_2 
       (.I0(follower_full_mm2s),
        .I1(sig_data2all_tlast_error),
        .I2(m_axi_sg_wready),
        .I3(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I2(sig_push_to_wsc),
        .I3(sig_data2all_tlast_error),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF6AC00000)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(Q),
        .I2(p_38_out),
        .I3(sig_dbeat_cntr_eq_0__6),
        .I4(sig_good_mmap_dbeat10_out__0),
        .I5(sig_data2all_tlast_error),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ),
        .Q(sig_data2all_tlast_error),
        .R(SR));
  LUT6 #(
    .INIT(64'h00200000FFFFFFFF)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 
       (.I0(follower_full_mm2s),
        .I1(sig_data2all_tlast_error),
        .I2(m_axi_sg_wready),
        .I3(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .I4(p_38_out),
        .I5(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ),
        .O(p_2_out));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \INFERRED_GEN.data_reg[2][6]_srl3_i_1 
       (.I0(sig_tlast_err_stop),
        .I1(sig_push_to_wsc),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I3(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_data2all_tlast_error),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ));
  LUT6 #(
    .INIT(64'hA0AA8888AAAA8888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I1(E),
        .I2(sig_data2all_tlast_error),
        .I3(sig_addr2wsc_cmd_fifo_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_cmd_reg_empty),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_sg_wlast_INST_0
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0__6),
        .O(m_axi_sg_wlast));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    m_axi_sg_wlast_INST_0_i_1
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[3]),
        .I5(m_axi_sg_wlast_INST_0_i_2_n_0),
        .O(sig_dbeat_cntr_eq_0__6));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    m_axi_sg_wlast_INST_0_i_2
       (.I0(sig_dbeat_cntr[0]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[2]),
        .O(m_axi_sg_wlast_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    m_axi_sg_wvalid_INST_0
       (.I0(sig_data2all_tlast_error),
        .I1(follower_full_mm2s),
        .I2(p_38_out),
        .I3(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .O(m_axi_sg_wvalid));
  LUT6 #(
    .INIT(64'hFFFFFFFF01030101)) 
    m_axi_sg_wvalid_INST_0_i_1
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .I5(m_axi_sg_wvalid_INST_0_i_2_n_0),
        .O(m_axi_sg_wvalid_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'hB)) 
    m_axi_sg_wvalid_INST_0_i_2
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .O(m_axi_sg_wvalid_INST_0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hC3C3BCC3)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00FE7F00)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hE1E1F8E1)) 
    \sig_addr_posted_cntr[2]_i_2 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[2]_i_2_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[2]),
        .R(sig_push_to_wsc0));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(sig_good_mmap_dbeat10_out__0),
        .I1(p_38_out),
        .I2(Q),
        .I3(sig_data2all_tlast_error),
        .I4(sig_next_cmd_cmplt_reg),
        .O(sig_data2wsc_cmd_cmplt0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[0]),
        .R(sig_push_to_wsc0));
  LUT6 #(
    .INIT(64'hBEEEFAAAAAAAAAAA)) 
    sig_data2wsc_last_err_i_1
       (.I0(sig_data2all_tlast_error),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(Q),
        .I3(p_38_out),
        .I4(sig_dbeat_cntr_eq_0__6),
        .I5(sig_good_mmap_dbeat10_out__0),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[1]),
        .R(sig_push_to_wsc0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[3]),
        .I4(sig_data2mstr_cmd_ready),
        .I5(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[4]),
        .I2(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .I3(sig_dbeat_cntr[5]),
        .O(\sig_dbeat_cntr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[5]),
        .I2(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[6]),
        .O(\sig_dbeat_cntr[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_dbeat_cntr_eq_0__6),
        .I1(sig_good_mmap_dbeat10_out__0),
        .I2(sig_data2mstr_cmd_ready),
        .O(\sig_dbeat_cntr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_dbeat_cntr[5]),
        .I1(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[6]),
        .I4(sig_data2mstr_cmd_ready),
        .I5(sig_dbeat_cntr[7]),
        .O(\sig_dbeat_cntr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(sig_data2all_tlast_error),
        .I1(follower_full_mm2s),
        .I2(p_38_out),
        .I3(m_axi_sg_wready),
        .I4(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .O(sig_good_mmap_dbeat10_out__0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[0]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[1]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[2]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[3]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[4]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[5]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[6]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[7]_i_2_n_0 ),
        .Q(sig_dbeat_cntr[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_data2mstr_cmd_ready),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg_i_3_n_0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I2(sig_data2mstr_cmd_ready),
        .O(sig_ld_new_cmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_next_calc_error_reg_i_3_n_0),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_data2mstr_cmd_ready),
        .I4(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .O(sig_clr_dqual_reg));
  LUT4 #(
    .INIT(16'h2AAA)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_next_calc_error_reg_i_4_n_0),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .O(sig_data2mstr_cmd_ready));
  LUT6 #(
    .INIT(64'hBBBBBFFFFFFFFFFF)) 
    sig_next_calc_error_reg_i_3
       (.I0(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .I1(m_axi_sg_wready),
        .I2(p_38_out),
        .I3(follower_full_mm2s),
        .I4(sig_data2all_tlast_error),
        .I5(sig_dbeat_cntr_eq_0__6),
        .O(sig_next_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0020002000000020)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_empty),
        .I3(sig_wdc_status_going_full),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(sig_next_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_calc2dm_calc_err),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_push_err2wsc_i_1
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I1(sig_push_err2wsc),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_next_calc_error_reg),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h04000000FFFFFFFF)) 
    sig_push_to_wsc_i_1
       (.I0(sig_push_err2wsc),
        .I1(sig_next_calc_error_reg_i_3_n_0),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_push_to_wsc),
        .I5(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .O(sig_push_to_wsc0));
  LUT3 #(
    .INIT(8'h0D)) 
    sig_push_to_wsc_i_2
       (.I0(sig_next_calc_error_reg_i_3_n_0),
        .I1(sig_push_err2wsc),
        .I2(sig_tlast_err_stop),
        .O(sig_push_to_wsc_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_push_to_wsc_i_2_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc0));
endmodule

module nvme_p8c2_axi_cdma_1_0_cdc_sync
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    scndry_out,
    Q,
    sig_axi_por2rst_out,
    prmry_in,
    m_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output scndry_out;
  input [0:0]Q;
  input sig_axi_por2rst_out;
  input prmry_in;
  input m_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire sig_axi_por2rst_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_i_1 
       (.I0(scndry_out),
        .I1(Q),
        .I2(sig_axi_por2rst_out),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync_10
   (\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ,
    scndry_out,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sig_shift_reg,
    sig_to_edge_detect_reg,
    s_axi_lite_aclk);
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ;
  output scndry_out;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input [6:0]sig_shift_reg;
  input sig_to_edge_detect_reg;
  input s_axi_lite_aclk;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire [6:0]sig_shift_reg;
  wire sig_to_edge_detect_reg;

  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__2 
       (.I0(scndry_out),
        .I1(sig_to_edge_detect_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__1 
       (.I0(sig_shift_reg[6]),
        .I1(sig_to_edge_detect_reg),
        .I2(scndry_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1__0 
       (.I0(sig_shift_reg[5]),
        .I1(sig_to_edge_detect_reg),
        .I2(scndry_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1__0 
       (.I0(sig_shift_reg[4]),
        .I1(sig_to_edge_detect_reg),
        .I2(scndry_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1__0 
       (.I0(sig_shift_reg[3]),
        .I1(sig_to_edge_detect_reg),
        .I2(scndry_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1__0 
       (.I0(sig_shift_reg[2]),
        .I1(sig_to_edge_detect_reg),
        .I2(scndry_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1__0 
       (.I0(sig_shift_reg[1]),
        .I1(sig_to_edge_detect_reg),
        .I2(scndry_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_2__0 
       (.I0(sig_shift_reg[0]),
        .I1(scndry_out),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync_11
   (sig_to_edge_detect_reg_reg,
    scndry_out,
    sig_to_edge_detect_reg_reg_0,
    sig_to_edge_detect_reg_reg_1,
    sig_to_edge_detect_reg_reg_2,
    sig_to_edge_detect_reg_reg_3,
    sig_to_edge_detect_reg_reg_4,
    sig_to_edge_detect_reg_reg_5,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ,
    sig_to_edge_detect_reg,
    sig_axi_por_reg3,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ,
    sig_axi_por_reg2,
    sig_shift_reg,
    s_axi_lite_aresetn,
    m_axi_aclk);
  output sig_to_edge_detect_reg_reg;
  output scndry_out;
  output sig_to_edge_detect_reg_reg_0;
  output sig_to_edge_detect_reg_reg_1;
  output sig_to_edge_detect_reg_reg_2;
  output sig_to_edge_detect_reg_reg_3;
  output sig_to_edge_detect_reg_reg_4;
  output sig_to_edge_detect_reg_reg_5;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ;
  input sig_to_edge_detect_reg;
  input sig_axi_por_reg3;
  input \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ;
  input sig_axi_por_reg2;
  input [6:0]sig_shift_reg;
  input s_axi_lite_aresetn;
  input m_axi_aclk;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ;
  wire m_axi_aclk;
  wire s_axi_lite_aresetn;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire sig_axi_por_reg2;
  wire sig_axi_por_reg3;
  wire [6:0]sig_shift_reg;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_reg;
  wire sig_to_edge_detect_reg_reg_0;
  wire sig_to_edge_detect_reg_reg_1;
  wire sig_to_edge_detect_reg_reg_2;
  wire sig_to_edge_detect_reg_reg_3;
  wire sig_to_edge_detect_reg_reg_4;
  wire sig_to_edge_detect_reg_reg_5;

  LUT5 #(
    .INIT(32'h00008000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_axi_por_reg3),
        .I2(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .I3(sig_axi_por_reg2),
        .I4(scndry_out),
        .O(sig_to_edge_detect_reg_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__2 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_axi_por_reg3),
        .I2(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .I3(sig_axi_por_reg2),
        .I4(scndry_out),
        .I5(sig_shift_reg[6]),
        .O(sig_to_edge_detect_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1__1 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_axi_por_reg3),
        .I2(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .I3(sig_axi_por_reg2),
        .I4(scndry_out),
        .I5(sig_shift_reg[5]),
        .O(sig_to_edge_detect_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1__1 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_axi_por_reg3),
        .I2(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .I3(sig_axi_por_reg2),
        .I4(scndry_out),
        .I5(sig_shift_reg[4]),
        .O(sig_to_edge_detect_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1__1 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_axi_por_reg3),
        .I2(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .I3(sig_axi_por_reg2),
        .I4(scndry_out),
        .I5(sig_shift_reg[3]),
        .O(sig_to_edge_detect_reg_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1__1 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_axi_por_reg3),
        .I2(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .I3(sig_axi_por_reg2),
        .I4(scndry_out),
        .I5(sig_shift_reg[2]),
        .O(sig_to_edge_detect_reg_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1__1 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_axi_por_reg3),
        .I2(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .I3(sig_axi_por_reg2),
        .I4(scndry_out),
        .I5(sig_shift_reg[1]),
        .O(sig_to_edge_detect_reg_reg_4));
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_2 
       (.I0(sig_shift_reg[0]),
        .I1(scndry_out),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_aresetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync_12
   (cdma_introut,
    prmry_in,
    s_axi_lite_aclk);
  output cdma_introut;
  input prmry_in;
  input s_axi_lite_aclk;

  wire cdma_introut;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(cdma_introut),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync_13
   (scndry_out,
    prmry_in,
    m_axi_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_aclk;

  wire m_axi_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync_14
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GEN_ASYNC_WRITE.rdy_to2_reg ,
    s_axi_lite_wready,
    \GEN_ASYNC_WRITE.bvalid_i_reg ,
    \GEN_ASYNC_WRITE.bvalid_i_reg_0 ,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    prmry_in,
    s_axi_lite_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GEN_ASYNC_WRITE.rdy_to2_reg ;
  output s_axi_lite_wready;
  input \GEN_ASYNC_WRITE.bvalid_i_reg ;
  input \GEN_ASYNC_WRITE.bvalid_i_reg_0 ;
  input s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_WRITE.bvalid_i_reg ;
  wire \GEN_ASYNC_WRITE.bvalid_i_reg_0 ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg ;
  wire prmry_in;
  wire rdy_to;
  wire s_axi_lite_aclk;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_wready;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(rdy_to),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h000002F2)) 
    \GEN_ASYNC_WRITE.bvalid_i_i_1 
       (.I0(\GEN_ASYNC_WRITE.bvalid_i_reg_0 ),
        .I1(rdy_to),
        .I2(s_axi_lite_bvalid),
        .I3(s_axi_lite_bready),
        .I4(\GEN_ASYNC_WRITE.bvalid_i_reg ),
        .O(\GEN_ASYNC_WRITE.rdy_to2_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_WRITE.rdy_to2_i_1 
       (.I0(rdy_to),
        .I1(\GEN_ASYNC_WRITE.bvalid_i_reg ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_lite_wready_INST_0
       (.I0(\GEN_ASYNC_WRITE.bvalid_i_reg_0 ),
        .I1(rdy_to),
        .O(s_axi_lite_wready));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync_15
   (p_0_out,
    scndry_out,
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg ,
    rdy_back,
    prmry_in,
    m_axi_aclk);
  output p_0_out;
  output scndry_out;
  input \GEN_ASYNC_WRITE.rdy_cdc_from_reg ;
  input rdy_back;
  input prmry_in;
  input m_axi_aclk;

  wire \GEN_ASYNC_WRITE.rdy_cdc_from_reg ;
  wire m_axi_aclk;
  wire p_0_out;
  wire prmry_in;
  wire rdy_back;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_i_1 
       (.I0(\GEN_ASYNC_WRITE.rdy_cdc_from_reg ),
        .I1(rdy_back),
        .I2(scndry_out),
        .O(p_0_out));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync_16
   (scndry_out,
    prmry_in,
    m_axi_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_aclk;

  wire m_axi_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync_6
   (scndry_out,
    prmry_in,
    s_axi_lite_aclk);
  output scndry_out;
  input prmry_in;
  input s_axi_lite_aclk;

  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync_7
   (scndry_out,
    prmry_in,
    s_axi_lite_aclk);
  output scndry_out;
  input prmry_in;
  input s_axi_lite_aclk;

  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized0
   (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6 ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ,
    s_axi_lite_awaddr,
    m_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6 ;
  input \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  input [3:0]s_axi_lite_awaddr;
  input m_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  wire [5:2]awaddr_d1_cdc_tig;
  wire m_axi_aclk;
  wire [3:0]s_axi_lite_awaddr;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr_d1_cdc_tig[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[4]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_2 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(awaddr_d1_cdc_tig[5]),
        .I2(awaddr_d1_cdc_tig[4]),
        .I3(awaddr_d1_cdc_tig[2]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[5]),
        .I3(awaddr_d1_cdc_tig[4]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[2]_i_1 
       (.I0(awaddr_d1_cdc_tig[5]),
        .I1(awaddr_d1_cdc_tig[3]),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(awaddr_d1_cdc_tig[4]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[3]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[4]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[4]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(awaddr_d1_cdc_tig[4]),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[5]_i_1 
       (.I0(awaddr_d1_cdc_tig[4]),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[5]),
        .I3(awaddr_d1_cdc_tig[3]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[6]_i_1 
       (.I0(awaddr_d1_cdc_tig[4]),
        .I1(awaddr_d1_cdc_tig[3]),
        .I2(awaddr_d1_cdc_tig[5]),
        .I3(awaddr_d1_cdc_tig[2]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[7]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[5]),
        .I3(awaddr_d1_cdc_tig[4]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[8]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(awaddr_d1_cdc_tig[5]),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(awaddr_d1_cdc_tig[4]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[9]_i_1 
       (.I0(awaddr_d1_cdc_tig[2]),
        .I1(awaddr_d1_cdc_tig[5]),
        .I2(awaddr_d1_cdc_tig[4]),
        .I3(awaddr_d1_cdc_tig[3]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized1
   (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ,
    scndry_vect_out,
    SR,
    sig_axi2ip_wrce,
    \dmacr_i_reg[2] ,
    Q,
    out,
    s_axi_lite_wdata,
    m_axi_aclk);
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  output [31:0]scndry_vect_out;
  output [0:0]SR;
  input [0:0]sig_axi2ip_wrce;
  input \dmacr_i_reg[2] ;
  input [0:0]Q;
  input out;
  input [31:0]s_axi_lite_wdata;
  input m_axi_aclk;

  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \dmacr_i[23]_i_2_n_0 ;
  wire \dmacr_i[23]_i_3_n_0 ;
  wire \dmacr_i_reg[2] ;
  wire m_axi_aclk;
  wire out;
  wire [31:0]s_axi_lite_wdata;
  wire [31:0]scndry_vect_out;
  wire [0:0]sig_axi2ip_wrce;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(scndry_vect_out[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(scndry_vect_out[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(scndry_vect_out[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hABAA)) 
    \dmacr_i[23]_i_1 
       (.I0(out),
        .I1(\dmacr_i[23]_i_2_n_0 ),
        .I2(\dmacr_i[23]_i_3_n_0 ),
        .I3(sig_axi2ip_wrce),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dmacr_i[23]_i_2 
       (.I0(scndry_vect_out[23]),
        .I1(scndry_vect_out[22]),
        .I2(scndry_vect_out[20]),
        .I3(scndry_vect_out[21]),
        .O(\dmacr_i[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dmacr_i[23]_i_3 
       (.I0(scndry_vect_out[18]),
        .I1(scndry_vect_out[19]),
        .I2(scndry_vect_out[16]),
        .I3(scndry_vect_out[17]),
        .O(\dmacr_i[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000EC)) 
    \dmacr_i[2]_i_1 
       (.I0(sig_axi2ip_wrce),
        .I1(\dmacr_i_reg[2] ),
        .I2(scndry_vect_out[2]),
        .I3(Q),
        .I4(out),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized2
   (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_4 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_5 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 ,
    ip_arvalid_re,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[15] ,
    s_axi_lite_araddr,
    m_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_4 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_5 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 ;
  input ip_arvalid_re;
  input \GEN_ASYNC_READ.axi2ip_rdce_reg[15] ;
  input [3:0]s_axi_lite_araddr;
  input m_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_4 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_5 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[15] ;
  wire [5:2]araddr_d3;
  wire ip_arvalid_re;
  wire m_axi_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(araddr_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(araddr_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(araddr_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(araddr_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.axi2ip_rdce[0]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[5]),
        .I2(araddr_d3[4]),
        .I3(araddr_d3[2]),
        .I4(araddr_d3[3]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[10]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[2]),
        .I2(araddr_d3[4]),
        .I3(araddr_d3[5]),
        .I4(araddr_d3[3]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[11]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[2]),
        .I2(araddr_d3[4]),
        .I3(araddr_d3[5]),
        .I4(araddr_d3[3]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[12]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[2]),
        .I2(araddr_d3[3]),
        .I3(araddr_d3[5]),
        .I4(araddr_d3[4]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[13]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[4]),
        .I2(araddr_d3[3]),
        .I3(araddr_d3[5]),
        .I4(araddr_d3[2]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[14]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[4]),
        .I2(araddr_d3[2]),
        .I3(araddr_d3[5]),
        .I4(araddr_d3[3]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[15]_i_2 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[5]),
        .I2(araddr_d3[4]),
        .I3(araddr_d3[2]),
        .I4(araddr_d3[3]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \GEN_ASYNC_READ.axi2ip_rdce[1]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[4]),
        .I2(araddr_d3[5]),
        .I3(araddr_d3[2]),
        .I4(araddr_d3[3]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_5 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \GEN_ASYNC_READ.axi2ip_rdce[2]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[4]),
        .I2(araddr_d3[2]),
        .I3(araddr_d3[3]),
        .I4(araddr_d3[5]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_4 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[3]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[5]),
        .I2(araddr_d3[4]),
        .I3(araddr_d3[2]),
        .I4(araddr_d3[3]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \GEN_ASYNC_READ.axi2ip_rdce[4]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[5]),
        .I2(araddr_d3[2]),
        .I3(araddr_d3[4]),
        .I4(araddr_d3[3]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[5]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[3]),
        .I2(araddr_d3[5]),
        .I3(araddr_d3[2]),
        .I4(araddr_d3[4]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_1 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[6]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[2]),
        .I2(araddr_d3[5]),
        .I3(araddr_d3[3]),
        .I4(araddr_d3[4]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[7]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[4]),
        .I2(araddr_d3[5]),
        .I3(araddr_d3[2]),
        .I4(araddr_d3[3]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \GEN_ASYNC_READ.axi2ip_rdce[8]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[4]),
        .I2(araddr_d3[2]),
        .I3(araddr_d3[5]),
        .I4(araddr_d3[3]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_2 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[9]_i_1 
       (.I0(ip_arvalid_re),
        .I1(araddr_d3[3]),
        .I2(araddr_d3[4]),
        .I3(araddr_d3[5]),
        .I4(araddr_d3[2]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized3
   (\GEN_ASYNC_READ.ip_arvalid_d3_reg ,
    scndry_out,
    ip_arvalid_re,
    ip_arvalid_d3,
    s_axi_lite_arready,
    m_axi_aclk);
  output \GEN_ASYNC_READ.ip_arvalid_d3_reg ;
  output scndry_out;
  output ip_arvalid_re;
  input ip_arvalid_d3;
  input s_axi_lite_arready;
  input m_axi_aclk;

  wire \GEN_ASYNC_READ.ip_arvalid_d3_reg ;
  wire ip_arvalid_d3;
  wire ip_arvalid_re;
  wire m_axi_aclk;
  wire s_axi_lite_arready;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_ASYNC_READ.axi2ip_rdce[15]_i_1 
       (.I0(ip_arvalid_d3),
        .I1(scndry_out),
        .O(\GEN_ASYNC_READ.ip_arvalid_d3_reg ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_READ.rvalid_i_1 
       (.I0(scndry_out),
        .I1(ip_arvalid_d3),
        .O(ip_arvalid_re));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module nvme_p8c2_axi_cdma_1_0_cdc_sync__parameterized4
   (scndry_vect_out,
    Q,
    s_axi_lite_aclk);
  output [31:0]scndry_vect_out;
  input [31:0]Q;
  input s_axi_lite_aclk;

  wire [31:0]Q;
  wire s_axi_lite_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_10;
  wire s_level_out_bus_d1_cdc_to_11;
  wire s_level_out_bus_d1_cdc_to_12;
  wire s_level_out_bus_d1_cdc_to_13;
  wire s_level_out_bus_d1_cdc_to_14;
  wire s_level_out_bus_d1_cdc_to_15;
  wire s_level_out_bus_d1_cdc_to_16;
  wire s_level_out_bus_d1_cdc_to_17;
  wire s_level_out_bus_d1_cdc_to_18;
  wire s_level_out_bus_d1_cdc_to_19;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_20;
  wire s_level_out_bus_d1_cdc_to_21;
  wire s_level_out_bus_d1_cdc_to_22;
  wire s_level_out_bus_d1_cdc_to_23;
  wire s_level_out_bus_d1_cdc_to_24;
  wire s_level_out_bus_d1_cdc_to_25;
  wire s_level_out_bus_d1_cdc_to_26;
  wire s_level_out_bus_d1_cdc_to_27;
  wire s_level_out_bus_d1_cdc_to_28;
  wire s_level_out_bus_d1_cdc_to_29;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_30;
  wire s_level_out_bus_d1_cdc_to_31;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d1_cdc_to_6;
  wire s_level_out_bus_d1_cdc_to_7;
  wire s_level_out_bus_d1_cdc_to_8;
  wire s_level_out_bus_d1_cdc_to_9;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_10;
  wire s_level_out_bus_d2_11;
  wire s_level_out_bus_d2_12;
  wire s_level_out_bus_d2_13;
  wire s_level_out_bus_d2_14;
  wire s_level_out_bus_d2_15;
  wire s_level_out_bus_d2_16;
  wire s_level_out_bus_d2_17;
  wire s_level_out_bus_d2_18;
  wire s_level_out_bus_d2_19;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_20;
  wire s_level_out_bus_d2_21;
  wire s_level_out_bus_d2_22;
  wire s_level_out_bus_d2_23;
  wire s_level_out_bus_d2_24;
  wire s_level_out_bus_d2_25;
  wire s_level_out_bus_d2_26;
  wire s_level_out_bus_d2_27;
  wire s_level_out_bus_d2_28;
  wire s_level_out_bus_d2_29;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_30;
  wire s_level_out_bus_d2_31;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d2_6;
  wire s_level_out_bus_d2_7;
  wire s_level_out_bus_d2_8;
  wire s_level_out_bus_d2_9;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_10;
  wire s_level_out_bus_d3_11;
  wire s_level_out_bus_d3_12;
  wire s_level_out_bus_d3_13;
  wire s_level_out_bus_d3_14;
  wire s_level_out_bus_d3_15;
  wire s_level_out_bus_d3_16;
  wire s_level_out_bus_d3_17;
  wire s_level_out_bus_d3_18;
  wire s_level_out_bus_d3_19;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_20;
  wire s_level_out_bus_d3_21;
  wire s_level_out_bus_d3_22;
  wire s_level_out_bus_d3_23;
  wire s_level_out_bus_d3_24;
  wire s_level_out_bus_d3_25;
  wire s_level_out_bus_d3_26;
  wire s_level_out_bus_d3_27;
  wire s_level_out_bus_d3_28;
  wire s_level_out_bus_d3_29;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_30;
  wire s_level_out_bus_d3_31;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire s_level_out_bus_d3_6;
  wire s_level_out_bus_d3_7;
  wire s_level_out_bus_d3_8;
  wire s_level_out_bus_d3_9;
  wire [31:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_10),
        .Q(s_level_out_bus_d2_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_11),
        .Q(s_level_out_bus_d2_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_12),
        .Q(s_level_out_bus_d2_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_13),
        .Q(s_level_out_bus_d2_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_14),
        .Q(s_level_out_bus_d2_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_15),
        .Q(s_level_out_bus_d2_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_16),
        .Q(s_level_out_bus_d2_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_17),
        .Q(s_level_out_bus_d2_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_18),
        .Q(s_level_out_bus_d2_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_19),
        .Q(s_level_out_bus_d2_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_20),
        .Q(s_level_out_bus_d2_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_21),
        .Q(s_level_out_bus_d2_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_22),
        .Q(s_level_out_bus_d2_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_23),
        .Q(s_level_out_bus_d2_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_24),
        .Q(s_level_out_bus_d2_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_25),
        .Q(s_level_out_bus_d2_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_26),
        .Q(s_level_out_bus_d2_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_27),
        .Q(s_level_out_bus_d2_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_28),
        .Q(s_level_out_bus_d2_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_29),
        .Q(s_level_out_bus_d2_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_30),
        .Q(s_level_out_bus_d2_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_31),
        .Q(s_level_out_bus_d2_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_6),
        .Q(s_level_out_bus_d2_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_7),
        .Q(s_level_out_bus_d2_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_8),
        .Q(s_level_out_bus_d2_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_9),
        .Q(s_level_out_bus_d2_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_10),
        .Q(s_level_out_bus_d3_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_11),
        .Q(s_level_out_bus_d3_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_12),
        .Q(s_level_out_bus_d3_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_13),
        .Q(s_level_out_bus_d3_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_14),
        .Q(s_level_out_bus_d3_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_15),
        .Q(s_level_out_bus_d3_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_16),
        .Q(s_level_out_bus_d3_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_17),
        .Q(s_level_out_bus_d3_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_18),
        .Q(s_level_out_bus_d3_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_19),
        .Q(s_level_out_bus_d3_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_20),
        .Q(s_level_out_bus_d3_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_21),
        .Q(s_level_out_bus_d3_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_22),
        .Q(s_level_out_bus_d3_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_23),
        .Q(s_level_out_bus_d3_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_24),
        .Q(s_level_out_bus_d3_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_25),
        .Q(s_level_out_bus_d3_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_26),
        .Q(s_level_out_bus_d3_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_27),
        .Q(s_level_out_bus_d3_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_28),
        .Q(s_level_out_bus_d3_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_29),
        .Q(s_level_out_bus_d3_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_30),
        .Q(s_level_out_bus_d3_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_31),
        .Q(s_level_out_bus_d3_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_6),
        .Q(s_level_out_bus_d3_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_7),
        .Q(s_level_out_bus_d3_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_8),
        .Q(s_level_out_bus_d3_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_9),
        .Q(s_level_out_bus_d3_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_10),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_11),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_12),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_13),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_14),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_15),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_16),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_17),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_18),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_19),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_20),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_21),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_22),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_23),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_24),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_25),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_26),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_27),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_28),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_29),
        .Q(scndry_vect_out[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_30),
        .Q(scndry_vect_out[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_31),
        .Q(scndry_vect_out[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_6),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_7),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_8),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_9),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(s_level_out_bus_d1_cdc_to_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(s_level_out_bus_d1_cdc_to_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(s_level_out_bus_d1_cdc_to_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(s_level_out_bus_d1_cdc_to_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(s_level_out_bus_d1_cdc_to_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(s_level_out_bus_d1_cdc_to_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(s_level_out_bus_d1_cdc_to_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(s_level_out_bus_d1_cdc_to_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(s_level_out_bus_d1_cdc_to_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(s_level_out_bus_d1_cdc_to_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(s_level_out_bus_d1_cdc_to_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(s_level_out_bus_d1_cdc_to_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(s_level_out_bus_d1_cdc_to_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(s_level_out_bus_d1_cdc_to_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(s_level_out_bus_d1_cdc_to_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(s_level_out_bus_d1_cdc_to_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(s_level_out_bus_d1_cdc_to_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(s_level_out_bus_d1_cdc_to_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(s_level_out_bus_d1_cdc_to_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(s_level_out_bus_d1_cdc_to_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(s_level_out_bus_d1_cdc_to_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(s_level_out_bus_d1_cdc_to_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(s_level_out_bus_d1_cdc_to_9),
        .R(1'b0));
endmodule

module nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f
   (fifo_full_p1,
    Q,
    sig_rd_fifo__0,
    sig_wr_fifo,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    SR,
    m_axi_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_rd_fifo__0;
  input sig_wr_fifo;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input [0:0]SR;
  input m_axi_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_sg_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_rd_fifo__0;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h00001882)) 
    FIFO_Full_i_1
       (.I0(Q[1]),
        .I1(sig_rd_fifo__0),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_inhibit_rdy_n),
        .I3(m_axi_sg_bvalid),
        .I4(sig_rd_fifo__0),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA9AAA6666A666)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_rd_fifo__0),
        .I2(m_axi_sg_bvalid),
        .I3(sig_inhibit_rdy_n),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hAA6AA9AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[2]),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(sig_rd_fifo__0),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_0
   (fifo_full_p1,
    Q,
    sig_rd_fifo__0,
    sig_rd_fifo__0_0,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_inhibit_rdy_n,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    SR,
    m_axi_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output sig_rd_fifo__0;
  input sig_rd_fifo__0_0;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_inhibit_rdy_n;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  input [0:0]SR;
  input m_axi_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc;
  wire sig_rd_fifo__0;
  wire sig_rd_fifo__0_0;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h00001882)) 
    FIFO_Full_i_1__0
       (.I0(Q[1]),
        .I1(sig_rd_fifo__0_0),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h55655555AA9AAAAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_tlast_err_stop),
        .I2(sig_push_to_wsc),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_rd_fifo__0_0),
        .O(addr_i_p1[0]));
  LUT4 #(
    .INIT(16'h9AA6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(sig_rd_fifo__0_0),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hAA6AA9AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(Q[2]),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(sig_rd_fifo__0_0),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[2]),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .O(sig_rd_fifo__0));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_18
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg,
    Q,
    E,
    sig_s_ready_out_reg,
    fifo_full_p1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_last_mmap_dbeat,
    sig_ld_new_cmd_reg_reg,
    p_1_out,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg,
    \sig_dbeat_cntr_reg[0] ,
    sel,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[7]_0 ,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_next_calc_error_reg_i_3__0_0,
    data_valid,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_next_calc_error_reg_i_4__0_0,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    \INFERRED_GEN.cnt_i_reg[0]_2 ,
    m_axi_aclk);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_last_dbeat_reg;
  output [1:0]Q;
  output [0:0]E;
  output sig_s_ready_out_reg;
  output fifo_full_p1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input sig_last_mmap_dbeat;
  input sig_ld_new_cmd_reg_reg;
  input p_1_out;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input sel;
  input sig_ld_new_cmd_reg;
  input [3:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[7]_0 ;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_next_calc_error_reg_i_3__0_0;
  input data_valid;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_next_calc_error_reg_i_4__0_0;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_2 ;
  input m_axi_aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i[0]_i_1__7_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_2 ;
  wire [1:0]Q;
  wire [2:1]addr_i_p1;
  wire data_valid;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire p_1_out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_dbeat_cntr_reg[0] ;
  wire [3:0]\sig_dbeat_cntr_reg[7] ;
  wire \sig_dbeat_cntr_reg[7]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3__0_0;
  wire [2:0]sig_next_calc_error_reg_i_4__0_0;
  wire sig_next_calc_error_reg_i_4__0_n_0;
  wire sig_next_calc_error_reg_i_6_n_0;
  wire sig_next_calc_error_reg_i_7_n_0;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__6
       (.I0(Q[0]),
        .I1(sig_last_dbeat_reg),
        .I2(sel),
        .I3(Q[1]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(sig_last_dbeat_reg),
        .I1(p_1_out),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(Q[0]),
        .O(\INFERRED_GEN.cnt_i[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(p_1_out),
        .I4(sig_last_dbeat_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(sig_rd_empty),
        .I1(Q[1]),
        .I2(sel),
        .I3(sig_last_dbeat_reg),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[0]_i_1__7_n_0 ),
        .Q(Q[0]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_2 ));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_2 ));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(\INFERRED_GEN.cnt_i_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h5444FFFF44444444)) 
    \sig_dbeat_cntr[7]_i_1__1 
       (.I0(sig_next_calc_error_reg_i_4__0_n_0),
        .I1(sig_dqual_reg_empty),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty_reg),
        .I4(\sig_dbeat_cntr_reg[0] ),
        .I5(sig_s_ready_out_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[7]_i_2__1 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7]_0 ),
        .I3(\sig_dbeat_cntr_reg[7] [2]),
        .I4(\sig_dbeat_cntr_reg[7] [3]),
        .I5(sig_last_dbeat_reg),
        .O(D));
  LUT6 #(
    .INIT(64'hE2FF0000E2000000)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_last_dbeat_reg_0),
        .I1(sig_last_dbeat_reg),
        .I2(sig_last_dbeat_reg_1),
        .I3(E),
        .I4(sig_ld_new_cmd_reg_reg),
        .I5(sig_dqual_reg_empty_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1__1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_ld_new_cmd_reg_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    sig_next_calc_error_reg_i_1__0
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_ld_new_cmd_reg_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sig_next_calc_error_reg_i_2__0
       (.I0(sig_s_ready_out_reg),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_next_calc_error_reg_i_4__0_n_0),
        .O(sig_last_dbeat_reg));
  LUT4 #(
    .INIT(16'h0008)) 
    sig_next_calc_error_reg_i_3__0
       (.I0(sig_dqual_reg_empty_reg_0),
        .I1(sig_dqual_reg_empty_reg_1),
        .I2(sig_dqual_reg_empty_reg_2),
        .I3(sig_next_calc_error_reg_i_6_n_0),
        .O(sig_s_ready_out_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    sig_next_calc_error_reg_i_4__0
       (.I0(sig_next_calc_error_reg),
        .I1(sig_wdc_status_going_full),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_stat2wsc_status_ready),
        .I4(sig_next_calc_error_reg_i_7_n_0),
        .I5(sig_rd_empty),
        .O(sig_next_calc_error_reg_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hF011)) 
    sig_next_calc_error_reg_i_6
       (.I0(sig_next_calc_error_reg_i_3__0_0),
        .I1(data_valid),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_halt_reg),
        .O(sig_next_calc_error_reg_i_6_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_calc_error_reg_i_7
       (.I0(sig_next_calc_error_reg_i_4__0_0[2]),
        .I1(sig_next_calc_error_reg_i_4__0_0[1]),
        .I2(sig_next_calc_error_reg_i_4__0_0[0]),
        .O(sig_next_calc_error_reg_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_19
   (fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    p_12_out,
    sig_halt_reg,
    sig_posted_to_axi_2_reg,
    sig_addr_reg_empty,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[0]_2 ,
    m_axi_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input p_12_out;
  input sig_halt_reg;
  input sig_posted_to_axi_2_reg;
  input sig_addr_reg_empty;
  input p_4_out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_2 ;
  input m_axi_aclk;

  wire \INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_2 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire p_12_out;
  wire p_4_out;
  wire sig_addr_reg_empty;
  wire sig_halt_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h08020200)) 
    FIFO_Full_i_1__5
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I2(sig_rd_empty),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(p_12_out),
        .I4(sig_push_addr_reg1_out),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA9AAA6666A666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(Q[1]),
        .I1(sig_push_addr_reg1_out),
        .I2(p_12_out),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h7078F1F0)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(sig_rd_empty),
        .I3(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \INFERRED_GEN.cnt_i[2]_i_2__1 
       (.I0(p_4_out),
        .I1(sig_addr_reg_empty),
        .I2(sig_posted_to_axi_2_reg),
        .I3(sig_halt_reg),
        .O(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_2 ));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_2 ));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(\INFERRED_GEN.cnt_i_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    sig_addr_valid_reg_i_2__2
       (.I0(sig_halt_reg),
        .I1(sig_posted_to_axi_2_reg),
        .I2(sig_addr_reg_empty),
        .I3(p_4_out),
        .I4(sig_rd_empty),
        .O(sig_push_addr_reg1_out));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_22
   (SR,
    sig_next_sequential_reg_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    fifo_full_p1,
    Q,
    E,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_rlast,
    sig_ld_new_cmd_reg_reg,
    FIFO_Full_reg,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    \sig_dbeat_cntr_reg[0] ,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[7]_0 ,
    sig_ld_new_cmd_reg,
    sig_dqual_reg_empty_reg_0,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    \sig_dbeat_cntr[7]_i_3__0 ,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_rvalid,
    \sig_dbeat_cntr[7]_i_3__0_0 ,
    sig_dqual_reg_full,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    m_axi_aclk);
  output [0:0]SR;
  output sig_next_sequential_reg_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output fifo_full_p1;
  output [1:0]Q;
  output [0:0]E;
  output [0:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_coelsc_reg_full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input m_axi_rlast;
  input sig_ld_new_cmd_reg_reg;
  input FIFO_Full_reg;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input [3:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[7]_0 ;
  input sig_ld_new_cmd_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]\sig_dbeat_cntr[7]_i_3__0 ;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_rvalid;
  input \sig_dbeat_cntr[7]_i_3__0_0 ;
  input sig_dqual_reg_full;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  input m_axi_aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_coelsc_reg_full_reg;
  wire [2:0]\sig_dbeat_cntr[7]_i_3__0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_0 ;
  wire \sig_dbeat_cntr_reg[0] ;
  wire [3:0]\sig_dbeat_cntr_reg[7] ;
  wire \sig_dbeat_cntr_reg[7]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire \sig_next_tag_reg[3]_i_4_n_0 ;
  wire \sig_next_tag_reg[3]_i_6_n_0 ;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__1
       (.I0(Q[0]),
        .I1(sig_next_sequential_reg_reg),
        .I2(FIFO_Full_reg),
        .I3(Q[1]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(sig_next_sequential_reg_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(sig_next_sequential_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(sig_rd_empty),
        .I1(Q[1]),
        .I2(FIFO_Full_reg),
        .I3(sig_next_sequential_reg_reg),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54444444)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(\sig_next_tag_reg[3]_i_4_n_0 ),
        .I1(sig_dqual_reg_empty),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_next_sequential_reg),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I5(\sig_dbeat_cntr_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFB0004)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7]_0 ),
        .I2(\sig_dbeat_cntr_reg[7] [0]),
        .I3(\sig_dbeat_cntr_reg[7] [2]),
        .I4(\sig_dbeat_cntr_reg[7] [3]),
        .I5(sig_next_sequential_reg_reg),
        .O(D));
  LUT6 #(
    .INIT(64'hE2FF0000E2000000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_next_sequential_reg_reg),
        .I2(sig_last_dbeat_reg_0),
        .I3(E),
        .I4(sig_ld_new_cmd_reg_reg),
        .I5(sig_dqual_reg_empty_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_ld_new_cmd_reg_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_tag_reg[3]_i_1 
       (.I0(sig_next_sequential_reg_reg),
        .I1(m_axi_rlast),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(sig_ld_new_cmd_reg_reg),
        .O(SR));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \sig_next_tag_reg[3]_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(sig_next_sequential_reg),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_dqual_reg_empty),
        .I4(\sig_next_tag_reg[3]_i_4_n_0 ),
        .O(sig_next_sequential_reg_reg));
  LUT4 #(
    .INIT(16'h00D0)) 
    \sig_next_tag_reg[3]_i_3 
       (.I0(full),
        .I1(sig_dqual_reg_empty_reg_1),
        .I2(m_axi_rvalid),
        .I3(sig_coelsc_reg_full_reg),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \sig_next_tag_reg[3]_i_4 
       (.I0(\sig_next_tag_reg[3]_i_6_n_0 ),
        .I1(sig_dqual_reg_empty_reg_0),
        .I2(sig_rd_empty),
        .I3(sig_rsc2stat_status_valid),
        .I4(sig_stat2rsc_status_ready),
        .O(\sig_next_tag_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAABFFFFFFFF)) 
    \sig_next_tag_reg[3]_i_5 
       (.I0(\sig_dbeat_cntr[7]_i_3__0_0 ),
        .I1(\sig_dbeat_cntr[7]_i_3__0 [2]),
        .I2(\sig_dbeat_cntr[7]_i_3__0 [1]),
        .I3(\sig_dbeat_cntr[7]_i_3__0 [0]),
        .I4(sig_dqual_reg_empty_reg_0),
        .I5(sig_dqual_reg_full),
        .O(sig_coelsc_reg_full_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \sig_next_tag_reg[3]_i_6 
       (.I0(\sig_dbeat_cntr[7]_i_3__0 [2]),
        .I1(\sig_dbeat_cntr[7]_i_3__0 [1]),
        .I2(\sig_dbeat_cntr[7]_i_3__0 [0]),
        .O(\sig_next_tag_reg[3]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_29
   (fifo_full_p1,
    Q,
    sig_halt_reg_reg,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    p_6_out,
    sig_addr_reg_empty,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    m_axi_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_halt_reg_reg;
  input FIFO_Full_reg;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input p_6_out;
  input sig_addr_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire p_6_out;
  wire sig_addr_reg_empty;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_rd_empty;

  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h80008208)) 
    FIFO_Full_i_1__2
       (.I0(Q[1]),
        .I1(FIFO_Full_reg),
        .I2(sig_halt_reg_reg),
        .I3(Q[0]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_halt_reg_reg),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA69AA6A6A6A6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(sig_halt_reg_reg),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(sig_mstr2addr_cmd_valid),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h060A0A3A)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(sig_rd_empty),
        .I1(Q[0]),
        .I2(sig_halt_reg_reg),
        .I3(FIFO_Full_reg),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_addr_valid_reg_i_2__1
       (.I0(sig_data2addr_stop_req),
        .I1(p_6_out),
        .I2(sig_addr_reg_empty),
        .I3(sig_rd_empty),
        .O(sig_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0
   (Q,
    fifo_full_p1,
    sig_wr_fifo,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    m_axi_bvalid,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    m_axi_aclk);
  output [3:0]Q;
  output fifo_full_p1;
  output sig_wr_fifo;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input m_axi_bvalid;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  input m_axi_aclk;

  wire \INFERRED_GEN.cnt_i[1]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_bvalid;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0000144200000000)) 
    FIFO_Full_i_1__3
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hA6AAA6AAA6AA5955)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(m_axi_bvalid),
        .I4(Q[3]),
        .I5(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(m_axi_bvalid),
        .I4(\INFERRED_GEN.cnt_i[1]_i_2_n_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[3]),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(\INFERRED_GEN.cnt_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h56AAAAAAAAAAAAA9)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(sig_wr_fifo),
        .I5(Q[0]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h64CCCCCCCCCCCCCD)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .I5(Q[1]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_1 ));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_1 ));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_1 ));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(m_axi_bvalid),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_17
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \INFERRED_GEN.cnt_i_reg[0]_2 ,
    \INFERRED_GEN.cnt_i_reg[0]_3 ,
    m_axi_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  input sig_wr_fifo;
  input FIFO_Full_reg;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input \INFERRED_GEN.cnt_i_reg[0]_2 ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_3 ;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_2 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_3 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0014004200000000)) 
    FIFO_Full_i_1__4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[3]),
        .I4(FIFO_Full_reg),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hAAAA9AAA55556555)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(sig_tlast_err_stop),
        .I2(sig_push_to_wsc),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h58F0F0F0F0F0F0F1)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(FIFO_Full_reg),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_3 ));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_3 ));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_3 ));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_3 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_31
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_ok_to_post_wr_addr_reg,
    sig_push_len_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_s2mm_ld_nxt_len,
    sig_pop_len_fifo,
    CO,
    rst2cntlr_reset,
    m_axi_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_ok_to_post_wr_addr_reg;
  input sig_push_len_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_s2mm_ld_nxt_len;
  input sig_pop_len_fifo;
  input [0:0]CO;
  input rst2cntlr_reset;
  input m_axi_aclk;

  wire [0:0]CO;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire rst2cntlr_reset;
  wire sig_ok_to_post_wr_addr_reg;
  wire sig_pop_len_fifo;
  wire sig_push_len_fifo;
  wire sig_s2mm_ld_nxt_len;

  LUT6 #(
    .INIT(64'h4010100000000000)) 
    FIFO_Full_i_1__7
       (.I0(Q[3]),
        .I1(sig_ok_to_post_wr_addr_reg),
        .I2(Q[1]),
        .I3(sig_push_len_fifo),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'hBB4B44B4)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(Q[3]),
        .I1(sig_ok_to_post_wr_addr_reg),
        .I2(sig_s2mm_ld_nxt_len),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hDFDFBADF20204520)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_s2mm_ld_nxt_len),
        .I3(sig_ok_to_post_wr_addr_reg),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'hFFAEF7FF00510800)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(Q[1]),
        .I1(sig_s2mm_ld_nxt_len),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(Q[0]),
        .I4(sig_pop_len_fifo),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(sig_push_len_fifo),
        .I3(Q[1]),
        .I4(sig_ok_to_post_wr_addr_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(rst2cntlr_reset));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(rst2cntlr_reset));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(rst2cntlr_reset));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(rst2cntlr_reset));
  LUT4 #(
    .INIT(16'h0004)) 
    sig_ok_to_post_wr_addr_i_1
       (.I0(Q[3]),
        .I1(CO),
        .I2(rst2cntlr_reset),
        .I3(sig_ok_to_post_wr_addr_reg),
        .O(\INFERRED_GEN.cnt_i_reg[3]_0 ));
endmodule

module nvme_p8c2_axi_cdma_1_0_dynshreg_f
   (sel,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp,
    addr,
    m_axi_aclk);
  output sel;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;
  input [0:1]addr;
  input m_axi_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:1]addr;
  wire m_axi_aclk;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire sel;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(sig_wresp_sfifo_out),
        .I1(out),
        .I2(D[0]),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(D[1]),
        .I1(out),
        .I2(sig_wresp_sfifo_out),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .O(p_2_out));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(m_axi_sg_bresp[1]),
        .Q(out));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(m_axi_sg_bresp[0]),
        .Q(sig_wresp_sfifo_out));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[2][1]_srl3_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_sg_bvalid),
        .O(sel));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized0
   (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    out,
    p_4_out,
    E,
    sig_rd_fifo__0_0,
    \sig_wdc_statcnt_reg[1] ,
    sig_push_coelsc_reg,
    sig_data2wsc_cmd_cmplt_reg,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    Q,
    sig_wr_fifo,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    in,
    m_axi_aclk);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  output [1:0]out;
  output p_4_out;
  output [0:0]E;
  output sig_rd_fifo__0_0;
  output [1:0]\sig_wdc_statcnt_reg[1] ;
  output sig_push_coelsc_reg;
  output sig_data2wsc_cmd_cmplt_reg;
  input [2:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]Q;
  input sig_wr_fifo;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [2:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  input [2:0]in;
  input m_axi_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [2:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire [2:0]Q;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_push_coelsc_reg;
  wire sig_rd_fifo__0_0;
  wire [1:0]\sig_wdc_statcnt_reg[1] ;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h44444404)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .I1(sig_coelsc_reg_empty),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I3(out[1]),
        .I4(sig_dcntl_sfifo_out),
        .O(sig_push_coelsc_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(sig_dcntl_sfifo_out),
        .I1(out[1]),
        .I2(D[0]),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(sig_dcntl_sfifo_out),
        .I1(out[1]),
        .I2(D[0]),
        .I3(D[1]),
        .I4(D[2]),
        .I5(\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(out[0]),
        .O(sig_data2wsc_cmd_cmplt_reg));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h0000EF00)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(sig_dcntl_sfifo_out),
        .I1(out[1]),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I3(sig_coelsc_reg_empty),
        .I4(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .O(sig_rd_fifo__0_0));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][4]_srl3 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][5]_srl3 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(sig_dcntl_sfifo_out));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][6]_srl3 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'hB55AF00F)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_rd_fifo__0_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(\sig_wdc_statcnt_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'h4555AAA8)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_rd_fifo__0_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(E));
  LUT5 #(
    .INIT(32'hBDFC0203)) 
    \sig_wdc_statcnt[2]_i_2 
       (.I0(sig_rd_fifo__0_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .O(\sig_wdc_statcnt_reg[1] [1]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1
   (sig_wr_fifo,
    sig_calc_error_reg_reg,
    out,
    p_12_out,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    in,
    Q,
    m_axi_aclk);
  output sig_wr_fifo;
  output sig_calc_error_reg_reg;
  output [74:0]out;
  input p_12_out;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input [72:0]in;
  input [1:0]Q;
  input m_axi_aclk;

  wire [1:0]Q;
  wire [72:0]in;
  wire m_axi_aclk;
  wire [74:0]out;
  wire p_12_out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[71]),
        .Q(out[73]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[72]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[71]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[70]),
        .Q(out[70]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[69]),
        .Q(out[69]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[68]),
        .Q(out[68]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[67]),
        .Q(out[67]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[66]),
        .Q(out[66]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[65]),
        .Q(out[65]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[64]),
        .Q(out[64]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][68]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][69]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][70]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][71]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][72]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][73]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][74]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][75]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][76]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][77]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][78]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][79]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][80]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][81]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][82]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][83]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][84]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][85]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][86]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][86]_srl4_i_1__0 
       (.I0(p_12_out),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_calc_error_reg_reg_1),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[72]),
        .Q(out[74]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3__2
       (.I0(out[74]),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1_30
   (FIFO_Full_reg,
    sig_calc_error_reg_reg,
    out,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    sig_mstr2addr_cmd_valid,
    in,
    Q,
    m_axi_aclk);
  output FIFO_Full_reg;
  output sig_calc_error_reg_reg;
  output [74:0]out;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input sig_mstr2addr_cmd_valid;
  input [72:0]in;
  input [1:0]Q;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [72:0]in;
  wire m_axi_aclk;
  wire [74:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[71]),
        .Q(out[73]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[72]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[71]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[70]),
        .Q(out[70]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[69]),
        .Q(out[69]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[68]),
        .Q(out[68]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[67]),
        .Q(out[67]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[66]),
        .Q(out[66]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[65]),
        .Q(out[65]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[64]),
        .Q(out[64]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][68]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][69]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][70]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][71]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][72]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][73]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][74]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][75]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][76]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][77]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][78]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][79]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][80]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][81]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][82]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][83]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][84]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][85]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][86]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][86]_srl4_i_1 
       (.I0(sig_calc_error_reg_reg_0),
        .I1(sig_calc_error_reg_reg_1),
        .I2(sig_mstr2addr_cmd_valid),
        .O(FIFO_Full_reg));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[72]),
        .Q(out[74]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3__1
       (.I0(out[74]),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized2
   (sig_first_dbeat_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    FIFO_Full_reg,
    D,
    out,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr_reg[0] ,
    sig_first_dbeat,
    sig_first_dbeat_reg_1,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    in,
    sig_next_calc_error_reg_reg_1,
    m_axi_aclk);
  output sig_first_dbeat_reg;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output FIFO_Full_reg;
  output [6:0]D;
  output [71:0]out;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_first_dbeat;
  input sig_first_dbeat_reg_1;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input sig_mstr2data_cmd_valid;
  input [6:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input [78:0]in;
  input [1:0]sig_next_calc_error_reg_reg_1;
  input m_axi_aclk;

  wire [6:0]D;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [6:0]Q;
  wire [78:0]in;
  wire m_axi_aclk;
  wire [71:0]out;
  wire [15:9]sig_cmd_fifo_data_out;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [1:0]sig_next_calc_error_reg_reg_1;

  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[71]),
        .Q(out[64]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[70]),
        .Q(out[63]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[69]),
        .Q(out[62]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[68]),
        .Q(out[61]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[67]),
        .Q(out[60]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[66]),
        .Q(out[59]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[65]),
        .Q(out[58]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[64]),
        .Q(out[57]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[63]),
        .Q(out[56]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[62]),
        .Q(out[55]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[61]),
        .Q(out[54]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[60]),
        .Q(out[53]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[59]),
        .Q(out[52]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[58]),
        .Q(out[51]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[57]),
        .Q(out[50]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[56]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[55]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[54]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[53]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[52]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[78]),
        .Q(out[71]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[51]),
        .Q(out[44]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[50]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[49]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[48]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[47]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[46]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[45]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[44]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[43]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[42]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[77]),
        .Q(out[70]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[41]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[40]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[39]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[38]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[37]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[36]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[35]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[34]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[33]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[32]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[76]),
        .Q(out[69]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[31]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[30]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[29]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[28]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[27]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[75]),
        .Q(out[68]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][68]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][69]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][70]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][72]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(sig_cmd_fifo_data_out[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][73]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(sig_cmd_fifo_data_out[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][74]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(sig_cmd_fifo_data_out[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][75]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(sig_cmd_fifo_data_out[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][76]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(sig_cmd_fifo_data_out[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][77]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][78]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[74]),
        .Q(out[67]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][84]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][85]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][86]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][87]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][87]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][87]_srl4_i_1 
       (.I0(sig_next_calc_error_reg_reg),
        .I1(sig_next_calc_error_reg_reg_0),
        .I2(sig_mstr2data_cmd_valid),
        .O(FIFO_Full_reg));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[73]),
        .Q(out[66]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_aclk),
        .D(in[72]),
        .Q(out[65]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[11]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[12]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[13]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(Q[4]),
        .I3(\sig_dbeat_cntr_reg[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[14]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\sig_dbeat_cntr_reg[4] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B88BB8B8)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[15]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\sig_dbeat_cntr_reg[4] ),
        .I5(Q[4]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h35300000)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .I3(sig_first_dbeat),
        .I4(sig_first_dbeat_reg_1),
        .O(sig_first_dbeat_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_3
       (.I0(sig_cmd_fifo_data_out[12]),
        .I1(sig_cmd_fifo_data_out[14]),
        .I2(sig_cmd_fifo_data_out[13]),
        .I3(sig_last_dbeat_i_4_n_0),
        .O(\INFERRED_GEN.cnt_i_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_cmd_fifo_data_out[11]),
        .I1(sig_cmd_fifo_data_out[9]),
        .I2(sig_cmd_fifo_data_out[15]),
        .I3(sig_cmd_fifo_data_out[10]),
        .O(sig_last_dbeat_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized3
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ,
    sig_wr_fifo,
    m_axi_bresp,
    addr,
    m_axi_aclk);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  input sig_wr_fifo;
  input [1:0]m_axi_bresp;
  input [0:2]addr;
  input m_axi_aclk;

  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  wire [0:2]addr;
  wire m_axi_aclk;
  wire [1:0]m_axi_bresp;
  wire sig_wr_fifo;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1__0 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 [0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_wresp_sfifo_out[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1__0 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 [1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(m_axi_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(m_axi_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized4
   (D,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_wr_fifo,
    E,
    sig_push_coelsc_reg,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    p_4_out,
    sig_data2wsc_cmd_cmplt_reg,
    \sig_wdc_statcnt_reg[0] ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0 ,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    in,
    m_axi_aclk);
  output [2:0]D;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output sig_wr_fifo;
  output [0:0]E;
  output sig_push_coelsc_reg;
  output [5:0]out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output p_4_out;
  output sig_data2wsc_cmd_cmplt_reg;
  input [3:0]\sig_wdc_statcnt_reg[0] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [3:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0 ;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [0:6]in;
  input m_axi_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire [3:0]\sig_wdc_statcnt_reg[0] ;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I1(sig_dcntl_sfifo_out),
        .I2(out[1]),
        .O(p_4_out));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0 
       (.I0(out[0]),
        .O(sig_data2wsc_cmd_cmplt_reg));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h0000AAA2)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I2(out[1]),
        .I3(sig_dcntl_sfifo_out),
        .I4(Q[3]),
        .O(sig_push_coelsc_reg));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hABAAFFFF)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(Q[3]),
        .I1(sig_dcntl_sfifo_out),
        .I2(out[1]),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I4(sig_coelsc_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h555D)) 
    \INFERRED_GEN.cnt_i[3]_i_2__0 
       (.I0(sig_coelsc_reg_empty),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I2(out[1]),
        .I3(sig_dcntl_sfifo_out),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(sig_dcntl_sfifo_out));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h0040)) 
    \INFERRED_GEN.data_reg[5][6]_srl6_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0 ),
        .I2(sig_push_to_wsc),
        .I3(sig_tlast_err_stop),
        .O(sig_wr_fifo));
  LUT6 #(
    .INIT(64'h5A5AA525F0F00F0F)) 
    \sig_wdc_statcnt[1]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[3] ),
        .I1(\sig_wdc_statcnt_reg[0] [2]),
        .I2(\sig_wdc_statcnt_reg[0] [1]),
        .I3(\sig_wdc_statcnt_reg[0] [3]),
        .I4(\sig_wdc_statcnt_reg[0] [0]),
        .I5(sig_wr_fifo),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h7F80EC13)) 
    \sig_wdc_statcnt[2]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(\sig_wdc_statcnt_reg[0] [0]),
        .I2(\INFERRED_GEN.cnt_i_reg[3] ),
        .I3(\sig_wdc_statcnt_reg[0] [2]),
        .I4(\sig_wdc_statcnt_reg[0] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h9999999999991998)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[3] ),
        .I1(sig_wr_fifo),
        .I2(\sig_wdc_statcnt_reg[0] [1]),
        .I3(\sig_wdc_statcnt_reg[0] [2]),
        .I4(\sig_wdc_statcnt_reg[0] [0]),
        .I5(\sig_wdc_statcnt_reg[0] [3]),
        .O(E));
  LUT6 #(
    .INIT(64'h7F80FE01FF00FA05)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(\sig_wdc_statcnt_reg[0] [1]),
        .I1(\INFERRED_GEN.cnt_i_reg[3] ),
        .I2(\sig_wdc_statcnt_reg[0] [2]),
        .I3(\sig_wdc_statcnt_reg[0] [3]),
        .I4(\sig_wdc_statcnt_reg[0] [0]),
        .I5(sig_wr_fifo),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized5
   (sig_first_dbeat_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    D,
    sel,
    out,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_first_dbeat_reg_2,
    sig_first_dbeat_reg_3,
    \sig_dbeat_cntr_reg[1] ,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    p_1_out,
    sig_s2mm_ld_nxt_len_reg,
    sig_s2mm_ld_nxt_len_reg_0,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    m_axi_aclk);
  output sig_first_dbeat_reg;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [6:0]D;
  output sel;
  output [71:0]out;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat_reg_2;
  input sig_first_dbeat_reg_3;
  input \sig_dbeat_cntr_reg[1] ;
  input [6:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input p_1_out;
  input sig_s2mm_ld_nxt_len_reg;
  input sig_s2mm_ld_nxt_len_reg_0;
  input [78:0]sig_next_calc_error_reg_reg;
  input [1:0]sig_next_calc_error_reg_reg_0;
  input m_axi_aclk;

  wire [6:0]D;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [6:0]Q;
  wire m_axi_aclk;
  wire [71:0]out;
  wire [15:9]p_0_out_0;
  wire p_1_out;
  wire sel;
  wire \sig_dbeat_cntr_reg[1] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_first_dbeat_reg_3;
  wire sig_last_dbeat_i_5_n_0;
  wire [78:0]sig_next_calc_error_reg_reg;
  wire [1:0]sig_next_calc_error_reg_reg_0;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_s2mm_ld_nxt_len_reg_0;

  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[78]),
        .Q(out[71]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[69]),
        .Q(out[62]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[68]),
        .Q(out[61]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[67]),
        .Q(out[60]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[66]),
        .Q(out[59]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[65]),
        .Q(out[58]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[64]),
        .Q(out[57]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[63]),
        .Q(out[56]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[62]),
        .Q(out[55]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[61]),
        .Q(out[54]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[60]),
        .Q(out[53]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[77]),
        .Q(out[70]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[59]),
        .Q(out[52]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[58]),
        .Q(out[51]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[57]),
        .Q(out[50]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[56]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[55]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[54]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[53]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[52]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[51]),
        .Q(out[44]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[50]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[76]),
        .Q(out[69]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[49]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[48]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[47]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[46]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[45]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[44]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[43]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[42]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[41]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[40]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[75]),
        .Q(out[68]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[39]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[38]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[37]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[36]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[35]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[34]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[33]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[32]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[31]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[30]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[29]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[28]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[27]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[26]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[25]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[24]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[23]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[22]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[21]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[20]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[74]),
        .Q(out[67]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[19]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[18]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[17]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[16]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[15]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[14]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[13]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[12]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][68]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[11]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[73]),
        .Q(out[66]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][70]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[10]),
        .Q(p_0_out_0[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][71]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[9]),
        .Q(p_0_out_0[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][72]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[8]),
        .Q(p_0_out_0[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][73]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[7]),
        .Q(p_0_out_0[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][74]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[6]),
        .Q(p_0_out_0[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][75]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[5]),
        .Q(p_0_out_0[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][76]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[4]),
        .Q(p_0_out_0[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[72]),
        .Q(out[65]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][82]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][83]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][84]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][85]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][85]_srl4_i_1 
       (.I0(p_1_out),
        .I1(sig_s2mm_ld_nxt_len_reg),
        .I2(sig_s2mm_ld_nxt_len_reg_0),
        .O(sel));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[71]),
        .Q(out[64]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[70]),
        .Q(out[63]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__1 
       (.I0(p_0_out_0[9]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__1 
       (.I0(p_0_out_0[10]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1__1 
       (.I0(p_0_out_0[11]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1__1 
       (.I0(p_0_out_0[12]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[4]_i_1__1 
       (.I0(p_0_out_0[13]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[4]),
        .I3(\sig_dbeat_cntr_reg[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[5]_i_1__1 
       (.I0(p_0_out_0[14]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[5]),
        .I3(\sig_dbeat_cntr_reg[4] ),
        .I4(Q[4]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[6]_i_1__1 
       (.I0(p_0_out_0[15]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\sig_dbeat_cntr_reg[4] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h30303030A000A0A0)) 
    sig_first_dbeat_i_1__0
       (.I0(sig_first_dbeat_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(sig_first_dbeat_reg_1),
        .I3(sig_first_dbeat_reg_2),
        .I4(sig_first_dbeat_reg_3),
        .I5(\sig_dbeat_cntr_reg[1] ),
        .O(sig_first_dbeat_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_3__0
       (.I0(p_0_out_0[12]),
        .I1(p_0_out_0[14]),
        .I2(p_0_out_0[13]),
        .I3(sig_last_dbeat_i_5_n_0),
        .O(\INFERRED_GEN.cnt_i_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_5
       (.I0(p_0_out_0[11]),
        .I1(p_0_out_0[9]),
        .I2(p_0_out_0[15]),
        .I3(p_0_out_0[10]),
        .O(sig_last_dbeat_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized6
   (out,
    sig_uncom_wrcnt,
    sig_uncom_wrcnt0,
    CO,
    Q,
    sig_uncom_wrcnt10_out,
    DI,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[10] ,
    S,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \sig_uncom_wrcnt_reg[10]_0 ,
    sig_ok_to_post_wr_addr_reg,
    sig_ok_to_post_wr_addr_reg_0,
    sig_push_len_fifo,
    sig_ok_to_post_wr_addr_i_10_0,
    \sig_uncom_wrcnt[7]_i_20 ,
    m_axi_aclk);
  output [0:0]out;
  output [10:0]sig_uncom_wrcnt;
  output [10:0]sig_uncom_wrcnt0;
  output [0:0]CO;
  input [10:0]Q;
  input sig_uncom_wrcnt10_out;
  input [0:0]DI;
  input [0:0]\sig_uncom_wrcnt_reg[7] ;
  input [0:0]\sig_uncom_wrcnt_reg[10] ;
  input [2:0]S;
  input [0:0]\sig_uncom_wrcnt_reg[7]_0 ;
  input [2:0]\sig_uncom_wrcnt_reg[10]_0 ;
  input [0:0]sig_ok_to_post_wr_addr_reg;
  input [1:0]sig_ok_to_post_wr_addr_reg_0;
  input sig_push_len_fifo;
  input [6:0]sig_ok_to_post_wr_addr_i_10_0;
  input [2:0]\sig_uncom_wrcnt[7]_i_20 ;
  input m_axi_aclk;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [10:0]Q;
  wire [2:0]S;
  wire m_axi_aclk;
  wire [0:0]out;
  wire [6:1]sig_len_fifo_data_out;
  wire [6:0]sig_ok_to_post_wr_addr_i_10_0;
  wire sig_ok_to_post_wr_addr_i_10_n_0;
  wire sig_ok_to_post_wr_addr_i_11_n_0;
  wire sig_ok_to_post_wr_addr_i_12_n_0;
  wire sig_ok_to_post_wr_addr_i_13_n_0;
  wire sig_ok_to_post_wr_addr_i_14_n_0;
  wire sig_ok_to_post_wr_addr_i_4_n_0;
  wire sig_ok_to_post_wr_addr_i_5_n_0;
  wire sig_ok_to_post_wr_addr_i_6_n_0;
  wire sig_ok_to_post_wr_addr_i_7_n_0;
  wire [0:0]sig_ok_to_post_wr_addr_reg;
  wire [1:0]sig_ok_to_post_wr_addr_reg_0;
  wire sig_ok_to_post_wr_addr_reg_i_2_n_3;
  wire sig_ok_to_post_wr_addr_reg_i_2_n_4;
  wire sig_ok_to_post_wr_addr_reg_i_2_n_5;
  wire sig_ok_to_post_wr_addr_reg_i_2_n_6;
  wire sig_ok_to_post_wr_addr_reg_i_2_n_7;
  wire sig_push_len_fifo;
  wire [10:0]sig_uncom_wrcnt;
  wire [10:0]sig_uncom_wrcnt0;
  wire sig_uncom_wrcnt10_out;
  wire \sig_uncom_wrcnt[7]_i_10_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_11_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_13_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_14_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_15_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_16_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_17_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_18_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_19_n_0 ;
  wire [2:0]\sig_uncom_wrcnt[7]_i_20 ;
  wire \sig_uncom_wrcnt[7]_i_21_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_22_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_23_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_5_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_6_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_7_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_8_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_9_n_0 ;
  wire [0:0]\sig_uncom_wrcnt_reg[10] ;
  wire [2:0]\sig_uncom_wrcnt_reg[10]_0 ;
  wire \sig_uncom_wrcnt_reg[10]_i_3_n_6 ;
  wire \sig_uncom_wrcnt_reg[10]_i_3_n_7 ;
  wire \sig_uncom_wrcnt_reg[10]_i_4_n_6 ;
  wire \sig_uncom_wrcnt_reg[10]_i_4_n_7 ;
  wire [0:0]\sig_uncom_wrcnt_reg[7] ;
  wire [0:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire \sig_uncom_wrcnt_reg[7]_i_2_n_0 ;
  wire \sig_uncom_wrcnt_reg[7]_i_2_n_1 ;
  wire \sig_uncom_wrcnt_reg[7]_i_2_n_2 ;
  wire \sig_uncom_wrcnt_reg[7]_i_2_n_3 ;
  wire \sig_uncom_wrcnt_reg[7]_i_2_n_4 ;
  wire \sig_uncom_wrcnt_reg[7]_i_2_n_5 ;
  wire \sig_uncom_wrcnt_reg[7]_i_2_n_6 ;
  wire \sig_uncom_wrcnt_reg[7]_i_2_n_7 ;
  wire \sig_uncom_wrcnt_reg[7]_i_3_n_0 ;
  wire \sig_uncom_wrcnt_reg[7]_i_3_n_1 ;
  wire \sig_uncom_wrcnt_reg[7]_i_3_n_2 ;
  wire \sig_uncom_wrcnt_reg[7]_i_3_n_3 ;
  wire \sig_uncom_wrcnt_reg[7]_i_3_n_4 ;
  wire \sig_uncom_wrcnt_reg[7]_i_3_n_5 ;
  wire \sig_uncom_wrcnt_reg[7]_i_3_n_6 ;
  wire \sig_uncom_wrcnt_reg[7]_i_3_n_7 ;
  wire [7:6]NLW_sig_ok_to_post_wr_addr_reg_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_sig_ok_to_post_wr_addr_reg_i_2_O_UNCONNECTED;
  wire [7:2]\NLW_sig_uncom_wrcnt_reg[10]_i_3_CO_UNCONNECTED ;
  wire [7:3]\NLW_sig_uncom_wrcnt_reg[10]_i_3_O_UNCONNECTED ;
  wire [7:2]\NLW_sig_uncom_wrcnt_reg[10]_i_4_CO_UNCONNECTED ;
  wire [7:3]\NLW_sig_uncom_wrcnt_reg[10]_i_4_O_UNCONNECTED ;

  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][1]_srl8 
       (.A0(\sig_uncom_wrcnt[7]_i_20 [0]),
        .A1(\sig_uncom_wrcnt[7]_i_20 [1]),
        .A2(\sig_uncom_wrcnt[7]_i_20 [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(sig_ok_to_post_wr_addr_i_10_0[6]),
        .Q(sig_len_fifo_data_out[6]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][2]_srl8 
       (.A0(\sig_uncom_wrcnt[7]_i_20 [0]),
        .A1(\sig_uncom_wrcnt[7]_i_20 [1]),
        .A2(\sig_uncom_wrcnt[7]_i_20 [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(sig_ok_to_post_wr_addr_i_10_0[5]),
        .Q(sig_len_fifo_data_out[5]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][3]_srl8 
       (.A0(\sig_uncom_wrcnt[7]_i_20 [0]),
        .A1(\sig_uncom_wrcnt[7]_i_20 [1]),
        .A2(\sig_uncom_wrcnt[7]_i_20 [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(sig_ok_to_post_wr_addr_i_10_0[4]),
        .Q(sig_len_fifo_data_out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][4]_srl8 
       (.A0(\sig_uncom_wrcnt[7]_i_20 [0]),
        .A1(\sig_uncom_wrcnt[7]_i_20 [1]),
        .A2(\sig_uncom_wrcnt[7]_i_20 [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(sig_ok_to_post_wr_addr_i_10_0[3]),
        .Q(sig_len_fifo_data_out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][5]_srl8 
       (.A0(\sig_uncom_wrcnt[7]_i_20 [0]),
        .A1(\sig_uncom_wrcnt[7]_i_20 [1]),
        .A2(\sig_uncom_wrcnt[7]_i_20 [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(sig_ok_to_post_wr_addr_i_10_0[2]),
        .Q(sig_len_fifo_data_out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][6]_srl8 
       (.A0(\sig_uncom_wrcnt[7]_i_20 [0]),
        .A1(\sig_uncom_wrcnt[7]_i_20 [1]),
        .A2(\sig_uncom_wrcnt[7]_i_20 [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(sig_ok_to_post_wr_addr_i_10_0[1]),
        .Q(sig_len_fifo_data_out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][7]_srl8 
       (.A0(\sig_uncom_wrcnt[7]_i_20 [0]),
        .A1(\sig_uncom_wrcnt[7]_i_20 [1]),
        .A2(\sig_uncom_wrcnt[7]_i_20 [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(sig_ok_to_post_wr_addr_i_10_0[0]),
        .Q(out));
  LUT4 #(
    .INIT(16'h0681)) 
    sig_ok_to_post_wr_addr_i_10
       (.I0(\sig_uncom_wrcnt[7]_i_21_n_0 ),
        .I1(sig_len_fifo_data_out[6]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(sig_ok_to_post_wr_addr_i_10_n_0));
  LUT5 #(
    .INIT(32'h28144281)) 
    sig_ok_to_post_wr_addr_i_11
       (.I0(sig_len_fifo_data_out[5]),
        .I1(sig_len_fifo_data_out[4]),
        .I2(sig_ok_to_post_wr_addr_i_14_n_0),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(sig_ok_to_post_wr_addr_i_11_n_0));
  LUT6 #(
    .INIT(64'h2888144442228111)) 
    sig_ok_to_post_wr_addr_i_12
       (.I0(sig_len_fifo_data_out[3]),
        .I1(sig_len_fifo_data_out[2]),
        .I2(out),
        .I3(sig_len_fifo_data_out[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(sig_ok_to_post_wr_addr_i_12_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    sig_ok_to_post_wr_addr_i_13
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(out),
        .I3(sig_len_fifo_data_out[1]),
        .O(sig_ok_to_post_wr_addr_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    sig_ok_to_post_wr_addr_i_14
       (.I0(sig_len_fifo_data_out[3]),
        .I1(sig_len_fifo_data_out[1]),
        .I2(out),
        .I3(sig_len_fifo_data_out[2]),
        .O(sig_ok_to_post_wr_addr_i_14_n_0));
  LUT4 #(
    .INIT(16'hBF02)) 
    sig_ok_to_post_wr_addr_i_4
       (.I0(Q[6]),
        .I1(sig_len_fifo_data_out[6]),
        .I2(\sig_uncom_wrcnt[7]_i_21_n_0 ),
        .I3(Q[7]),
        .O(sig_ok_to_post_wr_addr_i_4_n_0));
  LUT5 #(
    .INIT(32'hC2BF8002)) 
    sig_ok_to_post_wr_addr_i_5
       (.I0(Q[4]),
        .I1(sig_ok_to_post_wr_addr_i_14_n_0),
        .I2(sig_len_fifo_data_out[4]),
        .I3(sig_len_fifo_data_out[5]),
        .I4(Q[5]),
        .O(sig_ok_to_post_wr_addr_i_5_n_0));
  LUT6 #(
    .INIT(64'hC02ABFFF8000002A)) 
    sig_ok_to_post_wr_addr_i_6
       (.I0(Q[2]),
        .I1(sig_len_fifo_data_out[1]),
        .I2(out),
        .I3(sig_len_fifo_data_out[2]),
        .I4(sig_len_fifo_data_out[3]),
        .I5(Q[3]),
        .O(sig_ok_to_post_wr_addr_i_6_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    sig_ok_to_post_wr_addr_i_7
       (.I0(Q[0]),
        .I1(out),
        .I2(sig_len_fifo_data_out[1]),
        .I3(Q[1]),
        .O(sig_ok_to_post_wr_addr_i_7_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sig_ok_to_post_wr_addr_reg_i_2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_sig_ok_to_post_wr_addr_reg_i_2_CO_UNCONNECTED[7:6],CO,sig_ok_to_post_wr_addr_reg_i_2_n_3,sig_ok_to_post_wr_addr_reg_i_2_n_4,sig_ok_to_post_wr_addr_reg_i_2_n_5,sig_ok_to_post_wr_addr_reg_i_2_n_6,sig_ok_to_post_wr_addr_reg_i_2_n_7}),
        .DI({1'b0,1'b0,Q[10],sig_ok_to_post_wr_addr_reg,sig_ok_to_post_wr_addr_i_4_n_0,sig_ok_to_post_wr_addr_i_5_n_0,sig_ok_to_post_wr_addr_i_6_n_0,sig_ok_to_post_wr_addr_i_7_n_0}),
        .O(NLW_sig_ok_to_post_wr_addr_reg_i_2_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,sig_ok_to_post_wr_addr_reg_0,sig_ok_to_post_wr_addr_i_10_n_0,sig_ok_to_post_wr_addr_i_11_n_0,sig_ok_to_post_wr_addr_i_12_n_0,sig_ok_to_post_wr_addr_i_13_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[7]_i_10 
       (.I0(Q[1]),
        .I1(sig_len_fifo_data_out[1]),
        .O(\sig_uncom_wrcnt[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[7]_i_11 
       (.I0(out),
        .I1(Q[0]),
        .O(\sig_uncom_wrcnt[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF807)) 
    \sig_uncom_wrcnt[7]_i_13 
       (.I0(sig_len_fifo_data_out[6]),
        .I1(\sig_uncom_wrcnt[7]_i_21_n_0 ),
        .I2(sig_uncom_wrcnt10_out),
        .I3(Q[7]),
        .O(\sig_uncom_wrcnt[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF609)) 
    \sig_uncom_wrcnt[7]_i_14 
       (.I0(\sig_uncom_wrcnt[7]_i_21_n_0 ),
        .I1(sig_len_fifo_data_out[6]),
        .I2(sig_uncom_wrcnt10_out),
        .I3(Q[6]),
        .O(\sig_uncom_wrcnt[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \sig_uncom_wrcnt[7]_i_15 
       (.I0(\sig_uncom_wrcnt[7]_i_22_n_0 ),
        .I1(sig_uncom_wrcnt10_out),
        .I2(Q[5]),
        .O(\sig_uncom_wrcnt[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \sig_uncom_wrcnt[7]_i_16 
       (.I0(\sig_uncom_wrcnt[7]_i_23_n_0 ),
        .I1(sig_uncom_wrcnt10_out),
        .I2(Q[4]),
        .O(\sig_uncom_wrcnt[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F800000807F)) 
    \sig_uncom_wrcnt[7]_i_17 
       (.I0(sig_len_fifo_data_out[1]),
        .I1(out),
        .I2(sig_len_fifo_data_out[2]),
        .I3(sig_len_fifo_data_out[3]),
        .I4(sig_uncom_wrcnt10_out),
        .I5(Q[3]),
        .O(\sig_uncom_wrcnt[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFF780087)) 
    \sig_uncom_wrcnt[7]_i_18 
       (.I0(out),
        .I1(sig_len_fifo_data_out[1]),
        .I2(sig_len_fifo_data_out[2]),
        .I3(sig_uncom_wrcnt10_out),
        .I4(Q[2]),
        .O(\sig_uncom_wrcnt[7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hF609)) 
    \sig_uncom_wrcnt[7]_i_19 
       (.I0(out),
        .I1(sig_len_fifo_data_out[1]),
        .I2(sig_uncom_wrcnt10_out),
        .I3(Q[1]),
        .O(\sig_uncom_wrcnt[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_uncom_wrcnt[7]_i_21 
       (.I0(sig_len_fifo_data_out[5]),
        .I1(sig_len_fifo_data_out[3]),
        .I2(sig_len_fifo_data_out[1]),
        .I3(out),
        .I4(sig_len_fifo_data_out[2]),
        .I5(sig_len_fifo_data_out[4]),
        .O(\sig_uncom_wrcnt[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sig_uncom_wrcnt[7]_i_22 
       (.I0(sig_len_fifo_data_out[3]),
        .I1(sig_len_fifo_data_out[1]),
        .I2(out),
        .I3(sig_len_fifo_data_out[2]),
        .I4(sig_len_fifo_data_out[4]),
        .I5(sig_len_fifo_data_out[5]),
        .O(\sig_uncom_wrcnt[7]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sig_uncom_wrcnt[7]_i_23 
       (.I0(sig_len_fifo_data_out[2]),
        .I1(out),
        .I2(sig_len_fifo_data_out[1]),
        .I3(sig_len_fifo_data_out[3]),
        .I4(sig_len_fifo_data_out[4]),
        .O(\sig_uncom_wrcnt[7]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[7]_i_5 
       (.I0(Q[6]),
        .I1(sig_len_fifo_data_out[6]),
        .O(\sig_uncom_wrcnt[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[7]_i_6 
       (.I0(Q[5]),
        .I1(sig_len_fifo_data_out[5]),
        .O(\sig_uncom_wrcnt[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[7]_i_7 
       (.I0(Q[4]),
        .I1(sig_len_fifo_data_out[4]),
        .O(\sig_uncom_wrcnt[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[7]_i_8 
       (.I0(Q[3]),
        .I1(sig_len_fifo_data_out[3]),
        .O(\sig_uncom_wrcnt[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[7]_i_9 
       (.I0(Q[2]),
        .I1(sig_len_fifo_data_out[2]),
        .O(\sig_uncom_wrcnt[7]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sig_uncom_wrcnt_reg[10]_i_3 
       (.CI(\sig_uncom_wrcnt_reg[7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_uncom_wrcnt_reg[10]_i_3_CO_UNCONNECTED [7:2],\sig_uncom_wrcnt_reg[10]_i_3_n_6 ,\sig_uncom_wrcnt_reg[10]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[9:8]}),
        .O({\NLW_sig_uncom_wrcnt_reg[10]_i_3_O_UNCONNECTED [7:3],sig_uncom_wrcnt0[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sig_uncom_wrcnt_reg[10]_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sig_uncom_wrcnt_reg[10]_i_4 
       (.CI(\sig_uncom_wrcnt_reg[7]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_uncom_wrcnt_reg[10]_i_4_CO_UNCONNECTED [7:2],\sig_uncom_wrcnt_reg[10]_i_4_n_6 ,\sig_uncom_wrcnt_reg[10]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sig_uncom_wrcnt_reg[10] ,Q[8]}),
        .O({\NLW_sig_uncom_wrcnt_reg[10]_i_4_O_UNCONNECTED [7:3],sig_uncom_wrcnt[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sig_uncom_wrcnt_reg[7]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sig_uncom_wrcnt_reg[7]_i_2_n_0 ,\sig_uncom_wrcnt_reg[7]_i_2_n_1 ,\sig_uncom_wrcnt_reg[7]_i_2_n_2 ,\sig_uncom_wrcnt_reg[7]_i_2_n_3 ,\sig_uncom_wrcnt_reg[7]_i_2_n_4 ,\sig_uncom_wrcnt_reg[7]_i_2_n_5 ,\sig_uncom_wrcnt_reg[7]_i_2_n_6 ,\sig_uncom_wrcnt_reg[7]_i_2_n_7 }),
        .DI(Q[7:0]),
        .O(sig_uncom_wrcnt0[7:0]),
        .S({\sig_uncom_wrcnt_reg[7]_0 ,\sig_uncom_wrcnt[7]_i_5_n_0 ,\sig_uncom_wrcnt[7]_i_6_n_0 ,\sig_uncom_wrcnt[7]_i_7_n_0 ,\sig_uncom_wrcnt[7]_i_8_n_0 ,\sig_uncom_wrcnt[7]_i_9_n_0 ,\sig_uncom_wrcnt[7]_i_10_n_0 ,\sig_uncom_wrcnt[7]_i_11_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sig_uncom_wrcnt_reg[7]_i_3 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\sig_uncom_wrcnt_reg[7]_i_3_n_0 ,\sig_uncom_wrcnt_reg[7]_i_3_n_1 ,\sig_uncom_wrcnt_reg[7]_i_3_n_2 ,\sig_uncom_wrcnt_reg[7]_i_3_n_3 ,\sig_uncom_wrcnt_reg[7]_i_3_n_4 ,\sig_uncom_wrcnt_reg[7]_i_3_n_5 ,\sig_uncom_wrcnt_reg[7]_i_3_n_6 ,\sig_uncom_wrcnt_reg[7]_i_3_n_7 }),
        .DI({Q[7:1],DI}),
        .O(sig_uncom_wrcnt[7:0]),
        .S({\sig_uncom_wrcnt[7]_i_13_n_0 ,\sig_uncom_wrcnt[7]_i_14_n_0 ,\sig_uncom_wrcnt[7]_i_15_n_0 ,\sig_uncom_wrcnt[7]_i_16_n_0 ,\sig_uncom_wrcnt[7]_i_17_n_0 ,\sig_uncom_wrcnt[7]_i_18_n_0 ,\sig_uncom_wrcnt[7]_i_19_n_0 ,\sig_uncom_wrcnt_reg[7] }));
endmodule

(* CHECK_LICENSE_TYPE = "nvme_p8c2_axi_cdma_1_0,axi_cdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_cdma,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module nvme_p8c2_axi_cdma_1_0
   (m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    cdma_introut,
    s_axi_lite_awready,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_wready,
    s_axi_lite_wvalid,
    s_axi_lite_wdata,
    s_axi_lite_bready,
    s_axi_lite_bvalid,
    s_axi_lite_bresp,
    s_axi_lite_arready,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    s_axi_lite_rready,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_sg_awready,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_wready,
    m_axi_sg_wvalid,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_bready,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    m_axi_sg_arready,
    m_axi_sg_arvalid,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_rready,
    m_axi_sg_rvalid,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    cdma_tvect_out);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_ACLK, ASSOCIATED_BUSIF M_AXI:M_AXI_SG, FREQ_HZ 249997498, PHASE 0.000, CLK_DOMAIN nvme_p8c2_zynq_ultra_ps_e_0_0_pl_clk1, INSERT_VIP 0" *) input m_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE, ASSOCIATED_RESET s_axi_lite_aresetn, FREQ_HZ 124998749, PHASE 0.000, CLK_DOMAIN nvme_p8c2_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_lite_aresetn;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 CDMA_INTERRUPT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME CDMA_INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output cdma_introut;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 124998749, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN nvme_p8c2_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [5:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [5:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 249997498, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, MAX_BURST_LENGTH 128, PHASE 0.000, CLK_DOMAIN nvme_p8c2_zynq_ultra_ps_e_0_0_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [63:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [255:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [63:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [255:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [31:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_SG, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 249997498, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN nvme_p8c2_zynq_ultra_ps_e_0_0_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input m_axi_sg_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID" *) output m_axi_sg_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR" *) output [63:0]m_axi_sg_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN" *) output [7:0]m_axi_sg_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE" *) output [2:0]m_axi_sg_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST" *) output [1:0]m_axi_sg_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT" *) output [2:0]m_axi_sg_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE" *) output [3:0]m_axi_sg_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY" *) input m_axi_sg_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID" *) output m_axi_sg_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA" *) output [31:0]m_axi_sg_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB" *) output [3:0]m_axi_sg_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST" *) output m_axi_sg_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY" *) output m_axi_sg_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID" *) input m_axi_sg_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP" *) input [1:0]m_axi_sg_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY" *) input m_axi_sg_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID" *) output m_axi_sg_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR" *) output [63:0]m_axi_sg_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN" *) output [7:0]m_axi_sg_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE" *) output [2:0]m_axi_sg_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST" *) output [1:0]m_axi_sg_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT" *) output [2:0]m_axi_sg_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE" *) output [3:0]m_axi_sg_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY" *) output m_axi_sg_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID" *) input m_axi_sg_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA" *) input [31:0]m_axi_sg_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP" *) input [1:0]m_axi_sg_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST" *) input m_axi_sg_rlast;
  output [31:0]cdma_tvect_out;

  wire cdma_introut;
  wire [31:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire [63:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [7:0]m_axi_arlen;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [63:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [7:0]m_axi_awlen;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [255:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [63:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [3:0]m_axi_sg_arcache;
  wire [7:0]m_axi_sg_arlen;
  wire [2:0]m_axi_sg_arprot;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [63:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [3:0]m_axi_sg_awcache;
  wire [7:0]m_axi_sg_awlen;
  wire [2:0]m_axi_sg_awprot;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [3:0]m_axi_sg_wstrb;
  wire m_axi_sg_wvalid;
  wire [255:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [31:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;

  (* C_AXI_LITE_IS_ASYNC = "1" *) 
  (* C_DLYTMR_RESOLUTION = "256" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_INCLUDE_DRE = "0" *) 
  (* C_INCLUDE_SF = "1" *) 
  (* C_INCLUDE_SG = "1" *) 
  (* C_INSTANCE = "axi_cdma" *) 
  (* C_M_AXI_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_DATA_WIDTH = "256" *) 
  (* C_M_AXI_MAX_BURST_LEN = "128" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_READ_ADDR_PIPE_DEPTH = "4" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_DATAMOVER_LITE = "0" *) 
  (* C_WRITE_ADDR_PIPE_DEPTH = "4" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  nvme_p8c2_axi_cdma_1_0_axi_cdma U0
       (.cdma_introut(cdma_introut),
        .cdma_tvect_out(cdma_tvect_out),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arcache(m_axi_sg_arcache),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arprot(m_axi_sg_arprot),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awcache(m_axi_sg_awcache),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awprot(m_axi_sg_awprot),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wstrb(m_axi_sg_wstrb),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
endmodule

module nvme_p8c2_axi_cdma_1_0_srl_fifo_f
   (Q,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    SR,
    m_axi_aclk,
    sig_rd_fifo__0,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp);
  output [0:0]Q;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_rd_fifo__0;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire sig_inhibit_rdy_n;
  wire sig_rd_fifo__0;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_fifo__0(sig_rd_fifo__0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    out,
    p_4_out,
    E,
    \sig_wdc_statcnt_reg[1] ,
    sig_push_coelsc_reg,
    sig_rd_fifo__0,
    sig_data2wsc_cmd_cmplt_reg,
    SR,
    m_axi_aclk,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    in);
  output FIFO_Full_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  output [1:0]out;
  output p_4_out;
  output [0:0]E;
  output [1:0]\sig_wdc_statcnt_reg[1] ;
  output sig_push_coelsc_reg;
  output sig_rd_fifo__0;
  output sig_data2wsc_cmd_cmplt_reg;
  input [0:0]SR;
  input m_axi_aclk;
  input [2:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input [2:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [2:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_fifo__0;
  wire sig_tlast_err_stop;
  wire [1:0]\sig_wdc_statcnt_reg[1] ;
  wire sig_wr_fifo;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[1] (\sig_wdc_statcnt_reg[1] ),
        .sig_wr_fifo(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1
   (FIFO_Full_reg,
    sig_push_addr_reg1_out,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_aclk,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    p_12_out,
    sig_halt_reg,
    sig_posted_to_axi_2_reg,
    sig_addr_reg_empty,
    p_4_out,
    in);
  output FIFO_Full_reg;
  output sig_push_addr_reg1_out;
  output sig_calc_error_reg_reg;
  output [74:0]out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_aclk;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input p_12_out;
  input sig_halt_reg;
  input sig_posted_to_axi_2_reg;
  input sig_addr_reg_empty;
  input p_4_out;
  input [72:0]in;

  wire FIFO_Full_reg;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [72:0]in;
  wire m_axi_aclk;
  wire [74:0]out;
  wire p_12_out;
  wire p_4_out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_halt_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_12_out(p_12_out),
        .p_4_out(p_4_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized1_27
   (FIFO_Full_reg,
    FIFO_Full_reg_0,
    sig_halt_reg_reg,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    p_6_out,
    sig_addr_reg_empty,
    in);
  output FIFO_Full_reg;
  output FIFO_Full_reg_0;
  output sig_halt_reg_reg;
  output sig_calc_error_reg_reg;
  output [74:0]out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input p_6_out;
  input sig_addr_reg_empty;
  input [72:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [72:0]in;
  wire m_axi_aclk;
  wire [74:0]out;
  wire p_6_out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1_28 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_6_out(p_6_out),
        .sel(FIFO_Full_reg_0),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized2
   (FIFO_Full_reg,
    SR,
    sig_next_sequential_reg_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_first_dbeat_reg,
    FIFO_Full_reg_0,
    E,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    m_axi_rlast,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_first_dbeat,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    sig_ld_new_cmd_reg,
    sig_dqual_reg_empty_reg_0,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    \sig_dbeat_cntr[7]_i_3__0 ,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_rvalid,
    \sig_dbeat_cntr[7]_i_3__0_0 ,
    sig_dqual_reg_full,
    sig_last_dbeat_reg,
    in);
  output FIFO_Full_reg;
  output [0:0]SR;
  output sig_next_sequential_reg_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_first_dbeat_reg;
  output FIFO_Full_reg_0;
  output [0:0]E;
  output [7:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_coelsc_reg_full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [71:0]out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input m_axi_rlast;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_ld_new_cmd_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]\sig_dbeat_cntr[7]_i_3__0 ;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_rvalid;
  input \sig_dbeat_cntr[7]_i_3__0_0 ;
  input sig_dqual_reg_full;
  input sig_last_dbeat_reg;
  input [78:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [78:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire [71:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_coelsc_reg_full_reg;
  wire [2:0]\sig_dbeat_cntr[7]_i_3__0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_0 ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_last_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .sel(FIFO_Full_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_coelsc_reg_full_reg(sig_coelsc_reg_full_reg),
        .\sig_dbeat_cntr[7]_i_3__0 (\sig_dbeat_cntr[7]_i_3__0 ),
        .\sig_dbeat_cntr[7]_i_3__0_0 (\sig_dbeat_cntr[7]_i_3__0_0 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_next_sequential_reg_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized3
   (D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[3] ,
    m_axi_bready,
    E,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_aclk,
    Q,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_bready_0,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_bvalid,
    m_axi_bresp);
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output m_axi_bready;
  output [0:0]E;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_aclk;
  input [3:0]Q;
  input out;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_bready_0;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire m_axi_bready_0;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bready_0(m_axi_bready_0),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized4
   (FIFO_Full_reg,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    D,
    E,
    sig_push_coelsc_reg,
    out,
    p_4_out,
    sig_data2wsc_cmd_cmplt_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_aclk,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \sig_wdc_statcnt_reg[0] ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [2:0]D;
  output [0:0]E;
  output sig_push_coelsc_reg;
  output [5:0]out;
  output p_4_out;
  output sig_data2wsc_cmd_cmplt_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_aclk;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input [3:0]\sig_wdc_statcnt_reg[0] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:6]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire [3:0]\sig_wdc_statcnt_reg[0] ;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[0] (\sig_wdc_statcnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized5
   (FIFO_Full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    sig_s_ready_out_reg,
    E,
    D,
    sel,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_aclk,
    sig_last_mmap_dbeat,
    sig_first_dbeat_reg_0,
    p_1_out,
    sig_s2mm_ld_nxt_len_reg,
    sig_first_dbeat_reg_1,
    sig_first_dbeat_reg_2,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg,
    Q,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[4] ,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_next_calc_error_reg_i_3__0,
    data_valid,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_next_calc_error_reg_i_4__0,
    sig_last_dbeat_reg_0,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output sig_s_ready_out_reg;
  output [0:0]E;
  output [7:0]D;
  output sel;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output FIFO_Full_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [71:0]out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_aclk;
  input sig_last_mmap_dbeat;
  input sig_first_dbeat_reg_0;
  input p_1_out;
  input sig_s2mm_ld_nxt_len_reg;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat_reg_2;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg;
  input [7:0]Q;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_next_calc_error_reg_i_3__0;
  input data_valid;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_next_calc_error_reg_i_4__0;
  input sig_last_dbeat_reg_0;
  input [78:0]sig_next_calc_error_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire data_valid;
  wire m_axi_aclk;
  wire [71:0]out;
  wire p_1_out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3__0;
  wire [2:0]sig_next_calc_error_reg_i_4__0;
  wire [78:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .data_valid(data_valid),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_1_out(p_1_out),
        .sig_cmd2data_valid_reg(sel),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_2),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_i_3__0(sig_next_calc_error_reg_i_3__0),
        .sig_next_calc_error_reg_i_4__0(sig_next_calc_error_reg_i_4__0),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s2mm_ld_nxt_len_reg(sig_s2mm_ld_nxt_len_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_f__parameterized6
   (FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    out,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_uncom_wrcnt,
    sig_uncom_wrcnt0,
    rst2cntlr_reset,
    m_axi_aclk,
    Q,
    sig_uncom_wrcnt10_out,
    sig_ok_to_post_wr_addr_reg,
    sig_push_len_fifo,
    sig_s2mm_ld_nxt_len,
    sig_pop_len_fifo,
    DI,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[10] ,
    S,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \sig_uncom_wrcnt_reg[10]_0 ,
    sig_ok_to_post_wr_addr_reg_0,
    sig_ok_to_post_wr_addr_reg_1,
    sig_ok_to_post_wr_addr_i_10);
  output FIFO_Full_reg;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]out;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output [10:0]sig_uncom_wrcnt;
  output [10:0]sig_uncom_wrcnt0;
  input rst2cntlr_reset;
  input m_axi_aclk;
  input [10:0]Q;
  input sig_uncom_wrcnt10_out;
  input sig_ok_to_post_wr_addr_reg;
  input sig_push_len_fifo;
  input sig_s2mm_ld_nxt_len;
  input sig_pop_len_fifo;
  input [0:0]DI;
  input [0:0]\sig_uncom_wrcnt_reg[7] ;
  input [0:0]\sig_uncom_wrcnt_reg[10] ;
  input [2:0]S;
  input [0:0]\sig_uncom_wrcnt_reg[7]_0 ;
  input [2:0]\sig_uncom_wrcnt_reg[10]_0 ;
  input [0:0]sig_ok_to_post_wr_addr_reg_0;
  input [1:0]sig_ok_to_post_wr_addr_reg_1;
  input [6:0]sig_ok_to_post_wr_addr_i_10;

  wire [0:0]DI;
  wire FIFO_Full_reg;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [10:0]Q;
  wire [2:0]S;
  wire m_axi_aclk;
  wire [0:0]out;
  wire rst2cntlr_reset;
  wire [6:0]sig_ok_to_post_wr_addr_i_10;
  wire sig_ok_to_post_wr_addr_reg;
  wire [0:0]sig_ok_to_post_wr_addr_reg_0;
  wire [1:0]sig_ok_to_post_wr_addr_reg_1;
  wire sig_pop_len_fifo;
  wire sig_push_len_fifo;
  wire sig_s2mm_ld_nxt_len;
  wire [10:0]sig_uncom_wrcnt;
  wire [10:0]sig_uncom_wrcnt0;
  wire sig_uncom_wrcnt10_out;
  wire [0:0]\sig_uncom_wrcnt_reg[10] ;
  wire [2:0]\sig_uncom_wrcnt_reg[10]_0 ;
  wire [0:0]\sig_uncom_wrcnt_reg[7] ;
  wire [0:0]\sig_uncom_wrcnt_reg[7]_0 ;

  nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.DI(DI),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q(Q),
        .S(S),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_ok_to_post_wr_addr_i_10(sig_ok_to_post_wr_addr_i_10),
        .sig_ok_to_post_wr_addr_reg(sig_ok_to_post_wr_addr_reg),
        .sig_ok_to_post_wr_addr_reg_0(sig_ok_to_post_wr_addr_reg_0),
        .sig_ok_to_post_wr_addr_reg_1(sig_ok_to_post_wr_addr_reg_1),
        .sig_pop_len_fifo(sig_pop_len_fifo),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .sig_uncom_wrcnt10_out(sig_uncom_wrcnt10_out),
        .\sig_uncom_wrcnt_reg[10] (\sig_uncom_wrcnt_reg[10] ),
        .\sig_uncom_wrcnt_reg[10]_0 (\sig_uncom_wrcnt_reg[10]_0 ),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[7]_0 ));
endmodule

module nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f
   (Q,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    SR,
    m_axi_aclk,
    sig_rd_fifo__0,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp);
  output [0:0]Q;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_rd_fifo__0;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [1:0]D;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire sig_inhibit_rdy_n;
  wire sig_rd_fifo__0;
  wire sig_wr_fifo;

  nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_wr_fifo(sig_wr_fifo));
  nvme_p8c2_axi_cdma_1_0_dynshreg_f DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sel(sig_wr_fifo),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_sg_bready_INST_0
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .O(m_axi_sg_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    out,
    p_4_out,
    E,
    \sig_wdc_statcnt_reg[1] ,
    sig_push_coelsc_reg,
    sig_rd_fifo__0,
    sig_data2wsc_cmd_cmplt_reg,
    SR,
    m_axi_aclk,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    in);
  output FIFO_Full_reg_0;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  output [1:0]out;
  output p_4_out;
  output [0:0]E;
  output [1:0]\sig_wdc_statcnt_reg[1] ;
  output sig_push_coelsc_reg;
  output sig_rd_fifo__0;
  output sig_data2wsc_cmd_cmplt_reg;
  input [0:0]SR;
  input m_axi_aclk;
  input [2:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input [2:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [2:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_fifo__0;
  wire sig_rd_fifo__0_0;
  wire sig_tlast_err_stop;
  wire [1:0]\sig_wdc_statcnt_reg[1] ;
  wire sig_wr_fifo;

  nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_0 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_rd_fifo__0_0(sig_rd_fifo__0_0),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_fifo__0_0(sig_rd_fifo__0_0),
        .\sig_wdc_statcnt_reg[1] (\sig_wdc_statcnt_reg[1] ),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1
   (FIFO_Full_reg_0,
    sig_push_addr_reg1_out,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_aclk,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    p_12_out,
    sig_halt_reg,
    sig_posted_to_axi_2_reg,
    sig_addr_reg_empty,
    p_4_out,
    in);
  output FIFO_Full_reg_0;
  output sig_push_addr_reg1_out;
  output sig_calc_error_reg_reg;
  output [74:0]out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_aclk;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input p_12_out;
  input sig_halt_reg;
  input sig_posted_to_axi_2_reg;
  input sig_addr_reg_empty;
  input p_4_out;
  input [72:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_0;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire fifo_full_p1;
  wire [72:0]in;
  wire m_axi_aclk;
  wire [74:0]out;
  wire p_12_out;
  wire p_4_out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_halt_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_wr_fifo;

  nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_19 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0]_2 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .p_12_out(p_12_out),
        .p_4_out(p_4_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_wr_fifo(sig_wr_fifo));
  nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_12_out(p_12_out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_calc_error_reg_reg_1(FIFO_Full_reg_0),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized1_28
   (FIFO_Full_reg_0,
    sel,
    sig_halt_reg_reg,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    p_6_out,
    sig_addr_reg_empty,
    in);
  output FIFO_Full_reg_0;
  output sel;
  output sig_halt_reg_reg;
  output sig_calc_error_reg_reg;
  output [74:0]out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input p_6_out;
  input sig_addr_reg_empty;
  input [72:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire fifo_full_p1;
  wire [72:0]in;
  wire m_axi_aclk;
  wire [74:0]out;
  wire p_6_out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;

  nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_29 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .p_6_out(p_6_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized1_30 DYNSHREG_F_I
       (.FIFO_Full_reg(sel),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_calc_error_reg_reg_1(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized2
   (FIFO_Full_reg_0,
    SR,
    sig_next_sequential_reg_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_first_dbeat_reg,
    sel,
    E,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    m_axi_rlast,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_first_dbeat,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    sig_ld_new_cmd_reg,
    sig_dqual_reg_empty_reg_0,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    \sig_dbeat_cntr[7]_i_3__0 ,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_rvalid,
    \sig_dbeat_cntr[7]_i_3__0_0 ,
    sig_dqual_reg_full,
    sig_last_dbeat_reg,
    in);
  output FIFO_Full_reg_0;
  output [0:0]SR;
  output sig_next_sequential_reg_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_first_dbeat_reg;
  output sel;
  output [0:0]E;
  output [7:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_coelsc_reg_full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [71:0]out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input m_axi_rlast;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_ld_new_cmd_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]\sig_dbeat_cntr[7]_i_3__0 ;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_rvalid;
  input \sig_dbeat_cntr[7]_i_3__0_0 ;
  input sig_dqual_reg_full;
  input sig_last_dbeat_reg;
  input [78:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire [7:0]D;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [78:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire [71:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_coelsc_reg_full_reg;
  wire [2:0]\sig_dbeat_cntr[7]_i_3__0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_0 ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_last_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_22 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7]),
        .E(E),
        .FIFO_Full_reg(sel),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rvalid(m_axi_rvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_coelsc_reg_full_reg(sig_coelsc_reg_full_reg),
        .\sig_dbeat_cntr[7]_i_3__0 (\sig_dbeat_cntr[7]_i_3__0 ),
        .\sig_dbeat_cntr[7]_i_3__0_0 (\sig_dbeat_cntr[7]_i_3__0_0 ),
        .\sig_dbeat_cntr_reg[0] (sig_first_dbeat_reg_1),
        .\sig_dbeat_cntr_reg[7] (Q[7:4]),
        .\sig_dbeat_cntr_reg[7]_0 (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(DYNSHREG_F_I_n_1),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_first_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_next_sequential_reg_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D[6:0]),
        .FIFO_Full_reg(sel),
        .\INFERRED_GEN.cnt_i_reg[0] (DYNSHREG_F_I_n_1),
        .Q(Q[6:0]),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .\sig_dbeat_cntr_reg[0] (sig_next_sequential_reg_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_next_calc_error_reg_reg_1({CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized3
   (D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[3] ,
    m_axi_bready,
    E,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_aclk,
    Q,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_bready_0,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_bvalid,
    m_axi_bresp);
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output m_axi_bready;
  output [0:0]E;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_aclk;
  input [3:0]Q;
  input out;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_bready_0;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire m_axi_bready_0;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

  nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bvalid(m_axi_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo));
  nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bresp(m_axi_bresp),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  LUT3 #(
    .INIT(8'hBA)) 
    m_axi_bready_INST_0
       (.I0(m_axi_bready_0),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_bready));
  LUT6 #(
    .INIT(64'h99999999E6669999)) 
    \sig_addr_posted_cntr[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(out),
        .I5(sig_wr_fifo),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFB44FF00FF0044BB)) 
    \sig_addr_posted_cntr[2]_i_1__1 
       (.I0(sig_wr_fifo),
        .I1(out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4666666666666662)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(out),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFF44000000B)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(sig_wr_fifo),
        .I1(out),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized4
   (FIFO_Full_reg_0,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    D,
    E,
    sig_push_coelsc_reg,
    out,
    p_4_out,
    sig_data2wsc_cmd_cmplt_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_aclk,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \sig_wdc_statcnt_reg[0] ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [2:0]D;
  output [0:0]E;
  output sig_push_coelsc_reg;
  output [5:0]out;
  output p_4_out;
  output sig_data2wsc_cmd_cmplt_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_aclk;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input [3:0]\sig_wdc_statcnt_reg[0] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:6]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_13;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire [3:0]\sig_wdc_statcnt_reg[0] ;
  wire sig_wr_fifo;

  nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_17 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(DYNSHREG_F_I_n_13),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0]_2 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_3 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (DYNSHREG_F_I_n_13),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] (FIFO_Full_reg_0),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[0] (\sig_wdc_statcnt_reg[0] ),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized5
   (FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    sig_s_ready_out_reg,
    E,
    D,
    sig_cmd2data_valid_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    FIFO_Full_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_aclk,
    sig_last_mmap_dbeat,
    sig_first_dbeat_reg_0,
    p_1_out,
    sig_s2mm_ld_nxt_len_reg,
    sig_first_dbeat_reg_1,
    sig_first_dbeat_reg_2,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg,
    Q,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[4] ,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_next_calc_error_reg_i_3__0,
    data_valid,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_next_calc_error_reg_i_4__0,
    sig_last_dbeat_reg_0,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output sig_s_ready_out_reg;
  output [0:0]E;
  output [7:0]D;
  output sig_cmd2data_valid_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output FIFO_Full_reg_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [71:0]out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input m_axi_aclk;
  input sig_last_mmap_dbeat;
  input sig_first_dbeat_reg_0;
  input p_1_out;
  input sig_s2mm_ld_nxt_len_reg;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat_reg_2;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg;
  input [7:0]Q;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_next_calc_error_reg_i_3__0;
  input data_valid;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_next_calc_error_reg_i_4__0;
  input sig_last_dbeat_reg_0;
  input [78:0]sig_next_calc_error_reg_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [7:0]D;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire data_valid;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire [71:0]out;
  wire p_1_out;
  wire sig_cmd2data_valid_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3__0;
  wire [2:0]sig_next_calc_error_reg_i_4__0;
  wire [78:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f_18 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7]),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_s2mm_ld_nxt_len_reg),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_2 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .data_valid(data_valid),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .p_1_out(p_1_out),
        .sel(sig_cmd2data_valid_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_dbeat_cntr_reg[0] (sig_first_dbeat_reg_2),
        .\sig_dbeat_cntr_reg[7] (Q[7:4]),
        .\sig_dbeat_cntr_reg[7]_0 (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(DYNSHREG_F_I_n_1),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_first_dbeat_reg_0),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_i_3__0_0(sig_next_calc_error_reg_i_3__0),
        .sig_next_calc_error_reg_i_4__0_0(sig_next_calc_error_reg_i_4__0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.D(D[6:0]),
        .\INFERRED_GEN.cnt_i_reg[0] (DYNSHREG_F_I_n_1),
        .Q(Q[6:0]),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_1_out(p_1_out),
        .sel(sig_cmd2data_valid_reg),
        .\sig_dbeat_cntr_reg[1] (sig_last_dbeat_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_2),
        .sig_first_dbeat_reg_3(sig_s_ready_out_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .sig_s2mm_ld_nxt_len_reg(sig_s2mm_ld_nxt_len_reg),
        .sig_s2mm_ld_nxt_len_reg_0(FIFO_Full_reg_0));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(FIFO_Full_reg_0),
        .I1(sig_s2mm_ld_nxt_len_reg),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module nvme_p8c2_axi_cdma_1_0_srl_fifo_rbu_f__parameterized6
   (FIFO_Full_reg_0,
    \INFERRED_GEN.cnt_i_reg[3] ,
    out,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_uncom_wrcnt,
    sig_uncom_wrcnt0,
    rst2cntlr_reset,
    m_axi_aclk,
    Q,
    sig_uncom_wrcnt10_out,
    sig_ok_to_post_wr_addr_reg,
    sig_push_len_fifo,
    sig_s2mm_ld_nxt_len,
    sig_pop_len_fifo,
    DI,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[10] ,
    S,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \sig_uncom_wrcnt_reg[10]_0 ,
    sig_ok_to_post_wr_addr_reg_0,
    sig_ok_to_post_wr_addr_reg_1,
    sig_ok_to_post_wr_addr_i_10);
  output FIFO_Full_reg_0;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]out;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output [10:0]sig_uncom_wrcnt;
  output [10:0]sig_uncom_wrcnt0;
  input rst2cntlr_reset;
  input m_axi_aclk;
  input [10:0]Q;
  input sig_uncom_wrcnt10_out;
  input sig_ok_to_post_wr_addr_reg;
  input sig_push_len_fifo;
  input sig_s2mm_ld_nxt_len;
  input sig_pop_len_fifo;
  input [0:0]DI;
  input [0:0]\sig_uncom_wrcnt_reg[7] ;
  input [0:0]\sig_uncom_wrcnt_reg[10] ;
  input [2:0]S;
  input [0:0]\sig_uncom_wrcnt_reg[7]_0 ;
  input [2:0]\sig_uncom_wrcnt_reg[10]_0 ;
  input [0:0]sig_ok_to_post_wr_addr_reg_0;
  input [1:0]sig_ok_to_post_wr_addr_reg_1;
  input [6:0]sig_ok_to_post_wr_addr_i_10;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [0:0]DI;
  wire FIFO_Full_reg_0;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [10:0]Q;
  wire [2:0]S;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire [0:0]out;
  wire rst2cntlr_reset;
  wire sig_enough_dbeats_rcvd;
  wire [6:0]sig_ok_to_post_wr_addr_i_10;
  wire sig_ok_to_post_wr_addr_reg;
  wire [0:0]sig_ok_to_post_wr_addr_reg_0;
  wire [1:0]sig_ok_to_post_wr_addr_reg_1;
  wire sig_pop_len_fifo;
  wire sig_push_len_fifo;
  wire sig_s2mm_ld_nxt_len;
  wire [10:0]sig_uncom_wrcnt;
  wire [10:0]sig_uncom_wrcnt0;
  wire sig_uncom_wrcnt10_out;
  wire [0:0]\sig_uncom_wrcnt_reg[10] ;
  wire [2:0]\sig_uncom_wrcnt_reg[10]_0 ;
  wire [0:0]\sig_uncom_wrcnt_reg[7] ;
  wire [0:0]\sig_uncom_wrcnt_reg[7]_0 ;

  nvme_p8c2_axi_cdma_1_0_cntr_incr_decr_addn_f__parameterized0_31 CNTR_INCR_DECR_ADDN_F_I
       (.CO(sig_enough_dbeats_rcvd),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_ok_to_post_wr_addr_reg(sig_ok_to_post_wr_addr_reg),
        .sig_pop_len_fifo(sig_pop_len_fifo),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len));
  nvme_p8c2_axi_cdma_1_0_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.CO(sig_enough_dbeats_rcvd),
        .DI(DI),
        .Q(Q),
        .S(S),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_ok_to_post_wr_addr_i_10_0(sig_ok_to_post_wr_addr_i_10),
        .sig_ok_to_post_wr_addr_reg(sig_ok_to_post_wr_addr_reg_0),
        .sig_ok_to_post_wr_addr_reg_0(sig_ok_to_post_wr_addr_reg_1),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .sig_uncom_wrcnt10_out(sig_uncom_wrcnt10_out),
        .\sig_uncom_wrcnt[7]_i_20 ({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .\sig_uncom_wrcnt_reg[10] (\sig_uncom_wrcnt_reg[10] ),
        .\sig_uncom_wrcnt_reg[10]_0 (\sig_uncom_wrcnt_reg[10]_0 ),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[7]_0 ));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(rst2cntlr_reset));
endmodule

module nvme_p8c2_axi_cdma_1_0_sync_fifo_fg
   (full,
    dout,
    data_valid,
    S,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 ,
    \gwdc.wr_data_count_i_reg[10] ,
    p_0_out,
    rst2cntlr_reset,
    m_axi_aclk,
    sig_good_sin_strm_dbeat,
    din,
    rd_en,
    Q,
    sig_ok_to_post_rd_addr_reg,
    sig_tokens_commited,
    sig_token_cntr_reg);
  output full;
  output [257:0]dout;
  output data_valid;
  output [7:0]S;
  output [1:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  output \gwdc.wr_data_count_i_reg[10] ;
  output p_0_out;
  input rst2cntlr_reset;
  input m_axi_aclk;
  input sig_good_sin_strm_dbeat;
  input [288:0]din;
  input rd_en;
  input [29:0]Q;
  input sig_ok_to_post_rd_addr_reg;
  input [0:0]sig_tokens_commited;
  input [2:0]sig_token_cntr_reg;

  wire [29:0]Q;
  wire [7:0]S;
  wire data_valid;
  wire [288:0]din;
  wire [257:0]dout;
  wire full;
  wire [1:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  wire \gwdc.wr_data_count_i_reg[10] ;
  wire m_axi_aclk;
  wire p_0_out;
  wire [29:0]p_1_out;
  wire rd_en;
  wire rst2cntlr_reset;
  wire [288:288]sig_data_fifo_data_out;
  wire [10:0]sig_data_fifo_wr_cnt;
  wire sig_good_sin_strm_dbeat;
  wire sig_ok_to_post_rd_addr_i_3_n_0;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire sig_ok_to_post_rd_addr_reg;
  wire [2:0]sig_token_cntr_reg;
  wire [0:0]sig_tokens_commited;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_15 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_16 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_306 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 
       (.I0(sig_data_fifo_data_out),
        .I1(data_valid),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_end_stbs_match_err2_carry__0_i_2
       (.I0(p_1_out[27]),
        .I1(Q[27]),
        .I2(p_1_out[28]),
        .I3(Q[28]),
        .I4(Q[29]),
        .I5(p_1_out[29]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_end_stbs_match_err2_carry__0_i_3
       (.I0(p_1_out[25]),
        .I1(Q[25]),
        .I2(p_1_out[24]),
        .I3(Q[24]),
        .I4(Q[26]),
        .I5(p_1_out[26]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_end_stbs_match_err2_carry_i_1
       (.I0(p_1_out[22]),
        .I1(Q[22]),
        .I2(p_1_out[21]),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(p_1_out[23]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_end_stbs_match_err2_carry_i_2
       (.I0(p_1_out[18]),
        .I1(Q[18]),
        .I2(p_1_out[19]),
        .I3(Q[19]),
        .I4(Q[20]),
        .I5(p_1_out[20]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_end_stbs_match_err2_carry_i_3
       (.I0(p_1_out[15]),
        .I1(Q[15]),
        .I2(p_1_out[16]),
        .I3(Q[16]),
        .I4(Q[17]),
        .I5(p_1_out[17]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_end_stbs_match_err2_carry_i_4
       (.I0(p_1_out[12]),
        .I1(Q[12]),
        .I2(p_1_out[13]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(p_1_out[14]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_end_stbs_match_err2_carry_i_5
       (.I0(p_1_out[9]),
        .I1(Q[9]),
        .I2(p_1_out[10]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(p_1_out[11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_end_stbs_match_err2_carry_i_6
       (.I0(p_1_out[8]),
        .I1(Q[8]),
        .I2(p_1_out[6]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(p_1_out[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_end_stbs_match_err2_carry_i_7
       (.I0(p_1_out[3]),
        .I1(Q[3]),
        .I2(p_1_out[4]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(p_1_out[5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_end_stbs_match_err2_carry_i_8
       (.I0(p_1_out[2]),
        .I1(Q[2]),
        .I2(p_1_out[0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(p_1_out[1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr_reg),
        .I1(sig_data_fifo_wr_cnt[10]),
        .I2(sig_ok_to_post_rd_addr_i_3_n_0),
        .I3(sig_ok_to_post_rd_addr_i_4_n_0),
        .I4(sig_tokens_commited),
        .O(\gwdc.wr_data_count_i_reg[10] ));
  LUT6 #(
    .INIT(64'h80A0E0F0F8FAFE00)) 
    sig_ok_to_post_rd_addr_i_3
       (.I0(sig_data_fifo_wr_cnt[8]),
        .I1(sig_data_fifo_wr_cnt[7]),
        .I2(sig_data_fifo_wr_cnt[9]),
        .I3(sig_token_cntr_reg[0]),
        .I4(sig_token_cntr_reg[1]),
        .I5(sig_token_cntr_reg[2]),
        .O(sig_ok_to_post_rd_addr_i_3_n_0));
  LUT6 #(
    .INIT(64'h0006090090000090)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(sig_data_fifo_wr_cnt[9]),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_token_cntr_reg[1]),
        .I4(sig_data_fifo_wr_cnt[8]),
        .I5(sig_data_fifo_wr_cnt[7]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "1024" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "289" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "289" *) 
  (* WR_DATA_COUNT_WIDTH = "11" *) 
  (* XPM_MODULE = "TRUE" *) 
  nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_15 ),
        .data_valid(data_valid),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout({sig_data_fifo_data_out,dout[257:256],p_1_out,dout[255:0]}),
        .empty(\xpm_fifo_instance.xpm_fifo_sync_inst_n_306 ),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(rst2cntlr_reset),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_16 ),
        .wr_clk(m_axi_aclk),
        .wr_data_count(sig_data_fifo_wr_cnt),
        .wr_en(sig_good_sin_strm_dbeat),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized0
   (Q,
    \count_value_i_reg[9]_0 ,
    ram_wr_en_pf,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 ,
    wr_clk);
  output [8:0]Q;
  output \count_value_i_reg[9]_0 ;
  input ram_wr_en_pf;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 ;
  input wr_clk;

  wire [8:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_1__1_n_0 ;
  wire \count_value_i[9]_i_1__1_n_0 ;
  wire \count_value_i[9]_i_2__1_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \count_value_i_reg[9]_0 ;
  wire \count_value_i_reg_n_0_[9] ;
  wire [0:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__1 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__1_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__1_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__1_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(\count_value_i_reg_n_0_[9] ),
        .O(\count_value_i[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[9]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[9] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 ),
        .O(\count_value_i_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized1
   (Q,
    S,
    DI,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    rd_en,
    \grdc.rd_data_count_i_reg[7] ,
    \grdc.rd_data_count_i_reg[7]_0 ,
    SR,
    wr_clk);
  output [0:0]Q;
  output [1:0]S;
  output [0:0]DI;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input [1:0]\grdc.rd_data_count_i_reg[7] ;
  input [1:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input [0:0]SR;
  input wr_clk;

  wire [0:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \gen_fwft.count_en ;
  wire [1:0]\grdc.rd_data_count_i_reg[7] ;
  wire [1:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__4 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[0]_0 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[0]_0 [0]),
        .I5(count_value_i),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(count_value_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q),
        .R(SR));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[7]_i_15 
       (.I0(DI),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .I2(Q),
        .I3(\grdc.rd_data_count_i_reg[7]_0 [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[7]_i_16 
       (.I0(count_value_i),
        .I1(\grdc.rd_data_count_i_reg[7] [0]),
        .I2(\grdc.rd_data_count_i_reg[7]_0 [0]),
        .O(S[0]));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(count_value_i),
        .I1(\grdc.rd_data_count_i_reg[7] [0]),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2
   (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ,
    DI,
    Q,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    S,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[9]_0 ,
    leaving_empty0,
    \count_value_i_reg[6]_0 ,
    \count_value_i_reg[6]_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[7]_0 ,
    \count_value_i_reg[9]_1 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    clr_full,
    rst,
    almost_full,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \grdc.rd_data_count_i_reg[7] ,
    \grdc.rd_data_count_i_reg[10] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ;
  output [0:0]DI;
  output [9:0]Q;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output [1:0]S;
  output [0:0]\count_value_i_reg[1]_0 ;
  output [2:0]\count_value_i_reg[9]_0 ;
  output leaving_empty0;
  output [5:0]\count_value_i_reg[6]_0 ;
  output [4:0]\count_value_i_reg[6]_1 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [6:0]\count_value_i_reg[7]_0 ;
  output [1:0]\count_value_i_reg[9]_1 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input clr_full;
  input rst;
  input almost_full;
  input ram_wr_en_pf;
  input [9:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input [0:0]\grdc.rd_data_count_i_reg[7] ;
  input [10:0]\grdc.rd_data_count_i_reg[10] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [8:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ;
  wire [9:0]Q;
  wire [1:0]S;
  wire almost_full;
  wire clr_full;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[10]_i_1__0_n_0 ;
  wire \count_value_i[10]_i_2__0_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__2_n_0 ;
  wire \count_value_i[9]_i_1__2_n_0 ;
  wire \count_value_i[9]_i_2__2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [5:0]\count_value_i_reg[6]_0 ;
  wire [4:0]\count_value_i_reg[6]_1 ;
  wire [6:0]\count_value_i_reg[7]_0 ;
  wire [2:0]\count_value_i_reg[9]_0 ;
  wire [1:0]\count_value_i_reg[9]_1 ;
  wire \count_value_i_reg_n_0_[10] ;
  wire [8:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [9:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ;
  wire going_afull;
  wire going_full1;
  wire [10:0]\grdc.rd_data_count_i_reg[10] ;
  wire [0:0]\grdc.rd_data_count_i_reg[7] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire rst;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__0 
       (.I0(Q[8]),
        .I1(\count_value_i[10]_i_2__0_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(\count_value_i_reg_n_0_[10] ),
        .O(\count_value_i[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[10]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__2 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[10]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[10] ),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[9]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFF00F7000000F0)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I1(going_full1),
        .I2(going_afull),
        .I3(clr_full),
        .I4(rst),
        .I5(almost_full),
        .O(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0 ),
        .I4(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I5(ram_wr_en_pf),
        .O(going_afull));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [3]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [0]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(ram_wr_en_pf),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [3]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h82000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[10] [9]),
        .I2(Q[9]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(leaving_empty0));
  LUT5 #(
    .INIT(32'h82000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [9]),
        .I2(Q[9]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[10] [0]),
        .I2(\grdc.rd_data_count_i_reg[10] [2]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[10] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[10] [6]),
        .I2(\grdc.rd_data_count_i_reg[10] [8]),
        .I3(Q[8]),
        .I4(\grdc.rd_data_count_i_reg[10] [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[10] [3]),
        .I2(\grdc.rd_data_count_i_reg[10] [5]),
        .I3(Q[5]),
        .I4(\grdc.rd_data_count_i_reg[10] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [6]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3 
       (.I0(Q[7]),
        .I1(\grdc.rd_data_count_i_reg[10] [7]),
        .O(\count_value_i_reg[7]_0 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[10] [6]),
        .O(\count_value_i_reg[7]_0 [5]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[10] [5]),
        .O(\count_value_i_reg[7]_0 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[10] [4]),
        .O(\count_value_i_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[10] [3]),
        .O(\count_value_i_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[10] [2]),
        .O(\count_value_i_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[10] [1]),
        .O(\count_value_i_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[9]_i_2 
       (.I0(Q[9]),
        .I1(\grdc.rd_data_count_i_reg[10] [9]),
        .O(\count_value_i_reg[9]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[9]_i_3 
       (.I0(Q[8]),
        .I1(\grdc.rd_data_count_i_reg[10] [8]),
        .O(\count_value_i_reg[9]_1 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_3 
       (.I0(Q[8]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [8]),
        .I2(Q[9]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [9]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_4 
       (.I0(Q[7]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [7]),
        .I2(Q[8]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [8]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [5]),
        .I2(Q[6]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [6]),
        .O(\count_value_i_reg[6]_0 [4]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_11 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [4]),
        .I2(Q[5]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [5]),
        .O(\count_value_i_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_12 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [3]),
        .I2(Q[4]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [4]),
        .O(\count_value_i_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_13 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [2]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [3]),
        .O(\count_value_i_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_14 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [1]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [2]),
        .O(\count_value_i_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'h7510)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8 
       (.I0(Q[0]),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [0]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [6]),
        .I2(Q[7]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [7]),
        .O(\count_value_i_reg[6]_0 [5]));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[10]_i_4 
       (.I0(Q[9]),
        .I1(\grdc.rd_data_count_i_reg[10] [9]),
        .I2(\count_value_i_reg_n_0_[10] ),
        .I3(\grdc.rd_data_count_i_reg[10] [10]),
        .O(\count_value_i_reg[9]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[10]_i_5 
       (.I0(Q[8]),
        .I1(\grdc.rd_data_count_i_reg[10] [8]),
        .I2(Q[9]),
        .I3(\grdc.rd_data_count_i_reg[10] [9]),
        .O(\count_value_i_reg[9]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[10]_i_6 
       (.I0(Q[7]),
        .I1(\grdc.rd_data_count_i_reg[10] [7]),
        .I2(Q[8]),
        .I3(\grdc.rd_data_count_i_reg[10] [8]),
        .O(\count_value_i_reg[9]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_10 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[10] [5]),
        .I2(Q[6]),
        .I3(\grdc.rd_data_count_i_reg[10] [6]),
        .O(\count_value_i_reg[6]_1 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_11 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[10] [4]),
        .I2(Q[5]),
        .I3(\grdc.rd_data_count_i_reg[10] [5]),
        .O(\count_value_i_reg[6]_1 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_12 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[10] [3]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[10] [4]),
        .O(\count_value_i_reg[6]_1 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_13 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[10] [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[10] [3]),
        .O(\count_value_i_reg[6]_1 [0]));
  LUT3 #(
    .INIT(8'hD4)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] ),
        .I2(\grdc.rd_data_count_i_reg[10] [1]),
        .O(\count_value_i_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[10] [6]),
        .I2(Q[7]),
        .I3(\grdc.rd_data_count_i_reg[10] [7]),
        .O(\count_value_i_reg[6]_1 [4]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2_32
   (ram_empty_i0,
    Q,
    D,
    \count_value_i_reg[8]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_pf,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[10]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    DI,
    S,
    \grdc.rd_data_count_i_reg[10] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] ,
    \grdc.rd_data_count_i_reg[7] ,
    \grdc.rd_data_count_i_reg[10]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [10:0]Q;
  output [10:0]D;
  output [9:0]\count_value_i_reg[8]_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_pf;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[10]_0 ;
  input rst_d1;
  input [9:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [1:0]DI;
  input [6:0]S;
  input [2:0]\grdc.rd_data_count_i_reg[10] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  input [7:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] ;
  input [0:0]\grdc.rd_data_count_i_reg[7] ;
  input [7:0]\grdc.rd_data_count_i_reg[10]_0 ;
  input wr_clk;

  wire [10:0]D;
  wire [1:0]DI;
  wire [10:0]Q;
  wire [6:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[10]_i_1_n_0 ;
  wire \count_value_i[10]_i_2_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[10]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [9:0]\count_value_i_reg[8]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [9:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  wire [7:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7 ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_n_7 ;
  wire going_empty1;
  wire [2:0]\grdc.rd_data_count_i_reg[10] ;
  wire [7:0]\grdc.rd_data_count_i_reg[10]_0 ;
  wire [0:0]\grdc.rd_data_count_i_reg[7] ;
  wire \gwdc.wr_data_count_i[10]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[10]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_14_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i_reg[10]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[10]_i_1_n_7 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_4 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_7 ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:1]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1 
       (.I0(Q[8]),
        .I1(\count_value_i[10]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[10]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[10]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[10]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_pf),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT5 #(
    .INIT(32'h82000000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [9]),
        .I2(Q[9]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7 }),
        .DI({Q[7:1],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] }),
        .O(\count_value_i_reg[8]_0 [7:0]),
        .S(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_CO_UNCONNECTED [7:1],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_O_UNCONNECTED [7:2],\count_value_i_reg[8]_0 [9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] }));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[10]_i_2 
       (.I0(Q[8]),
        .I1(\grdc.rd_data_count_i_reg[10]_0 [7]),
        .O(\gwdc.wr_data_count_i[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[10]_i_3 
       (.I0(Q[7]),
        .I1(\grdc.rd_data_count_i_reg[10]_0 [6]),
        .O(\gwdc.wr_data_count_i[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[7]_i_14 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] ),
        .I2(\grdc.rd_data_count_i_reg[10]_0 [0]),
        .I3(\grdc.rd_data_count_i_reg[10]_0 [1]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[10]_0 [5]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[10]_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[10]_0 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[10]_0 [2]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[10]_0 [1]),
        .O(\gwdc.wr_data_count_i[7]_i_6_n_0 ));
  CARRY8 \gwdc.wr_data_count_i_reg[10]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED [7:2],\gwdc.wr_data_count_i_reg[10]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gwdc.wr_data_count_i[10]_i_2_n_0 ,\gwdc.wr_data_count_i[10]_i_3_n_0 }),
        .O({\NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED [7:3],D[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\grdc.rd_data_count_i_reg[10] }));
  CARRY8 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_4 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_7 }),
        .DI({\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 ,\gwdc.wr_data_count_i[7]_i_6_n_0 ,DI,Q[0]}),
        .O(D[7:0]),
        .S({S[6:2],\gwdc.wr_data_count_i[7]_i_14_n_0 ,S[1:0]}));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3
   (Q,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [9:0]Q;
  input \count_value_i_reg[0]_0 ;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [9:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__3_n_0 ;
  wire \count_value_i[7]_i_1__3_n_0 ;
  wire \count_value_i[8]_i_1__3_n_0 ;
  wire \count_value_i[9]_i_1__3_n_0 ;
  wire \count_value_i[9]_i_2__3_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__3 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__3_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__3_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__3 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__3_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__3 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__3_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__3 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__3_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[7]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[8]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[9]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3_33
   (Q,
    D,
    ram_wr_en_pf,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    DI,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ,
    S,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ,
    wr_clk);
  output [9:0]Q;
  output [9:0]D;
  input ram_wr_en_pf;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]DI;
  input [5:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  input [1:0]S;
  input [7:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ;
  input wr_clk;

  wire [9:0]D;
  wire [0:0]DI;
  wire [9:0]Q;
  wire [1:0]S;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[9]_i_1_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0 ;
  wire [7:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_7 ;
  wire [5:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:1]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2 
       (.I0(Q[7]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [7]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF75108AE08AEF751)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15 
       (.I0(Q[0]),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [0]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0 ));
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED [7:1],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED [7:2],D[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7 }),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0 ,DI,1'b0}),
        .O(D[7:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0 }));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "1024" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "295936" *) (* FIFO_WRITE_DEPTH = "1024" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "1019" *) 
(* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "1019" *) 
(* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "11" *) (* RD_LATENCY = "2" *) 
(* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "10" *) (* READ_DATA_WIDTH = "289" *) 
(* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "289" *) 
(* WR_DATA_COUNT_WIDTH = "11" *) (* WR_DC_WIDTH_EXT = "11" *) (* WR_DEPTH_LOG = "10" *) 
(* WR_PNTR_WIDTH = "10" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "9" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module nvme_p8c2_axi_cdma_1_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [288:0]din;
  output full;
  output full_n;
  output prog_full;
  output [10:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [288:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire clr_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [9:0]diff_pntr_pe;
  wire [10:1]diff_pntr_pf_q;
  wire [10:1]diff_pntr_pf_q0;
  wire [288:0]din;
  wire [288:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ;
  wire [10:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire p_1_in__0;
  wire prog_empty;
  wire prog_empty_i1;
  wire prog_full;
  wire prog_full_i216_in;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [9:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_12;
  wire rdp_inst_n_13;
  wire rdp_inst_n_14;
  wire rdp_inst_n_15;
  wire rdp_inst_n_16;
  wire rdp_inst_n_17;
  wire rdp_inst_n_18;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdp_inst_n_24;
  wire rdp_inst_n_25;
  wire rdp_inst_n_26;
  wire rdp_inst_n_27;
  wire rdp_inst_n_28;
  wire rdp_inst_n_29;
  wire rdp_inst_n_30;
  wire rdp_inst_n_31;
  wire rdp_inst_n_32;
  wire rdp_inst_n_33;
  wire rdp_inst_n_34;
  wire rdp_inst_n_35;
  wire rdp_inst_n_36;
  wire rdp_inst_n_37;
  wire rdp_inst_n_38;
  wire rdp_inst_n_39;
  wire rdp_inst_n_40;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rdpp1_inst_n_9;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_3;
  wire rst_d1_inst_n_7;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [10:0]wr_data_count;
  wire wr_en;
  wire [9:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp1_inst_n_8;
  wire wrpp1_inst_n_9;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrpp2_inst_n_4;
  wire wrpp2_inst_n_5;
  wire wrpp2_inst_n_6;
  wire wrpp2_inst_n_7;
  wire wrpp2_inst_n_8;
  wire wrpp2_inst_n_9;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_2;
  wire xpm_fifo_rst_inst_n_5;
  wire xpm_fifo_rst_inst_n_8;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [288:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_2));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_2));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFDDD4000)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(almost_empty),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_2));
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_2));
  nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(count_value_i),
        .S({\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\grdc.rd_data_count_i_reg[7] (rd_pntr_ext[1:0]),
        .\grdc.rd_data_count_i_reg[7]_0 (wr_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_0),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_2));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_31),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_2));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[7]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[8]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[9]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9] ),
        .R(xpm_fifo_rst_inst_n_2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8] ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .O(prog_empty_i1));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_5),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[10]),
        .Q(diff_pntr_pf_q[10]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[8]),
        .Q(diff_pntr_pf_q[8]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[9]),
        .Q(diff_pntr_pf_q[9]),
        .R(xpm_fifo_rst_inst_n_2));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[4]),
        .I1(diff_pntr_pf_q[9]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ),
        .O(prog_full_i216_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(diff_pntr_pf_q[3]),
        .I1(diff_pntr_pf_q[1]),
        .I2(diff_pntr_pf_q[10]),
        .I3(diff_pntr_pf_q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4 
       (.I0(diff_pntr_pf_q[7]),
        .I1(diff_pntr_pf_q[8]),
        .I2(diff_pntr_pf_q[5]),
        .I3(diff_pntr_pf_q[6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_7),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_12),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  (* ADDR_WIDTH_A = "10" *) 
  (* ADDR_WIDTH_B = "10" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "289" *) 
  (* BYTE_WRITE_WIDTH_B = "289" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "288" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "289" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "295936" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "1024" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "289" *) 
  (* P_MIN_WIDTH_DATA_A = "289" *) 
  (* P_MIN_WIDTH_DATA_B = "289" *) 
  (* P_MIN_WIDTH_DATA_ECC = "289" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "289" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "10" *) 
  (* P_WIDTH_ADDR_READ_B = "10" *) 
  (* P_WIDTH_ADDR_WRITE_A = "10" *) 
  (* P_WIDTH_ADDR_WRITE_B = "10" *) 
  (* P_WIDTH_COL_WRITE_A = "289" *) 
  (* P_WIDTH_COL_WRITE_B = "289" *) 
  (* READ_DATA_WIDTH_A = "289" *) 
  (* READ_DATA_WIDTH_B = "289" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "289" *) 
  (* WRITE_DATA_WIDTH_B = "289" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "292" *) 
  (* rstb_loop_iter = "292" *) 
  nvme_p8c2_axi_cdma_1_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [288:0]),
        .doutb(dout),
        .ena(ram_wr_en_pf),
        .enb(rdp_inst_n_12),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_2),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [10]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [9]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_3),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [10]),
        .Q(wr_data_count[10]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(wr_data_count[6]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(wr_data_count[7]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(wr_data_count[8]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [9]),
        .Q(wr_data_count[9]),
        .R(xpm_fifo_rst_inst_n_2));
  nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2 rdp_inst
       (.DI(rdp_inst_n_1),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_12),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg (rdp_inst_n_0),
        .Q(rd_pntr_ext),
        .S({rdp_inst_n_13,rdp_inst_n_14}),
        .almost_full(almost_full),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[1]_0 (rdp_inst_n_15),
        .\count_value_i_reg[6]_0 ({rdp_inst_n_20,rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23,rdp_inst_n_24,rdp_inst_n_25}),
        .\count_value_i_reg[6]_1 ({rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28,rdp_inst_n_29,rdp_inst_n_30}),
        .\count_value_i_reg[7]_0 ({rdp_inst_n_32,rdp_inst_n_33,rdp_inst_n_34,rdp_inst_n_35,rdp_inst_n_36,rdp_inst_n_37,rdp_inst_n_38}),
        .\count_value_i_reg[9]_0 ({rdp_inst_n_16,rdp_inst_n_17,rdp_inst_n_18}),
        .\count_value_i_reg[9]_1 ({rdp_inst_n_39,rdp_inst_n_40}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5,wrpp2_inst_n_6,wrpp2_inst_n_7,wrpp2_inst_n_8}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp2_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_31),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9}),
        .\grdc.rd_data_count_i_reg[10] ({wrp_inst_n_1,wr_pntr_ext}),
        .\grdc.rd_data_count_i_reg[7] (count_value_i),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk));
  nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3 rdpp1_inst
       (.Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9}),
        .\count_value_i_reg[0]_0 (rdp_inst_n_12),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  nvme_p8c2_axi_cdma_1_0_xpm_fifo_reg_bit rst_d1_inst
       (.DI(p_1_in__0),
        .Q(xpm_fifo_rst_inst_n_2),
        .clr_full(clr_full),
        .d_out_reg_0(rst_d1_inst_n_3),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (rdp_inst_n_12),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg (rst_d1_inst_n_7),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .prog_full_i216_in(prog_full_i216_in),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .read_only(read_only),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only(write_only));
  nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized2_32 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({rdp_inst_n_15,\gen_fwft.rdpp1_inst_n_3 }),
        .Q({wrp_inst_n_1,wr_pntr_ext}),
        .S({rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28,rdp_inst_n_29,rdp_inst_n_30,\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .\count_value_i_reg[10]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[8]_0 (diff_pntr_pe),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_12),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] (p_1_in__0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ({rdp_inst_n_32,rdp_inst_n_33,rdp_inst_n_34,rdp_inst_n_35,rdp_inst_n_36,rdp_inst_n_37,rdp_inst_n_38,xpm_fifo_rst_inst_n_8}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] ({rdp_inst_n_39,rdp_inst_n_40}),
        .\grdc.rd_data_count_i_reg[10] ({rdp_inst_n_16,rdp_inst_n_17,rdp_inst_n_18}),
        .\grdc.rd_data_count_i_reg[10]_0 (rd_pntr_ext[8:1]),
        .\grdc.rd_data_count_i_reg[7] (count_value_i),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized3_33 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .DI(rdp_inst_n_1),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9}),
        .S({rdp_inst_n_13,rdp_inst_n_14}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[5]_0 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] (rd_pntr_ext[7:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ({rdp_inst_n_20,rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23,rdp_inst_n_24,rdp_inst_n_25}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 (rdp_inst_n_12),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  nvme_p8c2_axi_cdma_1_0_xpm_counter_updn__parameterized0 wrpp2_inst
       (.Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5,wrpp2_inst_n_6,wrpp2_inst_n_7,wrpp2_inst_n_8}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[9]_0 (wrpp2_inst_n_9),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 (rd_pntr_ext[9]),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  nvme_p8c2_axi_cdma_1_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.Q(curr_fwft_state),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[9] (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_8),
        .\gen_pntr_flags_cc.ram_empty_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] (rdp_inst_n_12),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (xpm_fifo_rst_inst_n_5),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (xpm_fifo_rst_inst_n_2),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 (\gen_fwft.count_rst ),
        .\guf.underflow_i_reg (empty),
        .prog_empty(prog_empty),
        .prog_empty_i1(prog_empty_i1),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only_q(write_only_q));
endmodule

module nvme_p8c2_axi_cdma_1_0_xpm_fifo_reg_bit
   (rst_d1,
    overflow_i0,
    DI,
    d_out_reg_0,
    clr_full,
    write_only,
    read_only,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ,
    Q,
    wr_clk,
    \gof.overflow_i_reg ,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    rst,
    prog_full_i216_in,
    ram_wr_en_pf_q,
    ram_rd_en_pf_q,
    prog_full);
  output rst_d1;
  output overflow_i0;
  output [0:0]DI;
  output d_out_reg_0;
  output clr_full;
  output write_only;
  output read_only;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gof.overflow_i_reg ;
  input wr_en;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input rst;
  input prog_full_i216_in;
  input ram_wr_en_pf_q;
  input ram_rd_en_pf_q;
  input prog_full;

  wire [0:0]DI;
  wire [0:0]Q;
  wire clr_full;
  wire d_out_reg_0;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire prog_full_i216_in;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf_q;
  wire read_only;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2 
       (.I0(rst_d1),
        .I1(Q),
        .I2(wr_en),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h44444044)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .I4(rst_d1),
        .O(read_only));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h04000404)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(\gof.overflow_i_reg ),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .O(write_only));
  LUT5 #(
    .INIT(32'h51550040)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(clr_full),
        .I1(prog_full_i216_in),
        .I2(ram_wr_en_pf_q),
        .I3(ram_rd_en_pf_q),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst_d1),
        .I1(\gof.overflow_i_reg ),
        .I2(wr_en),
        .I3(Q),
        .I4(rst),
        .O(d_out_reg_0));
endmodule

module nvme_p8c2_axi_cdma_1_0_xpm_fifo_rst
   (\gen_pntr_flags_cc.ram_empty_i_reg ,
    ram_wr_en_pf,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    wr_rst_busy,
    SR,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    underflow_i0,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    rst,
    ram_empty_i,
    rd_en,
    Q,
    wr_en,
    \count_value_i_reg[9] ,
    rst_d1,
    write_only_q,
    prog_empty,
    prog_empty_i1,
    read_only_q,
    \guf.underflow_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ,
    wr_clk);
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output ram_wr_en_pf;
  output [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output wr_rst_busy;
  output [0:0]SR;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  output underflow_i0;
  output [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input rst;
  input ram_empty_i;
  input rd_en;
  input [1:0]Q;
  input wr_en;
  input \count_value_i_reg[9] ;
  input rst_d1;
  input write_only_q;
  input prog_empty;
  input prog_empty_i1;
  input read_only_q;
  input \guf.underflow_i_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ;
  input wr_clk;

  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i_reg[9] ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ;
  wire \guf.underflow_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire prog_empty_i1;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only_q;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h00005455)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT5 #(
    .INIT(32'hFF2F00D0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_10 
       (.I0(ram_wr_en_pf),
        .I1(\count_value_i_reg[9] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ),
        .I3(\guf.underflow_i_reg ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT5 #(
    .INIT(32'hFFFFFC4C)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(write_only_q),
        .I1(prog_empty),
        .I2(prog_empty_i1),
        .I3(read_only_q),
        .I4(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[9] ),
        .I2(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I3(rst_d1),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[10]_i_1 
       (.I0(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\guf.underflow_i_reg ),
        .I1(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "1024" *) 
(* FULL_RESET_VALUE = "1" *) (* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) 
(* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) 
(* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "289" *) (* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "289" *) 
(* WR_DATA_COUNT_WIDTH = "11" *) (* XPM_MODULE = "TRUE" *) 
module nvme_p8c2_axi_cdma_1_0_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [288:0]din;
  output full;
  output prog_full;
  output [10:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [288:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [288:0]din;
  wire [288:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [10:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "1024" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "295936" *) 
  (* FIFO_WRITE_DEPTH = "1024" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "1019" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "1019" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "11" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "10" *) 
  (* READ_DATA_WIDTH = "289" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "289" *) 
  (* WR_DATA_COUNT_WIDTH = "11" *) 
  (* WR_DC_WIDTH_EXT = "11" *) 
  (* WR_DEPTH_LOG = "10" *) 
  (* WR_PNTR_WIDTH = "10" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "9" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  nvme_p8c2_axi_cdma_1_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* ADDR_WIDTH_A = "10" *) (* ADDR_WIDTH_B = "10" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "289" *) (* BYTE_WRITE_WIDTH_B = "289" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "295936" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "1024" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "289" *) 
(* P_MIN_WIDTH_DATA_A = "289" *) (* P_MIN_WIDTH_DATA_B = "289" *) (* P_MIN_WIDTH_DATA_ECC = "289" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "289" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "10" *) (* P_WIDTH_ADDR_READ_B = "10" *) 
(* P_WIDTH_ADDR_WRITE_A = "10" *) (* P_WIDTH_ADDR_WRITE_B = "10" *) (* P_WIDTH_COL_WRITE_A = "289" *) 
(* P_WIDTH_COL_WRITE_B = "289" *) (* READ_DATA_WIDTH_A = "289" *) (* READ_DATA_WIDTH_B = "289" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "289" *) 
(* WRITE_DATA_WIDTH_B = "289" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "292" *) (* rstb_loop_iter = "292" *) 
module nvme_p8c2_axi_cdma_1_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [288:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [288:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [288:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [288:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [288:0]dina;
  wire [288:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED ;
  wire [15:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[288] = \<const0> ;
  assign douta[287] = \<const0> ;
  assign douta[286] = \<const0> ;
  assign douta[285] = \<const0> ;
  assign douta[284] = \<const0> ;
  assign douta[283] = \<const0> ;
  assign douta[282] = \<const0> ;
  assign douta[281] = \<const0> ;
  assign douta[280] = \<const0> ;
  assign douta[279] = \<const0> ;
  assign douta[278] = \<const0> ;
  assign douta[277] = \<const0> ;
  assign douta[276] = \<const0> ;
  assign douta[275] = \<const0> ;
  assign douta[274] = \<const0> ;
  assign douta[273] = \<const0> ;
  assign douta[272] = \<const0> ;
  assign douta[271] = \<const0> ;
  assign douta[270] = \<const0> ;
  assign douta[269] = \<const0> ;
  assign douta[268] = \<const0> ;
  assign douta[267] = \<const0> ;
  assign douta[266] = \<const0> ;
  assign douta[265] = \<const0> ;
  assign douta[264] = \<const0> ;
  assign douta[263] = \<const0> ;
  assign douta[262] = \<const0> ;
  assign douta[261] = \<const0> ;
  assign douta[260] = \<const0> ;
  assign douta[259] = \<const0> ;
  assign douta[258] = \<const0> ;
  assign douta[257] = \<const0> ;
  assign douta[256] = \<const0> ;
  assign douta[255] = \<const0> ;
  assign douta[254] = \<const0> ;
  assign douta[253] = \<const0> ;
  assign douta[252] = \<const0> ;
  assign douta[251] = \<const0> ;
  assign douta[250] = \<const0> ;
  assign douta[249] = \<const0> ;
  assign douta[248] = \<const0> ;
  assign douta[247] = \<const0> ;
  assign douta[246] = \<const0> ;
  assign douta[245] = \<const0> ;
  assign douta[244] = \<const0> ;
  assign douta[243] = \<const0> ;
  assign douta[242] = \<const0> ;
  assign douta[241] = \<const0> ;
  assign douta[240] = \<const0> ;
  assign douta[239] = \<const0> ;
  assign douta[238] = \<const0> ;
  assign douta[237] = \<const0> ;
  assign douta[236] = \<const0> ;
  assign douta[235] = \<const0> ;
  assign douta[234] = \<const0> ;
  assign douta[233] = \<const0> ;
  assign douta[232] = \<const0> ;
  assign douta[231] = \<const0> ;
  assign douta[230] = \<const0> ;
  assign douta[229] = \<const0> ;
  assign douta[228] = \<const0> ;
  assign douta[227] = \<const0> ;
  assign douta[226] = \<const0> ;
  assign douta[225] = \<const0> ;
  assign douta[224] = \<const0> ;
  assign douta[223] = \<const0> ;
  assign douta[222] = \<const0> ;
  assign douta[221] = \<const0> ;
  assign douta[220] = \<const0> ;
  assign douta[219] = \<const0> ;
  assign douta[218] = \<const0> ;
  assign douta[217] = \<const0> ;
  assign douta[216] = \<const0> ;
  assign douta[215] = \<const0> ;
  assign douta[214] = \<const0> ;
  assign douta[213] = \<const0> ;
  assign douta[212] = \<const0> ;
  assign douta[211] = \<const0> ;
  assign douta[210] = \<const0> ;
  assign douta[209] = \<const0> ;
  assign douta[208] = \<const0> ;
  assign douta[207] = \<const0> ;
  assign douta[206] = \<const0> ;
  assign douta[205] = \<const0> ;
  assign douta[204] = \<const0> ;
  assign douta[203] = \<const0> ;
  assign douta[202] = \<const0> ;
  assign douta[201] = \<const0> ;
  assign douta[200] = \<const0> ;
  assign douta[199] = \<const0> ;
  assign douta[198] = \<const0> ;
  assign douta[197] = \<const0> ;
  assign douta[196] = \<const0> ;
  assign douta[195] = \<const0> ;
  assign douta[194] = \<const0> ;
  assign douta[193] = \<const0> ;
  assign douta[192] = \<const0> ;
  assign douta[191] = \<const0> ;
  assign douta[190] = \<const0> ;
  assign douta[189] = \<const0> ;
  assign douta[188] = \<const0> ;
  assign douta[187] = \<const0> ;
  assign douta[186] = \<const0> ;
  assign douta[185] = \<const0> ;
  assign douta[184] = \<const0> ;
  assign douta[183] = \<const0> ;
  assign douta[182] = \<const0> ;
  assign douta[181] = \<const0> ;
  assign douta[180] = \<const0> ;
  assign douta[179] = \<const0> ;
  assign douta[178] = \<const0> ;
  assign douta[177] = \<const0> ;
  assign douta[176] = \<const0> ;
  assign douta[175] = \<const0> ;
  assign douta[174] = \<const0> ;
  assign douta[173] = \<const0> ;
  assign douta[172] = \<const0> ;
  assign douta[171] = \<const0> ;
  assign douta[170] = \<const0> ;
  assign douta[169] = \<const0> ;
  assign douta[168] = \<const0> ;
  assign douta[167] = \<const0> ;
  assign douta[166] = \<const0> ;
  assign douta[165] = \<const0> ;
  assign douta[164] = \<const0> ;
  assign douta[163] = \<const0> ;
  assign douta[162] = \<const0> ;
  assign douta[161] = \<const0> ;
  assign douta[160] = \<const0> ;
  assign douta[159] = \<const0> ;
  assign douta[158] = \<const0> ;
  assign douta[157] = \<const0> ;
  assign douta[156] = \<const0> ;
  assign douta[155] = \<const0> ;
  assign douta[154] = \<const0> ;
  assign douta[153] = \<const0> ;
  assign douta[152] = \<const0> ;
  assign douta[151] = \<const0> ;
  assign douta[150] = \<const0> ;
  assign douta[149] = \<const0> ;
  assign douta[148] = \<const0> ;
  assign douta[147] = \<const0> ;
  assign douta[146] = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "295936" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[35:32]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "36" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "36" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "295936" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "36" *) 
  (* bram_slice_end = "71" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN(dina[67:36]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[71:68]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[67:36]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "107" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "107" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "295936" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "72" *) 
  (* bram_slice_end = "107" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "107" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN(dina[103:72]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[107:104]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[103:72]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[107:104]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "108" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "108" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "295936" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "108" *) 
  (* bram_slice_end = "143" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "108" *) 
  (* ram_slice_end = "143" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_3 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED ),
        .DINADIN(dina[139:108]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[143:140]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[139:108]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[143:140]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "144" *) 
  (* \MEM.PORTA.DATA_MSB  = "179" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "144" *) 
  (* \MEM.PORTB.DATA_MSB  = "179" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "295936" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "144" *) 
  (* bram_slice_end = "179" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "144" *) 
  (* ram_slice_end = "179" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_4 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED ),
        .DINADIN(dina[175:144]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[179:176]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[175:144]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[179:176]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "180" *) 
  (* \MEM.PORTA.DATA_MSB  = "215" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "180" *) 
  (* \MEM.PORTB.DATA_MSB  = "215" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "295936" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "180" *) 
  (* bram_slice_end = "215" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "180" *) 
  (* ram_slice_end = "215" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED ),
        .DINADIN(dina[211:180]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[215:212]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[211:180]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[215:212]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "216" *) 
  (* \MEM.PORTA.DATA_MSB  = "251" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "216" *) 
  (* \MEM.PORTB.DATA_MSB  = "251" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "295936" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "216" *) 
  (* bram_slice_end = "251" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "216" *) 
  (* ram_slice_end = "251" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_6 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED ),
        .DINADIN(dina[247:216]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[251:248]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[247:216]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[251:248]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "252" *) 
  (* \MEM.PORTA.DATA_MSB  = "287" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "252" *) 
  (* \MEM.PORTB.DATA_MSB  = "287" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "295936" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "252" *) 
  (* bram_slice_end = "287" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "252" *) 
  (* ram_slice_end = "287" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED ),
        .DINADIN(dina[283:252]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[287:284]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[283:252]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[287:284]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTA.DATA_LSB  = "288" *) 
  (* \MEM.PORTA.DATA_MSB  = "288" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_LSB  = "288" *) 
  (* \MEM.PORTB.DATA_MSB  = "288" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "295936" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "288" *) 
  (* bram_slice_end = "288" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "288" *) 
  (* ram_slice_end = "288" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[288]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED [15:0]),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED [15:1],doutb[288]}),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SLEEP(1'b0),
        .WEA({ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
