
AVR_Drivers.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004cee  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000009a  00800060  00004cee  00004d82  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000012  008000fa  008000fa  00004e1c  2**0
                  ALLOC
  3 .stab         00005604  00000000  00000000  00004e1c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00003242  00000000  00000000  0000a420  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000d662  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000d7a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000d912  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000f55b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00010446  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000111f4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00011354  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  000115e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00011daf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 ab 1b 	jmp	0x3756	; 0x3756 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee ee       	ldi	r30, 0xEE	; 238
      68:	fc e4       	ldi	r31, 0x4C	; 76
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 3f       	cpi	r26, 0xFA	; 250
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	aa ef       	ldi	r26, 0xFA	; 250
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ac 30       	cpi	r26, 0x0C	; 12
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 e0 1b 	call	0x37c0	; 0x37c0 <main>
      8a:	0c 94 75 26 	jmp	0x4cea	; 0x4cea <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 3e 26 	jmp	0x4c7c	; 0x4c7c <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 5a 26 	jmp	0x4cb4	; 0x4cb4 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 4a 26 	jmp	0x4c94	; 0x4c94 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 66 26 	jmp	0x4ccc	; 0x4ccc <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 4a 26 	jmp	0x4c94	; 0x4c94 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 66 26 	jmp	0x4ccc	; 0x4ccc <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 3e 26 	jmp	0x4c7c	; 0x4c7c <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 5a 26 	jmp	0x4cb4	; 0x4cb4 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 4a 26 	jmp	0x4c94	; 0x4c94 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 66 26 	jmp	0x4ccc	; 0x4ccc <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 4a 26 	jmp	0x4c94	; 0x4c94 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 66 26 	jmp	0x4ccc	; 0x4ccc <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 4a 26 	jmp	0x4c94	; 0x4c94 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 66 26 	jmp	0x4ccc	; 0x4ccc <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 4e 26 	jmp	0x4c9c	; 0x4c9c <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 6a 26 	jmp	0x4cd4	; 0x4cd4 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <UART_voidInit>:
#include "../../../INCLUDE/MCAL/UART/UART_priv.h"
#include "../../../SERVICES/bit_utilies.h"
//#include "../../../INCLUDE/MCAL/GIE/GIE.h"
u8 Global_u8UBRRH_Value=0;
u8 Global_u8UCSRC_Value=0;
void UART_voidInit(UART_structCfg*Add_structUARTcfg){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	60 97       	sbiw	r28, 0x10	; 16
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
     b5a:	9a 83       	std	Y+2, r25	; 0x02
     b5c:	89 83       	std	Y+1, r24	; 0x01
	// SET BAUD RATE
	switch(Add_structUARTcfg->UART_u8BaudRate){
     b5e:	e9 81       	ldd	r30, Y+1	; 0x01
     b60:	fa 81       	ldd	r31, Y+2	; 0x02
     b62:	85 81       	ldd	r24, Z+5	; 0x05
     b64:	28 2f       	mov	r18, r24
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	38 8b       	std	Y+16, r19	; 0x10
     b6a:	2f 87       	std	Y+15, r18	; 0x0f
     b6c:	8f 85       	ldd	r24, Y+15	; 0x0f
     b6e:	98 89       	ldd	r25, Y+16	; 0x10
     b70:	8c 30       	cpi	r24, 0x0C	; 12
     b72:	91 05       	cpc	r25, r1
     b74:	09 f4       	brne	.+2      	; 0xb78 <UART_voidInit+0x32>
     b76:	7f c0       	rjmp	.+254    	; 0xc76 <UART_voidInit+0x130>
     b78:	2f 85       	ldd	r18, Y+15	; 0x0f
     b7a:	38 89       	ldd	r19, Y+16	; 0x10
     b7c:	2d 30       	cpi	r18, 0x0D	; 13
     b7e:	31 05       	cpc	r19, r1
     b80:	24 f5       	brge	.+72     	; 0xbca <UART_voidInit+0x84>
     b82:	8f 85       	ldd	r24, Y+15	; 0x0f
     b84:	98 89       	ldd	r25, Y+16	; 0x10
     b86:	83 30       	cpi	r24, 0x03	; 3
     b88:	91 05       	cpc	r25, r1
     b8a:	09 f4       	brne	.+2      	; 0xb8e <UART_voidInit+0x48>
     b8c:	8c c0       	rjmp	.+280    	; 0xca6 <UART_voidInit+0x160>
     b8e:	2f 85       	ldd	r18, Y+15	; 0x0f
     b90:	38 89       	ldd	r19, Y+16	; 0x10
     b92:	24 30       	cpi	r18, 0x04	; 4
     b94:	31 05       	cpc	r19, r1
     b96:	64 f4       	brge	.+24     	; 0xbb0 <UART_voidInit+0x6a>
     b98:	8f 85       	ldd	r24, Y+15	; 0x0f
     b9a:	98 89       	ldd	r25, Y+16	; 0x10
     b9c:	00 97       	sbiw	r24, 0x00	; 0
     b9e:	09 f4       	brne	.+2      	; 0xba2 <UART_voidInit+0x5c>
     ba0:	92 c0       	rjmp	.+292    	; 0xcc6 <UART_voidInit+0x180>
     ba2:	2f 85       	ldd	r18, Y+15	; 0x0f
     ba4:	38 89       	ldd	r19, Y+16	; 0x10
     ba6:	21 30       	cpi	r18, 0x01	; 1
     ba8:	31 05       	cpc	r19, r1
     baa:	09 f4       	brne	.+2      	; 0xbae <UART_voidInit+0x68>
     bac:	84 c0       	rjmp	.+264    	; 0xcb6 <UART_voidInit+0x170>
     bae:	91 c0       	rjmp	.+290    	; 0xcd2 <UART_voidInit+0x18c>
     bb0:	8f 85       	ldd	r24, Y+15	; 0x0f
     bb2:	98 89       	ldd	r25, Y+16	; 0x10
     bb4:	86 30       	cpi	r24, 0x06	; 6
     bb6:	91 05       	cpc	r25, r1
     bb8:	09 f4       	brne	.+2      	; 0xbbc <UART_voidInit+0x76>
     bba:	6d c0       	rjmp	.+218    	; 0xc96 <UART_voidInit+0x150>
     bbc:	2f 85       	ldd	r18, Y+15	; 0x0f
     bbe:	38 89       	ldd	r19, Y+16	; 0x10
     bc0:	28 30       	cpi	r18, 0x08	; 8
     bc2:	31 05       	cpc	r19, r1
     bc4:	09 f4       	brne	.+2      	; 0xbc8 <UART_voidInit+0x82>
     bc6:	5f c0       	rjmp	.+190    	; 0xc86 <UART_voidInit+0x140>
     bc8:	84 c0       	rjmp	.+264    	; 0xcd2 <UART_voidInit+0x18c>
     bca:	8f 85       	ldd	r24, Y+15	; 0x0f
     bcc:	98 89       	ldd	r25, Y+16	; 0x10
     bce:	82 32       	cpi	r24, 0x22	; 34
     bd0:	91 05       	cpc	r25, r1
     bd2:	c9 f1       	breq	.+114    	; 0xc46 <UART_voidInit+0x100>
     bd4:	2f 85       	ldd	r18, Y+15	; 0x0f
     bd6:	38 89       	ldd	r19, Y+16	; 0x10
     bd8:	23 32       	cpi	r18, 0x23	; 35
     bda:	31 05       	cpc	r19, r1
     bdc:	64 f4       	brge	.+24     	; 0xbf6 <UART_voidInit+0xb0>
     bde:	8f 85       	ldd	r24, Y+15	; 0x0f
     be0:	98 89       	ldd	r25, Y+16	; 0x10
     be2:	80 31       	cpi	r24, 0x10	; 16
     be4:	91 05       	cpc	r25, r1
     be6:	09 f4       	brne	.+2      	; 0xbea <UART_voidInit+0xa4>
     be8:	3e c0       	rjmp	.+124    	; 0xc66 <UART_voidInit+0x120>
     bea:	2f 85       	ldd	r18, Y+15	; 0x0f
     bec:	38 89       	ldd	r19, Y+16	; 0x10
     bee:	29 31       	cpi	r18, 0x19	; 25
     bf0:	31 05       	cpc	r19, r1
     bf2:	89 f1       	breq	.+98     	; 0xc56 <UART_voidInit+0x110>
     bf4:	6e c0       	rjmp	.+220    	; 0xcd2 <UART_voidInit+0x18c>
     bf6:	8f 85       	ldd	r24, Y+15	; 0x0f
     bf8:	98 89       	ldd	r25, Y+16	; 0x10
     bfa:	87 36       	cpi	r24, 0x67	; 103
     bfc:	91 05       	cpc	r25, r1
     bfe:	99 f0       	breq	.+38     	; 0xc26 <UART_voidInit+0xe0>
     c00:	2f 85       	ldd	r18, Y+15	; 0x0f
     c02:	38 89       	ldd	r19, Y+16	; 0x10
     c04:	2f 3c       	cpi	r18, 0xCF	; 207
     c06:	31 05       	cpc	r19, r1
     c08:	31 f0       	breq	.+12     	; 0xc16 <UART_voidInit+0xd0>
     c0a:	8f 85       	ldd	r24, Y+15	; 0x0f
     c0c:	98 89       	ldd	r25, Y+16	; 0x10
     c0e:	83 33       	cpi	r24, 0x33	; 51
     c10:	91 05       	cpc	r25, r1
     c12:	89 f0       	breq	.+34     	; 0xc36 <UART_voidInit+0xf0>
     c14:	5e c0       	rjmp	.+188    	; 0xcd2 <UART_voidInit+0x18c>
	case UART_BAUD_RATE_2400     :UBRRL|=UART_BAUD_RATE_2400     ;break;
     c16:	a9 e2       	ldi	r26, 0x29	; 41
     c18:	b0 e0       	ldi	r27, 0x00	; 0
     c1a:	e9 e2       	ldi	r30, 0x29	; 41
     c1c:	f0 e0       	ldi	r31, 0x00	; 0
     c1e:	80 81       	ld	r24, Z
     c20:	8f 6c       	ori	r24, 0xCF	; 207
     c22:	8c 93       	st	X, r24
     c24:	56 c0       	rjmp	.+172    	; 0xcd2 <UART_voidInit+0x18c>
	case UART_BAUD_RATE_4800     :UBRRL|=UART_BAUD_RATE_4800     ;break;
     c26:	a9 e2       	ldi	r26, 0x29	; 41
     c28:	b0 e0       	ldi	r27, 0x00	; 0
     c2a:	e9 e2       	ldi	r30, 0x29	; 41
     c2c:	f0 e0       	ldi	r31, 0x00	; 0
     c2e:	80 81       	ld	r24, Z
     c30:	87 66       	ori	r24, 0x67	; 103
     c32:	8c 93       	st	X, r24
     c34:	4e c0       	rjmp	.+156    	; 0xcd2 <UART_voidInit+0x18c>
	case UART_BAUD_RATE_9600     :UBRRL|=UART_BAUD_RATE_9600     ;break;
     c36:	a9 e2       	ldi	r26, 0x29	; 41
     c38:	b0 e0       	ldi	r27, 0x00	; 0
     c3a:	e9 e2       	ldi	r30, 0x29	; 41
     c3c:	f0 e0       	ldi	r31, 0x00	; 0
     c3e:	80 81       	ld	r24, Z
     c40:	83 63       	ori	r24, 0x33	; 51
     c42:	8c 93       	st	X, r24
     c44:	46 c0       	rjmp	.+140    	; 0xcd2 <UART_voidInit+0x18c>
	case UART_BAUD_RATE_14K      :UBRRL|=UART_BAUD_RATE_14K      ;break;
     c46:	a9 e2       	ldi	r26, 0x29	; 41
     c48:	b0 e0       	ldi	r27, 0x00	; 0
     c4a:	e9 e2       	ldi	r30, 0x29	; 41
     c4c:	f0 e0       	ldi	r31, 0x00	; 0
     c4e:	80 81       	ld	r24, Z
     c50:	82 62       	ori	r24, 0x22	; 34
     c52:	8c 93       	st	X, r24
     c54:	3e c0       	rjmp	.+124    	; 0xcd2 <UART_voidInit+0x18c>
	case UART_BAUD_RATE_19K      :UBRRL|=UART_BAUD_RATE_19K      ;break;
     c56:	a9 e2       	ldi	r26, 0x29	; 41
     c58:	b0 e0       	ldi	r27, 0x00	; 0
     c5a:	e9 e2       	ldi	r30, 0x29	; 41
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	80 81       	ld	r24, Z
     c60:	89 61       	ori	r24, 0x19	; 25
     c62:	8c 93       	st	X, r24
     c64:	36 c0       	rjmp	.+108    	; 0xcd2 <UART_voidInit+0x18c>
	case UART_BAUD_RATE_28K      :UBRRL|=UART_BAUD_RATE_28K      ;break;
     c66:	a9 e2       	ldi	r26, 0x29	; 41
     c68:	b0 e0       	ldi	r27, 0x00	; 0
     c6a:	e9 e2       	ldi	r30, 0x29	; 41
     c6c:	f0 e0       	ldi	r31, 0x00	; 0
     c6e:	80 81       	ld	r24, Z
     c70:	80 61       	ori	r24, 0x10	; 16
     c72:	8c 93       	st	X, r24
     c74:	2e c0       	rjmp	.+92     	; 0xcd2 <UART_voidInit+0x18c>
	case UART_BAUD_RATE_38K      :UBRRL|=UART_BAUD_RATE_38K      ;break;
     c76:	a9 e2       	ldi	r26, 0x29	; 41
     c78:	b0 e0       	ldi	r27, 0x00	; 0
     c7a:	e9 e2       	ldi	r30, 0x29	; 41
     c7c:	f0 e0       	ldi	r31, 0x00	; 0
     c7e:	80 81       	ld	r24, Z
     c80:	8c 60       	ori	r24, 0x0C	; 12
     c82:	8c 93       	st	X, r24
     c84:	26 c0       	rjmp	.+76     	; 0xcd2 <UART_voidInit+0x18c>
	case UART_BAUD_RATE_57K      :UBRRL|=UART_BAUD_RATE_57K      ;break;
     c86:	a9 e2       	ldi	r26, 0x29	; 41
     c88:	b0 e0       	ldi	r27, 0x00	; 0
     c8a:	e9 e2       	ldi	r30, 0x29	; 41
     c8c:	f0 e0       	ldi	r31, 0x00	; 0
     c8e:	80 81       	ld	r24, Z
     c90:	88 60       	ori	r24, 0x08	; 8
     c92:	8c 93       	st	X, r24
     c94:	1e c0       	rjmp	.+60     	; 0xcd2 <UART_voidInit+0x18c>
	case UART_BAUD_RATE_76K      :UBRRL|=UART_BAUD_RATE_76K      ;break;
     c96:	a9 e2       	ldi	r26, 0x29	; 41
     c98:	b0 e0       	ldi	r27, 0x00	; 0
     c9a:	e9 e2       	ldi	r30, 0x29	; 41
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	80 81       	ld	r24, Z
     ca0:	86 60       	ori	r24, 0x06	; 6
     ca2:	8c 93       	st	X, r24
     ca4:	16 c0       	rjmp	.+44     	; 0xcd2 <UART_voidInit+0x18c>
	case UART_BAUD_RATE_115K     :UBRRL|=UART_BAUD_RATE_115K     ;break;
     ca6:	a9 e2       	ldi	r26, 0x29	; 41
     ca8:	b0 e0       	ldi	r27, 0x00	; 0
     caa:	e9 e2       	ldi	r30, 0x29	; 41
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	80 81       	ld	r24, Z
     cb0:	83 60       	ori	r24, 0x03	; 3
     cb2:	8c 93       	st	X, r24
     cb4:	0e c0       	rjmp	.+28     	; 0xcd2 <UART_voidInit+0x18c>
	case UART_BAUD_RATE_230K     :UBRRL|=UART_BAUD_RATE_230K     ;break;
     cb6:	a9 e2       	ldi	r26, 0x29	; 41
     cb8:	b0 e0       	ldi	r27, 0x00	; 0
     cba:	e9 e2       	ldi	r30, 0x29	; 41
     cbc:	f0 e0       	ldi	r31, 0x00	; 0
     cbe:	80 81       	ld	r24, Z
     cc0:	81 60       	ori	r24, 0x01	; 1
     cc2:	8c 93       	st	X, r24
     cc4:	06 c0       	rjmp	.+12     	; 0xcd2 <UART_voidInit+0x18c>
	//case UART_BAUD_RATE_250K     :UBRRL|=UART_BAUD_RATE_250K     ;break;
	case UART_BAUD_RATE_HALF_MEGA:UBRRL|=UART_BAUD_RATE_HALF_MEGA;break;
     cc6:	e9 e2       	ldi	r30, 0x29	; 41
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	a9 e2       	ldi	r26, 0x29	; 41
     ccc:	b0 e0       	ldi	r27, 0x00	; 0
     cce:	8c 91       	ld	r24, X
     cd0:	80 83       	st	Z, r24
	}
	// SET FRAME FORMAT
	// 1- SYNC OR ASYNC
	switch(Add_structUARTcfg->UART_u8Mode){
     cd2:	e9 81       	ldd	r30, Y+1	; 0x01
     cd4:	fa 81       	ldd	r31, Y+2	; 0x02
     cd6:	80 81       	ld	r24, Z
     cd8:	28 2f       	mov	r18, r24
     cda:	30 e0       	ldi	r19, 0x00	; 0
     cdc:	3e 87       	std	Y+14, r19	; 0x0e
     cde:	2d 87       	std	Y+13, r18	; 0x0d
     ce0:	8d 85       	ldd	r24, Y+13	; 0x0d
     ce2:	9e 85       	ldd	r25, Y+14	; 0x0e
     ce4:	80 38       	cpi	r24, 0x80	; 128
     ce6:	91 05       	cpc	r25, r1
     ce8:	41 f1       	breq	.+80     	; 0xd3a <UART_voidInit+0x1f4>
     cea:	2d 85       	ldd	r18, Y+13	; 0x0d
     cec:	3e 85       	ldd	r19, Y+14	; 0x0e
     cee:	20 3c       	cpi	r18, 0xC0	; 192
     cf0:	31 05       	cpc	r19, r1
     cf2:	41 f5       	brne	.+80     	; 0xd44 <UART_voidInit+0x1fe>
	case UART_MODE_SYNCHRONOUS:
		Global_u8UCSRC_Value|=UART_MODE_SYNCHRONOUS;
     cf4:	80 91 fb 00 	lds	r24, 0x00FB
     cf8:	80 6c       	ori	r24, 0xC0	; 192
     cfa:	80 93 fb 00 	sts	0x00FB, r24
		// SET WHEN ACTION HAPPENS
		switch(Add_structUARTcfg->UART_u8ClockPolarity){
     cfe:	e9 81       	ldd	r30, Y+1	; 0x01
     d00:	fa 81       	ldd	r31, Y+2	; 0x02
     d02:	84 81       	ldd	r24, Z+4	; 0x04
     d04:	28 2f       	mov	r18, r24
     d06:	30 e0       	ldi	r19, 0x00	; 0
     d08:	3c 87       	std	Y+12, r19	; 0x0c
     d0a:	2b 87       	std	Y+11, r18	; 0x0b
     d0c:	8b 85       	ldd	r24, Y+11	; 0x0b
     d0e:	9c 85       	ldd	r25, Y+12	; 0x0c
     d10:	80 38       	cpi	r24, 0x80	; 128
     d12:	91 05       	cpc	r25, r1
     d14:	31 f0       	breq	.+12     	; 0xd22 <UART_voidInit+0x1dc>
     d16:	2b 85       	ldd	r18, Y+11	; 0x0b
     d18:	3c 85       	ldd	r19, Y+12	; 0x0c
     d1a:	21 38       	cpi	r18, 0x81	; 129
     d1c:	31 05       	cpc	r19, r1
     d1e:	39 f0       	breq	.+14     	; 0xd2e <UART_voidInit+0x1e8>
     d20:	11 c0       	rjmp	.+34     	; 0xd44 <UART_voidInit+0x1fe>
		case UART_CLOCK_POLARITY_TX_RISING_RX_FALLING: Global_u8UCSRC_Value|=UART_CLOCK_POLARITY_TX_RISING_RX_FALLING;break;
     d22:	80 91 fb 00 	lds	r24, 0x00FB
     d26:	80 68       	ori	r24, 0x80	; 128
     d28:	80 93 fb 00 	sts	0x00FB, r24
     d2c:	0b c0       	rjmp	.+22     	; 0xd44 <UART_voidInit+0x1fe>
		case UART_CLOCK_POLARITY_TX_FALLING_RX_RISING: Global_u8UCSRC_Value|=UART_CLOCK_POLARITY_TX_FALLING_RX_RISING;break;
     d2e:	80 91 fb 00 	lds	r24, 0x00FB
     d32:	81 68       	ori	r24, 0x81	; 129
     d34:	80 93 fb 00 	sts	0x00FB, r24
     d38:	05 c0       	rjmp	.+10     	; 0xd44 <UART_voidInit+0x1fe>
		}
	break;
	case UART_MODE_ASYNCHRONOUS: Global_u8UCSRC_Value|=UART_MODE_ASYNCHRONOUS;break;
     d3a:	80 91 fb 00 	lds	r24, 0x00FB
     d3e:	80 68       	ori	r24, 0x80	; 128
     d40:	80 93 fb 00 	sts	0x00FB, r24
	}

	// 2- PARITY
	switch(Add_structUARTcfg->UART_u8Parity){
     d44:	e9 81       	ldd	r30, Y+1	; 0x01
     d46:	fa 81       	ldd	r31, Y+2	; 0x02
     d48:	81 81       	ldd	r24, Z+1	; 0x01
     d4a:	28 2f       	mov	r18, r24
     d4c:	30 e0       	ldi	r19, 0x00	; 0
     d4e:	3a 87       	std	Y+10, r19	; 0x0a
     d50:	29 87       	std	Y+9, r18	; 0x09
     d52:	89 85       	ldd	r24, Y+9	; 0x09
     d54:	9a 85       	ldd	r25, Y+10	; 0x0a
     d56:	80 3a       	cpi	r24, 0xA0	; 160
     d58:	91 05       	cpc	r25, r1
     d5a:	81 f0       	breq	.+32     	; 0xd7c <UART_voidInit+0x236>
     d5c:	29 85       	ldd	r18, Y+9	; 0x09
     d5e:	3a 85       	ldd	r19, Y+10	; 0x0a
     d60:	20 3b       	cpi	r18, 0xB0	; 176
     d62:	31 05       	cpc	r19, r1
     d64:	89 f0       	breq	.+34     	; 0xd88 <UART_voidInit+0x242>
     d66:	89 85       	ldd	r24, Y+9	; 0x09
     d68:	9a 85       	ldd	r25, Y+10	; 0x0a
     d6a:	80 38       	cpi	r24, 0x80	; 128
     d6c:	91 05       	cpc	r25, r1
     d6e:	89 f4       	brne	.+34     	; 0xd92 <UART_voidInit+0x24c>
	case UART_PARITY_DISABLED: Global_u8UCSRC_Value|=UART_PARITY_DISABLED;break;
     d70:	80 91 fb 00 	lds	r24, 0x00FB
     d74:	80 68       	ori	r24, 0x80	; 128
     d76:	80 93 fb 00 	sts	0x00FB, r24
     d7a:	0b c0       	rjmp	.+22     	; 0xd92 <UART_voidInit+0x24c>
	case UART_PARITY_EVEN: Global_u8UCSRC_Value|=UART_PARITY_EVEN;break;
     d7c:	80 91 fb 00 	lds	r24, 0x00FB
     d80:	80 6a       	ori	r24, 0xA0	; 160
     d82:	80 93 fb 00 	sts	0x00FB, r24
     d86:	05 c0       	rjmp	.+10     	; 0xd92 <UART_voidInit+0x24c>
	case UART_PARITY_ODD: Global_u8UCSRC_Value|=UART_PARITY_ODD;break;
     d88:	80 91 fb 00 	lds	r24, 0x00FB
     d8c:	80 6b       	ori	r24, 0xB0	; 176
     d8e:	80 93 fb 00 	sts	0x00FB, r24
	}

	// 3- CHARACTER SIZE
	switch(Add_structUARTcfg->UART_u8CharSize){
     d92:	e9 81       	ldd	r30, Y+1	; 0x01
     d94:	fa 81       	ldd	r31, Y+2	; 0x02
     d96:	83 81       	ldd	r24, Z+3	; 0x03
     d98:	28 2f       	mov	r18, r24
     d9a:	30 e0       	ldi	r19, 0x00	; 0
     d9c:	38 87       	std	Y+8, r19	; 0x08
     d9e:	2f 83       	std	Y+7, r18	; 0x07
     da0:	8f 81       	ldd	r24, Y+7	; 0x07
     da2:	98 85       	ldd	r25, Y+8	; 0x08
     da4:	82 38       	cpi	r24, 0x82	; 130
     da6:	91 05       	cpc	r25, r1
     da8:	e1 f0       	breq	.+56     	; 0xde2 <UART_voidInit+0x29c>
     daa:	2f 81       	ldd	r18, Y+7	; 0x07
     dac:	38 85       	ldd	r19, Y+8	; 0x08
     dae:	23 38       	cpi	r18, 0x83	; 131
     db0:	31 05       	cpc	r19, r1
     db2:	34 f4       	brge	.+12     	; 0xdc0 <UART_voidInit+0x27a>
     db4:	8f 81       	ldd	r24, Y+7	; 0x07
     db6:	98 85       	ldd	r25, Y+8	; 0x08
     db8:	80 38       	cpi	r24, 0x80	; 128
     dba:	91 05       	cpc	r25, r1
     dbc:	61 f0       	breq	.+24     	; 0xdd6 <UART_voidInit+0x290>
     dbe:	22 c0       	rjmp	.+68     	; 0xe04 <UART_voidInit+0x2be>
     dc0:	2f 81       	ldd	r18, Y+7	; 0x07
     dc2:	38 85       	ldd	r19, Y+8	; 0x08
     dc4:	24 38       	cpi	r18, 0x84	; 132
     dc6:	31 05       	cpc	r19, r1
     dc8:	91 f0       	breq	.+36     	; 0xdee <UART_voidInit+0x2a8>
     dca:	8f 81       	ldd	r24, Y+7	; 0x07
     dcc:	98 85       	ldd	r25, Y+8	; 0x08
     dce:	86 38       	cpi	r24, 0x86	; 134
     dd0:	91 05       	cpc	r25, r1
     dd2:	99 f0       	breq	.+38     	; 0xdfa <UART_voidInit+0x2b4>
     dd4:	17 c0       	rjmp	.+46     	; 0xe04 <UART_voidInit+0x2be>
	case UART_CHARACTER_SIZE_5_BIT: Global_u8UCSRC_Value|=UART_CHARACTER_SIZE_5_BIT;break;
     dd6:	80 91 fb 00 	lds	r24, 0x00FB
     dda:	80 68       	ori	r24, 0x80	; 128
     ddc:	80 93 fb 00 	sts	0x00FB, r24
     de0:	11 c0       	rjmp	.+34     	; 0xe04 <UART_voidInit+0x2be>
	case UART_CHARACTER_SIZE_6_BIT: Global_u8UCSRC_Value|=UART_CHARACTER_SIZE_6_BIT;break;
     de2:	80 91 fb 00 	lds	r24, 0x00FB
     de6:	82 68       	ori	r24, 0x82	; 130
     de8:	80 93 fb 00 	sts	0x00FB, r24
     dec:	0b c0       	rjmp	.+22     	; 0xe04 <UART_voidInit+0x2be>
	case UART_CHARACTER_SIZE_7_BIT: Global_u8UCSRC_Value|=UART_CHARACTER_SIZE_7_BIT;break;
     dee:	80 91 fb 00 	lds	r24, 0x00FB
     df2:	84 68       	ori	r24, 0x84	; 132
     df4:	80 93 fb 00 	sts	0x00FB, r24
     df8:	05 c0       	rjmp	.+10     	; 0xe04 <UART_voidInit+0x2be>
	case UART_CHARACTER_SIZE_8_BIT: Global_u8UCSRC_Value|=UART_CHARACTER_SIZE_8_BIT;break;
     dfa:	80 91 fb 00 	lds	r24, 0x00FB
     dfe:	86 68       	ori	r24, 0x86	; 134
     e00:	80 93 fb 00 	sts	0x00FB, r24
//		UCSRB|=UART_CHARACTER_SIZE_9_BIT_UCSRB_REG;
//	break;
	}

	// STOP BIT
	switch(Add_structUARTcfg->UART_u8StopBit){
     e04:	e9 81       	ldd	r30, Y+1	; 0x01
     e06:	fa 81       	ldd	r31, Y+2	; 0x02
     e08:	82 81       	ldd	r24, Z+2	; 0x02
     e0a:	28 2f       	mov	r18, r24
     e0c:	30 e0       	ldi	r19, 0x00	; 0
     e0e:	3e 83       	std	Y+6, r19	; 0x06
     e10:	2d 83       	std	Y+5, r18	; 0x05
     e12:	8d 81       	ldd	r24, Y+5	; 0x05
     e14:	9e 81       	ldd	r25, Y+6	; 0x06
     e16:	80 38       	cpi	r24, 0x80	; 128
     e18:	91 05       	cpc	r25, r1
     e1a:	31 f0       	breq	.+12     	; 0xe28 <UART_voidInit+0x2e2>
     e1c:	2d 81       	ldd	r18, Y+5	; 0x05
     e1e:	3e 81       	ldd	r19, Y+6	; 0x06
     e20:	28 38       	cpi	r18, 0x88	; 136
     e22:	31 05       	cpc	r19, r1
     e24:	39 f0       	breq	.+14     	; 0xe34 <UART_voidInit+0x2ee>
     e26:	0b c0       	rjmp	.+22     	; 0xe3e <UART_voidInit+0x2f8>
	case UART_STOP_BIT_SELECT_1_BIT: Global_u8UCSRC_Value |= UART_STOP_BIT_SELECT_1_BIT;break;
     e28:	80 91 fb 00 	lds	r24, 0x00FB
     e2c:	80 68       	ori	r24, 0x80	; 128
     e2e:	80 93 fb 00 	sts	0x00FB, r24
     e32:	05 c0       	rjmp	.+10     	; 0xe3e <UART_voidInit+0x2f8>
	case UART_STOP_BIT_SELECT_2_BIT: Global_u8UCSRC_Value |= UART_STOP_BIT_SELECT_2_BIT;break;
     e34:	80 91 fb 00 	lds	r24, 0x00FB
     e38:	88 68       	ori	r24, 0x88	; 136
     e3a:	80 93 fb 00 	sts	0x00FB, r24
	}
	UCSRC=Global_u8UCSRC_Value;
     e3e:	e0 e4       	ldi	r30, 0x40	; 64
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 91 fb 00 	lds	r24, 0x00FB
     e46:	80 83       	st	Z, r24
	//////////////////////////////////////////////////////////////////////////////////////////
	/***************************** ENABLE RX OR TX ******************************************/
	switch(Add_structUARTcfg->UART_u8EnableTXorRX){
     e48:	e9 81       	ldd	r30, Y+1	; 0x01
     e4a:	fa 81       	ldd	r31, Y+2	; 0x02
     e4c:	86 81       	ldd	r24, Z+6	; 0x06
     e4e:	28 2f       	mov	r18, r24
     e50:	30 e0       	ldi	r19, 0x00	; 0
     e52:	3c 83       	std	Y+4, r19	; 0x04
     e54:	2b 83       	std	Y+3, r18	; 0x03
     e56:	8b 81       	ldd	r24, Y+3	; 0x03
     e58:	9c 81       	ldd	r25, Y+4	; 0x04
     e5a:	80 31       	cpi	r24, 0x10	; 16
     e5c:	91 05       	cpc	r25, r1
     e5e:	91 f0       	breq	.+36     	; 0xe84 <UART_voidInit+0x33e>
     e60:	2b 81       	ldd	r18, Y+3	; 0x03
     e62:	3c 81       	ldd	r19, Y+4	; 0x04
     e64:	28 31       	cpi	r18, 0x18	; 24
     e66:	31 05       	cpc	r19, r1
     e68:	a9 f0       	breq	.+42     	; 0xe94 <UART_voidInit+0x34e>
     e6a:	8b 81       	ldd	r24, Y+3	; 0x03
     e6c:	9c 81       	ldd	r25, Y+4	; 0x04
     e6e:	88 30       	cpi	r24, 0x08	; 8
     e70:	91 05       	cpc	r25, r1
     e72:	b9 f4       	brne	.+46     	; 0xea2 <UART_voidInit+0x35c>
	case UART_ENABLE_TX:UCSRB|=UART_ENABLE_TX;break;
     e74:	aa e2       	ldi	r26, 0x2A	; 42
     e76:	b0 e0       	ldi	r27, 0x00	; 0
     e78:	ea e2       	ldi	r30, 0x2A	; 42
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	88 60       	ori	r24, 0x08	; 8
     e80:	8c 93       	st	X, r24
     e82:	0f c0       	rjmp	.+30     	; 0xea2 <UART_voidInit+0x35c>
	case UART_ENABLE_RX:UCSRB|=UART_ENABLE_RX;break;
     e84:	aa e2       	ldi	r26, 0x2A	; 42
     e86:	b0 e0       	ldi	r27, 0x00	; 0
     e88:	ea e2       	ldi	r30, 0x2A	; 42
     e8a:	f0 e0       	ldi	r31, 0x00	; 0
     e8c:	80 81       	ld	r24, Z
     e8e:	80 61       	ori	r24, 0x10	; 16
     e90:	8c 93       	st	X, r24
     e92:	07 c0       	rjmp	.+14     	; 0xea2 <UART_voidInit+0x35c>
	case UART_ENABLE_TX_RX:UCSRB|=UART_ENABLE_TX_RX;break;
     e94:	aa e2       	ldi	r26, 0x2A	; 42
     e96:	b0 e0       	ldi	r27, 0x00	; 0
     e98:	ea e2       	ldi	r30, 0x2A	; 42
     e9a:	f0 e0       	ldi	r31, 0x00	; 0
     e9c:	80 81       	ld	r24, Z
     e9e:	88 61       	ori	r24, 0x18	; 24
     ea0:	8c 93       	st	X, r24
//	UBRRH = 0;
//	// SET FRAME FORMAT --> 8 DATA , 1 STOP , NO PARITY
//	UCSRC = 0x86;
//	// ENABLE RX AND TX
//	UCSRB = 0x18;
}
     ea2:	60 96       	adiw	r28, 0x10	; 16
     ea4:	0f b6       	in	r0, 0x3f	; 63
     ea6:	f8 94       	cli
     ea8:	de bf       	out	0x3e, r29	; 62
     eaa:	0f be       	out	0x3f, r0	; 63
     eac:	cd bf       	out	0x3d, r28	; 61
     eae:	cf 91       	pop	r28
     eb0:	df 91       	pop	r29
     eb2:	08 95       	ret

00000eb4 <UART_voidSendChar>:

void UART_voidSendChar(u8 Copy_u8Data){
     eb4:	df 93       	push	r29
     eb6:	cf 93       	push	r28
     eb8:	00 d0       	rcall	.+0      	; 0xeba <UART_voidSendChar+0x6>
     eba:	cd b7       	in	r28, 0x3d	; 61
     ebc:	de b7       	in	r29, 0x3e	; 62
     ebe:	8a 83       	std	Y+2, r24	; 0x02
	u8 Loc_u8UARTtimeOut=200;
     ec0:	88 ec       	ldi	r24, 0xC8	; 200
     ec2:	89 83       	std	Y+1, r24	; 0x01
     ec4:	0f c0       	rjmp	.+30     	; 0xee4 <UART_voidSendChar+0x30>
	while(Loc_u8UARTtimeOut>0){
	if(GET_BIT(UCSRA,UART_DATA_REGISTER_EMPTY)==1)
     ec6:	eb e2       	ldi	r30, 0x2B	; 43
     ec8:	f0 e0       	ldi	r31, 0x00	; 0
     eca:	80 81       	ld	r24, Z
     ecc:	82 95       	swap	r24
     ece:	86 95       	lsr	r24
     ed0:	87 70       	andi	r24, 0x07	; 7
     ed2:	88 2f       	mov	r24, r24
     ed4:	90 e0       	ldi	r25, 0x00	; 0
     ed6:	81 70       	andi	r24, 0x01	; 1
     ed8:	90 70       	andi	r25, 0x00	; 0
     eda:	88 23       	and	r24, r24
     edc:	31 f4       	brne	.+12     	; 0xeea <UART_voidSendChar+0x36>
		break;
	else
		#warning TimeOut DATA REGISTER NOT EMPTY
	Loc_u8UARTtimeOut--;
     ede:	89 81       	ldd	r24, Y+1	; 0x01
     ee0:	81 50       	subi	r24, 0x01	; 1
     ee2:	89 83       	std	Y+1, r24	; 0x01
//	UCSRB = 0x18;
}

void UART_voidSendChar(u8 Copy_u8Data){
	u8 Loc_u8UARTtimeOut=200;
	while(Loc_u8UARTtimeOut>0){
     ee4:	89 81       	ldd	r24, Y+1	; 0x01
     ee6:	88 23       	and	r24, r24
     ee8:	71 f7       	brne	.-36     	; 0xec6 <UART_voidSendChar+0x12>
		break;
	else
		#warning TimeOut DATA REGISTER NOT EMPTY
	Loc_u8UARTtimeOut--;
	}
	UDR_T=Copy_u8Data;
     eea:	ec e2       	ldi	r30, 0x2C	; 44
     eec:	f0 e0       	ldi	r31, 0x00	; 0
     eee:	8a 81       	ldd	r24, Y+2	; 0x02
     ef0:	80 83       	st	Z, r24
}
     ef2:	0f 90       	pop	r0
     ef4:	0f 90       	pop	r0
     ef6:	cf 91       	pop	r28
     ef8:	df 91       	pop	r29
     efa:	08 95       	ret

00000efc <UART_u8GetChar>:

u8 UART_u8GetChar(void){
     efc:	df 93       	push	r29
     efe:	cf 93       	push	r28
     f00:	00 d0       	rcall	.+0      	; 0xf02 <UART_u8GetChar+0x6>
     f02:	cd b7       	in	r28, 0x3d	; 61
     f04:	de b7       	in	r29, 0x3e	; 62
	u8 Loc_u8Res;
	u8 Loc_u8UARTtimeOut=200;
     f06:	88 ec       	ldi	r24, 0xC8	; 200
     f08:	89 83       	std	Y+1, r24	; 0x01
     f0a:	0b c0       	rjmp	.+22     	; 0xf22 <UART_u8GetChar+0x26>
	while(Loc_u8UARTtimeOut>0){
		if(GET_BIT(UCSRA,UART_RECIEVE_COMPLETE)==1)
     f0c:	eb e2       	ldi	r30, 0x2B	; 43
     f0e:	f0 e0       	ldi	r31, 0x00	; 0
     f10:	80 81       	ld	r24, Z
     f12:	88 1f       	adc	r24, r24
     f14:	88 27       	eor	r24, r24
     f16:	88 1f       	adc	r24, r24
     f18:	81 30       	cpi	r24, 0x01	; 1
     f1a:	31 f0       	breq	.+12     	; 0xf28 <UART_u8GetChar+0x2c>
			break;
		else
			#warning TimeOut RECIEVE NOT COMPLETED
		Loc_u8UARTtimeOut--;
     f1c:	89 81       	ldd	r24, Y+1	; 0x01
     f1e:	81 50       	subi	r24, 0x01	; 1
     f20:	89 83       	std	Y+1, r24	; 0x01
}

u8 UART_u8GetChar(void){
	u8 Loc_u8Res;
	u8 Loc_u8UARTtimeOut=200;
	while(Loc_u8UARTtimeOut>0){
     f22:	89 81       	ldd	r24, Y+1	; 0x01
     f24:	88 23       	and	r24, r24
     f26:	91 f7       	brne	.-28     	; 0xf0c <UART_u8GetChar+0x10>
			break;
		else
			#warning TimeOut RECIEVE NOT COMPLETED
		Loc_u8UARTtimeOut--;
	}
	Loc_u8Res = UDR_R;
     f28:	ec e2       	ldi	r30, 0x2C	; 44
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	80 81       	ld	r24, Z
     f2e:	8a 83       	std	Y+2, r24	; 0x02
	return Loc_u8Res;
     f30:	8a 81       	ldd	r24, Y+2	; 0x02
}
     f32:	0f 90       	pop	r0
     f34:	0f 90       	pop	r0
     f36:	cf 91       	pop	r28
     f38:	df 91       	pop	r29
     f3a:	08 95       	ret

00000f3c <TIMER_voidTimerInit>:
volatile f32 Global_u8TickTimeValue=0;
volatile f32 Global_u16PeriodicTimeValue=0;
volatile u16 Global_u8WaveFormGenerationMode;
volatile u8 Loc_u8BigDelayValueCounterMaxValue;

void TIMER_voidTimerInit(Timer_structTimerCfg*Add_structTimerCfg){
     f3c:	df 93       	push	r29
     f3e:	cf 93       	push	r28
     f40:	cd b7       	in	r28, 0x3d	; 61
     f42:	de b7       	in	r29, 0x3e	; 62
     f44:	a6 97       	sbiw	r28, 0x26	; 38
     f46:	0f b6       	in	r0, 0x3f	; 63
     f48:	f8 94       	cli
     f4a:	de bf       	out	0x3e, r29	; 62
     f4c:	0f be       	out	0x3f, r0	; 63
     f4e:	cd bf       	out	0x3d, r28	; 61
     f50:	9a 83       	std	Y+2, r25	; 0x02
     f52:	89 83       	std	Y+1, r24	; 0x01
	switch(Add_structTimerCfg->Timer_u8TimerNo){
     f54:	e9 81       	ldd	r30, Y+1	; 0x01
     f56:	fa 81       	ldd	r31, Y+2	; 0x02
     f58:	80 81       	ld	r24, Z
     f5a:	83 70       	andi	r24, 0x03	; 3
     f5c:	28 2f       	mov	r18, r24
     f5e:	30 e0       	ldi	r19, 0x00	; 0
     f60:	3e a3       	std	Y+38, r19	; 0x26
     f62:	2d a3       	std	Y+37, r18	; 0x25
     f64:	8d a1       	ldd	r24, Y+37	; 0x25
     f66:	9e a1       	ldd	r25, Y+38	; 0x26
     f68:	81 30       	cpi	r24, 0x01	; 1
     f6a:	91 05       	cpc	r25, r1
     f6c:	09 f4       	brne	.+2      	; 0xf70 <TIMER_voidTimerInit+0x34>
     f6e:	32 c1       	rjmp	.+612    	; 0x11d4 <TIMER_voidTimerInit+0x298>
     f70:	2d a1       	ldd	r18, Y+37	; 0x25
     f72:	3e a1       	ldd	r19, Y+38	; 0x26
     f74:	22 30       	cpi	r18, 0x02	; 2
     f76:	31 05       	cpc	r19, r1
     f78:	09 f4       	brne	.+2      	; 0xf7c <TIMER_voidTimerInit+0x40>
     f7a:	c8 c3       	rjmp	.+1936   	; 0x170c <TIMER_voidTimerInit+0x7d0>
     f7c:	8d a1       	ldd	r24, Y+37	; 0x25
     f7e:	9e a1       	ldd	r25, Y+38	; 0x26
     f80:	00 97       	sbiw	r24, 0x00	; 0
     f82:	09 f0       	breq	.+2      	; 0xf86 <TIMER_voidTimerInit+0x4a>
     f84:	f7 c4       	rjmp	.+2542   	; 0x1974 <TIMER_voidTimerInit+0xa38>
	case TIMER_NO_TIMER0:

		switch(Add_structTimerCfg->Timer_u8TimerForceOutputCompare){
     f86:	e9 81       	ldd	r30, Y+1	; 0x01
     f88:	fa 81       	ldd	r31, Y+2	; 0x02
     f8a:	21 81       	ldd	r18, Z+1	; 0x01
     f8c:	32 81       	ldd	r19, Z+2	; 0x02
     f8e:	3c a3       	std	Y+36, r19	; 0x24
     f90:	2b a3       	std	Y+35, r18	; 0x23
     f92:	8b a1       	ldd	r24, Y+35	; 0x23
     f94:	9c a1       	ldd	r25, Y+36	; 0x24
     f96:	00 97       	sbiw	r24, 0x00	; 0
     f98:	69 f0       	breq	.+26     	; 0xfb4 <TIMER_voidTimerInit+0x78>
     f9a:	2b a1       	ldd	r18, Y+35	; 0x23
     f9c:	3c a1       	ldd	r19, Y+36	; 0x24
     f9e:	20 38       	cpi	r18, 0x80	; 128
     fa0:	31 05       	cpc	r19, r1
     fa2:	71 f4       	brne	.+28     	; 0xfc0 <TIMER_voidTimerInit+0x84>
		case TIMER0_FOC_ON:TCCR0|=TIMER0_FOC_ON;break;
     fa4:	a3 e5       	ldi	r26, 0x53	; 83
     fa6:	b0 e0       	ldi	r27, 0x00	; 0
     fa8:	e3 e5       	ldi	r30, 0x53	; 83
     faa:	f0 e0       	ldi	r31, 0x00	; 0
     fac:	80 81       	ld	r24, Z
     fae:	80 68       	ori	r24, 0x80	; 128
     fb0:	8c 93       	st	X, r24
     fb2:	06 c0       	rjmp	.+12     	; 0xfc0 <TIMER_voidTimerInit+0x84>
		case TIMER0_FOC_OFF:TCCR0|=TIMER0_FOC_OFF;break;
     fb4:	e3 e5       	ldi	r30, 0x53	; 83
     fb6:	f0 e0       	ldi	r31, 0x00	; 0
     fb8:	a3 e5       	ldi	r26, 0x53	; 83
     fba:	b0 e0       	ldi	r27, 0x00	; 0
     fbc:	8c 91       	ld	r24, X
     fbe:	80 83       	st	Z, r24
		}

		switch(Add_structTimerCfg->Timer_u8WaveFormGenerationMode){
     fc0:	e9 81       	ldd	r30, Y+1	; 0x01
     fc2:	fa 81       	ldd	r31, Y+2	; 0x02
     fc4:	83 81       	ldd	r24, Z+3	; 0x03
     fc6:	94 81       	ldd	r25, Z+4	; 0x04
     fc8:	9a a3       	std	Y+34, r25	; 0x22
     fca:	89 a3       	std	Y+33, r24	; 0x21
     fcc:	29 a1       	ldd	r18, Y+33	; 0x21
     fce:	3a a1       	ldd	r19, Y+34	; 0x22
     fd0:	28 34       	cpi	r18, 0x48	; 72
     fd2:	31 05       	cpc	r19, r1
     fd4:	a9 f1       	breq	.+106    	; 0x1040 <TIMER_voidTimerInit+0x104>
     fd6:	89 a1       	ldd	r24, Y+33	; 0x21
     fd8:	9a a1       	ldd	r25, Y+34	; 0x22
     fda:	89 34       	cpi	r24, 0x49	; 73
     fdc:	91 05       	cpc	r25, r1
     fde:	08 f0       	brcs	.+2      	; 0xfe2 <TIMER_voidTimerInit+0xa6>
     fe0:	4a c0       	rjmp	.+148    	; 0x1076 <TIMER_voidTimerInit+0x13a>
     fe2:	29 a1       	ldd	r18, Y+33	; 0x21
     fe4:	3a a1       	ldd	r19, Y+34	; 0x22
     fe6:	20 34       	cpi	r18, 0x40	; 64
     fe8:	31 05       	cpc	r19, r1
     fea:	e1 f0       	breq	.+56     	; 0x1024 <TIMER_voidTimerInit+0xe8>
     fec:	89 a1       	ldd	r24, Y+33	; 0x21
     fee:	9a a1       	ldd	r25, Y+34	; 0x22
     ff0:	81 34       	cpi	r24, 0x41	; 65
     ff2:	91 05       	cpc	r25, r1
     ff4:	08 f0       	brcs	.+2      	; 0xff8 <TIMER_voidTimerInit+0xbc>
     ff6:	3f c0       	rjmp	.+126    	; 0x1076 <TIMER_voidTimerInit+0x13a>
     ff8:	29 a1       	ldd	r18, Y+33	; 0x21
     ffa:	3a a1       	ldd	r19, Y+34	; 0x22
     ffc:	21 15       	cp	r18, r1
     ffe:	31 05       	cpc	r19, r1
    1000:	31 f0       	breq	.+12     	; 0x100e <TIMER_voidTimerInit+0xd2>
    1002:	89 a1       	ldd	r24, Y+33	; 0x21
    1004:	9a a1       	ldd	r25, Y+34	; 0x22
    1006:	88 30       	cpi	r24, 0x08	; 8
    1008:	91 05       	cpc	r25, r1
    100a:	41 f1       	breq	.+80     	; 0x105c <TIMER_voidTimerInit+0x120>
    100c:	34 c0       	rjmp	.+104    	; 0x1076 <TIMER_voidTimerInit+0x13a>
		case TIMER0_MODE_NORMAL:			TCCR0|=TIMER0_MODE_NORMAL;Global_u8WaveFormGenerationMode=TIMER0_MODE_NORMAL;break;
    100e:	e3 e5       	ldi	r30, 0x53	; 83
    1010:	f0 e0       	ldi	r31, 0x00	; 0
    1012:	a3 e5       	ldi	r26, 0x53	; 83
    1014:	b0 e0       	ldi	r27, 0x00	; 0
    1016:	8c 91       	ld	r24, X
    1018:	80 83       	st	Z, r24
    101a:	10 92 0a 01 	sts	0x010A, r1
    101e:	10 92 09 01 	sts	0x0109, r1
    1022:	29 c0       	rjmp	.+82     	; 0x1076 <TIMER_voidTimerInit+0x13a>
		case TIMER0_MODE_CTC:				TCCR0|=TIMER0_MODE_CTC;Global_u8WaveFormGenerationMode=TIMER0_MODE_CTC;break;
    1024:	a3 e5       	ldi	r26, 0x53	; 83
    1026:	b0 e0       	ldi	r27, 0x00	; 0
    1028:	e3 e5       	ldi	r30, 0x53	; 83
    102a:	f0 e0       	ldi	r31, 0x00	; 0
    102c:	80 81       	ld	r24, Z
    102e:	80 64       	ori	r24, 0x40	; 64
    1030:	8c 93       	st	X, r24
    1032:	80 e4       	ldi	r24, 0x40	; 64
    1034:	90 e0       	ldi	r25, 0x00	; 0
    1036:	90 93 0a 01 	sts	0x010A, r25
    103a:	80 93 09 01 	sts	0x0109, r24
    103e:	1b c0       	rjmp	.+54     	; 0x1076 <TIMER_voidTimerInit+0x13a>
		case TIMER0_MODE_PWM_FAST:			TCCR0|=TIMER0_MODE_PWM_FAST;Global_u8WaveFormGenerationMode=TIMER0_MODE_PWM_FAST;break;
    1040:	a3 e5       	ldi	r26, 0x53	; 83
    1042:	b0 e0       	ldi	r27, 0x00	; 0
    1044:	e3 e5       	ldi	r30, 0x53	; 83
    1046:	f0 e0       	ldi	r31, 0x00	; 0
    1048:	80 81       	ld	r24, Z
    104a:	88 64       	ori	r24, 0x48	; 72
    104c:	8c 93       	st	X, r24
    104e:	88 e4       	ldi	r24, 0x48	; 72
    1050:	90 e0       	ldi	r25, 0x00	; 0
    1052:	90 93 0a 01 	sts	0x010A, r25
    1056:	80 93 09 01 	sts	0x0109, r24
    105a:	0d c0       	rjmp	.+26     	; 0x1076 <TIMER_voidTimerInit+0x13a>
		case TIMER0_MODE_PWM_PHASE_CORRECT: TCCR0|=TIMER0_MODE_PWM_PHASE_CORRECT;Global_u8WaveFormGenerationMode=TIMER0_MODE_PWM_PHASE_CORRECT;break;
    105c:	a3 e5       	ldi	r26, 0x53	; 83
    105e:	b0 e0       	ldi	r27, 0x00	; 0
    1060:	e3 e5       	ldi	r30, 0x53	; 83
    1062:	f0 e0       	ldi	r31, 0x00	; 0
    1064:	80 81       	ld	r24, Z
    1066:	88 60       	ori	r24, 0x08	; 8
    1068:	8c 93       	st	X, r24
    106a:	88 e0       	ldi	r24, 0x08	; 8
    106c:	90 e0       	ldi	r25, 0x00	; 0
    106e:	90 93 0a 01 	sts	0x010A, r25
    1072:	80 93 09 01 	sts	0x0109, r24
		}

		switch(Add_structTimerCfg->Timer_u8OcBehaviour){
    1076:	e9 81       	ldd	r30, Y+1	; 0x01
    1078:	fa 81       	ldd	r31, Y+2	; 0x02
    107a:	27 81       	ldd	r18, Z+7	; 0x07
    107c:	30 85       	ldd	r19, Z+8	; 0x08
    107e:	38 a3       	std	Y+32, r19	; 0x20
    1080:	2f 8f       	std	Y+31, r18	; 0x1f
    1082:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1084:	98 a1       	ldd	r25, Y+32	; 0x20
    1086:	80 31       	cpi	r24, 0x10	; 16
    1088:	91 05       	cpc	r25, r1
    108a:	e1 f0       	breq	.+56     	; 0x10c4 <TIMER_voidTimerInit+0x188>
    108c:	2f 8d       	ldd	r18, Y+31	; 0x1f
    108e:	38 a1       	ldd	r19, Y+32	; 0x20
    1090:	21 31       	cpi	r18, 0x11	; 17
    1092:	31 05       	cpc	r19, r1
    1094:	28 f4       	brcc	.+10     	; 0x10a0 <TIMER_voidTimerInit+0x164>
    1096:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1098:	98 a1       	ldd	r25, Y+32	; 0x20
    109a:	00 97       	sbiw	r24, 0x00	; 0
    109c:	61 f0       	breq	.+24     	; 0x10b6 <TIMER_voidTimerInit+0x17a>
    109e:	29 c0       	rjmp	.+82     	; 0x10f2 <TIMER_voidTimerInit+0x1b6>
    10a0:	2f 8d       	ldd	r18, Y+31	; 0x1f
    10a2:	38 a1       	ldd	r19, Y+32	; 0x20
    10a4:	20 32       	cpi	r18, 0x20	; 32
    10a6:	31 05       	cpc	r19, r1
    10a8:	a9 f0       	breq	.+42     	; 0x10d4 <TIMER_voidTimerInit+0x198>
    10aa:	8f 8d       	ldd	r24, Y+31	; 0x1f
    10ac:	98 a1       	ldd	r25, Y+32	; 0x20
    10ae:	80 33       	cpi	r24, 0x30	; 48
    10b0:	91 05       	cpc	r25, r1
    10b2:	c1 f0       	breq	.+48     	; 0x10e4 <TIMER_voidTimerInit+0x1a8>
    10b4:	1e c0       	rjmp	.+60     	; 0x10f2 <TIMER_voidTimerInit+0x1b6>
		case TIMER0_OC0_NO_PWM_NORMAL_OPERATION:TCCR0|=TIMER0_OC0_NO_PWM_NORMAL_OPERATION;break;
    10b6:	e3 e5       	ldi	r30, 0x53	; 83
    10b8:	f0 e0       	ldi	r31, 0x00	; 0
    10ba:	a3 e5       	ldi	r26, 0x53	; 83
    10bc:	b0 e0       	ldi	r27, 0x00	; 0
    10be:	8c 91       	ld	r24, X
    10c0:	80 83       	st	Z, r24
    10c2:	17 c0       	rjmp	.+46     	; 0x10f2 <TIMER_voidTimerInit+0x1b6>
		case TIMER0_OC0_NO_PWM_TOGGLE_OPERATION:TCCR0|=TIMER0_OC0_NO_PWM_TOGGLE_OPERATION;break;
    10c4:	a3 e5       	ldi	r26, 0x53	; 83
    10c6:	b0 e0       	ldi	r27, 0x00	; 0
    10c8:	e3 e5       	ldi	r30, 0x53	; 83
    10ca:	f0 e0       	ldi	r31, 0x00	; 0
    10cc:	80 81       	ld	r24, Z
    10ce:	80 61       	ori	r24, 0x10	; 16
    10d0:	8c 93       	st	X, r24
    10d2:	0f c0       	rjmp	.+30     	; 0x10f2 <TIMER_voidTimerInit+0x1b6>
		case TIMER0_OC0_NO_PWM_CLEAR_OPERATION: TCCR0|=TIMER0_OC0_NO_PWM_CLEAR_OPERATION;break;
    10d4:	a3 e5       	ldi	r26, 0x53	; 83
    10d6:	b0 e0       	ldi	r27, 0x00	; 0
    10d8:	e3 e5       	ldi	r30, 0x53	; 83
    10da:	f0 e0       	ldi	r31, 0x00	; 0
    10dc:	80 81       	ld	r24, Z
    10de:	80 62       	ori	r24, 0x20	; 32
    10e0:	8c 93       	st	X, r24
    10e2:	07 c0       	rjmp	.+14     	; 0x10f2 <TIMER_voidTimerInit+0x1b6>
		case TIMER0_OC0_NO_PWM_SET_OPERATION:   TCCR0|=TIMER0_OC0_NO_PWM_SET_OPERATION;break;
    10e4:	a3 e5       	ldi	r26, 0x53	; 83
    10e6:	b0 e0       	ldi	r27, 0x00	; 0
    10e8:	e3 e5       	ldi	r30, 0x53	; 83
    10ea:	f0 e0       	ldi	r31, 0x00	; 0
    10ec:	80 81       	ld	r24, Z
    10ee:	80 63       	ori	r24, 0x30	; 48
    10f0:	8c 93       	st	X, r24
		}


		switch(Add_structTimerCfg->Timer_u8ClockSelect){
    10f2:	e9 81       	ldd	r30, Y+1	; 0x01
    10f4:	fa 81       	ldd	r31, Y+2	; 0x02
    10f6:	25 81       	ldd	r18, Z+5	; 0x05
    10f8:	36 81       	ldd	r19, Z+6	; 0x06
    10fa:	3e 8f       	std	Y+30, r19	; 0x1e
    10fc:	2d 8f       	std	Y+29, r18	; 0x1d
    10fe:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1100:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1102:	82 30       	cpi	r24, 0x02	; 2
    1104:	91 05       	cpc	r25, r1
    1106:	71 f1       	breq	.+92     	; 0x1164 <TIMER_voidTimerInit+0x228>
    1108:	2d 8d       	ldd	r18, Y+29	; 0x1d
    110a:	3e 8d       	ldd	r19, Y+30	; 0x1e
    110c:	23 30       	cpi	r18, 0x03	; 3
    110e:	31 05       	cpc	r19, r1
    1110:	50 f4       	brcc	.+20     	; 0x1126 <TIMER_voidTimerInit+0x1ea>
    1112:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1114:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1116:	00 97       	sbiw	r24, 0x00	; 0
    1118:	b1 f0       	breq	.+44     	; 0x1146 <TIMER_voidTimerInit+0x20a>
    111a:	2d 8d       	ldd	r18, Y+29	; 0x1d
    111c:	3e 8d       	ldd	r19, Y+30	; 0x1e
    111e:	21 30       	cpi	r18, 0x01	; 1
    1120:	31 05       	cpc	r19, r1
    1122:	c1 f0       	breq	.+48     	; 0x1154 <TIMER_voidTimerInit+0x218>
    1124:	27 c4       	rjmp	.+2126   	; 0x1974 <TIMER_voidTimerInit+0xa38>
    1126:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1128:	9e 8d       	ldd	r25, Y+30	; 0x1e
    112a:	84 30       	cpi	r24, 0x04	; 4
    112c:	91 05       	cpc	r25, r1
    112e:	b1 f1       	breq	.+108    	; 0x119c <TIMER_voidTimerInit+0x260>
    1130:	2d 8d       	ldd	r18, Y+29	; 0x1d
    1132:	3e 8d       	ldd	r19, Y+30	; 0x1e
    1134:	24 30       	cpi	r18, 0x04	; 4
    1136:	31 05       	cpc	r19, r1
    1138:	18 f1       	brcs	.+70     	; 0x1180 <TIMER_voidTimerInit+0x244>
    113a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    113c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    113e:	85 30       	cpi	r24, 0x05	; 5
    1140:	91 05       	cpc	r25, r1
    1142:	d1 f1       	breq	.+116    	; 0x11b8 <TIMER_voidTimerInit+0x27c>
    1144:	17 c4       	rjmp	.+2094   	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER0_CLOCK_NO_CLOCK_SOURCE : TCCR0|=TIMER0_CLOCK_NO_CLOCK_SOURCE ; break;
    1146:	e3 e5       	ldi	r30, 0x53	; 83
    1148:	f0 e0       	ldi	r31, 0x00	; 0
    114a:	a3 e5       	ldi	r26, 0x53	; 83
    114c:	b0 e0       	ldi	r27, 0x00	; 0
    114e:	8c 91       	ld	r24, X
    1150:	80 83       	st	Z, r24
    1152:	10 c4       	rjmp	.+2080   	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER0_CLOCK_NO_PRESCALLING  : TCCR0|=TIMER0_CLOCK_NO_PRESCALLING  ; break;
    1154:	a3 e5       	ldi	r26, 0x53	; 83
    1156:	b0 e0       	ldi	r27, 0x00	; 0
    1158:	e3 e5       	ldi	r30, 0x53	; 83
    115a:	f0 e0       	ldi	r31, 0x00	; 0
    115c:	80 81       	ld	r24, Z
    115e:	81 60       	ori	r24, 0x01	; 1
    1160:	8c 93       	st	X, r24
    1162:	08 c4       	rjmp	.+2064   	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER0_CLOCK_PRESCALLING_8   : TCCR0|=TIMER0_CLOCK_PRESCALLING_8;Global_u16TimerClockPrescalerValue=8; break;
    1164:	a3 e5       	ldi	r26, 0x53	; 83
    1166:	b0 e0       	ldi	r27, 0x00	; 0
    1168:	e3 e5       	ldi	r30, 0x53	; 83
    116a:	f0 e0       	ldi	r31, 0x00	; 0
    116c:	80 81       	ld	r24, Z
    116e:	82 60       	ori	r24, 0x02	; 2
    1170:	8c 93       	st	X, r24
    1172:	88 e0       	ldi	r24, 0x08	; 8
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	90 93 fd 00 	sts	0x00FD, r25
    117a:	80 93 fc 00 	sts	0x00FC, r24
    117e:	fa c3       	rjmp	.+2036   	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER0_CLOCK_PRESCALLING_64  : TCCR0|=TIMER0_CLOCK_PRESCALLING_64;Global_u16TimerClockPrescalerValue=64; break;
    1180:	a3 e5       	ldi	r26, 0x53	; 83
    1182:	b0 e0       	ldi	r27, 0x00	; 0
    1184:	e3 e5       	ldi	r30, 0x53	; 83
    1186:	f0 e0       	ldi	r31, 0x00	; 0
    1188:	80 81       	ld	r24, Z
    118a:	83 60       	ori	r24, 0x03	; 3
    118c:	8c 93       	st	X, r24
    118e:	80 e4       	ldi	r24, 0x40	; 64
    1190:	90 e0       	ldi	r25, 0x00	; 0
    1192:	90 93 fd 00 	sts	0x00FD, r25
    1196:	80 93 fc 00 	sts	0x00FC, r24
    119a:	ec c3       	rjmp	.+2008   	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER0_CLOCK_PRESCALLING_256 : TCCR0|=TIMER0_CLOCK_PRESCALLING_256;Global_u16TimerClockPrescalerValue=128;break;
    119c:	a3 e5       	ldi	r26, 0x53	; 83
    119e:	b0 e0       	ldi	r27, 0x00	; 0
    11a0:	e3 e5       	ldi	r30, 0x53	; 83
    11a2:	f0 e0       	ldi	r31, 0x00	; 0
    11a4:	80 81       	ld	r24, Z
    11a6:	84 60       	ori	r24, 0x04	; 4
    11a8:	8c 93       	st	X, r24
    11aa:	80 e8       	ldi	r24, 0x80	; 128
    11ac:	90 e0       	ldi	r25, 0x00	; 0
    11ae:	90 93 fd 00 	sts	0x00FD, r25
    11b2:	80 93 fc 00 	sts	0x00FC, r24
    11b6:	de c3       	rjmp	.+1980   	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER0_CLOCK_PRESCALLING_1024: TCCR0|=TIMER0_CLOCK_PRESCALLING_1024;Global_u16TimerClockPrescalerValue=1024;break;
    11b8:	a3 e5       	ldi	r26, 0x53	; 83
    11ba:	b0 e0       	ldi	r27, 0x00	; 0
    11bc:	e3 e5       	ldi	r30, 0x53	; 83
    11be:	f0 e0       	ldi	r31, 0x00	; 0
    11c0:	80 81       	ld	r24, Z
    11c2:	85 60       	ori	r24, 0x05	; 5
    11c4:	8c 93       	st	X, r24
    11c6:	80 e0       	ldi	r24, 0x00	; 0
    11c8:	94 e0       	ldi	r25, 0x04	; 4
    11ca:	90 93 fd 00 	sts	0x00FD, r25
    11ce:	80 93 fc 00 	sts	0x00FC, r24
    11d2:	d0 c3       	rjmp	.+1952   	; 0x1974 <TIMER_voidTimerInit+0xa38>
		}
	break;
	case TIMER_NO_TIMER1:

		switch(Add_structTimerCfg->Timer_u8TimerForceOutputCompare){
    11d4:	e9 81       	ldd	r30, Y+1	; 0x01
    11d6:	fa 81       	ldd	r31, Y+2	; 0x02
    11d8:	21 81       	ldd	r18, Z+1	; 0x01
    11da:	32 81       	ldd	r19, Z+2	; 0x02
    11dc:	3c 8f       	std	Y+28, r19	; 0x1c
    11de:	2b 8f       	std	Y+27, r18	; 0x1b
    11e0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    11e2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    11e4:	00 97       	sbiw	r24, 0x00	; 0
    11e6:	69 f1       	breq	.+90     	; 0x1242 <TIMER_voidTimerInit+0x306>
    11e8:	2b 8d       	ldd	r18, Y+27	; 0x1b
    11ea:	3c 8d       	ldd	r19, Y+28	; 0x1c
    11ec:	21 30       	cpi	r18, 0x01	; 1
    11ee:	31 05       	cpc	r19, r1
    11f0:	09 f0       	breq	.+2      	; 0x11f4 <TIMER_voidTimerInit+0x2b8>
    11f2:	4a c0       	rjmp	.+148    	; 0x1288 <TIMER_voidTimerInit+0x34c>
		case TIMER1_FOC_ON:
			switch(Add_structTimerCfg->Timer1_u8Channel){
    11f4:	e9 81       	ldd	r30, Y+1	; 0x01
    11f6:	fa 81       	ldd	r31, Y+2	; 0x02
    11f8:	81 85       	ldd	r24, Z+9	; 0x09
    11fa:	92 85       	ldd	r25, Z+10	; 0x0a
    11fc:	9a 8f       	std	Y+26, r25	; 0x1a
    11fe:	89 8f       	std	Y+25, r24	; 0x19
    1200:	29 8d       	ldd	r18, Y+25	; 0x19
    1202:	3a 8d       	ldd	r19, Y+26	; 0x1a
    1204:	21 15       	cp	r18, r1
    1206:	31 05       	cpc	r19, r1
    1208:	31 f0       	breq	.+12     	; 0x1216 <TIMER_voidTimerInit+0x2da>
    120a:	89 8d       	ldd	r24, Y+25	; 0x19
    120c:	9a 8d       	ldd	r25, Y+26	; 0x1a
    120e:	81 30       	cpi	r24, 0x01	; 1
    1210:	91 05       	cpc	r25, r1
    1212:	61 f0       	breq	.+24     	; 0x122c <TIMER_voidTimerInit+0x2f0>
    1214:	39 c0       	rjmp	.+114    	; 0x1288 <TIMER_voidTimerInit+0x34c>
				case TIMER1_CHANNEL_A: TCCR1|=TIMER1_FOC_CHANNEL_A_ON;break;
    1216:	ae e4       	ldi	r26, 0x4E	; 78
    1218:	b0 e0       	ldi	r27, 0x00	; 0
    121a:	ee e4       	ldi	r30, 0x4E	; 78
    121c:	f0 e0       	ldi	r31, 0x00	; 0
    121e:	80 81       	ld	r24, Z
    1220:	91 81       	ldd	r25, Z+1	; 0x01
    1222:	94 60       	ori	r25, 0x04	; 4
    1224:	11 96       	adiw	r26, 0x01	; 1
    1226:	9c 93       	st	X, r25
    1228:	8e 93       	st	-X, r24
    122a:	2e c0       	rjmp	.+92     	; 0x1288 <TIMER_voidTimerInit+0x34c>
				case TIMER1_CHANNEL_B: TCCR1|=TIMER1_FOC_CHANNEL_B_ON;break;
    122c:	ae e4       	ldi	r26, 0x4E	; 78
    122e:	b0 e0       	ldi	r27, 0x00	; 0
    1230:	ee e4       	ldi	r30, 0x4E	; 78
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	80 81       	ld	r24, Z
    1236:	91 81       	ldd	r25, Z+1	; 0x01
    1238:	98 60       	ori	r25, 0x08	; 8
    123a:	11 96       	adiw	r26, 0x01	; 1
    123c:	9c 93       	st	X, r25
    123e:	8e 93       	st	-X, r24
    1240:	23 c0       	rjmp	.+70     	; 0x1288 <TIMER_voidTimerInit+0x34c>
			}
		break;
		case TIMER1_FOC_OFF:
			switch(Add_structTimerCfg->Timer1_u8Channel){
    1242:	e9 81       	ldd	r30, Y+1	; 0x01
    1244:	fa 81       	ldd	r31, Y+2	; 0x02
    1246:	21 85       	ldd	r18, Z+9	; 0x09
    1248:	32 85       	ldd	r19, Z+10	; 0x0a
    124a:	38 8f       	std	Y+24, r19	; 0x18
    124c:	2f 8b       	std	Y+23, r18	; 0x17
    124e:	8f 89       	ldd	r24, Y+23	; 0x17
    1250:	98 8d       	ldd	r25, Y+24	; 0x18
    1252:	00 97       	sbiw	r24, 0x00	; 0
    1254:	31 f0       	breq	.+12     	; 0x1262 <TIMER_voidTimerInit+0x326>
    1256:	2f 89       	ldd	r18, Y+23	; 0x17
    1258:	38 8d       	ldd	r19, Y+24	; 0x18
    125a:	21 30       	cpi	r18, 0x01	; 1
    125c:	31 05       	cpc	r19, r1
    125e:	59 f0       	breq	.+22     	; 0x1276 <TIMER_voidTimerInit+0x33a>
    1260:	13 c0       	rjmp	.+38     	; 0x1288 <TIMER_voidTimerInit+0x34c>
				case TIMER1_CHANNEL_A: TCCR1|=TIMER1_FOC_CHANNEL_A_OFF;break;
    1262:	ee e4       	ldi	r30, 0x4E	; 78
    1264:	f0 e0       	ldi	r31, 0x00	; 0
    1266:	ae e4       	ldi	r26, 0x4E	; 78
    1268:	b0 e0       	ldi	r27, 0x00	; 0
    126a:	8d 91       	ld	r24, X+
    126c:	9c 91       	ld	r25, X
    126e:	11 97       	sbiw	r26, 0x01	; 1
    1270:	91 83       	std	Z+1, r25	; 0x01
    1272:	80 83       	st	Z, r24
    1274:	09 c0       	rjmp	.+18     	; 0x1288 <TIMER_voidTimerInit+0x34c>
				case TIMER1_CHANNEL_B: TCCR1|=TIMER1_FOC_CHANNEL_B_OFF;break;
    1276:	ee e4       	ldi	r30, 0x4E	; 78
    1278:	f0 e0       	ldi	r31, 0x00	; 0
    127a:	ae e4       	ldi	r26, 0x4E	; 78
    127c:	b0 e0       	ldi	r27, 0x00	; 0
    127e:	8d 91       	ld	r24, X+
    1280:	9c 91       	ld	r25, X
    1282:	11 97       	sbiw	r26, 0x01	; 1
    1284:	91 83       	std	Z+1, r25	; 0x01
    1286:	80 83       	st	Z, r24
			}
		break;
		}

		switch(Add_structTimerCfg->Timer_u8WaveFormGenerationMode){
    1288:	e9 81       	ldd	r30, Y+1	; 0x01
    128a:	fa 81       	ldd	r31, Y+2	; 0x02
    128c:	83 81       	ldd	r24, Z+3	; 0x03
    128e:	94 81       	ldd	r25, Z+4	; 0x04
    1290:	9e 8b       	std	Y+22, r25	; 0x16
    1292:	8d 8b       	std	Y+21, r24	; 0x15
    1294:	2d 89       	ldd	r18, Y+21	; 0x15
    1296:	3e 89       	ldd	r19, Y+22	; 0x16
    1298:	82 e0       	ldi	r24, 0x02	; 2
    129a:	20 30       	cpi	r18, 0x00	; 0
    129c:	38 07       	cpc	r19, r24
    129e:	09 f4       	brne	.+2      	; 0x12a2 <TIMER_voidTimerInit+0x366>
    12a0:	85 c0       	rjmp	.+266    	; 0x13ac <TIMER_voidTimerInit+0x470>
    12a2:	2d 89       	ldd	r18, Y+21	; 0x15
    12a4:	3e 89       	ldd	r19, Y+22	; 0x16
    12a6:	82 e0       	ldi	r24, 0x02	; 2
    12a8:	21 30       	cpi	r18, 0x01	; 1
    12aa:	38 07       	cpc	r19, r24
    12ac:	70 f5       	brcc	.+92     	; 0x130a <TIMER_voidTimerInit+0x3ce>
    12ae:	2d 89       	ldd	r18, Y+21	; 0x15
    12b0:	3e 89       	ldd	r19, Y+22	; 0x16
    12b2:	28 31       	cpi	r18, 0x18	; 24
    12b4:	31 05       	cpc	r19, r1
    12b6:	09 f4       	brne	.+2      	; 0x12ba <TIMER_voidTimerInit+0x37e>
    12b8:	06 c1       	rjmp	.+524    	; 0x14c6 <TIMER_voidTimerInit+0x58a>
    12ba:	8d 89       	ldd	r24, Y+21	; 0x15
    12bc:	9e 89       	ldd	r25, Y+22	; 0x16
    12be:	89 31       	cpi	r24, 0x19	; 25
    12c0:	91 05       	cpc	r25, r1
    12c2:	68 f4       	brcc	.+26     	; 0x12de <TIMER_voidTimerInit+0x3a2>
    12c4:	2d 89       	ldd	r18, Y+21	; 0x15
    12c6:	3e 89       	ldd	r19, Y+22	; 0x16
    12c8:	21 15       	cp	r18, r1
    12ca:	31 05       	cpc	r19, r1
    12cc:	09 f4       	brne	.+2      	; 0x12d0 <TIMER_voidTimerInit+0x394>
    12ce:	4f c0       	rjmp	.+158    	; 0x136e <TIMER_voidTimerInit+0x432>
    12d0:	8d 89       	ldd	r24, Y+21	; 0x15
    12d2:	9e 89       	ldd	r25, Y+22	; 0x16
    12d4:	88 30       	cpi	r24, 0x08	; 8
    12d6:	91 05       	cpc	r25, r1
    12d8:	09 f4       	brne	.+2      	; 0x12dc <TIMER_voidTimerInit+0x3a0>
    12da:	8a c0       	rjmp	.+276    	; 0x13f0 <TIMER_voidTimerInit+0x4b4>
    12dc:	28 c1       	rjmp	.+592    	; 0x152e <TIMER_voidTimerInit+0x5f2>
    12de:	2d 89       	ldd	r18, Y+21	; 0x15
    12e0:	3e 89       	ldd	r19, Y+22	; 0x16
    12e2:	81 e0       	ldi	r24, 0x01	; 1
    12e4:	28 30       	cpi	r18, 0x08	; 8
    12e6:	38 07       	cpc	r19, r24
    12e8:	09 f4       	brne	.+2      	; 0x12ec <TIMER_voidTimerInit+0x3b0>
    12ea:	93 c0       	rjmp	.+294    	; 0x1412 <TIMER_voidTimerInit+0x4d6>
    12ec:	2d 89       	ldd	r18, Y+21	; 0x15
    12ee:	3e 89       	ldd	r19, Y+22	; 0x16
    12f0:	81 e0       	ldi	r24, 0x01	; 1
    12f2:	28 31       	cpi	r18, 0x18	; 24
    12f4:	38 07       	cpc	r19, r24
    12f6:	09 f4       	brne	.+2      	; 0x12fa <TIMER_voidTimerInit+0x3be>
    12f8:	f7 c0       	rjmp	.+494    	; 0x14e8 <TIMER_voidTimerInit+0x5ac>
    12fa:	2d 89       	ldd	r18, Y+21	; 0x15
    12fc:	3e 89       	ldd	r19, Y+22	; 0x16
    12fe:	81 e0       	ldi	r24, 0x01	; 1
    1300:	20 30       	cpi	r18, 0x00	; 0
    1302:	38 07       	cpc	r19, r24
    1304:	09 f4       	brne	.+2      	; 0x1308 <TIMER_voidTimerInit+0x3cc>
    1306:	41 c0       	rjmp	.+130    	; 0x138a <TIMER_voidTimerInit+0x44e>
    1308:	12 c1       	rjmp	.+548    	; 0x152e <TIMER_voidTimerInit+0x5f2>
    130a:	2d 89       	ldd	r18, Y+21	; 0x15
    130c:	3e 89       	ldd	r19, Y+22	; 0x16
    130e:	83 e0       	ldi	r24, 0x03	; 3
    1310:	20 30       	cpi	r18, 0x00	; 0
    1312:	38 07       	cpc	r19, r24
    1314:	09 f4       	brne	.+2      	; 0x1318 <TIMER_voidTimerInit+0x3dc>
    1316:	5b c0       	rjmp	.+182    	; 0x13ce <TIMER_voidTimerInit+0x492>
    1318:	2d 89       	ldd	r18, Y+21	; 0x15
    131a:	3e 89       	ldd	r19, Y+22	; 0x16
    131c:	83 e0       	ldi	r24, 0x03	; 3
    131e:	21 30       	cpi	r18, 0x01	; 1
    1320:	38 07       	cpc	r19, r24
    1322:	78 f4       	brcc	.+30     	; 0x1342 <TIMER_voidTimerInit+0x406>
    1324:	2d 89       	ldd	r18, Y+21	; 0x15
    1326:	3e 89       	ldd	r19, Y+22	; 0x16
    1328:	82 e0       	ldi	r24, 0x02	; 2
    132a:	28 30       	cpi	r18, 0x08	; 8
    132c:	38 07       	cpc	r19, r24
    132e:	09 f4       	brne	.+2      	; 0x1332 <TIMER_voidTimerInit+0x3f6>
    1330:	82 c0       	rjmp	.+260    	; 0x1436 <TIMER_voidTimerInit+0x4fa>
    1332:	2d 89       	ldd	r18, Y+21	; 0x15
    1334:	3e 89       	ldd	r19, Y+22	; 0x16
    1336:	82 e0       	ldi	r24, 0x02	; 2
    1338:	20 31       	cpi	r18, 0x10	; 16
    133a:	38 07       	cpc	r19, r24
    133c:	09 f4       	brne	.+2      	; 0x1340 <TIMER_voidTimerInit+0x404>
    133e:	9f c0       	rjmp	.+318    	; 0x147e <TIMER_voidTimerInit+0x542>
    1340:	f6 c0       	rjmp	.+492    	; 0x152e <TIMER_voidTimerInit+0x5f2>
    1342:	2d 89       	ldd	r18, Y+21	; 0x15
    1344:	3e 89       	ldd	r19, Y+22	; 0x16
    1346:	83 e0       	ldi	r24, 0x03	; 3
    1348:	20 31       	cpi	r18, 0x10	; 16
    134a:	38 07       	cpc	r19, r24
    134c:	09 f4       	brne	.+2      	; 0x1350 <TIMER_voidTimerInit+0x414>
    134e:	a9 c0       	rjmp	.+338    	; 0x14a2 <TIMER_voidTimerInit+0x566>
    1350:	2d 89       	ldd	r18, Y+21	; 0x15
    1352:	3e 89       	ldd	r19, Y+22	; 0x16
    1354:	83 e0       	ldi	r24, 0x03	; 3
    1356:	28 31       	cpi	r18, 0x18	; 24
    1358:	38 07       	cpc	r19, r24
    135a:	09 f4       	brne	.+2      	; 0x135e <TIMER_voidTimerInit+0x422>
    135c:	d7 c0       	rjmp	.+430    	; 0x150c <TIMER_voidTimerInit+0x5d0>
    135e:	2d 89       	ldd	r18, Y+21	; 0x15
    1360:	3e 89       	ldd	r19, Y+22	; 0x16
    1362:	83 e0       	ldi	r24, 0x03	; 3
    1364:	28 30       	cpi	r18, 0x08	; 8
    1366:	38 07       	cpc	r19, r24
    1368:	09 f4       	brne	.+2      	; 0x136c <TIMER_voidTimerInit+0x430>
    136a:	77 c0       	rjmp	.+238    	; 0x145a <TIMER_voidTimerInit+0x51e>
    136c:	e0 c0       	rjmp	.+448    	; 0x152e <TIMER_voidTimerInit+0x5f2>
		case TIMER1_MODE_NORMAL                              :TCCR1|=TIMER1_MODE_NORMAL                              ;Global_u8WaveFormGenerationMode=TIMER1_MODE_NORMAL                             ;break;
    136e:	ee e4       	ldi	r30, 0x4E	; 78
    1370:	f0 e0       	ldi	r31, 0x00	; 0
    1372:	ae e4       	ldi	r26, 0x4E	; 78
    1374:	b0 e0       	ldi	r27, 0x00	; 0
    1376:	8d 91       	ld	r24, X+
    1378:	9c 91       	ld	r25, X
    137a:	11 97       	sbiw	r26, 0x01	; 1
    137c:	91 83       	std	Z+1, r25	; 0x01
    137e:	80 83       	st	Z, r24
    1380:	10 92 0a 01 	sts	0x010A, r1
    1384:	10 92 09 01 	sts	0x0109, r1
    1388:	d2 c0       	rjmp	.+420    	; 0x152e <TIMER_voidTimerInit+0x5f2>
		case TIMER1_MODE_PWM_PHASE_CORRECT_8_BIT             :TCCR1|=TIMER1_MODE_PWM_PHASE_CORRECT_8_BIT             ;Global_u8WaveFormGenerationMode=TIMER1_MODE_PWM_PHASE_CORRECT_8_BIT            ;break;
    138a:	ae e4       	ldi	r26, 0x4E	; 78
    138c:	b0 e0       	ldi	r27, 0x00	; 0
    138e:	ee e4       	ldi	r30, 0x4E	; 78
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	80 81       	ld	r24, Z
    1394:	91 81       	ldd	r25, Z+1	; 0x01
    1396:	91 60       	ori	r25, 0x01	; 1
    1398:	11 96       	adiw	r26, 0x01	; 1
    139a:	9c 93       	st	X, r25
    139c:	8e 93       	st	-X, r24
    139e:	80 e0       	ldi	r24, 0x00	; 0
    13a0:	91 e0       	ldi	r25, 0x01	; 1
    13a2:	90 93 0a 01 	sts	0x010A, r25
    13a6:	80 93 09 01 	sts	0x0109, r24
    13aa:	c1 c0       	rjmp	.+386    	; 0x152e <TIMER_voidTimerInit+0x5f2>
		case TIMER1_MODE_PWM_PHASE_CORRECT_9_BIT             :TCCR1|=TIMER1_MODE_PWM_PHASE_CORRECT_9_BIT             ;Global_u8WaveFormGenerationMode=TIMER1_MODE_PWM_PHASE_CORRECT_9_BIT            ;break;
    13ac:	ae e4       	ldi	r26, 0x4E	; 78
    13ae:	b0 e0       	ldi	r27, 0x00	; 0
    13b0:	ee e4       	ldi	r30, 0x4E	; 78
    13b2:	f0 e0       	ldi	r31, 0x00	; 0
    13b4:	80 81       	ld	r24, Z
    13b6:	91 81       	ldd	r25, Z+1	; 0x01
    13b8:	92 60       	ori	r25, 0x02	; 2
    13ba:	11 96       	adiw	r26, 0x01	; 1
    13bc:	9c 93       	st	X, r25
    13be:	8e 93       	st	-X, r24
    13c0:	80 e0       	ldi	r24, 0x00	; 0
    13c2:	92 e0       	ldi	r25, 0x02	; 2
    13c4:	90 93 0a 01 	sts	0x010A, r25
    13c8:	80 93 09 01 	sts	0x0109, r24
    13cc:	b0 c0       	rjmp	.+352    	; 0x152e <TIMER_voidTimerInit+0x5f2>
		case TIMER1_MODE_PWM_PHASE_CORRECT_10_BIT            :TCCR1|=TIMER1_MODE_PWM_PHASE_CORRECT_10_BIT           ;Global_u8WaveFormGenerationMode=TIMER1_MODE_PWM_PHASE_CORRECT_10_BIT           ;break;
    13ce:	ae e4       	ldi	r26, 0x4E	; 78
    13d0:	b0 e0       	ldi	r27, 0x00	; 0
    13d2:	ee e4       	ldi	r30, 0x4E	; 78
    13d4:	f0 e0       	ldi	r31, 0x00	; 0
    13d6:	80 81       	ld	r24, Z
    13d8:	91 81       	ldd	r25, Z+1	; 0x01
    13da:	93 60       	ori	r25, 0x03	; 3
    13dc:	11 96       	adiw	r26, 0x01	; 1
    13de:	9c 93       	st	X, r25
    13e0:	8e 93       	st	-X, r24
    13e2:	80 e0       	ldi	r24, 0x00	; 0
    13e4:	93 e0       	ldi	r25, 0x03	; 3
    13e6:	90 93 0a 01 	sts	0x010A, r25
    13ea:	80 93 09 01 	sts	0x0109, r24
    13ee:	9f c0       	rjmp	.+318    	; 0x152e <TIMER_voidTimerInit+0x5f2>
		case TIMER1_MODE_CTC                                 :TCCR1|=TIMER1_MODE_CTC                                ;Global_u8WaveFormGenerationMode=TIMER1_MODE_CTC                                ;break;
    13f0:	ae e4       	ldi	r26, 0x4E	; 78
    13f2:	b0 e0       	ldi	r27, 0x00	; 0
    13f4:	ee e4       	ldi	r30, 0x4E	; 78
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	80 81       	ld	r24, Z
    13fa:	91 81       	ldd	r25, Z+1	; 0x01
    13fc:	88 60       	ori	r24, 0x08	; 8
    13fe:	11 96       	adiw	r26, 0x01	; 1
    1400:	9c 93       	st	X, r25
    1402:	8e 93       	st	-X, r24
    1404:	88 e0       	ldi	r24, 0x08	; 8
    1406:	90 e0       	ldi	r25, 0x00	; 0
    1408:	90 93 0a 01 	sts	0x010A, r25
    140c:	80 93 09 01 	sts	0x0109, r24
    1410:	8e c0       	rjmp	.+284    	; 0x152e <TIMER_voidTimerInit+0x5f2>
		case TIMER1_MODE_PWM_FAST_8_BIT                      :TCCR1|=TIMER1_MODE_PWM_FAST_8_BIT                     ;Global_u8WaveFormGenerationMode=TIMER1_MODE_PWM_FAST_8_BIT                     ;break;
    1412:	ae e4       	ldi	r26, 0x4E	; 78
    1414:	b0 e0       	ldi	r27, 0x00	; 0
    1416:	ee e4       	ldi	r30, 0x4E	; 78
    1418:	f0 e0       	ldi	r31, 0x00	; 0
    141a:	80 81       	ld	r24, Z
    141c:	91 81       	ldd	r25, Z+1	; 0x01
    141e:	88 60       	ori	r24, 0x08	; 8
    1420:	91 60       	ori	r25, 0x01	; 1
    1422:	11 96       	adiw	r26, 0x01	; 1
    1424:	9c 93       	st	X, r25
    1426:	8e 93       	st	-X, r24
    1428:	88 e0       	ldi	r24, 0x08	; 8
    142a:	91 e0       	ldi	r25, 0x01	; 1
    142c:	90 93 0a 01 	sts	0x010A, r25
    1430:	80 93 09 01 	sts	0x0109, r24
    1434:	7c c0       	rjmp	.+248    	; 0x152e <TIMER_voidTimerInit+0x5f2>
		case TIMER1_MODE_PWM_FAST_9_BIT                      :TCCR1|=TIMER1_MODE_PWM_FAST_9_BIT                     ;Global_u8WaveFormGenerationMode=TIMER1_MODE_PWM_FAST_9_BIT                     ;break;
    1436:	ae e4       	ldi	r26, 0x4E	; 78
    1438:	b0 e0       	ldi	r27, 0x00	; 0
    143a:	ee e4       	ldi	r30, 0x4E	; 78
    143c:	f0 e0       	ldi	r31, 0x00	; 0
    143e:	80 81       	ld	r24, Z
    1440:	91 81       	ldd	r25, Z+1	; 0x01
    1442:	88 60       	ori	r24, 0x08	; 8
    1444:	92 60       	ori	r25, 0x02	; 2
    1446:	11 96       	adiw	r26, 0x01	; 1
    1448:	9c 93       	st	X, r25
    144a:	8e 93       	st	-X, r24
    144c:	88 e0       	ldi	r24, 0x08	; 8
    144e:	92 e0       	ldi	r25, 0x02	; 2
    1450:	90 93 0a 01 	sts	0x010A, r25
    1454:	80 93 09 01 	sts	0x0109, r24
    1458:	6a c0       	rjmp	.+212    	; 0x152e <TIMER_voidTimerInit+0x5f2>
		case TIMER1_MODE_PWM_FAST_10_BIT                     :TCCR1|=TIMER1_MODE_PWM_FAST_10_BIT                    ;Global_u8WaveFormGenerationMode=TIMER1_MODE_PWM_FAST_10_BIT                    ;break;
    145a:	ae e4       	ldi	r26, 0x4E	; 78
    145c:	b0 e0       	ldi	r27, 0x00	; 0
    145e:	ee e4       	ldi	r30, 0x4E	; 78
    1460:	f0 e0       	ldi	r31, 0x00	; 0
    1462:	80 81       	ld	r24, Z
    1464:	91 81       	ldd	r25, Z+1	; 0x01
    1466:	88 60       	ori	r24, 0x08	; 8
    1468:	93 60       	ori	r25, 0x03	; 3
    146a:	11 96       	adiw	r26, 0x01	; 1
    146c:	9c 93       	st	X, r25
    146e:	8e 93       	st	-X, r24
    1470:	88 e0       	ldi	r24, 0x08	; 8
    1472:	93 e0       	ldi	r25, 0x03	; 3
    1474:	90 93 0a 01 	sts	0x010A, r25
    1478:	80 93 09 01 	sts	0x0109, r24
    147c:	58 c0       	rjmp	.+176    	; 0x152e <TIMER_voidTimerInit+0x5f2>
		case TIMER1_MODE_PWM_PHASE_CORRECT_SET_TOP_VALUE     :TCCR1|=TIMER1_MODE_PWM_PHASE_CORRECT_SET_TOP_VALUE    ;Global_u8WaveFormGenerationMode=TIMER1_MODE_PWM_PHASE_CORRECT_SET_TOP_VALUE    ;break;
    147e:	ae e4       	ldi	r26, 0x4E	; 78
    1480:	b0 e0       	ldi	r27, 0x00	; 0
    1482:	ee e4       	ldi	r30, 0x4E	; 78
    1484:	f0 e0       	ldi	r31, 0x00	; 0
    1486:	80 81       	ld	r24, Z
    1488:	91 81       	ldd	r25, Z+1	; 0x01
    148a:	80 61       	ori	r24, 0x10	; 16
    148c:	92 60       	ori	r25, 0x02	; 2
    148e:	11 96       	adiw	r26, 0x01	; 1
    1490:	9c 93       	st	X, r25
    1492:	8e 93       	st	-X, r24
    1494:	80 e1       	ldi	r24, 0x10	; 16
    1496:	92 e0       	ldi	r25, 0x02	; 2
    1498:	90 93 0a 01 	sts	0x010A, r25
    149c:	80 93 09 01 	sts	0x0109, r24
    14a0:	46 c0       	rjmp	.+140    	; 0x152e <TIMER_voidTimerInit+0x5f2>
		case TIMER1_MODE_PWM_PHASE_CORRECT_COMPARE_CHANNEL_A :TCCR1|=TIMER1_MODE_PWM_PHASE_CORRECT_COMPARE_CHANNEL_A;Global_u8WaveFormGenerationMode=TIMER1_MODE_PWM_PHASE_CORRECT_COMPARE_CHANNEL_A;break;
    14a2:	ae e4       	ldi	r26, 0x4E	; 78
    14a4:	b0 e0       	ldi	r27, 0x00	; 0
    14a6:	ee e4       	ldi	r30, 0x4E	; 78
    14a8:	f0 e0       	ldi	r31, 0x00	; 0
    14aa:	80 81       	ld	r24, Z
    14ac:	91 81       	ldd	r25, Z+1	; 0x01
    14ae:	80 61       	ori	r24, 0x10	; 16
    14b0:	93 60       	ori	r25, 0x03	; 3
    14b2:	11 96       	adiw	r26, 0x01	; 1
    14b4:	9c 93       	st	X, r25
    14b6:	8e 93       	st	-X, r24
    14b8:	80 e1       	ldi	r24, 0x10	; 16
    14ba:	93 e0       	ldi	r25, 0x03	; 3
    14bc:	90 93 0a 01 	sts	0x010A, r25
    14c0:	80 93 09 01 	sts	0x0109, r24
    14c4:	34 c0       	rjmp	.+104    	; 0x152e <TIMER_voidTimerInit+0x5f2>
		case TIMER1_MODE_PWM_CTC_SET_TOP_VALUE               :TCCR1|=TIMER1_MODE_PWM_CTC_SET_TOP_VALUE              ;Global_u8WaveFormGenerationMode=TIMER1_MODE_PWM_CTC_SET_TOP_VALUE              ;break;
    14c6:	ae e4       	ldi	r26, 0x4E	; 78
    14c8:	b0 e0       	ldi	r27, 0x00	; 0
    14ca:	ee e4       	ldi	r30, 0x4E	; 78
    14cc:	f0 e0       	ldi	r31, 0x00	; 0
    14ce:	80 81       	ld	r24, Z
    14d0:	91 81       	ldd	r25, Z+1	; 0x01
    14d2:	88 61       	ori	r24, 0x18	; 24
    14d4:	11 96       	adiw	r26, 0x01	; 1
    14d6:	9c 93       	st	X, r25
    14d8:	8e 93       	st	-X, r24
    14da:	88 e1       	ldi	r24, 0x18	; 24
    14dc:	90 e0       	ldi	r25, 0x00	; 0
    14de:	90 93 0a 01 	sts	0x010A, r25
    14e2:	80 93 09 01 	sts	0x0109, r24
    14e6:	23 c0       	rjmp	.+70     	; 0x152e <TIMER_voidTimerInit+0x5f2>
		case TIMER1_MODE_PWM_FAST_SET_TOP_VALUE              :TCCR1|=TIMER1_MODE_PWM_FAST_SET_TOP_VALUE             ;Global_u8WaveFormGenerationMode=TIMER1_MODE_PWM_FAST_SET_TOP_VALUE             ;break;
    14e8:	ae e4       	ldi	r26, 0x4E	; 78
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	ee e4       	ldi	r30, 0x4E	; 78
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	91 81       	ldd	r25, Z+1	; 0x01
    14f4:	88 61       	ori	r24, 0x18	; 24
    14f6:	91 60       	ori	r25, 0x01	; 1
    14f8:	11 96       	adiw	r26, 0x01	; 1
    14fa:	9c 93       	st	X, r25
    14fc:	8e 93       	st	-X, r24
    14fe:	88 e1       	ldi	r24, 0x18	; 24
    1500:	91 e0       	ldi	r25, 0x01	; 1
    1502:	90 93 0a 01 	sts	0x010A, r25
    1506:	80 93 09 01 	sts	0x0109, r24
    150a:	11 c0       	rjmp	.+34     	; 0x152e <TIMER_voidTimerInit+0x5f2>
		case TIMER1_MODE_PWM_FAST_COMPARE_CHANNEL_A          :TCCR1|=TIMER1_MODE_PWM_FAST_COMPARE_CHANNEL_A         ;Global_u8WaveFormGenerationMode=TIMER1_MODE_PWM_FAST_COMPARE_CHANNEL_A         ;break;
    150c:	ae e4       	ldi	r26, 0x4E	; 78
    150e:	b0 e0       	ldi	r27, 0x00	; 0
    1510:	ee e4       	ldi	r30, 0x4E	; 78
    1512:	f0 e0       	ldi	r31, 0x00	; 0
    1514:	80 81       	ld	r24, Z
    1516:	91 81       	ldd	r25, Z+1	; 0x01
    1518:	88 61       	ori	r24, 0x18	; 24
    151a:	93 60       	ori	r25, 0x03	; 3
    151c:	11 96       	adiw	r26, 0x01	; 1
    151e:	9c 93       	st	X, r25
    1520:	8e 93       	st	-X, r24
    1522:	88 e1       	ldi	r24, 0x18	; 24
    1524:	93 e0       	ldi	r25, 0x03	; 3
    1526:	90 93 0a 01 	sts	0x010A, r25
    152a:	80 93 09 01 	sts	0x0109, r24

		}

		switch(Add_structTimerCfg->Timer_u8OcBehaviour){
    152e:	e9 81       	ldd	r30, Y+1	; 0x01
    1530:	fa 81       	ldd	r31, Y+2	; 0x02
    1532:	27 81       	ldd	r18, Z+7	; 0x07
    1534:	30 85       	ldd	r19, Z+8	; 0x08
    1536:	3c 8b       	std	Y+20, r19	; 0x14
    1538:	2b 8b       	std	Y+19, r18	; 0x13
    153a:	8b 89       	ldd	r24, Y+19	; 0x13
    153c:	9c 89       	ldd	r25, Y+20	; 0x14
    153e:	20 e3       	ldi	r18, 0x30	; 48
    1540:	80 30       	cpi	r24, 0x00	; 0
    1542:	92 07       	cpc	r25, r18
    1544:	09 f4       	brne	.+2      	; 0x1548 <TIMER_voidTimerInit+0x60c>
    1546:	4c c0       	rjmp	.+152    	; 0x15e0 <TIMER_voidTimerInit+0x6a4>
    1548:	8b 89       	ldd	r24, Y+19	; 0x13
    154a:	9c 89       	ldd	r25, Y+20	; 0x14
    154c:	20 e3       	ldi	r18, 0x30	; 48
    154e:	81 30       	cpi	r24, 0x01	; 1
    1550:	92 07       	cpc	r25, r18
    1552:	88 f4       	brcc	.+34     	; 0x1576 <TIMER_voidTimerInit+0x63a>
    1554:	8b 89       	ldd	r24, Y+19	; 0x13
    1556:	9c 89       	ldd	r25, Y+20	; 0x14
    1558:	20 e1       	ldi	r18, 0x10	; 16
    155a:	80 30       	cpi	r24, 0x00	; 0
    155c:	92 07       	cpc	r25, r18
    155e:	51 f1       	breq	.+84     	; 0x15b4 <TIMER_voidTimerInit+0x678>
    1560:	8b 89       	ldd	r24, Y+19	; 0x13
    1562:	9c 89       	ldd	r25, Y+20	; 0x14
    1564:	20 e2       	ldi	r18, 0x20	; 32
    1566:	80 30       	cpi	r24, 0x00	; 0
    1568:	92 07       	cpc	r25, r18
    156a:	79 f1       	breq	.+94     	; 0x15ca <TIMER_voidTimerInit+0x68e>
    156c:	8b 89       	ldd	r24, Y+19	; 0x13
    156e:	9c 89       	ldd	r25, Y+20	; 0x14
    1570:	00 97       	sbiw	r24, 0x00	; 0
    1572:	b1 f0       	breq	.+44     	; 0x15a0 <TIMER_voidTimerInit+0x664>
    1574:	60 c0       	rjmp	.+192    	; 0x1636 <TIMER_voidTimerInit+0x6fa>
    1576:	2b 89       	ldd	r18, Y+19	; 0x13
    1578:	3c 89       	ldd	r19, Y+20	; 0x14
    157a:	80 e8       	ldi	r24, 0x80	; 128
    157c:	20 30       	cpi	r18, 0x00	; 0
    157e:	38 07       	cpc	r19, r24
    1580:	09 f4       	brne	.+2      	; 0x1584 <TIMER_voidTimerInit+0x648>
    1582:	44 c0       	rjmp	.+136    	; 0x160c <TIMER_voidTimerInit+0x6d0>
    1584:	2b 89       	ldd	r18, Y+19	; 0x13
    1586:	3c 89       	ldd	r19, Y+20	; 0x14
    1588:	80 ec       	ldi	r24, 0xC0	; 192
    158a:	20 30       	cpi	r18, 0x00	; 0
    158c:	38 07       	cpc	r19, r24
    158e:	09 f4       	brne	.+2      	; 0x1592 <TIMER_voidTimerInit+0x656>
    1590:	48 c0       	rjmp	.+144    	; 0x1622 <TIMER_voidTimerInit+0x6e6>
    1592:	2b 89       	ldd	r18, Y+19	; 0x13
    1594:	3c 89       	ldd	r19, Y+20	; 0x14
    1596:	80 e4       	ldi	r24, 0x40	; 64
    1598:	20 30       	cpi	r18, 0x00	; 0
    159a:	38 07       	cpc	r19, r24
    159c:	61 f1       	breq	.+88     	; 0x15f6 <TIMER_voidTimerInit+0x6ba>
    159e:	4b c0       	rjmp	.+150    	; 0x1636 <TIMER_voidTimerInit+0x6fa>
		case TIMER1_CHANNEL_B_OC1_NO_PWM_NORMAL_OPERATION: TCCR1|=TIMER1_CHANNEL_B_OC1_NO_PWM_NORMAL_OPERATION;break;
    15a0:	ee e4       	ldi	r30, 0x4E	; 78
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	ae e4       	ldi	r26, 0x4E	; 78
    15a6:	b0 e0       	ldi	r27, 0x00	; 0
    15a8:	8d 91       	ld	r24, X+
    15aa:	9c 91       	ld	r25, X
    15ac:	11 97       	sbiw	r26, 0x01	; 1
    15ae:	91 83       	std	Z+1, r25	; 0x01
    15b0:	80 83       	st	Z, r24
    15b2:	41 c0       	rjmp	.+130    	; 0x1636 <TIMER_voidTimerInit+0x6fa>
		case TIMER1_CHANNEL_B_OC1_NO_PWM_TOGGLE_OPERATION: TCCR1|=TIMER1_CHANNEL_B_OC1_NO_PWM_TOGGLE_OPERATION;break;
    15b4:	ae e4       	ldi	r26, 0x4E	; 78
    15b6:	b0 e0       	ldi	r27, 0x00	; 0
    15b8:	ee e4       	ldi	r30, 0x4E	; 78
    15ba:	f0 e0       	ldi	r31, 0x00	; 0
    15bc:	80 81       	ld	r24, Z
    15be:	91 81       	ldd	r25, Z+1	; 0x01
    15c0:	90 61       	ori	r25, 0x10	; 16
    15c2:	11 96       	adiw	r26, 0x01	; 1
    15c4:	9c 93       	st	X, r25
    15c6:	8e 93       	st	-X, r24
    15c8:	36 c0       	rjmp	.+108    	; 0x1636 <TIMER_voidTimerInit+0x6fa>
		case TIMER1_CHANNEL_B_OC1_NO_PWM_CLEAR_OPERATION : TCCR1|=TIMER1_CHANNEL_B_OC1_NO_PWM_CLEAR_OPERATION ;break;
    15ca:	ae e4       	ldi	r26, 0x4E	; 78
    15cc:	b0 e0       	ldi	r27, 0x00	; 0
    15ce:	ee e4       	ldi	r30, 0x4E	; 78
    15d0:	f0 e0       	ldi	r31, 0x00	; 0
    15d2:	80 81       	ld	r24, Z
    15d4:	91 81       	ldd	r25, Z+1	; 0x01
    15d6:	90 62       	ori	r25, 0x20	; 32
    15d8:	11 96       	adiw	r26, 0x01	; 1
    15da:	9c 93       	st	X, r25
    15dc:	8e 93       	st	-X, r24
    15de:	2b c0       	rjmp	.+86     	; 0x1636 <TIMER_voidTimerInit+0x6fa>
		case TIMER1_CHANNEL_B_OC1_NO_PWM_SET_OPERATION   : TCCR1|=TIMER1_CHANNEL_B_OC1_NO_PWM_SET_OPERATION   ;break;
    15e0:	ae e4       	ldi	r26, 0x4E	; 78
    15e2:	b0 e0       	ldi	r27, 0x00	; 0
    15e4:	ee e4       	ldi	r30, 0x4E	; 78
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	80 81       	ld	r24, Z
    15ea:	91 81       	ldd	r25, Z+1	; 0x01
    15ec:	90 63       	ori	r25, 0x30	; 48
    15ee:	11 96       	adiw	r26, 0x01	; 1
    15f0:	9c 93       	st	X, r25
    15f2:	8e 93       	st	-X, r24
    15f4:	20 c0       	rjmp	.+64     	; 0x1636 <TIMER_voidTimerInit+0x6fa>

//		case TIMER1_CHANNEL_A_OC1_NO_PWM_NORMAL_OPERATION: TCCR0|=TIMER1_CHANNEL_A_OC1_NO_PWM_NORMAL_OPERATION;break;
		case TIMER1_CHANNEL_A_OC1_NO_PWM_TOGGLE_OPERATION: TCCR1|=TIMER1_CHANNEL_A_OC1_NO_PWM_TOGGLE_OPERATION;break;
    15f6:	ae e4       	ldi	r26, 0x4E	; 78
    15f8:	b0 e0       	ldi	r27, 0x00	; 0
    15fa:	ee e4       	ldi	r30, 0x4E	; 78
    15fc:	f0 e0       	ldi	r31, 0x00	; 0
    15fe:	80 81       	ld	r24, Z
    1600:	91 81       	ldd	r25, Z+1	; 0x01
    1602:	90 64       	ori	r25, 0x40	; 64
    1604:	11 96       	adiw	r26, 0x01	; 1
    1606:	9c 93       	st	X, r25
    1608:	8e 93       	st	-X, r24
    160a:	15 c0       	rjmp	.+42     	; 0x1636 <TIMER_voidTimerInit+0x6fa>
		case TIMER1_CHANNEL_A_OC1_NO_PWM_CLEAR_OPERATION : TCCR1|=TIMER1_CHANNEL_A_OC1_NO_PWM_CLEAR_OPERATION ;break;
    160c:	ae e4       	ldi	r26, 0x4E	; 78
    160e:	b0 e0       	ldi	r27, 0x00	; 0
    1610:	ee e4       	ldi	r30, 0x4E	; 78
    1612:	f0 e0       	ldi	r31, 0x00	; 0
    1614:	80 81       	ld	r24, Z
    1616:	91 81       	ldd	r25, Z+1	; 0x01
    1618:	90 68       	ori	r25, 0x80	; 128
    161a:	11 96       	adiw	r26, 0x01	; 1
    161c:	9c 93       	st	X, r25
    161e:	8e 93       	st	-X, r24
    1620:	0a c0       	rjmp	.+20     	; 0x1636 <TIMER_voidTimerInit+0x6fa>
		case TIMER1_CHANNEL_A_OC1_NO_PWM_SET_OPERATION   : TCCR1|=TIMER1_CHANNEL_A_OC1_NO_PWM_SET_OPERATION   ;break;
    1622:	ae e4       	ldi	r26, 0x4E	; 78
    1624:	b0 e0       	ldi	r27, 0x00	; 0
    1626:	ee e4       	ldi	r30, 0x4E	; 78
    1628:	f0 e0       	ldi	r31, 0x00	; 0
    162a:	80 81       	ld	r24, Z
    162c:	91 81       	ldd	r25, Z+1	; 0x01
    162e:	90 6c       	ori	r25, 0xC0	; 192
    1630:	11 96       	adiw	r26, 0x01	; 1
    1632:	9c 93       	st	X, r25
    1634:	8e 93       	st	-X, r24
		}


		switch(Add_structTimerCfg->Timer_u8ClockSelect){
    1636:	e9 81       	ldd	r30, Y+1	; 0x01
    1638:	fa 81       	ldd	r31, Y+2	; 0x02
    163a:	25 81       	ldd	r18, Z+5	; 0x05
    163c:	36 81       	ldd	r19, Z+6	; 0x06
    163e:	3a 8b       	std	Y+18, r19	; 0x12
    1640:	29 8b       	std	Y+17, r18	; 0x11
    1642:	89 89       	ldd	r24, Y+17	; 0x11
    1644:	9a 89       	ldd	r25, Y+18	; 0x12
    1646:	82 30       	cpi	r24, 0x02	; 2
    1648:	91 05       	cpc	r25, r1
    164a:	a1 f1       	breq	.+104    	; 0x16b4 <TIMER_voidTimerInit+0x778>
    164c:	29 89       	ldd	r18, Y+17	; 0x11
    164e:	3a 89       	ldd	r19, Y+18	; 0x12
    1650:	23 30       	cpi	r18, 0x03	; 3
    1652:	31 05       	cpc	r19, r1
    1654:	50 f4       	brcc	.+20     	; 0x166a <TIMER_voidTimerInit+0x72e>
    1656:	89 89       	ldd	r24, Y+17	; 0x11
    1658:	9a 89       	ldd	r25, Y+18	; 0x12
    165a:	00 97       	sbiw	r24, 0x00	; 0
    165c:	b1 f0       	breq	.+44     	; 0x168a <TIMER_voidTimerInit+0x74e>
    165e:	29 89       	ldd	r18, Y+17	; 0x11
    1660:	3a 89       	ldd	r19, Y+18	; 0x12
    1662:	21 30       	cpi	r18, 0x01	; 1
    1664:	31 05       	cpc	r19, r1
    1666:	d9 f0       	breq	.+54     	; 0x169e <TIMER_voidTimerInit+0x762>
    1668:	85 c1       	rjmp	.+778    	; 0x1974 <TIMER_voidTimerInit+0xa38>
    166a:	89 89       	ldd	r24, Y+17	; 0x11
    166c:	9a 89       	ldd	r25, Y+18	; 0x12
    166e:	84 30       	cpi	r24, 0x04	; 4
    1670:	91 05       	cpc	r25, r1
    1672:	b1 f1       	breq	.+108    	; 0x16e0 <TIMER_voidTimerInit+0x7a4>
    1674:	29 89       	ldd	r18, Y+17	; 0x11
    1676:	3a 89       	ldd	r19, Y+18	; 0x12
    1678:	24 30       	cpi	r18, 0x04	; 4
    167a:	31 05       	cpc	r19, r1
    167c:	30 f1       	brcs	.+76     	; 0x16ca <TIMER_voidTimerInit+0x78e>
    167e:	89 89       	ldd	r24, Y+17	; 0x11
    1680:	9a 89       	ldd	r25, Y+18	; 0x12
    1682:	85 30       	cpi	r24, 0x05	; 5
    1684:	91 05       	cpc	r25, r1
    1686:	b9 f1       	breq	.+110    	; 0x16f6 <TIMER_voidTimerInit+0x7ba>
    1688:	75 c1       	rjmp	.+746    	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER1_CLOCK_NO_CLOCK_SOURCE : TCCR1|=TIMER1_CLOCK_NO_CLOCK_SOURCE ;break;
    168a:	ee e4       	ldi	r30, 0x4E	; 78
    168c:	f0 e0       	ldi	r31, 0x00	; 0
    168e:	ae e4       	ldi	r26, 0x4E	; 78
    1690:	b0 e0       	ldi	r27, 0x00	; 0
    1692:	8d 91       	ld	r24, X+
    1694:	9c 91       	ld	r25, X
    1696:	11 97       	sbiw	r26, 0x01	; 1
    1698:	91 83       	std	Z+1, r25	; 0x01
    169a:	80 83       	st	Z, r24
    169c:	6b c1       	rjmp	.+726    	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER1_CLOCK_NO_PRESCALLING  : TCCR1|=TIMER1_CLOCK_NO_PRESCALLING  ;break;
    169e:	ae e4       	ldi	r26, 0x4E	; 78
    16a0:	b0 e0       	ldi	r27, 0x00	; 0
    16a2:	ee e4       	ldi	r30, 0x4E	; 78
    16a4:	f0 e0       	ldi	r31, 0x00	; 0
    16a6:	80 81       	ld	r24, Z
    16a8:	91 81       	ldd	r25, Z+1	; 0x01
    16aa:	81 60       	ori	r24, 0x01	; 1
    16ac:	11 96       	adiw	r26, 0x01	; 1
    16ae:	9c 93       	st	X, r25
    16b0:	8e 93       	st	-X, r24
    16b2:	60 c1       	rjmp	.+704    	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER1_CLOCK_PRESCALLING_8   : TCCR1|=TIMER1_CLOCK_PRESCALLING_8   ;break;
    16b4:	ae e4       	ldi	r26, 0x4E	; 78
    16b6:	b0 e0       	ldi	r27, 0x00	; 0
    16b8:	ee e4       	ldi	r30, 0x4E	; 78
    16ba:	f0 e0       	ldi	r31, 0x00	; 0
    16bc:	80 81       	ld	r24, Z
    16be:	91 81       	ldd	r25, Z+1	; 0x01
    16c0:	82 60       	ori	r24, 0x02	; 2
    16c2:	11 96       	adiw	r26, 0x01	; 1
    16c4:	9c 93       	st	X, r25
    16c6:	8e 93       	st	-X, r24
    16c8:	55 c1       	rjmp	.+682    	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER1_CLOCK_PRESCALLING_64  : TCCR1|=TIMER1_CLOCK_PRESCALLING_64  ;break;
    16ca:	ae e4       	ldi	r26, 0x4E	; 78
    16cc:	b0 e0       	ldi	r27, 0x00	; 0
    16ce:	ee e4       	ldi	r30, 0x4E	; 78
    16d0:	f0 e0       	ldi	r31, 0x00	; 0
    16d2:	80 81       	ld	r24, Z
    16d4:	91 81       	ldd	r25, Z+1	; 0x01
    16d6:	83 60       	ori	r24, 0x03	; 3
    16d8:	11 96       	adiw	r26, 0x01	; 1
    16da:	9c 93       	st	X, r25
    16dc:	8e 93       	st	-X, r24
    16de:	4a c1       	rjmp	.+660    	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER1_CLOCK_PRESCALLING_256 : TCCR1|=TIMER1_CLOCK_PRESCALLING_256 ;break;
    16e0:	ae e4       	ldi	r26, 0x4E	; 78
    16e2:	b0 e0       	ldi	r27, 0x00	; 0
    16e4:	ee e4       	ldi	r30, 0x4E	; 78
    16e6:	f0 e0       	ldi	r31, 0x00	; 0
    16e8:	80 81       	ld	r24, Z
    16ea:	91 81       	ldd	r25, Z+1	; 0x01
    16ec:	84 60       	ori	r24, 0x04	; 4
    16ee:	11 96       	adiw	r26, 0x01	; 1
    16f0:	9c 93       	st	X, r25
    16f2:	8e 93       	st	-X, r24
    16f4:	3f c1       	rjmp	.+638    	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER1_CLOCK_PRESCALLING_1024: TCCR1|=TIMER1_CLOCK_PRESCALLING_1024;break;
    16f6:	ae e4       	ldi	r26, 0x4E	; 78
    16f8:	b0 e0       	ldi	r27, 0x00	; 0
    16fa:	ee e4       	ldi	r30, 0x4E	; 78
    16fc:	f0 e0       	ldi	r31, 0x00	; 0
    16fe:	80 81       	ld	r24, Z
    1700:	91 81       	ldd	r25, Z+1	; 0x01
    1702:	85 60       	ori	r24, 0x05	; 5
    1704:	11 96       	adiw	r26, 0x01	; 1
    1706:	9c 93       	st	X, r25
    1708:	8e 93       	st	-X, r24
    170a:	34 c1       	rjmp	.+616    	; 0x1974 <TIMER_voidTimerInit+0xa38>
		}
	break;
	case TIMER_NO_TIMER2:

		switch(Add_structTimerCfg->Timer_u8TimerForceOutputCompare){
    170c:	e9 81       	ldd	r30, Y+1	; 0x01
    170e:	fa 81       	ldd	r31, Y+2	; 0x02
    1710:	21 81       	ldd	r18, Z+1	; 0x01
    1712:	32 81       	ldd	r19, Z+2	; 0x02
    1714:	38 8b       	std	Y+16, r19	; 0x10
    1716:	2f 87       	std	Y+15, r18	; 0x0f
    1718:	8f 85       	ldd	r24, Y+15	; 0x0f
    171a:	98 89       	ldd	r25, Y+16	; 0x10
    171c:	00 97       	sbiw	r24, 0x00	; 0
    171e:	69 f0       	breq	.+26     	; 0x173a <TIMER_voidTimerInit+0x7fe>
    1720:	2f 85       	ldd	r18, Y+15	; 0x0f
    1722:	38 89       	ldd	r19, Y+16	; 0x10
    1724:	20 38       	cpi	r18, 0x80	; 128
    1726:	31 05       	cpc	r19, r1
    1728:	71 f4       	brne	.+28     	; 0x1746 <TIMER_voidTimerInit+0x80a>
		case TIMER2_FOC_ON:TCCR2|=TIMER2_FOC_ON;break;
    172a:	a5 e4       	ldi	r26, 0x45	; 69
    172c:	b0 e0       	ldi	r27, 0x00	; 0
    172e:	e5 e4       	ldi	r30, 0x45	; 69
    1730:	f0 e0       	ldi	r31, 0x00	; 0
    1732:	80 81       	ld	r24, Z
    1734:	80 68       	ori	r24, 0x80	; 128
    1736:	8c 93       	st	X, r24
    1738:	06 c0       	rjmp	.+12     	; 0x1746 <TIMER_voidTimerInit+0x80a>
		case TIMER2_FOC_OFF:TCCR2|=TIMER2_FOC_OFF;break;
    173a:	e5 e4       	ldi	r30, 0x45	; 69
    173c:	f0 e0       	ldi	r31, 0x00	; 0
    173e:	a5 e4       	ldi	r26, 0x45	; 69
    1740:	b0 e0       	ldi	r27, 0x00	; 0
    1742:	8c 91       	ld	r24, X
    1744:	80 83       	st	Z, r24
		}

		switch(Add_structTimerCfg->Timer_u8WaveFormGenerationMode){
    1746:	e9 81       	ldd	r30, Y+1	; 0x01
    1748:	fa 81       	ldd	r31, Y+2	; 0x02
    174a:	83 81       	ldd	r24, Z+3	; 0x03
    174c:	94 81       	ldd	r25, Z+4	; 0x04
    174e:	9e 87       	std	Y+14, r25	; 0x0e
    1750:	8d 87       	std	Y+13, r24	; 0x0d
    1752:	2d 85       	ldd	r18, Y+13	; 0x0d
    1754:	3e 85       	ldd	r19, Y+14	; 0x0e
    1756:	28 34       	cpi	r18, 0x48	; 72
    1758:	31 05       	cpc	r19, r1
    175a:	a9 f1       	breq	.+106    	; 0x17c6 <TIMER_voidTimerInit+0x88a>
    175c:	8d 85       	ldd	r24, Y+13	; 0x0d
    175e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1760:	89 34       	cpi	r24, 0x49	; 73
    1762:	91 05       	cpc	r25, r1
    1764:	08 f0       	brcs	.+2      	; 0x1768 <TIMER_voidTimerInit+0x82c>
    1766:	4a c0       	rjmp	.+148    	; 0x17fc <TIMER_voidTimerInit+0x8c0>
    1768:	2d 85       	ldd	r18, Y+13	; 0x0d
    176a:	3e 85       	ldd	r19, Y+14	; 0x0e
    176c:	20 34       	cpi	r18, 0x40	; 64
    176e:	31 05       	cpc	r19, r1
    1770:	e1 f0       	breq	.+56     	; 0x17aa <TIMER_voidTimerInit+0x86e>
    1772:	8d 85       	ldd	r24, Y+13	; 0x0d
    1774:	9e 85       	ldd	r25, Y+14	; 0x0e
    1776:	81 34       	cpi	r24, 0x41	; 65
    1778:	91 05       	cpc	r25, r1
    177a:	08 f0       	brcs	.+2      	; 0x177e <TIMER_voidTimerInit+0x842>
    177c:	3f c0       	rjmp	.+126    	; 0x17fc <TIMER_voidTimerInit+0x8c0>
    177e:	2d 85       	ldd	r18, Y+13	; 0x0d
    1780:	3e 85       	ldd	r19, Y+14	; 0x0e
    1782:	21 15       	cp	r18, r1
    1784:	31 05       	cpc	r19, r1
    1786:	31 f0       	breq	.+12     	; 0x1794 <TIMER_voidTimerInit+0x858>
    1788:	8d 85       	ldd	r24, Y+13	; 0x0d
    178a:	9e 85       	ldd	r25, Y+14	; 0x0e
    178c:	88 30       	cpi	r24, 0x08	; 8
    178e:	91 05       	cpc	r25, r1
    1790:	41 f1       	breq	.+80     	; 0x17e2 <TIMER_voidTimerInit+0x8a6>
    1792:	34 c0       	rjmp	.+104    	; 0x17fc <TIMER_voidTimerInit+0x8c0>
		case TIMER2_MODE_NORMAL:			TCCR2|=TIMER2_MODE_NORMAL;Global_u8WaveFormGenerationMode=TIMER2_MODE_NORMAL;break;
    1794:	e5 e4       	ldi	r30, 0x45	; 69
    1796:	f0 e0       	ldi	r31, 0x00	; 0
    1798:	a5 e4       	ldi	r26, 0x45	; 69
    179a:	b0 e0       	ldi	r27, 0x00	; 0
    179c:	8c 91       	ld	r24, X
    179e:	80 83       	st	Z, r24
    17a0:	10 92 0a 01 	sts	0x010A, r1
    17a4:	10 92 09 01 	sts	0x0109, r1
    17a8:	29 c0       	rjmp	.+82     	; 0x17fc <TIMER_voidTimerInit+0x8c0>
		case TIMER2_MODE_CTC:				TCCR2|=TIMER2_MODE_CTC;Global_u8WaveFormGenerationMode=TIMER2_MODE_CTC;break;
    17aa:	a5 e4       	ldi	r26, 0x45	; 69
    17ac:	b0 e0       	ldi	r27, 0x00	; 0
    17ae:	e5 e4       	ldi	r30, 0x45	; 69
    17b0:	f0 e0       	ldi	r31, 0x00	; 0
    17b2:	80 81       	ld	r24, Z
    17b4:	80 64       	ori	r24, 0x40	; 64
    17b6:	8c 93       	st	X, r24
    17b8:	80 e4       	ldi	r24, 0x40	; 64
    17ba:	90 e0       	ldi	r25, 0x00	; 0
    17bc:	90 93 0a 01 	sts	0x010A, r25
    17c0:	80 93 09 01 	sts	0x0109, r24
    17c4:	1b c0       	rjmp	.+54     	; 0x17fc <TIMER_voidTimerInit+0x8c0>
		case TIMER2_MODE_PWM_FAST:			TCCR2|=TIMER2_MODE_PWM_FAST;Global_u8WaveFormGenerationMode=TIMER2_MODE_PWM_FAST;break;
    17c6:	a5 e4       	ldi	r26, 0x45	; 69
    17c8:	b0 e0       	ldi	r27, 0x00	; 0
    17ca:	e5 e4       	ldi	r30, 0x45	; 69
    17cc:	f0 e0       	ldi	r31, 0x00	; 0
    17ce:	80 81       	ld	r24, Z
    17d0:	88 64       	ori	r24, 0x48	; 72
    17d2:	8c 93       	st	X, r24
    17d4:	88 e4       	ldi	r24, 0x48	; 72
    17d6:	90 e0       	ldi	r25, 0x00	; 0
    17d8:	90 93 0a 01 	sts	0x010A, r25
    17dc:	80 93 09 01 	sts	0x0109, r24
    17e0:	0d c0       	rjmp	.+26     	; 0x17fc <TIMER_voidTimerInit+0x8c0>
		case TIMER2_MODE_PWM_PHASE_CORRECT: TCCR2|=TIMER2_MODE_PWM_PHASE_CORRECT;Global_u8WaveFormGenerationMode=TIMER2_MODE_PWM_PHASE_CORRECT;break;
    17e2:	a5 e4       	ldi	r26, 0x45	; 69
    17e4:	b0 e0       	ldi	r27, 0x00	; 0
    17e6:	e5 e4       	ldi	r30, 0x45	; 69
    17e8:	f0 e0       	ldi	r31, 0x00	; 0
    17ea:	80 81       	ld	r24, Z
    17ec:	88 60       	ori	r24, 0x08	; 8
    17ee:	8c 93       	st	X, r24
    17f0:	88 e0       	ldi	r24, 0x08	; 8
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	90 93 0a 01 	sts	0x010A, r25
    17f8:	80 93 09 01 	sts	0x0109, r24
		}

		switch(Add_structTimerCfg->Timer_u8OcBehaviour){
    17fc:	e9 81       	ldd	r30, Y+1	; 0x01
    17fe:	fa 81       	ldd	r31, Y+2	; 0x02
    1800:	27 81       	ldd	r18, Z+7	; 0x07
    1802:	30 85       	ldd	r19, Z+8	; 0x08
    1804:	3c 87       	std	Y+12, r19	; 0x0c
    1806:	2b 87       	std	Y+11, r18	; 0x0b
    1808:	8b 85       	ldd	r24, Y+11	; 0x0b
    180a:	9c 85       	ldd	r25, Y+12	; 0x0c
    180c:	80 31       	cpi	r24, 0x10	; 16
    180e:	91 05       	cpc	r25, r1
    1810:	e1 f0       	breq	.+56     	; 0x184a <TIMER_voidTimerInit+0x90e>
    1812:	2b 85       	ldd	r18, Y+11	; 0x0b
    1814:	3c 85       	ldd	r19, Y+12	; 0x0c
    1816:	21 31       	cpi	r18, 0x11	; 17
    1818:	31 05       	cpc	r19, r1
    181a:	28 f4       	brcc	.+10     	; 0x1826 <TIMER_voidTimerInit+0x8ea>
    181c:	8b 85       	ldd	r24, Y+11	; 0x0b
    181e:	9c 85       	ldd	r25, Y+12	; 0x0c
    1820:	00 97       	sbiw	r24, 0x00	; 0
    1822:	61 f0       	breq	.+24     	; 0x183c <TIMER_voidTimerInit+0x900>
    1824:	29 c0       	rjmp	.+82     	; 0x1878 <TIMER_voidTimerInit+0x93c>
    1826:	2b 85       	ldd	r18, Y+11	; 0x0b
    1828:	3c 85       	ldd	r19, Y+12	; 0x0c
    182a:	20 32       	cpi	r18, 0x20	; 32
    182c:	31 05       	cpc	r19, r1
    182e:	a9 f0       	breq	.+42     	; 0x185a <TIMER_voidTimerInit+0x91e>
    1830:	8b 85       	ldd	r24, Y+11	; 0x0b
    1832:	9c 85       	ldd	r25, Y+12	; 0x0c
    1834:	80 33       	cpi	r24, 0x30	; 48
    1836:	91 05       	cpc	r25, r1
    1838:	c1 f0       	breq	.+48     	; 0x186a <TIMER_voidTimerInit+0x92e>
    183a:	1e c0       	rjmp	.+60     	; 0x1878 <TIMER_voidTimerInit+0x93c>
		case TIMER2_OC2_NO_PWM_NORMAL_OPERATION:TCCR2|=TIMER2_OC2_NO_PWM_NORMAL_OPERATION;break;
    183c:	e5 e4       	ldi	r30, 0x45	; 69
    183e:	f0 e0       	ldi	r31, 0x00	; 0
    1840:	a5 e4       	ldi	r26, 0x45	; 69
    1842:	b0 e0       	ldi	r27, 0x00	; 0
    1844:	8c 91       	ld	r24, X
    1846:	80 83       	st	Z, r24
    1848:	17 c0       	rjmp	.+46     	; 0x1878 <TIMER_voidTimerInit+0x93c>
		case TIMER2_OC2_NO_PWM_TOGGLE_OPERATION:TCCR2|=TIMER2_OC2_NO_PWM_TOGGLE_OPERATION;break;
    184a:	a5 e4       	ldi	r26, 0x45	; 69
    184c:	b0 e0       	ldi	r27, 0x00	; 0
    184e:	e5 e4       	ldi	r30, 0x45	; 69
    1850:	f0 e0       	ldi	r31, 0x00	; 0
    1852:	80 81       	ld	r24, Z
    1854:	80 61       	ori	r24, 0x10	; 16
    1856:	8c 93       	st	X, r24
    1858:	0f c0       	rjmp	.+30     	; 0x1878 <TIMER_voidTimerInit+0x93c>
		case TIMER2_OC2_NO_PWM_CLEAR_OPERATION: TCCR2|=TIMER2_OC2_NO_PWM_CLEAR_OPERATION;break;
    185a:	a5 e4       	ldi	r26, 0x45	; 69
    185c:	b0 e0       	ldi	r27, 0x00	; 0
    185e:	e5 e4       	ldi	r30, 0x45	; 69
    1860:	f0 e0       	ldi	r31, 0x00	; 0
    1862:	80 81       	ld	r24, Z
    1864:	80 62       	ori	r24, 0x20	; 32
    1866:	8c 93       	st	X, r24
    1868:	07 c0       	rjmp	.+14     	; 0x1878 <TIMER_voidTimerInit+0x93c>
		case TIMER2_OC2_NO_PWM_SET_OPERATION:   TCCR2|=TIMER2_OC2_NO_PWM_SET_OPERATION;break;
    186a:	a5 e4       	ldi	r26, 0x45	; 69
    186c:	b0 e0       	ldi	r27, 0x00	; 0
    186e:	e5 e4       	ldi	r30, 0x45	; 69
    1870:	f0 e0       	ldi	r31, 0x00	; 0
    1872:	80 81       	ld	r24, Z
    1874:	80 63       	ori	r24, 0x30	; 48
    1876:	8c 93       	st	X, r24
		}

		switch(Add_structTimerCfg->Timer2_ExtClock){
    1878:	e9 81       	ldd	r30, Y+1	; 0x01
    187a:	fa 81       	ldd	r31, Y+2	; 0x02
    187c:	85 85       	ldd	r24, Z+13	; 0x0d
    187e:	96 85       	ldd	r25, Z+14	; 0x0e
    1880:	88 30       	cpi	r24, 0x08	; 8
    1882:	91 05       	cpc	r25, r1
    1884:	39 f4       	brne	.+14     	; 0x1894 <TIMER_voidTimerInit+0x958>
		case TIMER2_CLOCK_EXTERNAL : ASSR |= TIMER2_CLOCK_EXTERNAL ; break;
    1886:	a2 e4       	ldi	r26, 0x42	; 66
    1888:	b0 e0       	ldi	r27, 0x00	; 0
    188a:	e2 e4       	ldi	r30, 0x42	; 66
    188c:	f0 e0       	ldi	r31, 0x00	; 0
    188e:	80 81       	ld	r24, Z
    1890:	88 60       	ori	r24, 0x08	; 8
    1892:	8c 93       	st	X, r24
		}
		switch(Add_structTimerCfg->Timer_u8ClockSelect){
    1894:	e9 81       	ldd	r30, Y+1	; 0x01
    1896:	fa 81       	ldd	r31, Y+2	; 0x02
    1898:	25 81       	ldd	r18, Z+5	; 0x05
    189a:	36 81       	ldd	r19, Z+6	; 0x06
    189c:	3a 87       	std	Y+10, r19	; 0x0a
    189e:	29 87       	std	Y+9, r18	; 0x09
    18a0:	89 85       	ldd	r24, Y+9	; 0x09
    18a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    18a4:	82 30       	cpi	r24, 0x02	; 2
    18a6:	91 05       	cpc	r25, r1
    18a8:	71 f1       	breq	.+92     	; 0x1906 <TIMER_voidTimerInit+0x9ca>
    18aa:	29 85       	ldd	r18, Y+9	; 0x09
    18ac:	3a 85       	ldd	r19, Y+10	; 0x0a
    18ae:	23 30       	cpi	r18, 0x03	; 3
    18b0:	31 05       	cpc	r19, r1
    18b2:	50 f4       	brcc	.+20     	; 0x18c8 <TIMER_voidTimerInit+0x98c>
    18b4:	89 85       	ldd	r24, Y+9	; 0x09
    18b6:	9a 85       	ldd	r25, Y+10	; 0x0a
    18b8:	00 97       	sbiw	r24, 0x00	; 0
    18ba:	b1 f0       	breq	.+44     	; 0x18e8 <TIMER_voidTimerInit+0x9ac>
    18bc:	29 85       	ldd	r18, Y+9	; 0x09
    18be:	3a 85       	ldd	r19, Y+10	; 0x0a
    18c0:	21 30       	cpi	r18, 0x01	; 1
    18c2:	31 05       	cpc	r19, r1
    18c4:	c1 f0       	breq	.+48     	; 0x18f6 <TIMER_voidTimerInit+0x9ba>
    18c6:	56 c0       	rjmp	.+172    	; 0x1974 <TIMER_voidTimerInit+0xa38>
    18c8:	89 85       	ldd	r24, Y+9	; 0x09
    18ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    18cc:	84 30       	cpi	r24, 0x04	; 4
    18ce:	91 05       	cpc	r25, r1
    18d0:	b1 f1       	breq	.+108    	; 0x193e <TIMER_voidTimerInit+0xa02>
    18d2:	29 85       	ldd	r18, Y+9	; 0x09
    18d4:	3a 85       	ldd	r19, Y+10	; 0x0a
    18d6:	24 30       	cpi	r18, 0x04	; 4
    18d8:	31 05       	cpc	r19, r1
    18da:	18 f1       	brcs	.+70     	; 0x1922 <TIMER_voidTimerInit+0x9e6>
    18dc:	89 85       	ldd	r24, Y+9	; 0x09
    18de:	9a 85       	ldd	r25, Y+10	; 0x0a
    18e0:	85 30       	cpi	r24, 0x05	; 5
    18e2:	91 05       	cpc	r25, r1
    18e4:	d1 f1       	breq	.+116    	; 0x195a <TIMER_voidTimerInit+0xa1e>
    18e6:	46 c0       	rjmp	.+140    	; 0x1974 <TIMER_voidTimerInit+0xa38>
		// External ClocK

		// Internal Clock
		case TIMER2_CLOCK_NO_CLOCK_SOURCE : TCCR2|=TIMER2_CLOCK_NO_CLOCK_SOURCE ; break;
    18e8:	e5 e4       	ldi	r30, 0x45	; 69
    18ea:	f0 e0       	ldi	r31, 0x00	; 0
    18ec:	a5 e4       	ldi	r26, 0x45	; 69
    18ee:	b0 e0       	ldi	r27, 0x00	; 0
    18f0:	8c 91       	ld	r24, X
    18f2:	80 83       	st	Z, r24
    18f4:	3f c0       	rjmp	.+126    	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER2_CLOCK_NO_PRESCALLING  : TCCR2|=TIMER2_CLOCK_NO_PRESCALLING  ; break;
    18f6:	a5 e4       	ldi	r26, 0x45	; 69
    18f8:	b0 e0       	ldi	r27, 0x00	; 0
    18fa:	e5 e4       	ldi	r30, 0x45	; 69
    18fc:	f0 e0       	ldi	r31, 0x00	; 0
    18fe:	80 81       	ld	r24, Z
    1900:	81 60       	ori	r24, 0x01	; 1
    1902:	8c 93       	st	X, r24
    1904:	37 c0       	rjmp	.+110    	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER2_CLOCK_PRESCALLING_8   : TCCR2|=TIMER2_CLOCK_PRESCALLING_8;Global_u16TimerClockPrescalerValue=8; break;
    1906:	a5 e4       	ldi	r26, 0x45	; 69
    1908:	b0 e0       	ldi	r27, 0x00	; 0
    190a:	e5 e4       	ldi	r30, 0x45	; 69
    190c:	f0 e0       	ldi	r31, 0x00	; 0
    190e:	80 81       	ld	r24, Z
    1910:	82 60       	ori	r24, 0x02	; 2
    1912:	8c 93       	st	X, r24
    1914:	88 e0       	ldi	r24, 0x08	; 8
    1916:	90 e0       	ldi	r25, 0x00	; 0
    1918:	90 93 fd 00 	sts	0x00FD, r25
    191c:	80 93 fc 00 	sts	0x00FC, r24
    1920:	29 c0       	rjmp	.+82     	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER2_CLOCK_PRESCALLING_64  : TCCR2|=TIMER2_CLOCK_PRESCALLING_64;Global_u16TimerClockPrescalerValue=64; break;
    1922:	a5 e4       	ldi	r26, 0x45	; 69
    1924:	b0 e0       	ldi	r27, 0x00	; 0
    1926:	e5 e4       	ldi	r30, 0x45	; 69
    1928:	f0 e0       	ldi	r31, 0x00	; 0
    192a:	80 81       	ld	r24, Z
    192c:	83 60       	ori	r24, 0x03	; 3
    192e:	8c 93       	st	X, r24
    1930:	80 e4       	ldi	r24, 0x40	; 64
    1932:	90 e0       	ldi	r25, 0x00	; 0
    1934:	90 93 fd 00 	sts	0x00FD, r25
    1938:	80 93 fc 00 	sts	0x00FC, r24
    193c:	1b c0       	rjmp	.+54     	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER2_CLOCK_PRESCALLING_256 : TCCR2|=TIMER2_CLOCK_PRESCALLING_256;Global_u16TimerClockPrescalerValue=128;break;
    193e:	a5 e4       	ldi	r26, 0x45	; 69
    1940:	b0 e0       	ldi	r27, 0x00	; 0
    1942:	e5 e4       	ldi	r30, 0x45	; 69
    1944:	f0 e0       	ldi	r31, 0x00	; 0
    1946:	80 81       	ld	r24, Z
    1948:	84 60       	ori	r24, 0x04	; 4
    194a:	8c 93       	st	X, r24
    194c:	80 e8       	ldi	r24, 0x80	; 128
    194e:	90 e0       	ldi	r25, 0x00	; 0
    1950:	90 93 fd 00 	sts	0x00FD, r25
    1954:	80 93 fc 00 	sts	0x00FC, r24
    1958:	0d c0       	rjmp	.+26     	; 0x1974 <TIMER_voidTimerInit+0xa38>
		case TIMER2_CLOCK_PRESCALLING_1024: TCCR2|=TIMER2_CLOCK_PRESCALLING_1024;Global_u16TimerClockPrescalerValue=1024;break;
    195a:	a5 e4       	ldi	r26, 0x45	; 69
    195c:	b0 e0       	ldi	r27, 0x00	; 0
    195e:	e5 e4       	ldi	r30, 0x45	; 69
    1960:	f0 e0       	ldi	r31, 0x00	; 0
    1962:	80 81       	ld	r24, Z
    1964:	85 60       	ori	r24, 0x05	; 5
    1966:	8c 93       	st	X, r24
    1968:	80 e0       	ldi	r24, 0x00	; 0
    196a:	94 e0       	ldi	r25, 0x04	; 4
    196c:	90 93 fd 00 	sts	0x00FD, r25
    1970:	80 93 fc 00 	sts	0x00FC, r24
		}
	}
		switch(Add_structTimerCfg->Timer_Interrupt){
    1974:	e9 81       	ldd	r30, Y+1	; 0x01
    1976:	fa 81       	ldd	r31, Y+2	; 0x02
    1978:	83 85       	ldd	r24, Z+11	; 0x0b
    197a:	94 85       	ldd	r25, Z+12	; 0x0c
    197c:	81 30       	cpi	r24, 0x01	; 1
    197e:	91 05       	cpc	r25, r1
    1980:	09 f0       	breq	.+2      	; 0x1984 <TIMER_voidTimerInit+0xa48>
    1982:	52 c0       	rjmp	.+164    	; 0x1a28 <TIMER_voidTimerInit+0xaec>

		case TIMER_INTERRUPT_ON:
		switch(Add_structTimerCfg->Timer_u8TimerNo){
    1984:	e9 81       	ldd	r30, Y+1	; 0x01
    1986:	fa 81       	ldd	r31, Y+2	; 0x02
    1988:	80 81       	ld	r24, Z
    198a:	83 70       	andi	r24, 0x03	; 3
    198c:	28 2f       	mov	r18, r24
    198e:	30 e0       	ldi	r19, 0x00	; 0
    1990:	38 87       	std	Y+8, r19	; 0x08
    1992:	2f 83       	std	Y+7, r18	; 0x07
    1994:	8f 81       	ldd	r24, Y+7	; 0x07
    1996:	98 85       	ldd	r25, Y+8	; 0x08
    1998:	00 97       	sbiw	r24, 0x00	; 0
    199a:	31 f0       	breq	.+12     	; 0x19a8 <TIMER_voidTimerInit+0xa6c>
    199c:	2f 81       	ldd	r18, Y+7	; 0x07
    199e:	38 85       	ldd	r19, Y+8	; 0x08
    19a0:	22 30       	cpi	r18, 0x02	; 2
    19a2:	31 05       	cpc	r19, r1
    19a4:	11 f1       	breq	.+68     	; 0x19ea <TIMER_voidTimerInit+0xaae>
    19a6:	40 c0       	rjmp	.+128    	; 0x1a28 <TIMER_voidTimerInit+0xaec>
		case TIMER_NO_TIMER0:
		switch(Add_structTimerCfg->Timer_u8WaveFormGenerationMode){
    19a8:	e9 81       	ldd	r30, Y+1	; 0x01
    19aa:	fa 81       	ldd	r31, Y+2	; 0x02
    19ac:	83 81       	ldd	r24, Z+3	; 0x03
    19ae:	94 81       	ldd	r25, Z+4	; 0x04
    19b0:	9e 83       	std	Y+6, r25	; 0x06
    19b2:	8d 83       	std	Y+5, r24	; 0x05
    19b4:	2d 81       	ldd	r18, Y+5	; 0x05
    19b6:	3e 81       	ldd	r19, Y+6	; 0x06
    19b8:	21 15       	cp	r18, r1
    19ba:	31 05       	cpc	r19, r1
    19bc:	31 f0       	breq	.+12     	; 0x19ca <TIMER_voidTimerInit+0xa8e>
    19be:	8d 81       	ldd	r24, Y+5	; 0x05
    19c0:	9e 81       	ldd	r25, Y+6	; 0x06
    19c2:	80 34       	cpi	r24, 0x40	; 64
    19c4:	91 05       	cpc	r25, r1
    19c6:	49 f0       	breq	.+18     	; 0x19da <TIMER_voidTimerInit+0xa9e>
    19c8:	2f c0       	rjmp	.+94     	; 0x1a28 <TIMER_voidTimerInit+0xaec>
			case TIMER0_MODE_NORMAL : TIMSK|=TIMER0_OVER_FLOW_PIE_INTERRUPT_ON; break;
    19ca:	a9 e5       	ldi	r26, 0x59	; 89
    19cc:	b0 e0       	ldi	r27, 0x00	; 0
    19ce:	e9 e5       	ldi	r30, 0x59	; 89
    19d0:	f0 e0       	ldi	r31, 0x00	; 0
    19d2:	80 81       	ld	r24, Z
    19d4:	81 60       	ori	r24, 0x01	; 1
    19d6:	8c 93       	st	X, r24
    19d8:	27 c0       	rjmp	.+78     	; 0x1a28 <TIMER_voidTimerInit+0xaec>
			case TIMER0_MODE_CTC    : TIMSK|=TIMER0_COMAPARE_MATCH_PIE_INTERRUPT_ON; break;
    19da:	a9 e5       	ldi	r26, 0x59	; 89
    19dc:	b0 e0       	ldi	r27, 0x00	; 0
    19de:	e9 e5       	ldi	r30, 0x59	; 89
    19e0:	f0 e0       	ldi	r31, 0x00	; 0
    19e2:	80 81       	ld	r24, Z
    19e4:	82 60       	ori	r24, 0x02	; 2
    19e6:	8c 93       	st	X, r24
    19e8:	1f c0       	rjmp	.+62     	; 0x1a28 <TIMER_voidTimerInit+0xaec>
//			case TIMER1_MODE_NORMAL : TIMSK|=TIMER1_OVER_FLOW_PIE_INTERRUPT_ON; break;
//			case TIMER1_MODE_CTC    : TIMSK|=TIMER1_COMAPARE_MATCH_PIE_INTERRUPT_ON; break;
//		}
		break;
		case TIMER_NO_TIMER2:
		switch(Add_structTimerCfg->Timer_u8WaveFormGenerationMode){
    19ea:	e9 81       	ldd	r30, Y+1	; 0x01
    19ec:	fa 81       	ldd	r31, Y+2	; 0x02
    19ee:	23 81       	ldd	r18, Z+3	; 0x03
    19f0:	34 81       	ldd	r19, Z+4	; 0x04
    19f2:	3c 83       	std	Y+4, r19	; 0x04
    19f4:	2b 83       	std	Y+3, r18	; 0x03
    19f6:	8b 81       	ldd	r24, Y+3	; 0x03
    19f8:	9c 81       	ldd	r25, Y+4	; 0x04
    19fa:	00 97       	sbiw	r24, 0x00	; 0
    19fc:	31 f0       	breq	.+12     	; 0x1a0a <TIMER_voidTimerInit+0xace>
    19fe:	2b 81       	ldd	r18, Y+3	; 0x03
    1a00:	3c 81       	ldd	r19, Y+4	; 0x04
    1a02:	20 34       	cpi	r18, 0x40	; 64
    1a04:	31 05       	cpc	r19, r1
    1a06:	49 f0       	breq	.+18     	; 0x1a1a <TIMER_voidTimerInit+0xade>
    1a08:	0f c0       	rjmp	.+30     	; 0x1a28 <TIMER_voidTimerInit+0xaec>
			case TIMER2_MODE_NORMAL : TIMSK|=TIMER2_OVER_FLOW_PIE_INTERRUPT_ON; break;
    1a0a:	a9 e5       	ldi	r26, 0x59	; 89
    1a0c:	b0 e0       	ldi	r27, 0x00	; 0
    1a0e:	e9 e5       	ldi	r30, 0x59	; 89
    1a10:	f0 e0       	ldi	r31, 0x00	; 0
    1a12:	80 81       	ld	r24, Z
    1a14:	81 60       	ori	r24, 0x01	; 1
    1a16:	8c 93       	st	X, r24
    1a18:	07 c0       	rjmp	.+14     	; 0x1a28 <TIMER_voidTimerInit+0xaec>
			case TIMER2_MODE_CTC    : TIMSK|=TIMER2_COMAPARE_MATCH_PIE_INTERRUPT_ON; break;
    1a1a:	a9 e5       	ldi	r26, 0x59	; 89
    1a1c:	b0 e0       	ldi	r27, 0x00	; 0
    1a1e:	e9 e5       	ldi	r30, 0x59	; 89
    1a20:	f0 e0       	ldi	r31, 0x00	; 0
    1a22:	80 81       	ld	r24, Z
    1a24:	82 60       	ori	r24, 0x02	; 2
    1a26:	8c 93       	st	X, r24
		break;

		}
		break;
}
}
    1a28:	a6 96       	adiw	r28, 0x26	; 38
    1a2a:	0f b6       	in	r0, 0x3f	; 63
    1a2c:	f8 94       	cli
    1a2e:	de bf       	out	0x3e, r29	; 62
    1a30:	0f be       	out	0x3f, r0	; 63
    1a32:	cd bf       	out	0x3d, r28	; 61
    1a34:	cf 91       	pop	r28
    1a36:	df 91       	pop	r29
    1a38:	08 95       	ret

00001a3a <TIMER_voidPwmOn>:
//			}
//		}
//		 break;
//	}
//}
void TIMER_voidPwmOn(Timer_structTimerCfg*Add_structTimerCfg,u16 Copy_u8DuttyValue){
    1a3a:	df 93       	push	r29
    1a3c:	cf 93       	push	r28
    1a3e:	cd b7       	in	r28, 0x3d	; 61
    1a40:	de b7       	in	r29, 0x3e	; 62
    1a42:	28 97       	sbiw	r28, 0x08	; 8
    1a44:	0f b6       	in	r0, 0x3f	; 63
    1a46:	f8 94       	cli
    1a48:	de bf       	out	0x3e, r29	; 62
    1a4a:	0f be       	out	0x3f, r0	; 63
    1a4c:	cd bf       	out	0x3d, r28	; 61
    1a4e:	9a 83       	std	Y+2, r25	; 0x02
    1a50:	89 83       	std	Y+1, r24	; 0x01
    1a52:	7c 83       	std	Y+4, r23	; 0x04
    1a54:	6b 83       	std	Y+3, r22	; 0x03
switch(Add_structTimerCfg->Timer_u8TimerNo){
    1a56:	e9 81       	ldd	r30, Y+1	; 0x01
    1a58:	fa 81       	ldd	r31, Y+2	; 0x02
    1a5a:	80 81       	ld	r24, Z
    1a5c:	83 70       	andi	r24, 0x03	; 3
    1a5e:	28 2f       	mov	r18, r24
    1a60:	30 e0       	ldi	r19, 0x00	; 0
    1a62:	38 87       	std	Y+8, r19	; 0x08
    1a64:	2f 83       	std	Y+7, r18	; 0x07
    1a66:	8f 81       	ldd	r24, Y+7	; 0x07
    1a68:	98 85       	ldd	r25, Y+8	; 0x08
    1a6a:	00 97       	sbiw	r24, 0x00	; 0
    1a6c:	31 f0       	breq	.+12     	; 0x1a7a <TIMER_voidPwmOn+0x40>
    1a6e:	2f 81       	ldd	r18, Y+7	; 0x07
    1a70:	38 85       	ldd	r19, Y+8	; 0x08
    1a72:	21 30       	cpi	r18, 0x01	; 1
    1a74:	31 05       	cpc	r19, r1
    1a76:	31 f0       	breq	.+12     	; 0x1a84 <TIMER_voidPwmOn+0x4a>
    1a78:	46 c0       	rjmp	.+140    	; 0x1b06 <TIMER_voidPwmOn+0xcc>
case TIMER_NO_TIMER0: OCR0 = Copy_u8DuttyValue;break;
    1a7a:	ec e5       	ldi	r30, 0x5C	; 92
    1a7c:	f0 e0       	ldi	r31, 0x00	; 0
    1a7e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a80:	80 83       	st	Z, r24
    1a82:	41 c0       	rjmp	.+130    	; 0x1b06 <TIMER_voidPwmOn+0xcc>
//	switch(Add_structTimerCfg->Timer_u8OcBehaviour){
//	case TIMER0_OC0_PWM_SET_OPERATION:OCR0 = (TIMER0_TOP_VALUE-Copy_u8DuttyValue)*TIMER0_TOP_VALUE/100.0;break;
//	case TIMER0_OC0_PWM_CLEAR_OPERATION:OCR0 = Copy_u8DuttyValue*TIMER0_TOP_VALUE/100.0;break;
//break;
case TIMER_NO_TIMER1:
	switch(Add_structTimerCfg->Timer_u8OcBehaviour){
    1a84:	e9 81       	ldd	r30, Y+1	; 0x01
    1a86:	fa 81       	ldd	r31, Y+2	; 0x02
    1a88:	87 81       	ldd	r24, Z+7	; 0x07
    1a8a:	90 85       	ldd	r25, Z+8	; 0x08
    1a8c:	9e 83       	std	Y+6, r25	; 0x06
    1a8e:	8d 83       	std	Y+5, r24	; 0x05
    1a90:	2d 81       	ldd	r18, Y+5	; 0x05
    1a92:	3e 81       	ldd	r19, Y+6	; 0x06
    1a94:	80 e3       	ldi	r24, 0x30	; 48
    1a96:	20 30       	cpi	r18, 0x00	; 0
    1a98:	38 07       	cpc	r19, r24
    1a9a:	d1 f0       	breq	.+52     	; 0x1ad0 <TIMER_voidPwmOn+0x96>
    1a9c:	2d 81       	ldd	r18, Y+5	; 0x05
    1a9e:	3e 81       	ldd	r19, Y+6	; 0x06
    1aa0:	80 e3       	ldi	r24, 0x30	; 48
    1aa2:	21 30       	cpi	r18, 0x01	; 1
    1aa4:	38 07       	cpc	r19, r24
    1aa6:	38 f4       	brcc	.+14     	; 0x1ab6 <TIMER_voidPwmOn+0x7c>
    1aa8:	2d 81       	ldd	r18, Y+5	; 0x05
    1aaa:	3e 81       	ldd	r19, Y+6	; 0x06
    1aac:	80 e2       	ldi	r24, 0x20	; 32
    1aae:	20 30       	cpi	r18, 0x00	; 0
    1ab0:	38 07       	cpc	r19, r24
    1ab2:	a9 f0       	breq	.+42     	; 0x1ade <TIMER_voidPwmOn+0xa4>
    1ab4:	28 c0       	rjmp	.+80     	; 0x1b06 <TIMER_voidPwmOn+0xcc>
    1ab6:	2d 81       	ldd	r18, Y+5	; 0x05
    1ab8:	3e 81       	ldd	r19, Y+6	; 0x06
    1aba:	80 e8       	ldi	r24, 0x80	; 128
    1abc:	20 30       	cpi	r18, 0x00	; 0
    1abe:	38 07       	cpc	r19, r24
    1ac0:	e1 f0       	breq	.+56     	; 0x1afa <TIMER_voidPwmOn+0xc0>
    1ac2:	2d 81       	ldd	r18, Y+5	; 0x05
    1ac4:	3e 81       	ldd	r19, Y+6	; 0x06
    1ac6:	80 ec       	ldi	r24, 0xC0	; 192
    1ac8:	20 30       	cpi	r18, 0x00	; 0
    1aca:	38 07       	cpc	r19, r24
    1acc:	79 f0       	breq	.+30     	; 0x1aec <TIMER_voidPwmOn+0xb2>
    1ace:	1b c0       	rjmp	.+54     	; 0x1b06 <TIMER_voidPwmOn+0xcc>
	case TIMER1_CHANNEL_B_OC1_PWM_SET_OPERATION:OCR1B=Copy_u8DuttyValue;break;
    1ad0:	e8 e4       	ldi	r30, 0x48	; 72
    1ad2:	f0 e0       	ldi	r31, 0x00	; 0
    1ad4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad6:	9c 81       	ldd	r25, Y+4	; 0x04
    1ad8:	91 83       	std	Z+1, r25	; 0x01
    1ada:	80 83       	st	Z, r24
    1adc:	14 c0       	rjmp	.+40     	; 0x1b06 <TIMER_voidPwmOn+0xcc>
	case TIMER1_CHANNEL_B_OC1_PWM_CLEAR_OPERATION:OCR1B=Copy_u8DuttyValue;break;
    1ade:	e8 e4       	ldi	r30, 0x48	; 72
    1ae0:	f0 e0       	ldi	r31, 0x00	; 0
    1ae2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ae4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ae6:	91 83       	std	Z+1, r25	; 0x01
    1ae8:	80 83       	st	Z, r24
    1aea:	0d c0       	rjmp	.+26     	; 0x1b06 <TIMER_voidPwmOn+0xcc>
	case TIMER1_CHANNEL_A_OC1_PWM_SET_OPERATION:OCR1A=Copy_u8DuttyValue;break;
    1aec:	ea e4       	ldi	r30, 0x4A	; 74
    1aee:	f0 e0       	ldi	r31, 0x00	; 0
    1af0:	8b 81       	ldd	r24, Y+3	; 0x03
    1af2:	9c 81       	ldd	r25, Y+4	; 0x04
    1af4:	91 83       	std	Z+1, r25	; 0x01
    1af6:	80 83       	st	Z, r24
    1af8:	06 c0       	rjmp	.+12     	; 0x1b06 <TIMER_voidPwmOn+0xcc>
	case TIMER1_CHANNEL_A_OC1_PWM_CLEAR_OPERATION:OCR1A=Copy_u8DuttyValue;break;
    1afa:	ea e4       	ldi	r30, 0x4A	; 74
    1afc:	f0 e0       	ldi	r31, 0x00	; 0
    1afe:	8b 81       	ldd	r24, Y+3	; 0x03
    1b00:	9c 81       	ldd	r25, Y+4	; 0x04
    1b02:	91 83       	std	Z+1, r25	; 0x01
    1b04:	80 83       	st	Z, r24
//	case TIMER1_CHANNEL_A_OC1_PWM_SET_OPERATION:OCR1A=(TIMER1_TOP_VALUE-Copy_u8DuttyValue)*TIMER1_TOP_VALUE/100.0;break;
//	case TIMER1_CHANNEL_A_OC1_PWM_CLEAR_OPERATION:OCR1A=Copy_u8DuttyValue*TIMER1_TOP_VALUE/100.0;break;
	}
break;
}
}
    1b06:	28 96       	adiw	r28, 0x08	; 8
    1b08:	0f b6       	in	r0, 0x3f	; 63
    1b0a:	f8 94       	cli
    1b0c:	de bf       	out	0x3e, r29	; 62
    1b0e:	0f be       	out	0x3f, r0	; 63
    1b10:	cd bf       	out	0x3d, r28	; 61
    1b12:	cf 91       	pop	r28
    1b14:	df 91       	pop	r29
    1b16:	08 95       	ret

00001b18 <TIMER_voidTimer1SetTopValue>:
void TIMER_voidTimer1SetTopValue(Timer_structTimerCfg*Add_structTimerCfg,u16 Copy_u8Timer1TopValue){
    1b18:	df 93       	push	r29
    1b1a:	cf 93       	push	r28
    1b1c:	00 d0       	rcall	.+0      	; 0x1b1e <TIMER_voidTimer1SetTopValue+0x6>
    1b1e:	00 d0       	rcall	.+0      	; 0x1b20 <TIMER_voidTimer1SetTopValue+0x8>
    1b20:	cd b7       	in	r28, 0x3d	; 61
    1b22:	de b7       	in	r29, 0x3e	; 62
    1b24:	9a 83       	std	Y+2, r25	; 0x02
    1b26:	89 83       	std	Y+1, r24	; 0x01
    1b28:	7c 83       	std	Y+4, r23	; 0x04
    1b2a:	6b 83       	std	Y+3, r22	; 0x03
	if (Add_structTimerCfg->Timer_u8TimerNo == TIMER_NO_TIMER1)
    1b2c:	e9 81       	ldd	r30, Y+1	; 0x01
    1b2e:	fa 81       	ldd	r31, Y+2	; 0x02
    1b30:	80 81       	ld	r24, Z
    1b32:	83 70       	andi	r24, 0x03	; 3
    1b34:	81 30       	cpi	r24, 0x01	; 1
    1b36:	31 f4       	brne	.+12     	; 0x1b44 <TIMER_voidTimer1SetTopValue+0x2c>
		ICR1=Copy_u8Timer1TopValue;
    1b38:	e6 e4       	ldi	r30, 0x46	; 70
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b3e:	9c 81       	ldd	r25, Y+4	; 0x04
    1b40:	91 83       	std	Z+1, r25	; 0x01
    1b42:	80 83       	st	Z, r24
}
    1b44:	0f 90       	pop	r0
    1b46:	0f 90       	pop	r0
    1b48:	0f 90       	pop	r0
    1b4a:	0f 90       	pop	r0
    1b4c:	cf 91       	pop	r28
    1b4e:	df 91       	pop	r29
    1b50:	08 95       	ret

00001b52 <TIMER_voidCTCcfg>:

void TIMER_voidCTCcfg (Timer_structTimerCfg*Add_structTimerCfg,u16 Copy_u16OcrVal){
    1b52:	df 93       	push	r29
    1b54:	cf 93       	push	r28
    1b56:	cd b7       	in	r28, 0x3d	; 61
    1b58:	de b7       	in	r29, 0x3e	; 62
    1b5a:	28 97       	sbiw	r28, 0x08	; 8
    1b5c:	0f b6       	in	r0, 0x3f	; 63
    1b5e:	f8 94       	cli
    1b60:	de bf       	out	0x3e, r29	; 62
    1b62:	0f be       	out	0x3f, r0	; 63
    1b64:	cd bf       	out	0x3d, r28	; 61
    1b66:	9a 83       	std	Y+2, r25	; 0x02
    1b68:	89 83       	std	Y+1, r24	; 0x01
    1b6a:	7c 83       	std	Y+4, r23	; 0x04
    1b6c:	6b 83       	std	Y+3, r22	; 0x03
	switch(Add_structTimerCfg->Timer_u8TimerNo){
    1b6e:	e9 81       	ldd	r30, Y+1	; 0x01
    1b70:	fa 81       	ldd	r31, Y+2	; 0x02
    1b72:	80 81       	ld	r24, Z
    1b74:	83 70       	andi	r24, 0x03	; 3
    1b76:	28 2f       	mov	r18, r24
    1b78:	30 e0       	ldi	r19, 0x00	; 0
    1b7a:	38 87       	std	Y+8, r19	; 0x08
    1b7c:	2f 83       	std	Y+7, r18	; 0x07
    1b7e:	8f 81       	ldd	r24, Y+7	; 0x07
    1b80:	98 85       	ldd	r25, Y+8	; 0x08
    1b82:	81 30       	cpi	r24, 0x01	; 1
    1b84:	91 05       	cpc	r25, r1
    1b86:	71 f0       	breq	.+28     	; 0x1ba4 <TIMER_voidCTCcfg+0x52>
    1b88:	2f 81       	ldd	r18, Y+7	; 0x07
    1b8a:	38 85       	ldd	r19, Y+8	; 0x08
    1b8c:	22 30       	cpi	r18, 0x02	; 2
    1b8e:	31 05       	cpc	r19, r1
    1b90:	39 f1       	breq	.+78     	; 0x1be0 <TIMER_voidCTCcfg+0x8e>
    1b92:	8f 81       	ldd	r24, Y+7	; 0x07
    1b94:	98 85       	ldd	r25, Y+8	; 0x08
    1b96:	00 97       	sbiw	r24, 0x00	; 0
    1b98:	39 f5       	brne	.+78     	; 0x1be8 <TIMER_voidCTCcfg+0x96>
	case TIMER_NO_TIMER0 : OCR0 = Copy_u16OcrVal;break;
    1b9a:	ec e5       	ldi	r30, 0x5C	; 92
    1b9c:	f0 e0       	ldi	r31, 0x00	; 0
    1b9e:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba0:	80 83       	st	Z, r24
    1ba2:	22 c0       	rjmp	.+68     	; 0x1be8 <TIMER_voidCTCcfg+0x96>
	case TIMER_NO_TIMER1 : switch (Add_structTimerCfg->Timer1_u8Channel){
    1ba4:	e9 81       	ldd	r30, Y+1	; 0x01
    1ba6:	fa 81       	ldd	r31, Y+2	; 0x02
    1ba8:	21 85       	ldd	r18, Z+9	; 0x09
    1baa:	32 85       	ldd	r19, Z+10	; 0x0a
    1bac:	3e 83       	std	Y+6, r19	; 0x06
    1bae:	2d 83       	std	Y+5, r18	; 0x05
    1bb0:	8d 81       	ldd	r24, Y+5	; 0x05
    1bb2:	9e 81       	ldd	r25, Y+6	; 0x06
    1bb4:	00 97       	sbiw	r24, 0x00	; 0
    1bb6:	31 f0       	breq	.+12     	; 0x1bc4 <TIMER_voidCTCcfg+0x72>
    1bb8:	2d 81       	ldd	r18, Y+5	; 0x05
    1bba:	3e 81       	ldd	r19, Y+6	; 0x06
    1bbc:	21 30       	cpi	r18, 0x01	; 1
    1bbe:	31 05       	cpc	r19, r1
    1bc0:	41 f0       	breq	.+16     	; 0x1bd2 <TIMER_voidCTCcfg+0x80>
    1bc2:	12 c0       	rjmp	.+36     	; 0x1be8 <TIMER_voidCTCcfg+0x96>
							case TIMER1_CHANNEL_A:
							OCR1A = Copy_u16OcrVal;break;
    1bc4:	ea e4       	ldi	r30, 0x4A	; 74
    1bc6:	f0 e0       	ldi	r31, 0x00	; 0
    1bc8:	8b 81       	ldd	r24, Y+3	; 0x03
    1bca:	9c 81       	ldd	r25, Y+4	; 0x04
    1bcc:	91 83       	std	Z+1, r25	; 0x01
    1bce:	80 83       	st	Z, r24
    1bd0:	0b c0       	rjmp	.+22     	; 0x1be8 <TIMER_voidCTCcfg+0x96>
							case TIMER1_CHANNEL_B:
							OCR1B = Copy_u16OcrVal;break;
    1bd2:	e8 e4       	ldi	r30, 0x48	; 72
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	8b 81       	ldd	r24, Y+3	; 0x03
    1bd8:	9c 81       	ldd	r25, Y+4	; 0x04
    1bda:	91 83       	std	Z+1, r25	; 0x01
    1bdc:	80 83       	st	Z, r24
    1bde:	04 c0       	rjmp	.+8      	; 0x1be8 <TIMER_voidCTCcfg+0x96>
							}break;
	case TIMER_NO_TIMER2 : OCR2 = Copy_u16OcrVal;break;
    1be0:	e3 e4       	ldi	r30, 0x43	; 67
    1be2:	f0 e0       	ldi	r31, 0x00	; 0
    1be4:	8b 81       	ldd	r24, Y+3	; 0x03
    1be6:	80 83       	st	Z, r24
	}
}
    1be8:	28 96       	adiw	r28, 0x08	; 8
    1bea:	0f b6       	in	r0, 0x3f	; 63
    1bec:	f8 94       	cli
    1bee:	de bf       	out	0x3e, r29	; 62
    1bf0:	0f be       	out	0x3f, r0	; 63
    1bf2:	cd bf       	out	0x3d, r28	; 61
    1bf4:	cf 91       	pop	r28
    1bf6:	df 91       	pop	r29
    1bf8:	08 95       	ret

00001bfa <SPI_voidInit>:
/* PARAMETERS: Pointer that carries address of   */
/* configuration struct that user need           */                                       //
/* RETURN: No Return                             */
/*************************************************/

void SPI_voidInit(SPI_sructCfg*Add_sructSPIcfg){
    1bfa:	df 93       	push	r29
    1bfc:	cf 93       	push	r28
    1bfe:	cd b7       	in	r28, 0x3d	; 61
    1c00:	de b7       	in	r29, 0x3e	; 62
    1c02:	2c 97       	sbiw	r28, 0x0c	; 12
    1c04:	0f b6       	in	r0, 0x3f	; 63
    1c06:	f8 94       	cli
    1c08:	de bf       	out	0x3e, r29	; 62
    1c0a:	0f be       	out	0x3f, r0	; 63
    1c0c:	cd bf       	out	0x3d, r28	; 61
    1c0e:	9a 83       	std	Y+2, r25	; 0x02
    1c10:	89 83       	std	Y+1, r24	; 0x01
	switch(Add_sructSPIcfg->SPI_u8SelectMasterSlave){
    1c12:	e9 81       	ldd	r30, Y+1	; 0x01
    1c14:	fa 81       	ldd	r31, Y+2	; 0x02
    1c16:	80 81       	ld	r24, Z
    1c18:	28 2f       	mov	r18, r24
    1c1a:	30 e0       	ldi	r19, 0x00	; 0
    1c1c:	3c 87       	std	Y+12, r19	; 0x0c
    1c1e:	2b 87       	std	Y+11, r18	; 0x0b
    1c20:	8b 85       	ldd	r24, Y+11	; 0x0b
    1c22:	9c 85       	ldd	r25, Y+12	; 0x0c
    1c24:	00 97       	sbiw	r24, 0x00	; 0
    1c26:	09 f4       	brne	.+2      	; 0x1c2a <SPI_voidInit+0x30>
    1c28:	4d c0       	rjmp	.+154    	; 0x1cc4 <SPI_voidInit+0xca>
    1c2a:	2b 85       	ldd	r18, Y+11	; 0x0b
    1c2c:	3c 85       	ldd	r19, Y+12	; 0x0c
    1c2e:	20 31       	cpi	r18, 0x10	; 16
    1c30:	31 05       	cpc	r19, r1
    1c32:	09 f0       	breq	.+2      	; 0x1c36 <SPI_voidInit+0x3c>
    1c34:	4d c0       	rjmp	.+154    	; 0x1cd0 <SPI_voidInit+0xd6>
	case SPI_SELECT_MASTER:
		SPCR|= SPI_SELECT_MASTER;
    1c36:	ad e2       	ldi	r26, 0x2D	; 45
    1c38:	b0 e0       	ldi	r27, 0x00	; 0
    1c3a:	ed e2       	ldi	r30, 0x2D	; 45
    1c3c:	f0 e0       	ldi	r31, 0x00	; 0
    1c3e:	80 81       	ld	r24, Z
    1c40:	80 61       	ori	r24, 0x10	; 16
    1c42:	8c 93       	st	X, r24
		switch(Add_sructSPIcfg->SPI_u8ClockRate){
    1c44:	e9 81       	ldd	r30, Y+1	; 0x01
    1c46:	fa 81       	ldd	r31, Y+2	; 0x02
    1c48:	83 81       	ldd	r24, Z+3	; 0x03
    1c4a:	28 2f       	mov	r18, r24
    1c4c:	30 e0       	ldi	r19, 0x00	; 0
    1c4e:	3a 87       	std	Y+10, r19	; 0x0a
    1c50:	29 87       	std	Y+9, r18	; 0x09
    1c52:	89 85       	ldd	r24, Y+9	; 0x09
    1c54:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c56:	81 30       	cpi	r24, 0x01	; 1
    1c58:	91 05       	cpc	r25, r1
    1c5a:	e1 f0       	breq	.+56     	; 0x1c94 <SPI_voidInit+0x9a>
    1c5c:	29 85       	ldd	r18, Y+9	; 0x09
    1c5e:	3a 85       	ldd	r19, Y+10	; 0x0a
    1c60:	22 30       	cpi	r18, 0x02	; 2
    1c62:	31 05       	cpc	r19, r1
    1c64:	2c f4       	brge	.+10     	; 0x1c70 <SPI_voidInit+0x76>
    1c66:	89 85       	ldd	r24, Y+9	; 0x09
    1c68:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c6a:	00 97       	sbiw	r24, 0x00	; 0
    1c6c:	61 f0       	breq	.+24     	; 0x1c86 <SPI_voidInit+0x8c>
    1c6e:	30 c0       	rjmp	.+96     	; 0x1cd0 <SPI_voidInit+0xd6>
    1c70:	29 85       	ldd	r18, Y+9	; 0x09
    1c72:	3a 85       	ldd	r19, Y+10	; 0x0a
    1c74:	22 30       	cpi	r18, 0x02	; 2
    1c76:	31 05       	cpc	r19, r1
    1c78:	a9 f0       	breq	.+42     	; 0x1ca4 <SPI_voidInit+0xaa>
    1c7a:	89 85       	ldd	r24, Y+9	; 0x09
    1c7c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c7e:	83 30       	cpi	r24, 0x03	; 3
    1c80:	91 05       	cpc	r25, r1
    1c82:	c1 f0       	breq	.+48     	; 0x1cb4 <SPI_voidInit+0xba>
    1c84:	25 c0       	rjmp	.+74     	; 0x1cd0 <SPI_voidInit+0xd6>
		case SPI_CLOCK_RATE_8   :  SPCR|= SPI_CLOCK_RATE_8   ;break;
    1c86:	ed e2       	ldi	r30, 0x2D	; 45
    1c88:	f0 e0       	ldi	r31, 0x00	; 0
    1c8a:	ad e2       	ldi	r26, 0x2D	; 45
    1c8c:	b0 e0       	ldi	r27, 0x00	; 0
    1c8e:	8c 91       	ld	r24, X
    1c90:	80 83       	st	Z, r24
    1c92:	1e c0       	rjmp	.+60     	; 0x1cd0 <SPI_voidInit+0xd6>
		case SPI_CLOCK_RATE_16  :  SPCR|= SPI_CLOCK_RATE_16  ;break;
    1c94:	ad e2       	ldi	r26, 0x2D	; 45
    1c96:	b0 e0       	ldi	r27, 0x00	; 0
    1c98:	ed e2       	ldi	r30, 0x2D	; 45
    1c9a:	f0 e0       	ldi	r31, 0x00	; 0
    1c9c:	80 81       	ld	r24, Z
    1c9e:	81 60       	ori	r24, 0x01	; 1
    1ca0:	8c 93       	st	X, r24
    1ca2:	16 c0       	rjmp	.+44     	; 0x1cd0 <SPI_voidInit+0xd6>
		case SPI_CLOCK_RATE_64  :  SPCR|= SPI_CLOCK_RATE_64  ;break;
    1ca4:	ad e2       	ldi	r26, 0x2D	; 45
    1ca6:	b0 e0       	ldi	r27, 0x00	; 0
    1ca8:	ed e2       	ldi	r30, 0x2D	; 45
    1caa:	f0 e0       	ldi	r31, 0x00	; 0
    1cac:	80 81       	ld	r24, Z
    1cae:	82 60       	ori	r24, 0x02	; 2
    1cb0:	8c 93       	st	X, r24
    1cb2:	0e c0       	rjmp	.+28     	; 0x1cd0 <SPI_voidInit+0xd6>
		case SPI_CLOCK_RATE_128 :  SPCR|= SPI_CLOCK_RATE_128 ;break;
    1cb4:	ad e2       	ldi	r26, 0x2D	; 45
    1cb6:	b0 e0       	ldi	r27, 0x00	; 0
    1cb8:	ed e2       	ldi	r30, 0x2D	; 45
    1cba:	f0 e0       	ldi	r31, 0x00	; 0
    1cbc:	80 81       	ld	r24, Z
    1cbe:	83 60       	ori	r24, 0x03	; 3
    1cc0:	8c 93       	st	X, r24
    1cc2:	06 c0       	rjmp	.+12     	; 0x1cd0 <SPI_voidInit+0xd6>
		}
	break;
	case SPI_SELECT_SLAVE:SPCR|= SPI_SELECT_SLAVE;
    1cc4:	ed e2       	ldi	r30, 0x2D	; 45
    1cc6:	f0 e0       	ldi	r31, 0x00	; 0
    1cc8:	ad e2       	ldi	r26, 0x2D	; 45
    1cca:	b0 e0       	ldi	r27, 0x00	; 0
    1ccc:	8c 91       	ld	r24, X
    1cce:	80 83       	st	Z, r24
	}

	switch (Add_sructSPIcfg->SPI_u8ClockPhase){
    1cd0:	e9 81       	ldd	r30, Y+1	; 0x01
    1cd2:	fa 81       	ldd	r31, Y+2	; 0x02
    1cd4:	82 81       	ldd	r24, Z+2	; 0x02
    1cd6:	28 2f       	mov	r18, r24
    1cd8:	30 e0       	ldi	r19, 0x00	; 0
    1cda:	38 87       	std	Y+8, r19	; 0x08
    1cdc:	2f 83       	std	Y+7, r18	; 0x07
    1cde:	8f 81       	ldd	r24, Y+7	; 0x07
    1ce0:	98 85       	ldd	r25, Y+8	; 0x08
    1ce2:	00 97       	sbiw	r24, 0x00	; 0
    1ce4:	31 f0       	breq	.+12     	; 0x1cf2 <SPI_voidInit+0xf8>
    1ce6:	2f 81       	ldd	r18, Y+7	; 0x07
    1ce8:	38 85       	ldd	r19, Y+8	; 0x08
    1cea:	24 30       	cpi	r18, 0x04	; 4
    1cec:	31 05       	cpc	r19, r1
    1cee:	41 f0       	breq	.+16     	; 0x1d00 <SPI_voidInit+0x106>
    1cf0:	0e c0       	rjmp	.+28     	; 0x1d0e <SPI_voidInit+0x114>
	case SPI_CLOCK_PHASE_WRITE_FIRST : SPCR|=SPI_CLOCK_PHASE_WRITE_FIRST;break;
    1cf2:	ed e2       	ldi	r30, 0x2D	; 45
    1cf4:	f0 e0       	ldi	r31, 0x00	; 0
    1cf6:	ad e2       	ldi	r26, 0x2D	; 45
    1cf8:	b0 e0       	ldi	r27, 0x00	; 0
    1cfa:	8c 91       	ld	r24, X
    1cfc:	80 83       	st	Z, r24
    1cfe:	07 c0       	rjmp	.+14     	; 0x1d0e <SPI_voidInit+0x114>
	case SPI_CLOCK_PHASE_READ_FIRST  : SPCR|=SPI_CLOCK_PHASE_READ_FIRST ;break;
    1d00:	ad e2       	ldi	r26, 0x2D	; 45
    1d02:	b0 e0       	ldi	r27, 0x00	; 0
    1d04:	ed e2       	ldi	r30, 0x2D	; 45
    1d06:	f0 e0       	ldi	r31, 0x00	; 0
    1d08:	80 81       	ld	r24, Z
    1d0a:	84 60       	ori	r24, 0x04	; 4
    1d0c:	8c 93       	st	X, r24
	}

	switch(Add_sructSPIcfg->SPI_u8ClockPolarity){
    1d0e:	e9 81       	ldd	r30, Y+1	; 0x01
    1d10:	fa 81       	ldd	r31, Y+2	; 0x02
    1d12:	81 81       	ldd	r24, Z+1	; 0x01
    1d14:	28 2f       	mov	r18, r24
    1d16:	30 e0       	ldi	r19, 0x00	; 0
    1d18:	3e 83       	std	Y+6, r19	; 0x06
    1d1a:	2d 83       	std	Y+5, r18	; 0x05
    1d1c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d1e:	9e 81       	ldd	r25, Y+6	; 0x06
    1d20:	00 97       	sbiw	r24, 0x00	; 0
    1d22:	31 f0       	breq	.+12     	; 0x1d30 <SPI_voidInit+0x136>
    1d24:	2d 81       	ldd	r18, Y+5	; 0x05
    1d26:	3e 81       	ldd	r19, Y+6	; 0x06
    1d28:	28 30       	cpi	r18, 0x08	; 8
    1d2a:	31 05       	cpc	r19, r1
    1d2c:	41 f0       	breq	.+16     	; 0x1d3e <SPI_voidInit+0x144>
    1d2e:	0e c0       	rjmp	.+28     	; 0x1d4c <SPI_voidInit+0x152>
	case SPI_CLOCK_POLARITY_RISING : SPCR|=SPI_CLOCK_POLARITY_RISING ;break;
    1d30:	ed e2       	ldi	r30, 0x2D	; 45
    1d32:	f0 e0       	ldi	r31, 0x00	; 0
    1d34:	ad e2       	ldi	r26, 0x2D	; 45
    1d36:	b0 e0       	ldi	r27, 0x00	; 0
    1d38:	8c 91       	ld	r24, X
    1d3a:	80 83       	st	Z, r24
    1d3c:	07 c0       	rjmp	.+14     	; 0x1d4c <SPI_voidInit+0x152>
	case SPI_CLOCK_POLARITY_FALLING: SPCR|=SPI_CLOCK_POLARITY_FALLING;break;
    1d3e:	ad e2       	ldi	r26, 0x2D	; 45
    1d40:	b0 e0       	ldi	r27, 0x00	; 0
    1d42:	ed e2       	ldi	r30, 0x2D	; 45
    1d44:	f0 e0       	ldi	r31, 0x00	; 0
    1d46:	80 81       	ld	r24, Z
    1d48:	88 60       	ori	r24, 0x08	; 8
    1d4a:	8c 93       	st	X, r24
	}
	switch(Add_sructSPIcfg->SPI_u8DataOrder){
    1d4c:	e9 81       	ldd	r30, Y+1	; 0x01
    1d4e:	fa 81       	ldd	r31, Y+2	; 0x02
    1d50:	85 81       	ldd	r24, Z+5	; 0x05
    1d52:	28 2f       	mov	r18, r24
    1d54:	30 e0       	ldi	r19, 0x00	; 0
    1d56:	3c 83       	std	Y+4, r19	; 0x04
    1d58:	2b 83       	std	Y+3, r18	; 0x03
    1d5a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d5c:	9c 81       	ldd	r25, Y+4	; 0x04
    1d5e:	00 97       	sbiw	r24, 0x00	; 0
    1d60:	69 f0       	breq	.+26     	; 0x1d7c <SPI_voidInit+0x182>
    1d62:	2b 81       	ldd	r18, Y+3	; 0x03
    1d64:	3c 81       	ldd	r19, Y+4	; 0x04
    1d66:	20 32       	cpi	r18, 0x20	; 32
    1d68:	31 05       	cpc	r19, r1
    1d6a:	71 f4       	brne	.+28     	; 0x1d88 <SPI_voidInit+0x18e>
	case SPI_DATA_ORDER_LSB_FIRST : SPCR|=SPI_DATA_ORDER_LSB_FIRST;break;
    1d6c:	ad e2       	ldi	r26, 0x2D	; 45
    1d6e:	b0 e0       	ldi	r27, 0x00	; 0
    1d70:	ed e2       	ldi	r30, 0x2D	; 45
    1d72:	f0 e0       	ldi	r31, 0x00	; 0
    1d74:	80 81       	ld	r24, Z
    1d76:	80 62       	ori	r24, 0x20	; 32
    1d78:	8c 93       	st	X, r24
    1d7a:	06 c0       	rjmp	.+12     	; 0x1d88 <SPI_voidInit+0x18e>
	case SPI_DATA_ORDER_MSB_FIRST : SPCR|=SPI_DATA_ORDER_MSB_FIRST;break;
    1d7c:	ed e2       	ldi	r30, 0x2D	; 45
    1d7e:	f0 e0       	ldi	r31, 0x00	; 0
    1d80:	ad e2       	ldi	r26, 0x2D	; 45
    1d82:	b0 e0       	ldi	r27, 0x00	; 0
    1d84:	8c 91       	ld	r24, X
    1d86:	80 83       	st	Z, r24
	}

	SPCR|=SPI_ENABLE;
    1d88:	ad e2       	ldi	r26, 0x2D	; 45
    1d8a:	b0 e0       	ldi	r27, 0x00	; 0
    1d8c:	ed e2       	ldi	r30, 0x2D	; 45
    1d8e:	f0 e0       	ldi	r31, 0x00	; 0
    1d90:	80 81       	ld	r24, Z
    1d92:	80 64       	ori	r24, 0x40	; 64
    1d94:	8c 93       	st	X, r24

}
    1d96:	2c 96       	adiw	r28, 0x0c	; 12
    1d98:	0f b6       	in	r0, 0x3f	; 63
    1d9a:	f8 94       	cli
    1d9c:	de bf       	out	0x3e, r29	; 62
    1d9e:	0f be       	out	0x3f, r0	; 63
    1da0:	cd bf       	out	0x3d, r28	; 61
    1da2:	cf 91       	pop	r28
    1da4:	df 91       	pop	r29
    1da6:	08 95       	ret

00001da8 <SPI_u8Tranceive>:
/* USE : Send and Recieve Data                        */
/* PARAMETERS: Copy of data to be Transmit or Recieve */
/* RETURN: Return the read data in case of reading    */
/* and un-needed data in case of writing              */
/******************************************************/
u8 SPI_u8Tranceive(u8 Copy_u8Data){
    1da8:	df 93       	push	r29
    1daa:	cf 93       	push	r28
    1dac:	00 d0       	rcall	.+0      	; 0x1dae <SPI_u8Tranceive+0x6>
    1dae:	0f 92       	push	r0
    1db0:	cd b7       	in	r28, 0x3d	; 61
    1db2:	de b7       	in	r29, 0x3e	; 62
    1db4:	8a 83       	std	Y+2, r24	; 0x02
 SPDR = Copy_u8Data;
    1db6:	ef e2       	ldi	r30, 0x2F	; 47
    1db8:	f0 e0       	ldi	r31, 0x00	; 0
    1dba:	8a 81       	ldd	r24, Y+2	; 0x02
    1dbc:	80 83       	st	Z, r24
 u8 Loc_u8SPItimeOut=200;
    1dbe:	88 ec       	ldi	r24, 0xC8	; 200
    1dc0:	89 83       	std	Y+1, r24	; 0x01
    1dc2:	03 c0       	rjmp	.+6      	; 0x1dca <SPI_u8Tranceive+0x22>
 while(GET_BIT(SPSR,SPI_TRANSFER_FLAG)==SPI_TRANSFER_NOT_COMPLETED && Loc_u8SPItimeOut>0){
	 Loc_u8SPItimeOut--;
    1dc4:	89 81       	ldd	r24, Y+1	; 0x01
    1dc6:	81 50       	subi	r24, 0x01	; 1
    1dc8:	89 83       	std	Y+1, r24	; 0x01
/* and un-needed data in case of writing              */
/******************************************************/
u8 SPI_u8Tranceive(u8 Copy_u8Data){
 SPDR = Copy_u8Data;
 u8 Loc_u8SPItimeOut=200;
 while(GET_BIT(SPSR,SPI_TRANSFER_FLAG)==SPI_TRANSFER_NOT_COMPLETED && Loc_u8SPItimeOut>0){
    1dca:	ee e2       	ldi	r30, 0x2E	; 46
    1dcc:	f0 e0       	ldi	r31, 0x00	; 0
    1dce:	80 81       	ld	r24, Z
    1dd0:	88 23       	and	r24, r24
    1dd2:	1c f0       	brlt	.+6      	; 0x1dda <SPI_u8Tranceive+0x32>
    1dd4:	89 81       	ldd	r24, Y+1	; 0x01
    1dd6:	88 23       	and	r24, r24
    1dd8:	a9 f7       	brne	.-22     	; 0x1dc4 <SPI_u8Tranceive+0x1c>
	 Loc_u8SPItimeOut--;
}
 if(Loc_u8SPItimeOut == SPI_TIMEOUT){
    1dda:	89 81       	ldd	r24, Y+1	; 0x01
    1ddc:	88 23       	and	r24, r24
    1dde:	31 f0       	breq	.+12     	; 0x1dec <SPI_u8Tranceive+0x44>
	 #warning SPI TIMEOUT
}
 else{
	 return SPDR;
    1de0:	ef e2       	ldi	r30, 0x2F	; 47
    1de2:	f0 e0       	ldi	r31, 0x00	; 0
    1de4:	80 81       	ld	r24, Z
    1de6:	8b 83       	std	Y+3, r24	; 0x03
}
}
    1de8:	8b 81       	ldd	r24, Y+3	; 0x03
    1dea:	00 c0       	rjmp	.+0      	; 0x1dec <SPI_u8Tranceive+0x44>
    1dec:	0f 90       	pop	r0
    1dee:	0f 90       	pop	r0
    1df0:	0f 90       	pop	r0
    1df2:	cf 91       	pop	r28
    1df4:	df 91       	pop	r29
    1df6:	08 95       	ret

00001df8 <GIE_voidGlobalInterruptEnable>:
 */
#include "../../../INCLUDE/MCAL/GIE/GIE_priv.h"
#include "../../../INCLUDE/MCAL/GIE/GIE.h"
#include"../../../SERVICES/bit_utilies.h"
#include"../../../SERVICES/std_types.h"
void GIE_voidGlobalInterruptEnable(){
    1df8:	df 93       	push	r29
    1dfa:	cf 93       	push	r28
    1dfc:	cd b7       	in	r28, 0x3d	; 61
    1dfe:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,7);
    1e00:	af e5       	ldi	r26, 0x5F	; 95
    1e02:	b0 e0       	ldi	r27, 0x00	; 0
    1e04:	ef e5       	ldi	r30, 0x5F	; 95
    1e06:	f0 e0       	ldi	r31, 0x00	; 0
    1e08:	80 81       	ld	r24, Z
    1e0a:	80 68       	ori	r24, 0x80	; 128
    1e0c:	8c 93       	st	X, r24
}
    1e0e:	cf 91       	pop	r28
    1e10:	df 91       	pop	r29
    1e12:	08 95       	ret

00001e14 <GIE_voidGlobalInterruptDisable>:
void GIE_voidGlobalInterruptDisable(){
    1e14:	df 93       	push	r29
    1e16:	cf 93       	push	r28
    1e18:	cd b7       	in	r28, 0x3d	; 61
    1e1a:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,7);
    1e1c:	af e5       	ldi	r26, 0x5F	; 95
    1e1e:	b0 e0       	ldi	r27, 0x00	; 0
    1e20:	ef e5       	ldi	r30, 0x5F	; 95
    1e22:	f0 e0       	ldi	r31, 0x00	; 0
    1e24:	80 81       	ld	r24, Z
    1e26:	8f 77       	andi	r24, 0x7F	; 127
    1e28:	8c 93       	st	X, r24
}
    1e2a:	cf 91       	pop	r28
    1e2c:	df 91       	pop	r29
    1e2e:	08 95       	ret

00001e30 <EXTINT_voidEnable>:
#include "../../../INCLUDE/MCAL/EXTINT/EXTINT.h"
#include "../../../INCLUDE/MCAL/DIO/DIO.h"
#include"../../../SERVICES/bit_utilies.h"
#include"../../../SERVICES/std_types.h"
#include "../../../INCLUDE/MCAL/GIE/GIE.h"
void EXTINT_voidEnable(EXTINT_structCfg*Add_ExtInt){
    1e30:	df 93       	push	r29
    1e32:	cf 93       	push	r28
    1e34:	cd b7       	in	r28, 0x3d	; 61
    1e36:	de b7       	in	r29, 0x3e	; 62
    1e38:	2e 97       	sbiw	r28, 0x0e	; 14
    1e3a:	0f b6       	in	r0, 0x3f	; 63
    1e3c:	f8 94       	cli
    1e3e:	de bf       	out	0x3e, r29	; 62
    1e40:	0f be       	out	0x3f, r0	; 63
    1e42:	cd bf       	out	0x3d, r28	; 61
    1e44:	9a 83       	std	Y+2, r25	; 0x02
    1e46:	89 83       	std	Y+1, r24	; 0x01

	GIE_voidGlobalInterruptEnable();
    1e48:	0e 94 fc 0e 	call	0x1df8	; 0x1df8 <GIE_voidGlobalInterruptEnable>

	///////////////////////// INPUT (EXTERNAL) \\\\\\\\\\\\\\\\\\\\\\\\\\\

	switch(Add_ExtInt->IntNo){
    1e4c:	e9 81       	ldd	r30, Y+1	; 0x01
    1e4e:	fa 81       	ldd	r31, Y+2	; 0x02
    1e50:	80 81       	ld	r24, Z
    1e52:	83 70       	andi	r24, 0x03	; 3
    1e54:	28 2f       	mov	r18, r24
    1e56:	30 e0       	ldi	r19, 0x00	; 0
    1e58:	3e 87       	std	Y+14, r19	; 0x0e
    1e5a:	2d 87       	std	Y+13, r18	; 0x0d
    1e5c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e5e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e60:	81 30       	cpi	r24, 0x01	; 1
    1e62:	91 05       	cpc	r25, r1
    1e64:	79 f0       	breq	.+30     	; 0x1e84 <EXTINT_voidEnable+0x54>
    1e66:	2d 85       	ldd	r18, Y+13	; 0x0d
    1e68:	3e 85       	ldd	r19, Y+14	; 0x0e
    1e6a:	22 30       	cpi	r18, 0x02	; 2
    1e6c:	31 05       	cpc	r19, r1
    1e6e:	81 f0       	breq	.+32     	; 0x1e90 <EXTINT_voidEnable+0x60>
    1e70:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e72:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e74:	00 97       	sbiw	r24, 0x00	; 0
    1e76:	89 f4       	brne	.+34     	; 0x1e9a <EXTINT_voidEnable+0x6a>
	case EXTINT_INT0: DIO_enuSetPinDirection(DIO_u8_PORTD ,DIO_u8_PIN2,DIO_u8_INPUT);break;
    1e78:	83 e0       	ldi	r24, 0x03	; 3
    1e7a:	62 e0       	ldi	r22, 0x02	; 2
    1e7c:	40 e0       	ldi	r20, 0x00	; 0
    1e7e:	0e 94 c8 11 	call	0x2390	; 0x2390 <DIO_enuSetPinDirection>
    1e82:	0b c0       	rjmp	.+22     	; 0x1e9a <EXTINT_voidEnable+0x6a>
	case EXTINT_INT1: DIO_enuSetPinDirection(DIO_u8_PORTD ,DIO_u8_PIN3,DIO_u8_INPUT);break;
    1e84:	83 e0       	ldi	r24, 0x03	; 3
    1e86:	63 e0       	ldi	r22, 0x03	; 3
    1e88:	40 e0       	ldi	r20, 0x00	; 0
    1e8a:	0e 94 c8 11 	call	0x2390	; 0x2390 <DIO_enuSetPinDirection>
    1e8e:	05 c0       	rjmp	.+10     	; 0x1e9a <EXTINT_voidEnable+0x6a>
	case EXTINT_INT2: DIO_enuSetPinDirection(DIO_u8_PORTB ,DIO_u8_PIN2,DIO_u8_INPUT);break;
    1e90:	81 e0       	ldi	r24, 0x01	; 1
    1e92:	62 e0       	ldi	r22, 0x02	; 2
    1e94:	40 e0       	ldi	r20, 0x00	; 0
    1e96:	0e 94 c8 11 	call	0x2390	; 0x2390 <DIO_enuSetPinDirection>
	}

	///////////////////////////// SETMODE \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

	switch(Add_ExtInt->IntNo){
    1e9a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e9c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e9e:	80 81       	ld	r24, Z
    1ea0:	83 70       	andi	r24, 0x03	; 3
    1ea2:	28 2f       	mov	r18, r24
    1ea4:	30 e0       	ldi	r19, 0x00	; 0
    1ea6:	3c 87       	std	Y+12, r19	; 0x0c
    1ea8:	2b 87       	std	Y+11, r18	; 0x0b
    1eaa:	8b 85       	ldd	r24, Y+11	; 0x0b
    1eac:	9c 85       	ldd	r25, Y+12	; 0x0c
    1eae:	81 30       	cpi	r24, 0x01	; 1
    1eb0:	91 05       	cpc	r25, r1
    1eb2:	09 f4       	brne	.+2      	; 0x1eb6 <EXTINT_voidEnable+0x86>
    1eb4:	6b c0       	rjmp	.+214    	; 0x1f8c <EXTINT_voidEnable+0x15c>
    1eb6:	2b 85       	ldd	r18, Y+11	; 0x0b
    1eb8:	3c 85       	ldd	r19, Y+12	; 0x0c
    1eba:	22 30       	cpi	r18, 0x02	; 2
    1ebc:	31 05       	cpc	r19, r1
    1ebe:	09 f4       	brne	.+2      	; 0x1ec2 <EXTINT_voidEnable+0x92>
    1ec0:	c5 c0       	rjmp	.+394    	; 0x204c <EXTINT_voidEnable+0x21c>
    1ec2:	8b 85       	ldd	r24, Y+11	; 0x0b
    1ec4:	9c 85       	ldd	r25, Y+12	; 0x0c
    1ec6:	00 97       	sbiw	r24, 0x00	; 0
    1ec8:	09 f0       	breq	.+2      	; 0x1ecc <EXTINT_voidEnable+0x9c>
    1eca:	e3 c0       	rjmp	.+454    	; 0x2092 <EXTINT_voidEnable+0x262>

	case EXTINT_INT0:
		switch(Add_ExtInt->IntMode){
    1ecc:	e9 81       	ldd	r30, Y+1	; 0x01
    1ece:	fa 81       	ldd	r31, Y+2	; 0x02
    1ed0:	80 81       	ld	r24, Z
    1ed2:	86 95       	lsr	r24
    1ed4:	86 95       	lsr	r24
    1ed6:	83 70       	andi	r24, 0x03	; 3
    1ed8:	28 2f       	mov	r18, r24
    1eda:	30 e0       	ldi	r19, 0x00	; 0
    1edc:	3a 87       	std	Y+10, r19	; 0x0a
    1ede:	29 87       	std	Y+9, r18	; 0x09
    1ee0:	89 85       	ldd	r24, Y+9	; 0x09
    1ee2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ee4:	81 30       	cpi	r24, 0x01	; 1
    1ee6:	91 05       	cpc	r25, r1
    1ee8:	21 f1       	breq	.+72     	; 0x1f32 <EXTINT_voidEnable+0x102>
    1eea:	29 85       	ldd	r18, Y+9	; 0x09
    1eec:	3a 85       	ldd	r19, Y+10	; 0x0a
    1eee:	22 30       	cpi	r18, 0x02	; 2
    1ef0:	31 05       	cpc	r19, r1
    1ef2:	2c f4       	brge	.+10     	; 0x1efe <EXTINT_voidEnable+0xce>
    1ef4:	89 85       	ldd	r24, Y+9	; 0x09
    1ef6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ef8:	00 97       	sbiw	r24, 0x00	; 0
    1efa:	61 f0       	breq	.+24     	; 0x1f14 <EXTINT_voidEnable+0xe4>
    1efc:	ca c0       	rjmp	.+404    	; 0x2092 <EXTINT_voidEnable+0x262>
    1efe:	29 85       	ldd	r18, Y+9	; 0x09
    1f00:	3a 85       	ldd	r19, Y+10	; 0x0a
    1f02:	22 30       	cpi	r18, 0x02	; 2
    1f04:	31 05       	cpc	r19, r1
    1f06:	21 f1       	breq	.+72     	; 0x1f50 <EXTINT_voidEnable+0x120>
    1f08:	89 85       	ldd	r24, Y+9	; 0x09
    1f0a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f0c:	83 30       	cpi	r24, 0x03	; 3
    1f0e:	91 05       	cpc	r25, r1
    1f10:	71 f1       	breq	.+92     	; 0x1f6e <EXTINT_voidEnable+0x13e>
    1f12:	bf c0       	rjmp	.+382    	; 0x2092 <EXTINT_voidEnable+0x262>
	case EXTINT_RISING_EDGE     :SET_BIT(MCUCR,1);SET_BIT(MCUCR,0);break;
    1f14:	a5 e5       	ldi	r26, 0x55	; 85
    1f16:	b0 e0       	ldi	r27, 0x00	; 0
    1f18:	e5 e5       	ldi	r30, 0x55	; 85
    1f1a:	f0 e0       	ldi	r31, 0x00	; 0
    1f1c:	80 81       	ld	r24, Z
    1f1e:	82 60       	ori	r24, 0x02	; 2
    1f20:	8c 93       	st	X, r24
    1f22:	a5 e5       	ldi	r26, 0x55	; 85
    1f24:	b0 e0       	ldi	r27, 0x00	; 0
    1f26:	e5 e5       	ldi	r30, 0x55	; 85
    1f28:	f0 e0       	ldi	r31, 0x00	; 0
    1f2a:	80 81       	ld	r24, Z
    1f2c:	81 60       	ori	r24, 0x01	; 1
    1f2e:	8c 93       	st	X, r24
    1f30:	b0 c0       	rjmp	.+352    	; 0x2092 <EXTINT_voidEnable+0x262>
	case EXTINT_FALLING_EDGE    :SET_BIT(MCUCR,1);CLR_BIT(MCUCR,0);break;
    1f32:	a5 e5       	ldi	r26, 0x55	; 85
    1f34:	b0 e0       	ldi	r27, 0x00	; 0
    1f36:	e5 e5       	ldi	r30, 0x55	; 85
    1f38:	f0 e0       	ldi	r31, 0x00	; 0
    1f3a:	80 81       	ld	r24, Z
    1f3c:	82 60       	ori	r24, 0x02	; 2
    1f3e:	8c 93       	st	X, r24
    1f40:	a5 e5       	ldi	r26, 0x55	; 85
    1f42:	b0 e0       	ldi	r27, 0x00	; 0
    1f44:	e5 e5       	ldi	r30, 0x55	; 85
    1f46:	f0 e0       	ldi	r31, 0x00	; 0
    1f48:	80 81       	ld	r24, Z
    1f4a:	8e 7f       	andi	r24, 0xFE	; 254
    1f4c:	8c 93       	st	X, r24
    1f4e:	a1 c0       	rjmp	.+322    	; 0x2092 <EXTINT_voidEnable+0x262>
	case EXTINT_LOGICAL_CHANGE  :CLR_BIT(MCUCR,1);SET_BIT(MCUCR,0);break;
    1f50:	a5 e5       	ldi	r26, 0x55	; 85
    1f52:	b0 e0       	ldi	r27, 0x00	; 0
    1f54:	e5 e5       	ldi	r30, 0x55	; 85
    1f56:	f0 e0       	ldi	r31, 0x00	; 0
    1f58:	80 81       	ld	r24, Z
    1f5a:	8d 7f       	andi	r24, 0xFD	; 253
    1f5c:	8c 93       	st	X, r24
    1f5e:	a5 e5       	ldi	r26, 0x55	; 85
    1f60:	b0 e0       	ldi	r27, 0x00	; 0
    1f62:	e5 e5       	ldi	r30, 0x55	; 85
    1f64:	f0 e0       	ldi	r31, 0x00	; 0
    1f66:	80 81       	ld	r24, Z
    1f68:	81 60       	ori	r24, 0x01	; 1
    1f6a:	8c 93       	st	X, r24
    1f6c:	92 c0       	rjmp	.+292    	; 0x2092 <EXTINT_voidEnable+0x262>
	case EXTINT_LOW_LEVEL       :SET_BIT(MCUCR,1);SET_BIT(MCUCR,0);break;
    1f6e:	a5 e5       	ldi	r26, 0x55	; 85
    1f70:	b0 e0       	ldi	r27, 0x00	; 0
    1f72:	e5 e5       	ldi	r30, 0x55	; 85
    1f74:	f0 e0       	ldi	r31, 0x00	; 0
    1f76:	80 81       	ld	r24, Z
    1f78:	82 60       	ori	r24, 0x02	; 2
    1f7a:	8c 93       	st	X, r24
    1f7c:	a5 e5       	ldi	r26, 0x55	; 85
    1f7e:	b0 e0       	ldi	r27, 0x00	; 0
    1f80:	e5 e5       	ldi	r30, 0x55	; 85
    1f82:	f0 e0       	ldi	r31, 0x00	; 0
    1f84:	80 81       	ld	r24, Z
    1f86:	81 60       	ori	r24, 0x01	; 1
    1f88:	8c 93       	st	X, r24
    1f8a:	83 c0       	rjmp	.+262    	; 0x2092 <EXTINT_voidEnable+0x262>
		}
	break;

	case EXTINT_INT1:
		switch(Add_ExtInt->IntMode){
    1f8c:	e9 81       	ldd	r30, Y+1	; 0x01
    1f8e:	fa 81       	ldd	r31, Y+2	; 0x02
    1f90:	80 81       	ld	r24, Z
    1f92:	86 95       	lsr	r24
    1f94:	86 95       	lsr	r24
    1f96:	83 70       	andi	r24, 0x03	; 3
    1f98:	28 2f       	mov	r18, r24
    1f9a:	30 e0       	ldi	r19, 0x00	; 0
    1f9c:	38 87       	std	Y+8, r19	; 0x08
    1f9e:	2f 83       	std	Y+7, r18	; 0x07
    1fa0:	8f 81       	ldd	r24, Y+7	; 0x07
    1fa2:	98 85       	ldd	r25, Y+8	; 0x08
    1fa4:	81 30       	cpi	r24, 0x01	; 1
    1fa6:	91 05       	cpc	r25, r1
    1fa8:	21 f1       	breq	.+72     	; 0x1ff2 <EXTINT_voidEnable+0x1c2>
    1faa:	2f 81       	ldd	r18, Y+7	; 0x07
    1fac:	38 85       	ldd	r19, Y+8	; 0x08
    1fae:	22 30       	cpi	r18, 0x02	; 2
    1fb0:	31 05       	cpc	r19, r1
    1fb2:	2c f4       	brge	.+10     	; 0x1fbe <EXTINT_voidEnable+0x18e>
    1fb4:	8f 81       	ldd	r24, Y+7	; 0x07
    1fb6:	98 85       	ldd	r25, Y+8	; 0x08
    1fb8:	00 97       	sbiw	r24, 0x00	; 0
    1fba:	61 f0       	breq	.+24     	; 0x1fd4 <EXTINT_voidEnable+0x1a4>
    1fbc:	6a c0       	rjmp	.+212    	; 0x2092 <EXTINT_voidEnable+0x262>
    1fbe:	2f 81       	ldd	r18, Y+7	; 0x07
    1fc0:	38 85       	ldd	r19, Y+8	; 0x08
    1fc2:	22 30       	cpi	r18, 0x02	; 2
    1fc4:	31 05       	cpc	r19, r1
    1fc6:	21 f1       	breq	.+72     	; 0x2010 <EXTINT_voidEnable+0x1e0>
    1fc8:	8f 81       	ldd	r24, Y+7	; 0x07
    1fca:	98 85       	ldd	r25, Y+8	; 0x08
    1fcc:	83 30       	cpi	r24, 0x03	; 3
    1fce:	91 05       	cpc	r25, r1
    1fd0:	71 f1       	breq	.+92     	; 0x202e <EXTINT_voidEnable+0x1fe>
    1fd2:	5f c0       	rjmp	.+190    	; 0x2092 <EXTINT_voidEnable+0x262>
	case EXTINT_RISING_EDGE     :SET_BIT(MCUCR,3);SET_BIT(MCUCR,2);break;
    1fd4:	a5 e5       	ldi	r26, 0x55	; 85
    1fd6:	b0 e0       	ldi	r27, 0x00	; 0
    1fd8:	e5 e5       	ldi	r30, 0x55	; 85
    1fda:	f0 e0       	ldi	r31, 0x00	; 0
    1fdc:	80 81       	ld	r24, Z
    1fde:	88 60       	ori	r24, 0x08	; 8
    1fe0:	8c 93       	st	X, r24
    1fe2:	a5 e5       	ldi	r26, 0x55	; 85
    1fe4:	b0 e0       	ldi	r27, 0x00	; 0
    1fe6:	e5 e5       	ldi	r30, 0x55	; 85
    1fe8:	f0 e0       	ldi	r31, 0x00	; 0
    1fea:	80 81       	ld	r24, Z
    1fec:	84 60       	ori	r24, 0x04	; 4
    1fee:	8c 93       	st	X, r24
    1ff0:	50 c0       	rjmp	.+160    	; 0x2092 <EXTINT_voidEnable+0x262>
	case EXTINT_FALLING_EDGE    :SET_BIT(MCUCR,3);CLR_BIT(MCUCR,2);break;
    1ff2:	a5 e5       	ldi	r26, 0x55	; 85
    1ff4:	b0 e0       	ldi	r27, 0x00	; 0
    1ff6:	e5 e5       	ldi	r30, 0x55	; 85
    1ff8:	f0 e0       	ldi	r31, 0x00	; 0
    1ffa:	80 81       	ld	r24, Z
    1ffc:	88 60       	ori	r24, 0x08	; 8
    1ffe:	8c 93       	st	X, r24
    2000:	a5 e5       	ldi	r26, 0x55	; 85
    2002:	b0 e0       	ldi	r27, 0x00	; 0
    2004:	e5 e5       	ldi	r30, 0x55	; 85
    2006:	f0 e0       	ldi	r31, 0x00	; 0
    2008:	80 81       	ld	r24, Z
    200a:	8b 7f       	andi	r24, 0xFB	; 251
    200c:	8c 93       	st	X, r24
    200e:	41 c0       	rjmp	.+130    	; 0x2092 <EXTINT_voidEnable+0x262>
	case EXTINT_LOGICAL_CHANGE  :CLR_BIT(MCUCR,3);SET_BIT(MCUCR,2);break;
    2010:	a5 e5       	ldi	r26, 0x55	; 85
    2012:	b0 e0       	ldi	r27, 0x00	; 0
    2014:	e5 e5       	ldi	r30, 0x55	; 85
    2016:	f0 e0       	ldi	r31, 0x00	; 0
    2018:	80 81       	ld	r24, Z
    201a:	87 7f       	andi	r24, 0xF7	; 247
    201c:	8c 93       	st	X, r24
    201e:	a5 e5       	ldi	r26, 0x55	; 85
    2020:	b0 e0       	ldi	r27, 0x00	; 0
    2022:	e5 e5       	ldi	r30, 0x55	; 85
    2024:	f0 e0       	ldi	r31, 0x00	; 0
    2026:	80 81       	ld	r24, Z
    2028:	84 60       	ori	r24, 0x04	; 4
    202a:	8c 93       	st	X, r24
    202c:	32 c0       	rjmp	.+100    	; 0x2092 <EXTINT_voidEnable+0x262>
	case EXTINT_LOW_LEVEL       :SET_BIT(MCUCR,3);SET_BIT(MCUCR,2);break;
    202e:	a5 e5       	ldi	r26, 0x55	; 85
    2030:	b0 e0       	ldi	r27, 0x00	; 0
    2032:	e5 e5       	ldi	r30, 0x55	; 85
    2034:	f0 e0       	ldi	r31, 0x00	; 0
    2036:	80 81       	ld	r24, Z
    2038:	88 60       	ori	r24, 0x08	; 8
    203a:	8c 93       	st	X, r24
    203c:	a5 e5       	ldi	r26, 0x55	; 85
    203e:	b0 e0       	ldi	r27, 0x00	; 0
    2040:	e5 e5       	ldi	r30, 0x55	; 85
    2042:	f0 e0       	ldi	r31, 0x00	; 0
    2044:	80 81       	ld	r24, Z
    2046:	84 60       	ori	r24, 0x04	; 4
    2048:	8c 93       	st	X, r24
    204a:	23 c0       	rjmp	.+70     	; 0x2092 <EXTINT_voidEnable+0x262>
		}
	break;

	case EXTINT_INT2:
		switch(Add_ExtInt->IntMode){
    204c:	e9 81       	ldd	r30, Y+1	; 0x01
    204e:	fa 81       	ldd	r31, Y+2	; 0x02
    2050:	80 81       	ld	r24, Z
    2052:	86 95       	lsr	r24
    2054:	86 95       	lsr	r24
    2056:	83 70       	andi	r24, 0x03	; 3
    2058:	28 2f       	mov	r18, r24
    205a:	30 e0       	ldi	r19, 0x00	; 0
    205c:	3e 83       	std	Y+6, r19	; 0x06
    205e:	2d 83       	std	Y+5, r18	; 0x05
    2060:	8d 81       	ldd	r24, Y+5	; 0x05
    2062:	9e 81       	ldd	r25, Y+6	; 0x06
    2064:	00 97       	sbiw	r24, 0x00	; 0
    2066:	31 f0       	breq	.+12     	; 0x2074 <EXTINT_voidEnable+0x244>
    2068:	2d 81       	ldd	r18, Y+5	; 0x05
    206a:	3e 81       	ldd	r19, Y+6	; 0x06
    206c:	21 30       	cpi	r18, 0x01	; 1
    206e:	31 05       	cpc	r19, r1
    2070:	49 f0       	breq	.+18     	; 0x2084 <EXTINT_voidEnable+0x254>
    2072:	0f c0       	rjmp	.+30     	; 0x2092 <EXTINT_voidEnable+0x262>
	case EXTINT_RISING_EDGE     :SET_BIT(MCUCSR,6);break;
    2074:	a4 e5       	ldi	r26, 0x54	; 84
    2076:	b0 e0       	ldi	r27, 0x00	; 0
    2078:	e4 e5       	ldi	r30, 0x54	; 84
    207a:	f0 e0       	ldi	r31, 0x00	; 0
    207c:	80 81       	ld	r24, Z
    207e:	80 64       	ori	r24, 0x40	; 64
    2080:	8c 93       	st	X, r24
    2082:	07 c0       	rjmp	.+14     	; 0x2092 <EXTINT_voidEnable+0x262>
	case EXTINT_FALLING_EDGE    :CLR_BIT(MCUCSR,6);break;
    2084:	a4 e5       	ldi	r26, 0x54	; 84
    2086:	b0 e0       	ldi	r27, 0x00	; 0
    2088:	e4 e5       	ldi	r30, 0x54	; 84
    208a:	f0 e0       	ldi	r31, 0x00	; 0
    208c:	80 81       	ld	r24, Z
    208e:	8f 7b       	andi	r24, 0xBF	; 191
    2090:	8c 93       	st	X, r24
	break;
	}

	//////////////////// PIE ON \\\\\\\\\\\\\\\\\\\\\\\\\\\

	switch(Add_ExtInt->IntNo){
    2092:	e9 81       	ldd	r30, Y+1	; 0x01
    2094:	fa 81       	ldd	r31, Y+2	; 0x02
    2096:	80 81       	ld	r24, Z
    2098:	83 70       	andi	r24, 0x03	; 3
    209a:	28 2f       	mov	r18, r24
    209c:	30 e0       	ldi	r19, 0x00	; 0
    209e:	3c 83       	std	Y+4, r19	; 0x04
    20a0:	2b 83       	std	Y+3, r18	; 0x03
    20a2:	8b 81       	ldd	r24, Y+3	; 0x03
    20a4:	9c 81       	ldd	r25, Y+4	; 0x04
    20a6:	81 30       	cpi	r24, 0x01	; 1
    20a8:	91 05       	cpc	r25, r1
    20aa:	89 f0       	breq	.+34     	; 0x20ce <EXTINT_voidEnable+0x29e>
    20ac:	2b 81       	ldd	r18, Y+3	; 0x03
    20ae:	3c 81       	ldd	r19, Y+4	; 0x04
    20b0:	22 30       	cpi	r18, 0x02	; 2
    20b2:	31 05       	cpc	r19, r1
    20b4:	a1 f0       	breq	.+40     	; 0x20de <EXTINT_voidEnable+0x2ae>
    20b6:	8b 81       	ldd	r24, Y+3	; 0x03
    20b8:	9c 81       	ldd	r25, Y+4	; 0x04
    20ba:	00 97       	sbiw	r24, 0x00	; 0
    20bc:	b9 f4       	brne	.+46     	; 0x20ec <EXTINT_voidEnable+0x2bc>
		case EXTINT_INT0: SET_BIT(GICR,6);break;
    20be:	ab e5       	ldi	r26, 0x5B	; 91
    20c0:	b0 e0       	ldi	r27, 0x00	; 0
    20c2:	eb e5       	ldi	r30, 0x5B	; 91
    20c4:	f0 e0       	ldi	r31, 0x00	; 0
    20c6:	80 81       	ld	r24, Z
    20c8:	80 64       	ori	r24, 0x40	; 64
    20ca:	8c 93       	st	X, r24
    20cc:	0f c0       	rjmp	.+30     	; 0x20ec <EXTINT_voidEnable+0x2bc>
		case EXTINT_INT1: SET_BIT(GICR,7);break;
    20ce:	ab e5       	ldi	r26, 0x5B	; 91
    20d0:	b0 e0       	ldi	r27, 0x00	; 0
    20d2:	eb e5       	ldi	r30, 0x5B	; 91
    20d4:	f0 e0       	ldi	r31, 0x00	; 0
    20d6:	80 81       	ld	r24, Z
    20d8:	80 68       	ori	r24, 0x80	; 128
    20da:	8c 93       	st	X, r24
    20dc:	07 c0       	rjmp	.+14     	; 0x20ec <EXTINT_voidEnable+0x2bc>
		case EXTINT_INT2: SET_BIT(GICR,5);break;
    20de:	ab e5       	ldi	r26, 0x5B	; 91
    20e0:	b0 e0       	ldi	r27, 0x00	; 0
    20e2:	eb e5       	ldi	r30, 0x5B	; 91
    20e4:	f0 e0       	ldi	r31, 0x00	; 0
    20e6:	80 81       	ld	r24, Z
    20e8:	80 62       	ori	r24, 0x20	; 32
    20ea:	8c 93       	st	X, r24
		}

	//

}
    20ec:	2e 96       	adiw	r28, 0x0e	; 14
    20ee:	0f b6       	in	r0, 0x3f	; 63
    20f0:	f8 94       	cli
    20f2:	de bf       	out	0x3e, r29	; 62
    20f4:	0f be       	out	0x3f, r0	; 63
    20f6:	cd bf       	out	0x3d, r28	; 61
    20f8:	cf 91       	pop	r28
    20fa:	df 91       	pop	r29
    20fc:	08 95       	ret

000020fe <EXTINT_voidDisable>:
void EXTINT_voidDisable(EXTINT_structCfg*Add_ExtInt){
    20fe:	df 93       	push	r29
    2100:	cf 93       	push	r28
    2102:	00 d0       	rcall	.+0      	; 0x2104 <EXTINT_voidDisable+0x6>
    2104:	00 d0       	rcall	.+0      	; 0x2106 <EXTINT_voidDisable+0x8>
    2106:	cd b7       	in	r28, 0x3d	; 61
    2108:	de b7       	in	r29, 0x3e	; 62
    210a:	9a 83       	std	Y+2, r25	; 0x02
    210c:	89 83       	std	Y+1, r24	; 0x01

	//////////////////// PIE OFF \\\\\\\\\\\\\\\\\\\\\\\\\\\

	switch(Add_ExtInt->IntNo){
    210e:	e9 81       	ldd	r30, Y+1	; 0x01
    2110:	fa 81       	ldd	r31, Y+2	; 0x02
    2112:	80 81       	ld	r24, Z
    2114:	83 70       	andi	r24, 0x03	; 3
    2116:	28 2f       	mov	r18, r24
    2118:	30 e0       	ldi	r19, 0x00	; 0
    211a:	3c 83       	std	Y+4, r19	; 0x04
    211c:	2b 83       	std	Y+3, r18	; 0x03
    211e:	8b 81       	ldd	r24, Y+3	; 0x03
    2120:	9c 81       	ldd	r25, Y+4	; 0x04
    2122:	81 30       	cpi	r24, 0x01	; 1
    2124:	91 05       	cpc	r25, r1
    2126:	89 f0       	breq	.+34     	; 0x214a <EXTINT_voidDisable+0x4c>
    2128:	2b 81       	ldd	r18, Y+3	; 0x03
    212a:	3c 81       	ldd	r19, Y+4	; 0x04
    212c:	22 30       	cpi	r18, 0x02	; 2
    212e:	31 05       	cpc	r19, r1
    2130:	a1 f0       	breq	.+40     	; 0x215a <EXTINT_voidDisable+0x5c>
    2132:	8b 81       	ldd	r24, Y+3	; 0x03
    2134:	9c 81       	ldd	r25, Y+4	; 0x04
    2136:	00 97       	sbiw	r24, 0x00	; 0
    2138:	b9 f4       	brne	.+46     	; 0x2168 <EXTINT_voidDisable+0x6a>
		case EXTINT_INT0: CLR_BIT(GICR,6);break;
    213a:	ab e5       	ldi	r26, 0x5B	; 91
    213c:	b0 e0       	ldi	r27, 0x00	; 0
    213e:	eb e5       	ldi	r30, 0x5B	; 91
    2140:	f0 e0       	ldi	r31, 0x00	; 0
    2142:	80 81       	ld	r24, Z
    2144:	8f 7b       	andi	r24, 0xBF	; 191
    2146:	8c 93       	st	X, r24
    2148:	0f c0       	rjmp	.+30     	; 0x2168 <EXTINT_voidDisable+0x6a>
		case EXTINT_INT1: CLR_BIT(GICR,7);break;
    214a:	ab e5       	ldi	r26, 0x5B	; 91
    214c:	b0 e0       	ldi	r27, 0x00	; 0
    214e:	eb e5       	ldi	r30, 0x5B	; 91
    2150:	f0 e0       	ldi	r31, 0x00	; 0
    2152:	80 81       	ld	r24, Z
    2154:	8f 77       	andi	r24, 0x7F	; 127
    2156:	8c 93       	st	X, r24
    2158:	07 c0       	rjmp	.+14     	; 0x2168 <EXTINT_voidDisable+0x6a>
		case EXTINT_INT2: CLR_BIT(GICR,5);break;
    215a:	ab e5       	ldi	r26, 0x5B	; 91
    215c:	b0 e0       	ldi	r27, 0x00	; 0
    215e:	eb e5       	ldi	r30, 0x5B	; 91
    2160:	f0 e0       	ldi	r31, 0x00	; 0
    2162:	80 81       	ld	r24, Z
    2164:	8f 7d       	andi	r24, 0xDF	; 223
    2166:	8c 93       	st	X, r24
		}

}
    2168:	0f 90       	pop	r0
    216a:	0f 90       	pop	r0
    216c:	0f 90       	pop	r0
    216e:	0f 90       	pop	r0
    2170:	cf 91       	pop	r28
    2172:	df 91       	pop	r29
    2174:	08 95       	ret

00002176 <DIO_enuSetPinValue>:
#include "../../../INCLUDE/MCAL/DIO/DIO_priv.h"
#include "../../../INCLUDE/MCAL/DIO/DIO.h"
#include "../../../SERVICES/bit_utilies.h"

// PORT REGISTER (OUTPUT)
DIO_tenuErrorStatus DIO_enuSetPinValue(u8 Copy_u8PortId , u8 Copy_u8PinId , u8 Copy_u8PinVal){
    2176:	df 93       	push	r29
    2178:	cf 93       	push	r28
    217a:	cd b7       	in	r28, 0x3d	; 61
    217c:	de b7       	in	r29, 0x3e	; 62
    217e:	28 97       	sbiw	r28, 0x08	; 8
    2180:	0f b6       	in	r0, 0x3f	; 63
    2182:	f8 94       	cli
    2184:	de bf       	out	0x3e, r29	; 62
    2186:	0f be       	out	0x3f, r0	; 63
    2188:	cd bf       	out	0x3d, r28	; 61
    218a:	8a 83       	std	Y+2, r24	; 0x02
    218c:	6b 83       	std	Y+3, r22	; 0x03
    218e:	4c 83       	std	Y+4, r20	; 0x04
	//Error flag
	DIO_tenuErrorStatus LOC_enuErrorStatus = Dio_enuOK;
    2190:	19 82       	std	Y+1, r1	; 0x01

	// Check if inputs are valid
	if((Copy_u8PortId <= DIO_u8_PORTD) && (Copy_u8PinId<=DIO_u8_PIN7))
    2192:	8a 81       	ldd	r24, Y+2	; 0x02
    2194:	84 30       	cpi	r24, 0x04	; 4
    2196:	08 f0       	brcs	.+2      	; 0x219a <DIO_enuSetPinValue+0x24>
    2198:	ef c0       	rjmp	.+478    	; 0x2378 <DIO_enuSetPinValue+0x202>
    219a:	8b 81       	ldd	r24, Y+3	; 0x03
    219c:	88 30       	cpi	r24, 0x08	; 8
    219e:	08 f0       	brcs	.+2      	; 0x21a2 <DIO_enuSetPinValue+0x2c>
    21a0:	eb c0       	rjmp	.+470    	; 0x2378 <DIO_enuSetPinValue+0x202>
	{
		if(Copy_u8PinVal==DIO_u8_HIGH){
    21a2:	8c 81       	ldd	r24, Y+4	; 0x04
    21a4:	81 30       	cpi	r24, 0x01	; 1
    21a6:	09 f0       	breq	.+2      	; 0x21aa <DIO_enuSetPinValue+0x34>
    21a8:	6f c0       	rjmp	.+222    	; 0x2288 <DIO_enuSetPinValue+0x112>
			switch(Copy_u8PortId){
    21aa:	8a 81       	ldd	r24, Y+2	; 0x02
    21ac:	28 2f       	mov	r18, r24
    21ae:	30 e0       	ldi	r19, 0x00	; 0
    21b0:	38 87       	std	Y+8, r19	; 0x08
    21b2:	2f 83       	std	Y+7, r18	; 0x07
    21b4:	8f 81       	ldd	r24, Y+7	; 0x07
    21b6:	98 85       	ldd	r25, Y+8	; 0x08
    21b8:	81 30       	cpi	r24, 0x01	; 1
    21ba:	91 05       	cpc	r25, r1
    21bc:	49 f1       	breq	.+82     	; 0x2210 <DIO_enuSetPinValue+0x9a>
    21be:	2f 81       	ldd	r18, Y+7	; 0x07
    21c0:	38 85       	ldd	r19, Y+8	; 0x08
    21c2:	22 30       	cpi	r18, 0x02	; 2
    21c4:	31 05       	cpc	r19, r1
    21c6:	2c f4       	brge	.+10     	; 0x21d2 <DIO_enuSetPinValue+0x5c>
    21c8:	8f 81       	ldd	r24, Y+7	; 0x07
    21ca:	98 85       	ldd	r25, Y+8	; 0x08
    21cc:	00 97       	sbiw	r24, 0x00	; 0
    21ce:	61 f0       	breq	.+24     	; 0x21e8 <DIO_enuSetPinValue+0x72>
    21d0:	d5 c0       	rjmp	.+426    	; 0x237c <DIO_enuSetPinValue+0x206>
    21d2:	2f 81       	ldd	r18, Y+7	; 0x07
    21d4:	38 85       	ldd	r19, Y+8	; 0x08
    21d6:	22 30       	cpi	r18, 0x02	; 2
    21d8:	31 05       	cpc	r19, r1
    21da:	71 f1       	breq	.+92     	; 0x2238 <DIO_enuSetPinValue+0xc2>
    21dc:	8f 81       	ldd	r24, Y+7	; 0x07
    21de:	98 85       	ldd	r25, Y+8	; 0x08
    21e0:	83 30       	cpi	r24, 0x03	; 3
    21e2:	91 05       	cpc	r25, r1
    21e4:	e9 f1       	breq	.+122    	; 0x2260 <DIO_enuSetPinValue+0xea>
    21e6:	ca c0       	rjmp	.+404    	; 0x237c <DIO_enuSetPinValue+0x206>
			case DIO_u8_PORTA: SET_BIT(PORTA_Register,Copy_u8PinId);break;
    21e8:	ab e3       	ldi	r26, 0x3B	; 59
    21ea:	b0 e0       	ldi	r27, 0x00	; 0
    21ec:	eb e3       	ldi	r30, 0x3B	; 59
    21ee:	f0 e0       	ldi	r31, 0x00	; 0
    21f0:	80 81       	ld	r24, Z
    21f2:	48 2f       	mov	r20, r24
    21f4:	8b 81       	ldd	r24, Y+3	; 0x03
    21f6:	28 2f       	mov	r18, r24
    21f8:	30 e0       	ldi	r19, 0x00	; 0
    21fa:	81 e0       	ldi	r24, 0x01	; 1
    21fc:	90 e0       	ldi	r25, 0x00	; 0
    21fe:	02 2e       	mov	r0, r18
    2200:	02 c0       	rjmp	.+4      	; 0x2206 <DIO_enuSetPinValue+0x90>
    2202:	88 0f       	add	r24, r24
    2204:	99 1f       	adc	r25, r25
    2206:	0a 94       	dec	r0
    2208:	e2 f7       	brpl	.-8      	; 0x2202 <DIO_enuSetPinValue+0x8c>
    220a:	84 2b       	or	r24, r20
    220c:	8c 93       	st	X, r24
    220e:	b6 c0       	rjmp	.+364    	; 0x237c <DIO_enuSetPinValue+0x206>
			case DIO_u8_PORTB: SET_BIT(PORTB_Register,Copy_u8PinId);break;
    2210:	a8 e3       	ldi	r26, 0x38	; 56
    2212:	b0 e0       	ldi	r27, 0x00	; 0
    2214:	e8 e3       	ldi	r30, 0x38	; 56
    2216:	f0 e0       	ldi	r31, 0x00	; 0
    2218:	80 81       	ld	r24, Z
    221a:	48 2f       	mov	r20, r24
    221c:	8b 81       	ldd	r24, Y+3	; 0x03
    221e:	28 2f       	mov	r18, r24
    2220:	30 e0       	ldi	r19, 0x00	; 0
    2222:	81 e0       	ldi	r24, 0x01	; 1
    2224:	90 e0       	ldi	r25, 0x00	; 0
    2226:	02 2e       	mov	r0, r18
    2228:	02 c0       	rjmp	.+4      	; 0x222e <DIO_enuSetPinValue+0xb8>
    222a:	88 0f       	add	r24, r24
    222c:	99 1f       	adc	r25, r25
    222e:	0a 94       	dec	r0
    2230:	e2 f7       	brpl	.-8      	; 0x222a <DIO_enuSetPinValue+0xb4>
    2232:	84 2b       	or	r24, r20
    2234:	8c 93       	st	X, r24
    2236:	a2 c0       	rjmp	.+324    	; 0x237c <DIO_enuSetPinValue+0x206>
			case DIO_u8_PORTC: SET_BIT(PORTC_Register,Copy_u8PinId);break;
    2238:	a5 e3       	ldi	r26, 0x35	; 53
    223a:	b0 e0       	ldi	r27, 0x00	; 0
    223c:	e5 e3       	ldi	r30, 0x35	; 53
    223e:	f0 e0       	ldi	r31, 0x00	; 0
    2240:	80 81       	ld	r24, Z
    2242:	48 2f       	mov	r20, r24
    2244:	8b 81       	ldd	r24, Y+3	; 0x03
    2246:	28 2f       	mov	r18, r24
    2248:	30 e0       	ldi	r19, 0x00	; 0
    224a:	81 e0       	ldi	r24, 0x01	; 1
    224c:	90 e0       	ldi	r25, 0x00	; 0
    224e:	02 2e       	mov	r0, r18
    2250:	02 c0       	rjmp	.+4      	; 0x2256 <DIO_enuSetPinValue+0xe0>
    2252:	88 0f       	add	r24, r24
    2254:	99 1f       	adc	r25, r25
    2256:	0a 94       	dec	r0
    2258:	e2 f7       	brpl	.-8      	; 0x2252 <DIO_enuSetPinValue+0xdc>
    225a:	84 2b       	or	r24, r20
    225c:	8c 93       	st	X, r24
    225e:	8e c0       	rjmp	.+284    	; 0x237c <DIO_enuSetPinValue+0x206>
			case DIO_u8_PORTD: SET_BIT(PORTD_Register,Copy_u8PinId);break;
    2260:	a2 e3       	ldi	r26, 0x32	; 50
    2262:	b0 e0       	ldi	r27, 0x00	; 0
    2264:	e2 e3       	ldi	r30, 0x32	; 50
    2266:	f0 e0       	ldi	r31, 0x00	; 0
    2268:	80 81       	ld	r24, Z
    226a:	48 2f       	mov	r20, r24
    226c:	8b 81       	ldd	r24, Y+3	; 0x03
    226e:	28 2f       	mov	r18, r24
    2270:	30 e0       	ldi	r19, 0x00	; 0
    2272:	81 e0       	ldi	r24, 0x01	; 1
    2274:	90 e0       	ldi	r25, 0x00	; 0
    2276:	02 2e       	mov	r0, r18
    2278:	02 c0       	rjmp	.+4      	; 0x227e <DIO_enuSetPinValue+0x108>
    227a:	88 0f       	add	r24, r24
    227c:	99 1f       	adc	r25, r25
    227e:	0a 94       	dec	r0
    2280:	e2 f7       	brpl	.-8      	; 0x227a <DIO_enuSetPinValue+0x104>
    2282:	84 2b       	or	r24, r20
    2284:	8c 93       	st	X, r24
    2286:	7a c0       	rjmp	.+244    	; 0x237c <DIO_enuSetPinValue+0x206>
			default:/* Wrong ID */ break;
			}
		}

		else if(Copy_u8PinVal==DIO_u8_LOW){
    2288:	8c 81       	ldd	r24, Y+4	; 0x04
    228a:	88 23       	and	r24, r24
    228c:	09 f0       	breq	.+2      	; 0x2290 <DIO_enuSetPinValue+0x11a>
    228e:	76 c0       	rjmp	.+236    	; 0x237c <DIO_enuSetPinValue+0x206>
			switch(Copy_u8PortId){
    2290:	8a 81       	ldd	r24, Y+2	; 0x02
    2292:	28 2f       	mov	r18, r24
    2294:	30 e0       	ldi	r19, 0x00	; 0
    2296:	3e 83       	std	Y+6, r19	; 0x06
    2298:	2d 83       	std	Y+5, r18	; 0x05
    229a:	8d 81       	ldd	r24, Y+5	; 0x05
    229c:	9e 81       	ldd	r25, Y+6	; 0x06
    229e:	81 30       	cpi	r24, 0x01	; 1
    22a0:	91 05       	cpc	r25, r1
    22a2:	59 f1       	breq	.+86     	; 0x22fa <DIO_enuSetPinValue+0x184>
    22a4:	2d 81       	ldd	r18, Y+5	; 0x05
    22a6:	3e 81       	ldd	r19, Y+6	; 0x06
    22a8:	22 30       	cpi	r18, 0x02	; 2
    22aa:	31 05       	cpc	r19, r1
    22ac:	2c f4       	brge	.+10     	; 0x22b8 <DIO_enuSetPinValue+0x142>
    22ae:	8d 81       	ldd	r24, Y+5	; 0x05
    22b0:	9e 81       	ldd	r25, Y+6	; 0x06
    22b2:	00 97       	sbiw	r24, 0x00	; 0
    22b4:	69 f0       	breq	.+26     	; 0x22d0 <DIO_enuSetPinValue+0x15a>
    22b6:	62 c0       	rjmp	.+196    	; 0x237c <DIO_enuSetPinValue+0x206>
    22b8:	2d 81       	ldd	r18, Y+5	; 0x05
    22ba:	3e 81       	ldd	r19, Y+6	; 0x06
    22bc:	22 30       	cpi	r18, 0x02	; 2
    22be:	31 05       	cpc	r19, r1
    22c0:	89 f1       	breq	.+98     	; 0x2324 <DIO_enuSetPinValue+0x1ae>
    22c2:	8d 81       	ldd	r24, Y+5	; 0x05
    22c4:	9e 81       	ldd	r25, Y+6	; 0x06
    22c6:	83 30       	cpi	r24, 0x03	; 3
    22c8:	91 05       	cpc	r25, r1
    22ca:	09 f4       	brne	.+2      	; 0x22ce <DIO_enuSetPinValue+0x158>
    22cc:	40 c0       	rjmp	.+128    	; 0x234e <DIO_enuSetPinValue+0x1d8>
    22ce:	56 c0       	rjmp	.+172    	; 0x237c <DIO_enuSetPinValue+0x206>
			case DIO_u8_PORTA: CLR_BIT(PORTA_Register,Copy_u8PinId);break;
    22d0:	ab e3       	ldi	r26, 0x3B	; 59
    22d2:	b0 e0       	ldi	r27, 0x00	; 0
    22d4:	eb e3       	ldi	r30, 0x3B	; 59
    22d6:	f0 e0       	ldi	r31, 0x00	; 0
    22d8:	80 81       	ld	r24, Z
    22da:	48 2f       	mov	r20, r24
    22dc:	8b 81       	ldd	r24, Y+3	; 0x03
    22de:	28 2f       	mov	r18, r24
    22e0:	30 e0       	ldi	r19, 0x00	; 0
    22e2:	81 e0       	ldi	r24, 0x01	; 1
    22e4:	90 e0       	ldi	r25, 0x00	; 0
    22e6:	02 2e       	mov	r0, r18
    22e8:	02 c0       	rjmp	.+4      	; 0x22ee <DIO_enuSetPinValue+0x178>
    22ea:	88 0f       	add	r24, r24
    22ec:	99 1f       	adc	r25, r25
    22ee:	0a 94       	dec	r0
    22f0:	e2 f7       	brpl	.-8      	; 0x22ea <DIO_enuSetPinValue+0x174>
    22f2:	80 95       	com	r24
    22f4:	84 23       	and	r24, r20
    22f6:	8c 93       	st	X, r24
    22f8:	41 c0       	rjmp	.+130    	; 0x237c <DIO_enuSetPinValue+0x206>
			case DIO_u8_PORTB: CLR_BIT(PORTB_Register,Copy_u8PinId);break;
    22fa:	a8 e3       	ldi	r26, 0x38	; 56
    22fc:	b0 e0       	ldi	r27, 0x00	; 0
    22fe:	e8 e3       	ldi	r30, 0x38	; 56
    2300:	f0 e0       	ldi	r31, 0x00	; 0
    2302:	80 81       	ld	r24, Z
    2304:	48 2f       	mov	r20, r24
    2306:	8b 81       	ldd	r24, Y+3	; 0x03
    2308:	28 2f       	mov	r18, r24
    230a:	30 e0       	ldi	r19, 0x00	; 0
    230c:	81 e0       	ldi	r24, 0x01	; 1
    230e:	90 e0       	ldi	r25, 0x00	; 0
    2310:	02 2e       	mov	r0, r18
    2312:	02 c0       	rjmp	.+4      	; 0x2318 <DIO_enuSetPinValue+0x1a2>
    2314:	88 0f       	add	r24, r24
    2316:	99 1f       	adc	r25, r25
    2318:	0a 94       	dec	r0
    231a:	e2 f7       	brpl	.-8      	; 0x2314 <DIO_enuSetPinValue+0x19e>
    231c:	80 95       	com	r24
    231e:	84 23       	and	r24, r20
    2320:	8c 93       	st	X, r24
    2322:	2c c0       	rjmp	.+88     	; 0x237c <DIO_enuSetPinValue+0x206>
			case DIO_u8_PORTC: CLR_BIT(PORTC_Register,Copy_u8PinId);break;
    2324:	a5 e3       	ldi	r26, 0x35	; 53
    2326:	b0 e0       	ldi	r27, 0x00	; 0
    2328:	e5 e3       	ldi	r30, 0x35	; 53
    232a:	f0 e0       	ldi	r31, 0x00	; 0
    232c:	80 81       	ld	r24, Z
    232e:	48 2f       	mov	r20, r24
    2330:	8b 81       	ldd	r24, Y+3	; 0x03
    2332:	28 2f       	mov	r18, r24
    2334:	30 e0       	ldi	r19, 0x00	; 0
    2336:	81 e0       	ldi	r24, 0x01	; 1
    2338:	90 e0       	ldi	r25, 0x00	; 0
    233a:	02 2e       	mov	r0, r18
    233c:	02 c0       	rjmp	.+4      	; 0x2342 <DIO_enuSetPinValue+0x1cc>
    233e:	88 0f       	add	r24, r24
    2340:	99 1f       	adc	r25, r25
    2342:	0a 94       	dec	r0
    2344:	e2 f7       	brpl	.-8      	; 0x233e <DIO_enuSetPinValue+0x1c8>
    2346:	80 95       	com	r24
    2348:	84 23       	and	r24, r20
    234a:	8c 93       	st	X, r24
    234c:	17 c0       	rjmp	.+46     	; 0x237c <DIO_enuSetPinValue+0x206>
			case DIO_u8_PORTD: CLR_BIT(PORTD_Register,Copy_u8PinId);break;
    234e:	a2 e3       	ldi	r26, 0x32	; 50
    2350:	b0 e0       	ldi	r27, 0x00	; 0
    2352:	e2 e3       	ldi	r30, 0x32	; 50
    2354:	f0 e0       	ldi	r31, 0x00	; 0
    2356:	80 81       	ld	r24, Z
    2358:	48 2f       	mov	r20, r24
    235a:	8b 81       	ldd	r24, Y+3	; 0x03
    235c:	28 2f       	mov	r18, r24
    235e:	30 e0       	ldi	r19, 0x00	; 0
    2360:	81 e0       	ldi	r24, 0x01	; 1
    2362:	90 e0       	ldi	r25, 0x00	; 0
    2364:	02 2e       	mov	r0, r18
    2366:	02 c0       	rjmp	.+4      	; 0x236c <DIO_enuSetPinValue+0x1f6>
    2368:	88 0f       	add	r24, r24
    236a:	99 1f       	adc	r25, r25
    236c:	0a 94       	dec	r0
    236e:	e2 f7       	brpl	.-8      	; 0x2368 <DIO_enuSetPinValue+0x1f2>
    2370:	80 95       	com	r24
    2372:	84 23       	and	r24, r20
    2374:	8c 93       	st	X, r24
    2376:	02 c0       	rjmp	.+4      	; 0x237c <DIO_enuSetPinValue+0x206>
			}
		}
	}
	//if there
	else {
		LOC_enuErrorStatus = Dio_enuInvalidInput;
    2378:	81 e0       	ldi	r24, 0x01	; 1
    237a:	89 83       	std	Y+1, r24	; 0x01
	}
return LOC_enuErrorStatus;
    237c:	89 81       	ldd	r24, Y+1	; 0x01
}
    237e:	28 96       	adiw	r28, 0x08	; 8
    2380:	0f b6       	in	r0, 0x3f	; 63
    2382:	f8 94       	cli
    2384:	de bf       	out	0x3e, r29	; 62
    2386:	0f be       	out	0x3f, r0	; 63
    2388:	cd bf       	out	0x3d, r28	; 61
    238a:	cf 91       	pop	r28
    238c:	df 91       	pop	r29
    238e:	08 95       	ret

00002390 <DIO_enuSetPinDirection>:
//**************************************************************************************************
// DDR function (Direction)
DIO_tenuErrorStatus DIO_enuSetPinDirection(u8 Copy_u8PortId , u8 Copy_u8PinId , u8 Copy_u8PinDir){
    2390:	df 93       	push	r29
    2392:	cf 93       	push	r28
    2394:	cd b7       	in	r28, 0x3d	; 61
    2396:	de b7       	in	r29, 0x3e	; 62
    2398:	28 97       	sbiw	r28, 0x08	; 8
    239a:	0f b6       	in	r0, 0x3f	; 63
    239c:	f8 94       	cli
    239e:	de bf       	out	0x3e, r29	; 62
    23a0:	0f be       	out	0x3f, r0	; 63
    23a2:	cd bf       	out	0x3d, r28	; 61
    23a4:	8a 83       	std	Y+2, r24	; 0x02
    23a6:	6b 83       	std	Y+3, r22	; 0x03
    23a8:	4c 83       	std	Y+4, r20	; 0x04
	//Error flag
	DIO_tenuErrorStatus LOC_enuErrorStatus = Dio_enuOK;
    23aa:	19 82       	std	Y+1, r1	; 0x01

	// Check if inputs are in valid range
	if((Copy_u8PortId <= DIO_u8_PORTD) && (Copy_u8PinId<=DIO_u8_PIN7))
    23ac:	8a 81       	ldd	r24, Y+2	; 0x02
    23ae:	84 30       	cpi	r24, 0x04	; 4
    23b0:	08 f0       	brcs	.+2      	; 0x23b4 <DIO_enuSetPinDirection+0x24>
    23b2:	ef c0       	rjmp	.+478    	; 0x2592 <DIO_enuSetPinDirection+0x202>
    23b4:	8b 81       	ldd	r24, Y+3	; 0x03
    23b6:	88 30       	cpi	r24, 0x08	; 8
    23b8:	08 f0       	brcs	.+2      	; 0x23bc <DIO_enuSetPinDirection+0x2c>
    23ba:	eb c0       	rjmp	.+470    	; 0x2592 <DIO_enuSetPinDirection+0x202>
	{
		if(Copy_u8PinDir==DIO_u8_OUTPUT){
    23bc:	8c 81       	ldd	r24, Y+4	; 0x04
    23be:	81 30       	cpi	r24, 0x01	; 1
    23c0:	09 f0       	breq	.+2      	; 0x23c4 <DIO_enuSetPinDirection+0x34>
    23c2:	6f c0       	rjmp	.+222    	; 0x24a2 <DIO_enuSetPinDirection+0x112>
			switch(Copy_u8PortId){
    23c4:	8a 81       	ldd	r24, Y+2	; 0x02
    23c6:	28 2f       	mov	r18, r24
    23c8:	30 e0       	ldi	r19, 0x00	; 0
    23ca:	38 87       	std	Y+8, r19	; 0x08
    23cc:	2f 83       	std	Y+7, r18	; 0x07
    23ce:	8f 81       	ldd	r24, Y+7	; 0x07
    23d0:	98 85       	ldd	r25, Y+8	; 0x08
    23d2:	81 30       	cpi	r24, 0x01	; 1
    23d4:	91 05       	cpc	r25, r1
    23d6:	49 f1       	breq	.+82     	; 0x242a <DIO_enuSetPinDirection+0x9a>
    23d8:	2f 81       	ldd	r18, Y+7	; 0x07
    23da:	38 85       	ldd	r19, Y+8	; 0x08
    23dc:	22 30       	cpi	r18, 0x02	; 2
    23de:	31 05       	cpc	r19, r1
    23e0:	2c f4       	brge	.+10     	; 0x23ec <DIO_enuSetPinDirection+0x5c>
    23e2:	8f 81       	ldd	r24, Y+7	; 0x07
    23e4:	98 85       	ldd	r25, Y+8	; 0x08
    23e6:	00 97       	sbiw	r24, 0x00	; 0
    23e8:	61 f0       	breq	.+24     	; 0x2402 <DIO_enuSetPinDirection+0x72>
    23ea:	d5 c0       	rjmp	.+426    	; 0x2596 <DIO_enuSetPinDirection+0x206>
    23ec:	2f 81       	ldd	r18, Y+7	; 0x07
    23ee:	38 85       	ldd	r19, Y+8	; 0x08
    23f0:	22 30       	cpi	r18, 0x02	; 2
    23f2:	31 05       	cpc	r19, r1
    23f4:	71 f1       	breq	.+92     	; 0x2452 <DIO_enuSetPinDirection+0xc2>
    23f6:	8f 81       	ldd	r24, Y+7	; 0x07
    23f8:	98 85       	ldd	r25, Y+8	; 0x08
    23fa:	83 30       	cpi	r24, 0x03	; 3
    23fc:	91 05       	cpc	r25, r1
    23fe:	e9 f1       	breq	.+122    	; 0x247a <DIO_enuSetPinDirection+0xea>
    2400:	ca c0       	rjmp	.+404    	; 0x2596 <DIO_enuSetPinDirection+0x206>
			case DIO_u8_PORTA: SET_BIT(DDRA_Register,Copy_u8PinId);break;
    2402:	aa e3       	ldi	r26, 0x3A	; 58
    2404:	b0 e0       	ldi	r27, 0x00	; 0
    2406:	ea e3       	ldi	r30, 0x3A	; 58
    2408:	f0 e0       	ldi	r31, 0x00	; 0
    240a:	80 81       	ld	r24, Z
    240c:	48 2f       	mov	r20, r24
    240e:	8b 81       	ldd	r24, Y+3	; 0x03
    2410:	28 2f       	mov	r18, r24
    2412:	30 e0       	ldi	r19, 0x00	; 0
    2414:	81 e0       	ldi	r24, 0x01	; 1
    2416:	90 e0       	ldi	r25, 0x00	; 0
    2418:	02 2e       	mov	r0, r18
    241a:	02 c0       	rjmp	.+4      	; 0x2420 <DIO_enuSetPinDirection+0x90>
    241c:	88 0f       	add	r24, r24
    241e:	99 1f       	adc	r25, r25
    2420:	0a 94       	dec	r0
    2422:	e2 f7       	brpl	.-8      	; 0x241c <DIO_enuSetPinDirection+0x8c>
    2424:	84 2b       	or	r24, r20
    2426:	8c 93       	st	X, r24
    2428:	b6 c0       	rjmp	.+364    	; 0x2596 <DIO_enuSetPinDirection+0x206>
			case DIO_u8_PORTB: SET_BIT(DDRB_Register,Copy_u8PinId);break;
    242a:	a7 e3       	ldi	r26, 0x37	; 55
    242c:	b0 e0       	ldi	r27, 0x00	; 0
    242e:	e7 e3       	ldi	r30, 0x37	; 55
    2430:	f0 e0       	ldi	r31, 0x00	; 0
    2432:	80 81       	ld	r24, Z
    2434:	48 2f       	mov	r20, r24
    2436:	8b 81       	ldd	r24, Y+3	; 0x03
    2438:	28 2f       	mov	r18, r24
    243a:	30 e0       	ldi	r19, 0x00	; 0
    243c:	81 e0       	ldi	r24, 0x01	; 1
    243e:	90 e0       	ldi	r25, 0x00	; 0
    2440:	02 2e       	mov	r0, r18
    2442:	02 c0       	rjmp	.+4      	; 0x2448 <DIO_enuSetPinDirection+0xb8>
    2444:	88 0f       	add	r24, r24
    2446:	99 1f       	adc	r25, r25
    2448:	0a 94       	dec	r0
    244a:	e2 f7       	brpl	.-8      	; 0x2444 <DIO_enuSetPinDirection+0xb4>
    244c:	84 2b       	or	r24, r20
    244e:	8c 93       	st	X, r24
    2450:	a2 c0       	rjmp	.+324    	; 0x2596 <DIO_enuSetPinDirection+0x206>
			case DIO_u8_PORTC: SET_BIT(DDRC_Register,Copy_u8PinId);break;
    2452:	a4 e3       	ldi	r26, 0x34	; 52
    2454:	b0 e0       	ldi	r27, 0x00	; 0
    2456:	e4 e3       	ldi	r30, 0x34	; 52
    2458:	f0 e0       	ldi	r31, 0x00	; 0
    245a:	80 81       	ld	r24, Z
    245c:	48 2f       	mov	r20, r24
    245e:	8b 81       	ldd	r24, Y+3	; 0x03
    2460:	28 2f       	mov	r18, r24
    2462:	30 e0       	ldi	r19, 0x00	; 0
    2464:	81 e0       	ldi	r24, 0x01	; 1
    2466:	90 e0       	ldi	r25, 0x00	; 0
    2468:	02 2e       	mov	r0, r18
    246a:	02 c0       	rjmp	.+4      	; 0x2470 <DIO_enuSetPinDirection+0xe0>
    246c:	88 0f       	add	r24, r24
    246e:	99 1f       	adc	r25, r25
    2470:	0a 94       	dec	r0
    2472:	e2 f7       	brpl	.-8      	; 0x246c <DIO_enuSetPinDirection+0xdc>
    2474:	84 2b       	or	r24, r20
    2476:	8c 93       	st	X, r24
    2478:	8e c0       	rjmp	.+284    	; 0x2596 <DIO_enuSetPinDirection+0x206>
			case DIO_u8_PORTD: SET_BIT(DDRD_Register,Copy_u8PinId);break;
    247a:	a1 e3       	ldi	r26, 0x31	; 49
    247c:	b0 e0       	ldi	r27, 0x00	; 0
    247e:	e1 e3       	ldi	r30, 0x31	; 49
    2480:	f0 e0       	ldi	r31, 0x00	; 0
    2482:	80 81       	ld	r24, Z
    2484:	48 2f       	mov	r20, r24
    2486:	8b 81       	ldd	r24, Y+3	; 0x03
    2488:	28 2f       	mov	r18, r24
    248a:	30 e0       	ldi	r19, 0x00	; 0
    248c:	81 e0       	ldi	r24, 0x01	; 1
    248e:	90 e0       	ldi	r25, 0x00	; 0
    2490:	02 2e       	mov	r0, r18
    2492:	02 c0       	rjmp	.+4      	; 0x2498 <DIO_enuSetPinDirection+0x108>
    2494:	88 0f       	add	r24, r24
    2496:	99 1f       	adc	r25, r25
    2498:	0a 94       	dec	r0
    249a:	e2 f7       	brpl	.-8      	; 0x2494 <DIO_enuSetPinDirection+0x104>
    249c:	84 2b       	or	r24, r20
    249e:	8c 93       	st	X, r24
    24a0:	7a c0       	rjmp	.+244    	; 0x2596 <DIO_enuSetPinDirection+0x206>
			default:/* Wrong ID */ break;
			}
		}

		else if(Copy_u8PinDir==DIO_u8_INPUT){
    24a2:	8c 81       	ldd	r24, Y+4	; 0x04
    24a4:	88 23       	and	r24, r24
    24a6:	09 f0       	breq	.+2      	; 0x24aa <DIO_enuSetPinDirection+0x11a>
    24a8:	76 c0       	rjmp	.+236    	; 0x2596 <DIO_enuSetPinDirection+0x206>
			switch(Copy_u8PortId){
    24aa:	8a 81       	ldd	r24, Y+2	; 0x02
    24ac:	28 2f       	mov	r18, r24
    24ae:	30 e0       	ldi	r19, 0x00	; 0
    24b0:	3e 83       	std	Y+6, r19	; 0x06
    24b2:	2d 83       	std	Y+5, r18	; 0x05
    24b4:	8d 81       	ldd	r24, Y+5	; 0x05
    24b6:	9e 81       	ldd	r25, Y+6	; 0x06
    24b8:	81 30       	cpi	r24, 0x01	; 1
    24ba:	91 05       	cpc	r25, r1
    24bc:	59 f1       	breq	.+86     	; 0x2514 <DIO_enuSetPinDirection+0x184>
    24be:	2d 81       	ldd	r18, Y+5	; 0x05
    24c0:	3e 81       	ldd	r19, Y+6	; 0x06
    24c2:	22 30       	cpi	r18, 0x02	; 2
    24c4:	31 05       	cpc	r19, r1
    24c6:	2c f4       	brge	.+10     	; 0x24d2 <DIO_enuSetPinDirection+0x142>
    24c8:	8d 81       	ldd	r24, Y+5	; 0x05
    24ca:	9e 81       	ldd	r25, Y+6	; 0x06
    24cc:	00 97       	sbiw	r24, 0x00	; 0
    24ce:	69 f0       	breq	.+26     	; 0x24ea <DIO_enuSetPinDirection+0x15a>
    24d0:	62 c0       	rjmp	.+196    	; 0x2596 <DIO_enuSetPinDirection+0x206>
    24d2:	2d 81       	ldd	r18, Y+5	; 0x05
    24d4:	3e 81       	ldd	r19, Y+6	; 0x06
    24d6:	22 30       	cpi	r18, 0x02	; 2
    24d8:	31 05       	cpc	r19, r1
    24da:	89 f1       	breq	.+98     	; 0x253e <DIO_enuSetPinDirection+0x1ae>
    24dc:	8d 81       	ldd	r24, Y+5	; 0x05
    24de:	9e 81       	ldd	r25, Y+6	; 0x06
    24e0:	83 30       	cpi	r24, 0x03	; 3
    24e2:	91 05       	cpc	r25, r1
    24e4:	09 f4       	brne	.+2      	; 0x24e8 <DIO_enuSetPinDirection+0x158>
    24e6:	40 c0       	rjmp	.+128    	; 0x2568 <DIO_enuSetPinDirection+0x1d8>
    24e8:	56 c0       	rjmp	.+172    	; 0x2596 <DIO_enuSetPinDirection+0x206>
			case DIO_u8_PORTA: CLR_BIT(DDRA_Register,Copy_u8PinId);break;
    24ea:	aa e3       	ldi	r26, 0x3A	; 58
    24ec:	b0 e0       	ldi	r27, 0x00	; 0
    24ee:	ea e3       	ldi	r30, 0x3A	; 58
    24f0:	f0 e0       	ldi	r31, 0x00	; 0
    24f2:	80 81       	ld	r24, Z
    24f4:	48 2f       	mov	r20, r24
    24f6:	8b 81       	ldd	r24, Y+3	; 0x03
    24f8:	28 2f       	mov	r18, r24
    24fa:	30 e0       	ldi	r19, 0x00	; 0
    24fc:	81 e0       	ldi	r24, 0x01	; 1
    24fe:	90 e0       	ldi	r25, 0x00	; 0
    2500:	02 2e       	mov	r0, r18
    2502:	02 c0       	rjmp	.+4      	; 0x2508 <DIO_enuSetPinDirection+0x178>
    2504:	88 0f       	add	r24, r24
    2506:	99 1f       	adc	r25, r25
    2508:	0a 94       	dec	r0
    250a:	e2 f7       	brpl	.-8      	; 0x2504 <DIO_enuSetPinDirection+0x174>
    250c:	80 95       	com	r24
    250e:	84 23       	and	r24, r20
    2510:	8c 93       	st	X, r24
    2512:	41 c0       	rjmp	.+130    	; 0x2596 <DIO_enuSetPinDirection+0x206>
			case DIO_u8_PORTB: CLR_BIT(DDRB_Register,Copy_u8PinId);break;
    2514:	a7 e3       	ldi	r26, 0x37	; 55
    2516:	b0 e0       	ldi	r27, 0x00	; 0
    2518:	e7 e3       	ldi	r30, 0x37	; 55
    251a:	f0 e0       	ldi	r31, 0x00	; 0
    251c:	80 81       	ld	r24, Z
    251e:	48 2f       	mov	r20, r24
    2520:	8b 81       	ldd	r24, Y+3	; 0x03
    2522:	28 2f       	mov	r18, r24
    2524:	30 e0       	ldi	r19, 0x00	; 0
    2526:	81 e0       	ldi	r24, 0x01	; 1
    2528:	90 e0       	ldi	r25, 0x00	; 0
    252a:	02 2e       	mov	r0, r18
    252c:	02 c0       	rjmp	.+4      	; 0x2532 <DIO_enuSetPinDirection+0x1a2>
    252e:	88 0f       	add	r24, r24
    2530:	99 1f       	adc	r25, r25
    2532:	0a 94       	dec	r0
    2534:	e2 f7       	brpl	.-8      	; 0x252e <DIO_enuSetPinDirection+0x19e>
    2536:	80 95       	com	r24
    2538:	84 23       	and	r24, r20
    253a:	8c 93       	st	X, r24
    253c:	2c c0       	rjmp	.+88     	; 0x2596 <DIO_enuSetPinDirection+0x206>
			case DIO_u8_PORTC: CLR_BIT(DDRC_Register,Copy_u8PinId);break;
    253e:	a4 e3       	ldi	r26, 0x34	; 52
    2540:	b0 e0       	ldi	r27, 0x00	; 0
    2542:	e4 e3       	ldi	r30, 0x34	; 52
    2544:	f0 e0       	ldi	r31, 0x00	; 0
    2546:	80 81       	ld	r24, Z
    2548:	48 2f       	mov	r20, r24
    254a:	8b 81       	ldd	r24, Y+3	; 0x03
    254c:	28 2f       	mov	r18, r24
    254e:	30 e0       	ldi	r19, 0x00	; 0
    2550:	81 e0       	ldi	r24, 0x01	; 1
    2552:	90 e0       	ldi	r25, 0x00	; 0
    2554:	02 2e       	mov	r0, r18
    2556:	02 c0       	rjmp	.+4      	; 0x255c <DIO_enuSetPinDirection+0x1cc>
    2558:	88 0f       	add	r24, r24
    255a:	99 1f       	adc	r25, r25
    255c:	0a 94       	dec	r0
    255e:	e2 f7       	brpl	.-8      	; 0x2558 <DIO_enuSetPinDirection+0x1c8>
    2560:	80 95       	com	r24
    2562:	84 23       	and	r24, r20
    2564:	8c 93       	st	X, r24
    2566:	17 c0       	rjmp	.+46     	; 0x2596 <DIO_enuSetPinDirection+0x206>
			case DIO_u8_PORTD: CLR_BIT(DDRD_Register,Copy_u8PinId);break;
    2568:	a1 e3       	ldi	r26, 0x31	; 49
    256a:	b0 e0       	ldi	r27, 0x00	; 0
    256c:	e1 e3       	ldi	r30, 0x31	; 49
    256e:	f0 e0       	ldi	r31, 0x00	; 0
    2570:	80 81       	ld	r24, Z
    2572:	48 2f       	mov	r20, r24
    2574:	8b 81       	ldd	r24, Y+3	; 0x03
    2576:	28 2f       	mov	r18, r24
    2578:	30 e0       	ldi	r19, 0x00	; 0
    257a:	81 e0       	ldi	r24, 0x01	; 1
    257c:	90 e0       	ldi	r25, 0x00	; 0
    257e:	02 2e       	mov	r0, r18
    2580:	02 c0       	rjmp	.+4      	; 0x2586 <DIO_enuSetPinDirection+0x1f6>
    2582:	88 0f       	add	r24, r24
    2584:	99 1f       	adc	r25, r25
    2586:	0a 94       	dec	r0
    2588:	e2 f7       	brpl	.-8      	; 0x2582 <DIO_enuSetPinDirection+0x1f2>
    258a:	80 95       	com	r24
    258c:	84 23       	and	r24, r20
    258e:	8c 93       	st	X, r24
    2590:	02 c0       	rjmp	.+4      	; 0x2596 <DIO_enuSetPinDirection+0x206>
			}
		}
	}
	//if there
	else {
		LOC_enuErrorStatus = Dio_enuInvalidInput;
    2592:	81 e0       	ldi	r24, 0x01	; 1
    2594:	89 83       	std	Y+1, r24	; 0x01
	}
return LOC_enuErrorStatus;
    2596:	89 81       	ldd	r24, Y+1	; 0x01
}
    2598:	28 96       	adiw	r28, 0x08	; 8
    259a:	0f b6       	in	r0, 0x3f	; 63
    259c:	f8 94       	cli
    259e:	de bf       	out	0x3e, r29	; 62
    25a0:	0f be       	out	0x3f, r0	; 63
    25a2:	cd bf       	out	0x3d, r28	; 61
    25a4:	cf 91       	pop	r28
    25a6:	df 91       	pop	r29
    25a8:	08 95       	ret

000025aa <DIO_u8GetPinValue>:

//**************************************************************************
// Func for PIN REGISTER (INPUT)
DIO_tenuErrorStatus DIO_u8GetPinValue (u8 Copy_u8PortId,u8 Copy_u8PinId, u8*Add_u8Result){
    25aa:	df 93       	push	r29
    25ac:	cf 93       	push	r28
    25ae:	cd b7       	in	r28, 0x3d	; 61
    25b0:	de b7       	in	r29, 0x3e	; 62
    25b2:	27 97       	sbiw	r28, 0x07	; 7
    25b4:	0f b6       	in	r0, 0x3f	; 63
    25b6:	f8 94       	cli
    25b8:	de bf       	out	0x3e, r29	; 62
    25ba:	0f be       	out	0x3f, r0	; 63
    25bc:	cd bf       	out	0x3d, r28	; 61
    25be:	8a 83       	std	Y+2, r24	; 0x02
    25c0:	6b 83       	std	Y+3, r22	; 0x03
    25c2:	5d 83       	std	Y+5, r21	; 0x05
    25c4:	4c 83       	std	Y+4, r20	; 0x04
	// Define a LOC variable which store the value
	DIO_tenuErrorStatus LOC_enuErrorStatus = Dio_enuOK;
    25c6:	19 82       	std	Y+1, r1	; 0x01
	// Valid Range
	if((Copy_u8PortId <= DIO_u8_PORTD) && (Copy_u8PinId<=DIO_u8_PIN7))
    25c8:	8a 81       	ldd	r24, Y+2	; 0x02
    25ca:	84 30       	cpi	r24, 0x04	; 4
    25cc:	08 f0       	brcs	.+2      	; 0x25d0 <DIO_u8GetPinValue+0x26>
    25ce:	75 c0       	rjmp	.+234    	; 0x26ba <DIO_u8GetPinValue+0x110>
    25d0:	8b 81       	ldd	r24, Y+3	; 0x03
    25d2:	88 30       	cpi	r24, 0x08	; 8
    25d4:	08 f0       	brcs	.+2      	; 0x25d8 <DIO_u8GetPinValue+0x2e>
    25d6:	71 c0       	rjmp	.+226    	; 0x26ba <DIO_u8GetPinValue+0x110>
	{
		switch(Copy_u8PortId){
    25d8:	8a 81       	ldd	r24, Y+2	; 0x02
    25da:	28 2f       	mov	r18, r24
    25dc:	30 e0       	ldi	r19, 0x00	; 0
    25de:	3f 83       	std	Y+7, r19	; 0x07
    25e0:	2e 83       	std	Y+6, r18	; 0x06
    25e2:	4e 81       	ldd	r20, Y+6	; 0x06
    25e4:	5f 81       	ldd	r21, Y+7	; 0x07
    25e6:	41 30       	cpi	r20, 0x01	; 1
    25e8:	51 05       	cpc	r21, r1
    25ea:	59 f1       	breq	.+86     	; 0x2642 <DIO_u8GetPinValue+0x98>
    25ec:	8e 81       	ldd	r24, Y+6	; 0x06
    25ee:	9f 81       	ldd	r25, Y+7	; 0x07
    25f0:	82 30       	cpi	r24, 0x02	; 2
    25f2:	91 05       	cpc	r25, r1
    25f4:	34 f4       	brge	.+12     	; 0x2602 <DIO_u8GetPinValue+0x58>
    25f6:	2e 81       	ldd	r18, Y+6	; 0x06
    25f8:	3f 81       	ldd	r19, Y+7	; 0x07
    25fa:	21 15       	cp	r18, r1
    25fc:	31 05       	cpc	r19, r1
    25fe:	69 f0       	breq	.+26     	; 0x261a <DIO_u8GetPinValue+0x70>
    2600:	5e c0       	rjmp	.+188    	; 0x26be <DIO_u8GetPinValue+0x114>
    2602:	4e 81       	ldd	r20, Y+6	; 0x06
    2604:	5f 81       	ldd	r21, Y+7	; 0x07
    2606:	42 30       	cpi	r20, 0x02	; 2
    2608:	51 05       	cpc	r21, r1
    260a:	79 f1       	breq	.+94     	; 0x266a <DIO_u8GetPinValue+0xc0>
    260c:	8e 81       	ldd	r24, Y+6	; 0x06
    260e:	9f 81       	ldd	r25, Y+7	; 0x07
    2610:	83 30       	cpi	r24, 0x03	; 3
    2612:	91 05       	cpc	r25, r1
    2614:	09 f4       	brne	.+2      	; 0x2618 <DIO_u8GetPinValue+0x6e>
    2616:	3d c0       	rjmp	.+122    	; 0x2692 <DIO_u8GetPinValue+0xe8>
    2618:	52 c0       	rjmp	.+164    	; 0x26be <DIO_u8GetPinValue+0x114>
		case DIO_u8_PORTA: *Add_u8Result=GET_BIT(PINA_Register,Copy_u8PinId);break;
    261a:	e9 e3       	ldi	r30, 0x39	; 57
    261c:	f0 e0       	ldi	r31, 0x00	; 0
    261e:	80 81       	ld	r24, Z
    2620:	28 2f       	mov	r18, r24
    2622:	30 e0       	ldi	r19, 0x00	; 0
    2624:	8b 81       	ldd	r24, Y+3	; 0x03
    2626:	88 2f       	mov	r24, r24
    2628:	90 e0       	ldi	r25, 0x00	; 0
    262a:	a9 01       	movw	r20, r18
    262c:	02 c0       	rjmp	.+4      	; 0x2632 <DIO_u8GetPinValue+0x88>
    262e:	55 95       	asr	r21
    2630:	47 95       	ror	r20
    2632:	8a 95       	dec	r24
    2634:	e2 f7       	brpl	.-8      	; 0x262e <DIO_u8GetPinValue+0x84>
    2636:	ca 01       	movw	r24, r20
    2638:	81 70       	andi	r24, 0x01	; 1
    263a:	ec 81       	ldd	r30, Y+4	; 0x04
    263c:	fd 81       	ldd	r31, Y+5	; 0x05
    263e:	80 83       	st	Z, r24
    2640:	3e c0       	rjmp	.+124    	; 0x26be <DIO_u8GetPinValue+0x114>
		case DIO_u8_PORTB: *Add_u8Result=GET_BIT(PINB_Register,Copy_u8PinId);break;
    2642:	e6 e3       	ldi	r30, 0x36	; 54
    2644:	f0 e0       	ldi	r31, 0x00	; 0
    2646:	80 81       	ld	r24, Z
    2648:	28 2f       	mov	r18, r24
    264a:	30 e0       	ldi	r19, 0x00	; 0
    264c:	8b 81       	ldd	r24, Y+3	; 0x03
    264e:	88 2f       	mov	r24, r24
    2650:	90 e0       	ldi	r25, 0x00	; 0
    2652:	a9 01       	movw	r20, r18
    2654:	02 c0       	rjmp	.+4      	; 0x265a <DIO_u8GetPinValue+0xb0>
    2656:	55 95       	asr	r21
    2658:	47 95       	ror	r20
    265a:	8a 95       	dec	r24
    265c:	e2 f7       	brpl	.-8      	; 0x2656 <DIO_u8GetPinValue+0xac>
    265e:	ca 01       	movw	r24, r20
    2660:	81 70       	andi	r24, 0x01	; 1
    2662:	ec 81       	ldd	r30, Y+4	; 0x04
    2664:	fd 81       	ldd	r31, Y+5	; 0x05
    2666:	80 83       	st	Z, r24
    2668:	2a c0       	rjmp	.+84     	; 0x26be <DIO_u8GetPinValue+0x114>
		case DIO_u8_PORTC: *Add_u8Result=GET_BIT(PINC_Register,Copy_u8PinId);break;
    266a:	e3 e3       	ldi	r30, 0x33	; 51
    266c:	f0 e0       	ldi	r31, 0x00	; 0
    266e:	80 81       	ld	r24, Z
    2670:	28 2f       	mov	r18, r24
    2672:	30 e0       	ldi	r19, 0x00	; 0
    2674:	8b 81       	ldd	r24, Y+3	; 0x03
    2676:	88 2f       	mov	r24, r24
    2678:	90 e0       	ldi	r25, 0x00	; 0
    267a:	a9 01       	movw	r20, r18
    267c:	02 c0       	rjmp	.+4      	; 0x2682 <DIO_u8GetPinValue+0xd8>
    267e:	55 95       	asr	r21
    2680:	47 95       	ror	r20
    2682:	8a 95       	dec	r24
    2684:	e2 f7       	brpl	.-8      	; 0x267e <DIO_u8GetPinValue+0xd4>
    2686:	ca 01       	movw	r24, r20
    2688:	81 70       	andi	r24, 0x01	; 1
    268a:	ec 81       	ldd	r30, Y+4	; 0x04
    268c:	fd 81       	ldd	r31, Y+5	; 0x05
    268e:	80 83       	st	Z, r24
    2690:	16 c0       	rjmp	.+44     	; 0x26be <DIO_u8GetPinValue+0x114>
		case DIO_u8_PORTD: *Add_u8Result=GET_BIT(PIND_Register,Copy_u8PinId);break;
    2692:	e0 e3       	ldi	r30, 0x30	; 48
    2694:	f0 e0       	ldi	r31, 0x00	; 0
    2696:	80 81       	ld	r24, Z
    2698:	28 2f       	mov	r18, r24
    269a:	30 e0       	ldi	r19, 0x00	; 0
    269c:	8b 81       	ldd	r24, Y+3	; 0x03
    269e:	88 2f       	mov	r24, r24
    26a0:	90 e0       	ldi	r25, 0x00	; 0
    26a2:	a9 01       	movw	r20, r18
    26a4:	02 c0       	rjmp	.+4      	; 0x26aa <DIO_u8GetPinValue+0x100>
    26a6:	55 95       	asr	r21
    26a8:	47 95       	ror	r20
    26aa:	8a 95       	dec	r24
    26ac:	e2 f7       	brpl	.-8      	; 0x26a6 <DIO_u8GetPinValue+0xfc>
    26ae:	ca 01       	movw	r24, r20
    26b0:	81 70       	andi	r24, 0x01	; 1
    26b2:	ec 81       	ldd	r30, Y+4	; 0x04
    26b4:	fd 81       	ldd	r31, Y+5	; 0x05
    26b6:	80 83       	st	Z, r24
    26b8:	02 c0       	rjmp	.+4      	; 0x26be <DIO_u8GetPinValue+0x114>
		default:/* Wrong ID */ break;
		}
	}
	else
		LOC_enuErrorStatus = Dio_enuInvalidInput;
    26ba:	81 e0       	ldi	r24, 0x01	; 1
    26bc:	89 83       	std	Y+1, r24	; 0x01
return LOC_enuErrorStatus;
    26be:	89 81       	ldd	r24, Y+1	; 0x01
}
    26c0:	27 96       	adiw	r28, 0x07	; 7
    26c2:	0f b6       	in	r0, 0x3f	; 63
    26c4:	f8 94       	cli
    26c6:	de bf       	out	0x3e, r29	; 62
    26c8:	0f be       	out	0x3f, r0	; 63
    26ca:	cd bf       	out	0x3d, r28	; 61
    26cc:	cf 91       	pop	r28
    26ce:	df 91       	pop	r29
    26d0:	08 95       	ret

000026d2 <DIO_enuSetPortDirection>:

//*************************************************************************************
// Determine the whole direction of a port
DIO_tenuErrorStatus DIO_enuSetPortDirection(u8 Copy_u8PortId , u8 Copy_u8PortDir){
    26d2:	df 93       	push	r29
    26d4:	cf 93       	push	r28
    26d6:	00 d0       	rcall	.+0      	; 0x26d8 <DIO_enuSetPortDirection+0x6>
    26d8:	00 d0       	rcall	.+0      	; 0x26da <DIO_enuSetPortDirection+0x8>
    26da:	0f 92       	push	r0
    26dc:	cd b7       	in	r28, 0x3d	; 61
    26de:	de b7       	in	r29, 0x3e	; 62
    26e0:	8a 83       	std	Y+2, r24	; 0x02
    26e2:	6b 83       	std	Y+3, r22	; 0x03

	    //Error flag
		DIO_tenuErrorStatus LOC_enuErrorStatus = Dio_enuOK;
    26e4:	19 82       	std	Y+1, r1	; 0x01

		// Check if inputs are in valid range
		if(Copy_u8PortId <= DIO_u8_PORTD)
    26e6:	8a 81       	ldd	r24, Y+2	; 0x02
    26e8:	84 30       	cpi	r24, 0x04	; 4
    26ea:	98 f5       	brcc	.+102    	; 0x2752 <DIO_enuSetPortDirection+0x80>
		{
				switch(Copy_u8PortId)
    26ec:	8a 81       	ldd	r24, Y+2	; 0x02
    26ee:	28 2f       	mov	r18, r24
    26f0:	30 e0       	ldi	r19, 0x00	; 0
    26f2:	3d 83       	std	Y+5, r19	; 0x05
    26f4:	2c 83       	std	Y+4, r18	; 0x04
    26f6:	8c 81       	ldd	r24, Y+4	; 0x04
    26f8:	9d 81       	ldd	r25, Y+5	; 0x05
    26fa:	81 30       	cpi	r24, 0x01	; 1
    26fc:	91 05       	cpc	r25, r1
    26fe:	d1 f0       	breq	.+52     	; 0x2734 <DIO_enuSetPortDirection+0x62>
    2700:	2c 81       	ldd	r18, Y+4	; 0x04
    2702:	3d 81       	ldd	r19, Y+5	; 0x05
    2704:	22 30       	cpi	r18, 0x02	; 2
    2706:	31 05       	cpc	r19, r1
    2708:	2c f4       	brge	.+10     	; 0x2714 <DIO_enuSetPortDirection+0x42>
    270a:	8c 81       	ldd	r24, Y+4	; 0x04
    270c:	9d 81       	ldd	r25, Y+5	; 0x05
    270e:	00 97       	sbiw	r24, 0x00	; 0
    2710:	61 f0       	breq	.+24     	; 0x272a <DIO_enuSetPortDirection+0x58>
    2712:	21 c0       	rjmp	.+66     	; 0x2756 <DIO_enuSetPortDirection+0x84>
    2714:	2c 81       	ldd	r18, Y+4	; 0x04
    2716:	3d 81       	ldd	r19, Y+5	; 0x05
    2718:	22 30       	cpi	r18, 0x02	; 2
    271a:	31 05       	cpc	r19, r1
    271c:	81 f0       	breq	.+32     	; 0x273e <DIO_enuSetPortDirection+0x6c>
    271e:	8c 81       	ldd	r24, Y+4	; 0x04
    2720:	9d 81       	ldd	r25, Y+5	; 0x05
    2722:	83 30       	cpi	r24, 0x03	; 3
    2724:	91 05       	cpc	r25, r1
    2726:	81 f0       	breq	.+32     	; 0x2748 <DIO_enuSetPortDirection+0x76>
    2728:	16 c0       	rjmp	.+44     	; 0x2756 <DIO_enuSetPortDirection+0x84>
				{
				case DIO_u8_PORTA: DDRA_Register=Copy_u8PortDir;break;
    272a:	ea e3       	ldi	r30, 0x3A	; 58
    272c:	f0 e0       	ldi	r31, 0x00	; 0
    272e:	8b 81       	ldd	r24, Y+3	; 0x03
    2730:	80 83       	st	Z, r24
    2732:	11 c0       	rjmp	.+34     	; 0x2756 <DIO_enuSetPortDirection+0x84>
				case DIO_u8_PORTB: DDRB_Register=Copy_u8PortDir;break;
    2734:	e7 e3       	ldi	r30, 0x37	; 55
    2736:	f0 e0       	ldi	r31, 0x00	; 0
    2738:	8b 81       	ldd	r24, Y+3	; 0x03
    273a:	80 83       	st	Z, r24
    273c:	0c c0       	rjmp	.+24     	; 0x2756 <DIO_enuSetPortDirection+0x84>
				case DIO_u8_PORTC: DDRC_Register=Copy_u8PortDir;break;
    273e:	e4 e3       	ldi	r30, 0x34	; 52
    2740:	f0 e0       	ldi	r31, 0x00	; 0
    2742:	8b 81       	ldd	r24, Y+3	; 0x03
    2744:	80 83       	st	Z, r24
    2746:	07 c0       	rjmp	.+14     	; 0x2756 <DIO_enuSetPortDirection+0x84>
				case DIO_u8_PORTD: DDRD_Register=Copy_u8PortDir;break;
    2748:	e1 e3       	ldi	r30, 0x31	; 49
    274a:	f0 e0       	ldi	r31, 0x00	; 0
    274c:	8b 81       	ldd	r24, Y+3	; 0x03
    274e:	80 83       	st	Z, r24
    2750:	02 c0       	rjmp	.+4      	; 0x2756 <DIO_enuSetPortDirection+0x84>
				default:/* Wrong ID */ break;
				}
		}
		//if there IS an error
		else
			LOC_enuErrorStatus = Dio_enuInvalidInput;
    2752:	81 e0       	ldi	r24, 0x01	; 1
    2754:	89 83       	std	Y+1, r24	; 0x01

return LOC_enuErrorStatus;
    2756:	89 81       	ldd	r24, Y+1	; 0x01
}
    2758:	0f 90       	pop	r0
    275a:	0f 90       	pop	r0
    275c:	0f 90       	pop	r0
    275e:	0f 90       	pop	r0
    2760:	0f 90       	pop	r0
    2762:	cf 91       	pop	r28
    2764:	df 91       	pop	r29
    2766:	08 95       	ret

00002768 <DIO_enuSetPortValue>:
//*************************************************************************************
// Determine the values of the PORT REG (OUTPUT ONLY)
DIO_tenuErrorStatus DIO_enuSetPortValue(u8 Copy_u8PortId , u8 Copy_u8PortVal){
    2768:	df 93       	push	r29
    276a:	cf 93       	push	r28
    276c:	00 d0       	rcall	.+0      	; 0x276e <DIO_enuSetPortValue+0x6>
    276e:	00 d0       	rcall	.+0      	; 0x2770 <DIO_enuSetPortValue+0x8>
    2770:	0f 92       	push	r0
    2772:	cd b7       	in	r28, 0x3d	; 61
    2774:	de b7       	in	r29, 0x3e	; 62
    2776:	8a 83       	std	Y+2, r24	; 0x02
    2778:	6b 83       	std	Y+3, r22	; 0x03

	    //Error flag
		DIO_tenuErrorStatus LOC_enuErrorStatus = Dio_enuOK;
    277a:	19 82       	std	Y+1, r1	; 0x01

		// Check if inputs are in valid range
		if(Copy_u8PortId <= DIO_u8_PORTD)
    277c:	8a 81       	ldd	r24, Y+2	; 0x02
    277e:	84 30       	cpi	r24, 0x04	; 4
    2780:	98 f5       	brcc	.+102    	; 0x27e8 <DIO_enuSetPortValue+0x80>
		{
				switch(Copy_u8PortId)
    2782:	8a 81       	ldd	r24, Y+2	; 0x02
    2784:	28 2f       	mov	r18, r24
    2786:	30 e0       	ldi	r19, 0x00	; 0
    2788:	3d 83       	std	Y+5, r19	; 0x05
    278a:	2c 83       	std	Y+4, r18	; 0x04
    278c:	8c 81       	ldd	r24, Y+4	; 0x04
    278e:	9d 81       	ldd	r25, Y+5	; 0x05
    2790:	81 30       	cpi	r24, 0x01	; 1
    2792:	91 05       	cpc	r25, r1
    2794:	d1 f0       	breq	.+52     	; 0x27ca <DIO_enuSetPortValue+0x62>
    2796:	2c 81       	ldd	r18, Y+4	; 0x04
    2798:	3d 81       	ldd	r19, Y+5	; 0x05
    279a:	22 30       	cpi	r18, 0x02	; 2
    279c:	31 05       	cpc	r19, r1
    279e:	2c f4       	brge	.+10     	; 0x27aa <DIO_enuSetPortValue+0x42>
    27a0:	8c 81       	ldd	r24, Y+4	; 0x04
    27a2:	9d 81       	ldd	r25, Y+5	; 0x05
    27a4:	00 97       	sbiw	r24, 0x00	; 0
    27a6:	61 f0       	breq	.+24     	; 0x27c0 <DIO_enuSetPortValue+0x58>
    27a8:	21 c0       	rjmp	.+66     	; 0x27ec <DIO_enuSetPortValue+0x84>
    27aa:	2c 81       	ldd	r18, Y+4	; 0x04
    27ac:	3d 81       	ldd	r19, Y+5	; 0x05
    27ae:	22 30       	cpi	r18, 0x02	; 2
    27b0:	31 05       	cpc	r19, r1
    27b2:	81 f0       	breq	.+32     	; 0x27d4 <DIO_enuSetPortValue+0x6c>
    27b4:	8c 81       	ldd	r24, Y+4	; 0x04
    27b6:	9d 81       	ldd	r25, Y+5	; 0x05
    27b8:	83 30       	cpi	r24, 0x03	; 3
    27ba:	91 05       	cpc	r25, r1
    27bc:	81 f0       	breq	.+32     	; 0x27de <DIO_enuSetPortValue+0x76>
    27be:	16 c0       	rjmp	.+44     	; 0x27ec <DIO_enuSetPortValue+0x84>
				{
				case DIO_u8_PORTA: PORTA_Register=Copy_u8PortVal;break;
    27c0:	eb e3       	ldi	r30, 0x3B	; 59
    27c2:	f0 e0       	ldi	r31, 0x00	; 0
    27c4:	8b 81       	ldd	r24, Y+3	; 0x03
    27c6:	80 83       	st	Z, r24
    27c8:	11 c0       	rjmp	.+34     	; 0x27ec <DIO_enuSetPortValue+0x84>
				case DIO_u8_PORTB: PORTB_Register=Copy_u8PortVal;break;
    27ca:	e8 e3       	ldi	r30, 0x38	; 56
    27cc:	f0 e0       	ldi	r31, 0x00	; 0
    27ce:	8b 81       	ldd	r24, Y+3	; 0x03
    27d0:	80 83       	st	Z, r24
    27d2:	0c c0       	rjmp	.+24     	; 0x27ec <DIO_enuSetPortValue+0x84>
				case DIO_u8_PORTC: PORTC_Register=Copy_u8PortVal;break;
    27d4:	e5 e3       	ldi	r30, 0x35	; 53
    27d6:	f0 e0       	ldi	r31, 0x00	; 0
    27d8:	8b 81       	ldd	r24, Y+3	; 0x03
    27da:	80 83       	st	Z, r24
    27dc:	07 c0       	rjmp	.+14     	; 0x27ec <DIO_enuSetPortValue+0x84>
				case DIO_u8_PORTD: PORTD_Register=Copy_u8PortVal;break;
    27de:	e2 e3       	ldi	r30, 0x32	; 50
    27e0:	f0 e0       	ldi	r31, 0x00	; 0
    27e2:	8b 81       	ldd	r24, Y+3	; 0x03
    27e4:	80 83       	st	Z, r24
    27e6:	02 c0       	rjmp	.+4      	; 0x27ec <DIO_enuSetPortValue+0x84>
				default:/* Wrong ID */ break;
				}
		}
		//if there IS an error
		else
			LOC_enuErrorStatus = Dio_enuInvalidInput;
    27e8:	81 e0       	ldi	r24, 0x01	; 1
    27ea:	89 83       	std	Y+1, r24	; 0x01

return LOC_enuErrorStatus;
    27ec:	89 81       	ldd	r24, Y+1	; 0x01
}
    27ee:	0f 90       	pop	r0
    27f0:	0f 90       	pop	r0
    27f2:	0f 90       	pop	r0
    27f4:	0f 90       	pop	r0
    27f6:	0f 90       	pop	r0
    27f8:	cf 91       	pop	r28
    27fa:	df 91       	pop	r29
    27fc:	08 95       	ret

000027fe <ADC_voidInit>:
#include "../../../INCLUDE/MCAL/ADC/ADC_cfg.h"
#include "../../../INCLUDE/MCAL/ADC/ADC_priv.h"
#include "../../../SERVICES/bit_utilies.h"
#include "../../../SERVICES/std_types.h"

void ADC_voidInit(){
    27fe:	df 93       	push	r29
    2800:	cf 93       	push	r28
    2802:	cd b7       	in	r28, 0x3d	; 61
    2804:	de b7       	in	r29, 0x3e	; 62
	// VREF
#if ADC_VREF==ADC_VREF_AVCC_5V
	SET_BIT(ADCMUX_Register,ADC_VREF_ADMUX_REFS0);
    2806:	a7 e2       	ldi	r26, 0x27	; 39
    2808:	b0 e0       	ldi	r27, 0x00	; 0
    280a:	e7 e2       	ldi	r30, 0x27	; 39
    280c:	f0 e0       	ldi	r31, 0x00	; 0
    280e:	80 81       	ld	r24, Z
    2810:	80 64       	ori	r24, 0x40	; 64
    2812:	8c 93       	st	X, r24
	CLR_BIT(ADCMUX_Register,ADC_VREF_ADMUX_REFS1);
    2814:	a7 e2       	ldi	r26, 0x27	; 39
    2816:	b0 e0       	ldi	r27, 0x00	; 0
    2818:	e7 e2       	ldi	r30, 0x27	; 39
    281a:	f0 e0       	ldi	r31, 0x00	; 0
    281c:	80 81       	ld	r24, Z
    281e:	8f 77       	andi	r24, 0x7F	; 127
    2820:	8c 93       	st	X, r24
#else
	#warning INVALID VREF
#endif
	// AADJUSTMENT
#if ADC_ADJUSTMENT==ADC_ADJUSTMENT_RIGHT
	CLR_BIT(ADCMUX_Register,ADC_ADJUSTMENT_ADMUX_ADLAR);
    2822:	a7 e2       	ldi	r26, 0x27	; 39
    2824:	b0 e0       	ldi	r27, 0x00	; 0
    2826:	e7 e2       	ldi	r30, 0x27	; 39
    2828:	f0 e0       	ldi	r31, 0x00	; 0
    282a:	80 81       	ld	r24, Z
    282c:	8f 7d       	andi	r24, 0xDF	; 223
    282e:	8c 93       	st	X, r24
#else
	#warning INVALID ADJUSTMENT
#endif
	//PRESCALER
#if   ADC_PRESCALER==ADC_PRESCALER_128
	   SET_BIT(ADCSRA_Register,ADC_PRESCALER_ADCSRA_ADPS0);
    2830:	a6 e2       	ldi	r26, 0x26	; 38
    2832:	b0 e0       	ldi	r27, 0x00	; 0
    2834:	e6 e2       	ldi	r30, 0x26	; 38
    2836:	f0 e0       	ldi	r31, 0x00	; 0
    2838:	80 81       	ld	r24, Z
    283a:	81 60       	ori	r24, 0x01	; 1
    283c:	8c 93       	st	X, r24
	   SET_BIT(ADCSRA_Register,ADC_PRESCALER_ADCSRA_ADPS1);
    283e:	a6 e2       	ldi	r26, 0x26	; 38
    2840:	b0 e0       	ldi	r27, 0x00	; 0
    2842:	e6 e2       	ldi	r30, 0x26	; 38
    2844:	f0 e0       	ldi	r31, 0x00	; 0
    2846:	80 81       	ld	r24, Z
    2848:	82 60       	ori	r24, 0x02	; 2
    284a:	8c 93       	st	X, r24
	   SET_BIT(ADCSRA_Register,ADC_PRESCALER_ADCSRA_ADPS2);
    284c:	a6 e2       	ldi	r26, 0x26	; 38
    284e:	b0 e0       	ldi	r27, 0x00	; 0
    2850:	e6 e2       	ldi	r30, 0x26	; 38
    2852:	f0 e0       	ldi	r31, 0x00	; 0
    2854:	80 81       	ld	r24, Z
    2856:	84 60       	ori	r24, 0x04	; 4
    2858:	8c 93       	st	X, r24
#else
#warning INVALID PRESCALER
#endif
	   // ADC Analog Channel
#if ADC_ANALOG_CHANNEL==ADC_ANALOG_CHANNEL_PIN0
	   ADCSRA_Register&=0xE0;
    285a:	a6 e2       	ldi	r26, 0x26	; 38
    285c:	b0 e0       	ldi	r27, 0x00	; 0
    285e:	e6 e2       	ldi	r30, 0x26	; 38
    2860:	f0 e0       	ldi	r31, 0x00	; 0
    2862:	80 81       	ld	r24, Z
    2864:	80 7e       	andi	r24, 0xE0	; 224
    2866:	8c 93       	st	X, r24
#elif ADC_ANALOG_CHANNEL==ADC_ANALOG_CHANNEL_PIN7
	   ADCSRA_Register&=0xE7;
#else
		#warning INVALID ANALOG CHANNEL
#endif
}
    2868:	cf 91       	pop	r28
    286a:	df 91       	pop	r29
    286c:	08 95       	ret

0000286e <ADC_voidGetRead>:
void ADC_voidGetRead(u16*Add_u16AdcRead){
    286e:	df 93       	push	r29
    2870:	cf 93       	push	r28
    2872:	00 d0       	rcall	.+0      	; 0x2874 <ADC_voidGetRead+0x6>
    2874:	0f 92       	push	r0
    2876:	cd b7       	in	r28, 0x3d	; 61
    2878:	de b7       	in	r29, 0x3e	; 62
    287a:	9b 83       	std	Y+3, r25	; 0x03
    287c:	8a 83       	std	Y+2, r24	; 0x02
	//ENABLE
	SET_BIT(ADCSRA_Register,ADC_ENABLE_ADCSRA_ADEN);
    287e:	a6 e2       	ldi	r26, 0x26	; 38
    2880:	b0 e0       	ldi	r27, 0x00	; 0
    2882:	e6 e2       	ldi	r30, 0x26	; 38
    2884:	f0 e0       	ldi	r31, 0x00	; 0
    2886:	80 81       	ld	r24, Z
    2888:	80 68       	ori	r24, 0x80	; 128
    288a:	8c 93       	st	X, r24
	// Star Conversion
	SET_BIT(ADCSRA_Register,ADC_START_CONVERSION);
    288c:	a6 e2       	ldi	r26, 0x26	; 38
    288e:	b0 e0       	ldi	r27, 0x00	; 0
    2890:	e6 e2       	ldi	r30, 0x26	; 38
    2892:	f0 e0       	ldi	r31, 0x00	; 0
    2894:	80 81       	ld	r24, Z
    2896:	80 64       	ori	r24, 0x40	; 64
    2898:	8c 93       	st	X, r24
	u8 Loc_u8AdcTimeOutCounter=200;
    289a:	88 ec       	ldi	r24, 0xC8	; 200
    289c:	89 83       	std	Y+1, r24	; 0x01
    289e:	03 c0       	rjmp	.+6      	; 0x28a6 <ADC_voidGetRead+0x38>
	while(GET_BIT(ADCSRA_Register,ADC_START_CONVERSION)==ADC_CONVERSION_IN_PROGRESS && Loc_u8AdcTimeOutCounter>0){
		Loc_u8AdcTimeOutCounter--;
    28a0:	89 81       	ldd	r24, Y+1	; 0x01
    28a2:	81 50       	subi	r24, 0x01	; 1
    28a4:	89 83       	std	Y+1, r24	; 0x01
	//ENABLE
	SET_BIT(ADCSRA_Register,ADC_ENABLE_ADCSRA_ADEN);
	// Star Conversion
	SET_BIT(ADCSRA_Register,ADC_START_CONVERSION);
	u8 Loc_u8AdcTimeOutCounter=200;
	while(GET_BIT(ADCSRA_Register,ADC_START_CONVERSION)==ADC_CONVERSION_IN_PROGRESS && Loc_u8AdcTimeOutCounter>0){
    28a6:	e6 e2       	ldi	r30, 0x26	; 38
    28a8:	f0 e0       	ldi	r31, 0x00	; 0
    28aa:	80 81       	ld	r24, Z
    28ac:	82 95       	swap	r24
    28ae:	86 95       	lsr	r24
    28b0:	86 95       	lsr	r24
    28b2:	83 70       	andi	r24, 0x03	; 3
    28b4:	88 2f       	mov	r24, r24
    28b6:	90 e0       	ldi	r25, 0x00	; 0
    28b8:	81 70       	andi	r24, 0x01	; 1
    28ba:	90 70       	andi	r25, 0x00	; 0
    28bc:	98 2f       	mov	r25, r24
    28be:	81 e0       	ldi	r24, 0x01	; 1
    28c0:	89 27       	eor	r24, r25
    28c2:	88 23       	and	r24, r24
    28c4:	19 f4       	brne	.+6      	; 0x28cc <ADC_voidGetRead+0x5e>
    28c6:	89 81       	ldd	r24, Y+1	; 0x01
    28c8:	88 23       	and	r24, r24
    28ca:	51 f7       	brne	.-44     	; 0x28a0 <ADC_voidGetRead+0x32>
		Loc_u8AdcTimeOutCounter--;
	}
	if(Loc_u8AdcTimeOutCounter==ADC_TimeOut){
    28cc:	89 81       	ldd	r24, Y+1	; 0x01
    28ce:	88 23       	and	r24, r24
    28d0:	41 f0       	breq	.+16     	; 0x28e2 <ADC_voidGetRead+0x74>
		#warning ADC TIME OUT
	}
	else
		*Add_u16AdcRead=ADC_Register;
    28d2:	e4 e2       	ldi	r30, 0x24	; 36
    28d4:	f0 e0       	ldi	r31, 0x00	; 0
    28d6:	80 81       	ld	r24, Z
    28d8:	91 81       	ldd	r25, Z+1	; 0x01
    28da:	ea 81       	ldd	r30, Y+2	; 0x02
    28dc:	fb 81       	ldd	r31, Y+3	; 0x03
    28de:	91 83       	std	Z+1, r25	; 0x01
    28e0:	80 83       	st	Z, r24
}
    28e2:	0f 90       	pop	r0
    28e4:	0f 90       	pop	r0
    28e6:	0f 90       	pop	r0
    28e8:	cf 91       	pop	r28
    28ea:	df 91       	pop	r29
    28ec:	08 95       	ret

000028ee <ADC_voidDisable>:
void ADC_voidDisable(){
    28ee:	df 93       	push	r29
    28f0:	cf 93       	push	r28
    28f2:	cd b7       	in	r28, 0x3d	; 61
    28f4:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ADCSRA_Register,ADC_ENABLE_ADCSRA_ADEN);
    28f6:	a6 e2       	ldi	r26, 0x26	; 38
    28f8:	b0 e0       	ldi	r27, 0x00	; 0
    28fa:	e6 e2       	ldi	r30, 0x26	; 38
    28fc:	f0 e0       	ldi	r31, 0x00	; 0
    28fe:	80 81       	ld	r24, Z
    2900:	8f 77       	andi	r24, 0x7F	; 127
    2902:	8c 93       	st	X, r24
}
    2904:	cf 91       	pop	r28
    2906:	df 91       	pop	r29
    2908:	08 95       	ret

0000290a <Seg_vidInit>:
/*********************Seg_vidSegInit*********************/
/* USE: Initialize the 7 segments according to user cfg */
/* PARAMETERS: The struct carries cfg                   */
/* RETURN: No Return                                    */
/********************************************************/
void Seg_vidInit(Seg_tCfg*Add_structSeg){
    290a:	df 93       	push	r29
    290c:	cf 93       	push	r28
    290e:	00 d0       	rcall	.+0      	; 0x2910 <Seg_vidInit+0x6>
    2910:	cd b7       	in	r28, 0x3d	; 61
    2912:	de b7       	in	r29, 0x3e	; 62
    2914:	9a 83       	std	Y+2, r25	; 0x02
    2916:	89 83       	std	Y+1, r24	; 0x01
	DIO_enuSetPortDirection(Add_structSeg->Port,DIO_u8_PORT_OUTPUT);
    2918:	e9 81       	ldd	r30, Y+1	; 0x01
    291a:	fa 81       	ldd	r31, Y+2	; 0x02
    291c:	80 81       	ld	r24, Z
    291e:	83 70       	andi	r24, 0x03	; 3
    2920:	6f ef       	ldi	r22, 0xFF	; 255
    2922:	0e 94 69 13 	call	0x26d2	; 0x26d2 <DIO_enuSetPortDirection>
}
    2926:	0f 90       	pop	r0
    2928:	0f 90       	pop	r0
    292a:	cf 91       	pop	r28
    292c:	df 91       	pop	r29
    292e:	08 95       	ret

00002930 <Seg_vidOn>:
/* USE: Write on 7 Segment                              */
/* PARAMETERS: - The struct carries cfg                 */
/*             - The number to be written               */
/* RETURN: No Return                                    */
/********************************************************/
void Seg_vidOn(Seg_tCfg*Add_structSeg,u8 Add_u8SegVal){
    2930:	df 93       	push	r29
    2932:	cf 93       	push	r28
    2934:	00 d0       	rcall	.+0      	; 0x2936 <Seg_vidOn+0x6>
    2936:	0f 92       	push	r0
    2938:	cd b7       	in	r28, 0x3d	; 61
    293a:	de b7       	in	r29, 0x3e	; 62
    293c:	9a 83       	std	Y+2, r25	; 0x02
    293e:	89 83       	std	Y+1, r24	; 0x01
    2940:	6b 83       	std	Y+3, r22	; 0x03
	if((Add_structSeg->Common_Type) == Seg_CommCathode){
    2942:	e9 81       	ldd	r30, Y+1	; 0x01
    2944:	fa 81       	ldd	r31, Y+2	; 0x02
    2946:	80 81       	ld	r24, Z
    2948:	84 70       	andi	r24, 0x04	; 4
    294a:	88 23       	and	r24, r24
    294c:	89 f0       	breq	.+34     	; 0x2970 <Seg_vidOn+0x40>
		DIO_enuSetPortValue(Add_structSeg->Port,segment_7[Add_u8SegVal]);
    294e:	e9 81       	ldd	r30, Y+1	; 0x01
    2950:	fa 81       	ldd	r31, Y+2	; 0x02
    2952:	80 81       	ld	r24, Z
    2954:	83 70       	andi	r24, 0x03	; 3
    2956:	28 2f       	mov	r18, r24
    2958:	8b 81       	ldd	r24, Y+3	; 0x03
    295a:	88 2f       	mov	r24, r24
    295c:	90 e0       	ldi	r25, 0x00	; 0
    295e:	fc 01       	movw	r30, r24
    2960:	e8 59       	subi	r30, 0x98	; 152
    2962:	ff 4f       	sbci	r31, 0xFF	; 255
    2964:	90 81       	ld	r25, Z
    2966:	82 2f       	mov	r24, r18
    2968:	69 2f       	mov	r22, r25
    296a:	0e 94 b4 13 	call	0x2768	; 0x2768 <DIO_enuSetPortValue>
    296e:	18 c0       	rjmp	.+48     	; 0x29a0 <Seg_vidOn+0x70>
	}
	else if((Add_structSeg->Common_Type) == Seg_CommAnode){
    2970:	e9 81       	ldd	r30, Y+1	; 0x01
    2972:	fa 81       	ldd	r31, Y+2	; 0x02
    2974:	80 81       	ld	r24, Z
    2976:	84 70       	andi	r24, 0x04	; 4
    2978:	88 23       	and	r24, r24
    297a:	91 f4       	brne	.+36     	; 0x29a0 <Seg_vidOn+0x70>
			DIO_enuSetPortValue(Add_structSeg->Port,~(segment_7[Add_u8SegVal]));
    297c:	e9 81       	ldd	r30, Y+1	; 0x01
    297e:	fa 81       	ldd	r31, Y+2	; 0x02
    2980:	80 81       	ld	r24, Z
    2982:	83 70       	andi	r24, 0x03	; 3
    2984:	28 2f       	mov	r18, r24
    2986:	8b 81       	ldd	r24, Y+3	; 0x03
    2988:	88 2f       	mov	r24, r24
    298a:	90 e0       	ldi	r25, 0x00	; 0
    298c:	fc 01       	movw	r30, r24
    298e:	e8 59       	subi	r30, 0x98	; 152
    2990:	ff 4f       	sbci	r31, 0xFF	; 255
    2992:	80 81       	ld	r24, Z
    2994:	98 2f       	mov	r25, r24
    2996:	90 95       	com	r25
    2998:	82 2f       	mov	r24, r18
    299a:	69 2f       	mov	r22, r25
    299c:	0e 94 b4 13 	call	0x2768	; 0x2768 <DIO_enuSetPortValue>
	}
}
    29a0:	0f 90       	pop	r0
    29a2:	0f 90       	pop	r0
    29a4:	0f 90       	pop	r0
    29a6:	cf 91       	pop	r28
    29a8:	df 91       	pop	r29
    29aa:	08 95       	ret

000029ac <Stepper_voidInit>:
/*******************Stepper_voidInit********************/
/* USE : Initialize the Stepper according to user cfg  */
/* PARAMETERS: The struct carries cfg                  */
/* RETURN: No Return                                   */
/*******************************************************/
void Stepper_voidInit(Stepper_tstructCfg*Add_structStepper){
    29ac:	df 93       	push	r29
    29ae:	cf 93       	push	r28
    29b0:	00 d0       	rcall	.+0      	; 0x29b2 <Stepper_voidInit+0x6>
    29b2:	cd b7       	in	r28, 0x3d	; 61
    29b4:	de b7       	in	r29, 0x3e	; 62
    29b6:	9a 83       	std	Y+2, r25	; 0x02
    29b8:	89 83       	std	Y+1, r24	; 0x01
	DIO_enuSetPortDirection(Add_structStepper->Port,0b00001111);
    29ba:	e9 81       	ldd	r30, Y+1	; 0x01
    29bc:	fa 81       	ldd	r31, Y+2	; 0x02
    29be:	80 81       	ld	r24, Z
    29c0:	83 70       	andi	r24, 0x03	; 3
    29c2:	6f e0       	ldi	r22, 0x0F	; 15
    29c4:	0e 94 69 13 	call	0x26d2	; 0x26d2 <DIO_enuSetPortDirection>
	DIO_enuSetPortValue(Add_structStepper->Port,0);
    29c8:	e9 81       	ldd	r30, Y+1	; 0x01
    29ca:	fa 81       	ldd	r31, Y+2	; 0x02
    29cc:	80 81       	ld	r24, Z
    29ce:	83 70       	andi	r24, 0x03	; 3
    29d0:	60 e0       	ldi	r22, 0x00	; 0
    29d2:	0e 94 b4 13 	call	0x2768	; 0x2768 <DIO_enuSetPortValue>
}
    29d6:	0f 90       	pop	r0
    29d8:	0f 90       	pop	r0
    29da:	cf 91       	pop	r28
    29dc:	df 91       	pop	r29
    29de:	08 95       	ret

000029e0 <Stepper_voidOn>:
/*             - Stepper Direction                     */
/*             - Stepper Rotation Degree               */
/*             - Stepper mode                          */
/* RETURN: No Return                                   */
/*******************************************************/
void Stepper_voidOn(Stepper_tstructCfg*Add_structStepper,u8 Copy_u8StepperDirection,u8 Copy_u8StepperStepMode,u8 Copy_u8StepperDegree){
    29e0:	df 93       	push	r29
    29e2:	cf 93       	push	r28
    29e4:	cd b7       	in	r28, 0x3d	; 61
    29e6:	de b7       	in	r29, 0x3e	; 62
    29e8:	a8 97       	sbiw	r28, 0x28	; 40
    29ea:	0f b6       	in	r0, 0x3f	; 63
    29ec:	f8 94       	cli
    29ee:	de bf       	out	0x3e, r29	; 62
    29f0:	0f be       	out	0x3f, r0	; 63
    29f2:	cd bf       	out	0x3d, r28	; 61
    29f4:	9f 8f       	std	Y+31, r25	; 0x1f
    29f6:	8e 8f       	std	Y+30, r24	; 0x1e
    29f8:	68 a3       	std	Y+32, r22	; 0x20
    29fa:	49 a3       	std	Y+33, r20	; 0x21
    29fc:	2a a3       	std	Y+34, r18	; 0x22
	u8 StepperCounter=0;
    29fe:	1d 8e       	std	Y+29, r1	; 0x1d


	switch(Copy_u8StepperStepMode){
    2a00:	89 a1       	ldd	r24, Y+33	; 0x21
    2a02:	28 2f       	mov	r18, r24
    2a04:	30 e0       	ldi	r19, 0x00	; 0
    2a06:	38 a7       	std	Y+40, r19	; 0x28
    2a08:	2f a3       	std	Y+39, r18	; 0x27
    2a0a:	8f a1       	ldd	r24, Y+39	; 0x27
    2a0c:	98 a5       	ldd	r25, Y+40	; 0x28
    2a0e:	00 97       	sbiw	r24, 0x00	; 0
    2a10:	09 f4       	brne	.+2      	; 0x2a14 <Stepper_voidOn+0x34>
    2a12:	a1 c0       	rjmp	.+322    	; 0x2b56 <Stepper_voidOn+0x176>
    2a14:	2f a1       	ldd	r18, Y+39	; 0x27
    2a16:	38 a5       	ldd	r19, Y+40	; 0x28
    2a18:	21 30       	cpi	r18, 0x01	; 1
    2a1a:	31 05       	cpc	r19, r1
    2a1c:	09 f0       	breq	.+2      	; 0x2a20 <Stepper_voidOn+0x40>
    2a1e:	35 c1       	rjmp	.+618    	; 0x2c8a <Stepper_voidOn+0x2aa>


	case Stepper_FULL_STEP:
		for(StepperCounter=0;StepperCounter<Copy_u8StepperDegree;StepperCounter++){
    2a20:	1d 8e       	std	Y+29, r1	; 0x1d
    2a22:	93 c0       	rjmp	.+294    	; 0x2b4a <Stepper_voidOn+0x16a>
			switch(Copy_u8StepperDirection){
    2a24:	88 a1       	ldd	r24, Y+32	; 0x20
    2a26:	28 2f       	mov	r18, r24
    2a28:	30 e0       	ldi	r19, 0x00	; 0
    2a2a:	3e a3       	std	Y+38, r19	; 0x26
    2a2c:	2d a3       	std	Y+37, r18	; 0x25
    2a2e:	8d a1       	ldd	r24, Y+37	; 0x25
    2a30:	9e a1       	ldd	r25, Y+38	; 0x26
    2a32:	00 97       	sbiw	r24, 0x00	; 0
    2a34:	51 f0       	breq	.+20     	; 0x2a4a <Stepper_voidOn+0x6a>
    2a36:	2d a1       	ldd	r18, Y+37	; 0x25
    2a38:	3e a1       	ldd	r19, Y+38	; 0x26
    2a3a:	21 30       	cpi	r18, 0x01	; 1
    2a3c:	31 05       	cpc	r19, r1
    2a3e:	49 f4       	brne	.+18     	; 0x2a52 <Stepper_voidOn+0x72>
				case Stepper_CLOCKWISE:DIO_enuSetPortValue(DIO_u8_PORTA ,0b00000001);break;
    2a40:	80 e0       	ldi	r24, 0x00	; 0
    2a42:	61 e0       	ldi	r22, 0x01	; 1
    2a44:	0e 94 b4 13 	call	0x2768	; 0x2768 <DIO_enuSetPortValue>
    2a48:	04 c0       	rjmp	.+8      	; 0x2a52 <Stepper_voidOn+0x72>
				case Stepper_COUNTER_CLOCKWISE:DIO_enuSetPortValue(DIO_u8_PORTA ,0b00001000);break;
    2a4a:	80 e0       	ldi	r24, 0x00	; 0
    2a4c:	68 e0       	ldi	r22, 0x08	; 8
    2a4e:	0e 94 b4 13 	call	0x2768	; 0x2768 <DIO_enuSetPortValue>
    2a52:	80 e0       	ldi	r24, 0x00	; 0
    2a54:	90 e0       	ldi	r25, 0x00	; 0
    2a56:	a0 ea       	ldi	r26, 0xA0	; 160
    2a58:	b0 e4       	ldi	r27, 0x40	; 64
    2a5a:	89 8f       	std	Y+25, r24	; 0x19
    2a5c:	9a 8f       	std	Y+26, r25	; 0x1a
    2a5e:	ab 8f       	std	Y+27, r26	; 0x1b
    2a60:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a62:	69 8d       	ldd	r22, Y+25	; 0x19
    2a64:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2a66:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2a68:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2a6a:	20 e0       	ldi	r18, 0x00	; 0
    2a6c:	30 e0       	ldi	r19, 0x00	; 0
    2a6e:	4a ef       	ldi	r20, 0xFA	; 250
    2a70:	54 e4       	ldi	r21, 0x44	; 68
    2a72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a76:	dc 01       	movw	r26, r24
    2a78:	cb 01       	movw	r24, r22
    2a7a:	8d 8b       	std	Y+21, r24	; 0x15
    2a7c:	9e 8b       	std	Y+22, r25	; 0x16
    2a7e:	af 8b       	std	Y+23, r26	; 0x17
    2a80:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2a82:	6d 89       	ldd	r22, Y+21	; 0x15
    2a84:	7e 89       	ldd	r23, Y+22	; 0x16
    2a86:	8f 89       	ldd	r24, Y+23	; 0x17
    2a88:	98 8d       	ldd	r25, Y+24	; 0x18
    2a8a:	20 e0       	ldi	r18, 0x00	; 0
    2a8c:	30 e0       	ldi	r19, 0x00	; 0
    2a8e:	40 e8       	ldi	r20, 0x80	; 128
    2a90:	5f e3       	ldi	r21, 0x3F	; 63
    2a92:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2a96:	88 23       	and	r24, r24
    2a98:	2c f4       	brge	.+10     	; 0x2aa4 <Stepper_voidOn+0xc4>
		__ticks = 1;
    2a9a:	81 e0       	ldi	r24, 0x01	; 1
    2a9c:	90 e0       	ldi	r25, 0x00	; 0
    2a9e:	9c 8b       	std	Y+20, r25	; 0x14
    2aa0:	8b 8b       	std	Y+19, r24	; 0x13
    2aa2:	3f c0       	rjmp	.+126    	; 0x2b22 <Stepper_voidOn+0x142>
	else if (__tmp > 65535)
    2aa4:	6d 89       	ldd	r22, Y+21	; 0x15
    2aa6:	7e 89       	ldd	r23, Y+22	; 0x16
    2aa8:	8f 89       	ldd	r24, Y+23	; 0x17
    2aaa:	98 8d       	ldd	r25, Y+24	; 0x18
    2aac:	20 e0       	ldi	r18, 0x00	; 0
    2aae:	3f ef       	ldi	r19, 0xFF	; 255
    2ab0:	4f e7       	ldi	r20, 0x7F	; 127
    2ab2:	57 e4       	ldi	r21, 0x47	; 71
    2ab4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2ab8:	18 16       	cp	r1, r24
    2aba:	4c f5       	brge	.+82     	; 0x2b0e <Stepper_voidOn+0x12e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2abc:	69 8d       	ldd	r22, Y+25	; 0x19
    2abe:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2ac0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2ac2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2ac4:	20 e0       	ldi	r18, 0x00	; 0
    2ac6:	30 e0       	ldi	r19, 0x00	; 0
    2ac8:	40 e2       	ldi	r20, 0x20	; 32
    2aca:	51 e4       	ldi	r21, 0x41	; 65
    2acc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ad0:	dc 01       	movw	r26, r24
    2ad2:	cb 01       	movw	r24, r22
    2ad4:	bc 01       	movw	r22, r24
    2ad6:	cd 01       	movw	r24, r26
    2ad8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2adc:	dc 01       	movw	r26, r24
    2ade:	cb 01       	movw	r24, r22
    2ae0:	9c 8b       	std	Y+20, r25	; 0x14
    2ae2:	8b 8b       	std	Y+19, r24	; 0x13
    2ae4:	0f c0       	rjmp	.+30     	; 0x2b04 <Stepper_voidOn+0x124>
    2ae6:	88 ec       	ldi	r24, 0xC8	; 200
    2ae8:	90 e0       	ldi	r25, 0x00	; 0
    2aea:	9a 8b       	std	Y+18, r25	; 0x12
    2aec:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2aee:	89 89       	ldd	r24, Y+17	; 0x11
    2af0:	9a 89       	ldd	r25, Y+18	; 0x12
    2af2:	01 97       	sbiw	r24, 0x01	; 1
    2af4:	f1 f7       	brne	.-4      	; 0x2af2 <Stepper_voidOn+0x112>
    2af6:	9a 8b       	std	Y+18, r25	; 0x12
    2af8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2afa:	8b 89       	ldd	r24, Y+19	; 0x13
    2afc:	9c 89       	ldd	r25, Y+20	; 0x14
    2afe:	01 97       	sbiw	r24, 0x01	; 1
    2b00:	9c 8b       	std	Y+20, r25	; 0x14
    2b02:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b04:	8b 89       	ldd	r24, Y+19	; 0x13
    2b06:	9c 89       	ldd	r25, Y+20	; 0x14
    2b08:	00 97       	sbiw	r24, 0x00	; 0
    2b0a:	69 f7       	brne	.-38     	; 0x2ae6 <Stepper_voidOn+0x106>
    2b0c:	14 c0       	rjmp	.+40     	; 0x2b36 <Stepper_voidOn+0x156>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b0e:	6d 89       	ldd	r22, Y+21	; 0x15
    2b10:	7e 89       	ldd	r23, Y+22	; 0x16
    2b12:	8f 89       	ldd	r24, Y+23	; 0x17
    2b14:	98 8d       	ldd	r25, Y+24	; 0x18
    2b16:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b1a:	dc 01       	movw	r26, r24
    2b1c:	cb 01       	movw	r24, r22
    2b1e:	9c 8b       	std	Y+20, r25	; 0x14
    2b20:	8b 8b       	std	Y+19, r24	; 0x13
    2b22:	8b 89       	ldd	r24, Y+19	; 0x13
    2b24:	9c 89       	ldd	r25, Y+20	; 0x14
    2b26:	98 8b       	std	Y+16, r25	; 0x10
    2b28:	8f 87       	std	Y+15, r24	; 0x0f
    2b2a:	8f 85       	ldd	r24, Y+15	; 0x0f
    2b2c:	98 89       	ldd	r25, Y+16	; 0x10
    2b2e:	01 97       	sbiw	r24, 0x01	; 1
    2b30:	f1 f7       	brne	.-4      	; 0x2b2e <Stepper_voidOn+0x14e>
    2b32:	98 8b       	std	Y+16, r25	; 0x10
    2b34:	8f 87       	std	Y+15, r24	; 0x0f
			}
			_delay_ms(5);
			DIO_enuSetPortValue(Add_structStepper->Port,0);
    2b36:	ee 8d       	ldd	r30, Y+30	; 0x1e
    2b38:	ff 8d       	ldd	r31, Y+31	; 0x1f
    2b3a:	80 81       	ld	r24, Z
    2b3c:	83 70       	andi	r24, 0x03	; 3
    2b3e:	60 e0       	ldi	r22, 0x00	; 0
    2b40:	0e 94 b4 13 	call	0x2768	; 0x2768 <DIO_enuSetPortValue>

	switch(Copy_u8StepperStepMode){


	case Stepper_FULL_STEP:
		for(StepperCounter=0;StepperCounter<Copy_u8StepperDegree;StepperCounter++){
    2b44:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2b46:	8f 5f       	subi	r24, 0xFF	; 255
    2b48:	8d 8f       	std	Y+29, r24	; 0x1d
    2b4a:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2b4c:	8a a1       	ldd	r24, Y+34	; 0x22
    2b4e:	98 17       	cp	r25, r24
    2b50:	08 f4       	brcc	.+2      	; 0x2b54 <Stepper_voidOn+0x174>
    2b52:	68 cf       	rjmp	.-304    	; 0x2a24 <Stepper_voidOn+0x44>
    2b54:	9a c0       	rjmp	.+308    	; 0x2c8a <Stepper_voidOn+0x2aa>
		}
	break;


	case Stepper_HALF_STEP:
		for(StepperCounter=0;StepperCounter<Copy_u8StepperDegree;StepperCounter++){
    2b56:	1d 8e       	std	Y+29, r1	; 0x1d
    2b58:	93 c0       	rjmp	.+294    	; 0x2c80 <Stepper_voidOn+0x2a0>
			switch(Copy_u8StepperDirection){
    2b5a:	88 a1       	ldd	r24, Y+32	; 0x20
    2b5c:	28 2f       	mov	r18, r24
    2b5e:	30 e0       	ldi	r19, 0x00	; 0
    2b60:	3c a3       	std	Y+36, r19	; 0x24
    2b62:	2b a3       	std	Y+35, r18	; 0x23
    2b64:	8b a1       	ldd	r24, Y+35	; 0x23
    2b66:	9c a1       	ldd	r25, Y+36	; 0x24
    2b68:	00 97       	sbiw	r24, 0x00	; 0
    2b6a:	51 f0       	breq	.+20     	; 0x2b80 <Stepper_voidOn+0x1a0>
    2b6c:	2b a1       	ldd	r18, Y+35	; 0x23
    2b6e:	3c a1       	ldd	r19, Y+36	; 0x24
    2b70:	21 30       	cpi	r18, 0x01	; 1
    2b72:	31 05       	cpc	r19, r1
    2b74:	49 f4       	brne	.+18     	; 0x2b88 <Stepper_voidOn+0x1a8>
				case Stepper_CLOCKWISE:DIO_enuSetPortValue(DIO_u8_PORTA ,0b00000011);break;
    2b76:	80 e0       	ldi	r24, 0x00	; 0
    2b78:	63 e0       	ldi	r22, 0x03	; 3
    2b7a:	0e 94 b4 13 	call	0x2768	; 0x2768 <DIO_enuSetPortValue>
    2b7e:	04 c0       	rjmp	.+8      	; 0x2b88 <Stepper_voidOn+0x1a8>
				case Stepper_COUNTER_CLOCKWISE:DIO_enuSetPortValue(DIO_u8_PORTA ,0b00001100);break;
    2b80:	80 e0       	ldi	r24, 0x00	; 0
    2b82:	6c e0       	ldi	r22, 0x0C	; 12
    2b84:	0e 94 b4 13 	call	0x2768	; 0x2768 <DIO_enuSetPortValue>
    2b88:	80 e0       	ldi	r24, 0x00	; 0
    2b8a:	90 e0       	ldi	r25, 0x00	; 0
    2b8c:	a0 ea       	ldi	r26, 0xA0	; 160
    2b8e:	b0 e4       	ldi	r27, 0x40	; 64
    2b90:	8b 87       	std	Y+11, r24	; 0x0b
    2b92:	9c 87       	std	Y+12, r25	; 0x0c
    2b94:	ad 87       	std	Y+13, r26	; 0x0d
    2b96:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b98:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b9a:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b9c:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b9e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ba0:	20 e0       	ldi	r18, 0x00	; 0
    2ba2:	30 e0       	ldi	r19, 0x00	; 0
    2ba4:	4a ef       	ldi	r20, 0xFA	; 250
    2ba6:	54 e4       	ldi	r21, 0x44	; 68
    2ba8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2bac:	dc 01       	movw	r26, r24
    2bae:	cb 01       	movw	r24, r22
    2bb0:	8f 83       	std	Y+7, r24	; 0x07
    2bb2:	98 87       	std	Y+8, r25	; 0x08
    2bb4:	a9 87       	std	Y+9, r26	; 0x09
    2bb6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2bb8:	6f 81       	ldd	r22, Y+7	; 0x07
    2bba:	78 85       	ldd	r23, Y+8	; 0x08
    2bbc:	89 85       	ldd	r24, Y+9	; 0x09
    2bbe:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bc0:	20 e0       	ldi	r18, 0x00	; 0
    2bc2:	30 e0       	ldi	r19, 0x00	; 0
    2bc4:	40 e8       	ldi	r20, 0x80	; 128
    2bc6:	5f e3       	ldi	r21, 0x3F	; 63
    2bc8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2bcc:	88 23       	and	r24, r24
    2bce:	2c f4       	brge	.+10     	; 0x2bda <Stepper_voidOn+0x1fa>
		__ticks = 1;
    2bd0:	81 e0       	ldi	r24, 0x01	; 1
    2bd2:	90 e0       	ldi	r25, 0x00	; 0
    2bd4:	9e 83       	std	Y+6, r25	; 0x06
    2bd6:	8d 83       	std	Y+5, r24	; 0x05
    2bd8:	3f c0       	rjmp	.+126    	; 0x2c58 <Stepper_voidOn+0x278>
	else if (__tmp > 65535)
    2bda:	6f 81       	ldd	r22, Y+7	; 0x07
    2bdc:	78 85       	ldd	r23, Y+8	; 0x08
    2bde:	89 85       	ldd	r24, Y+9	; 0x09
    2be0:	9a 85       	ldd	r25, Y+10	; 0x0a
    2be2:	20 e0       	ldi	r18, 0x00	; 0
    2be4:	3f ef       	ldi	r19, 0xFF	; 255
    2be6:	4f e7       	ldi	r20, 0x7F	; 127
    2be8:	57 e4       	ldi	r21, 0x47	; 71
    2bea:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2bee:	18 16       	cp	r1, r24
    2bf0:	4c f5       	brge	.+82     	; 0x2c44 <Stepper_voidOn+0x264>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2bf2:	6b 85       	ldd	r22, Y+11	; 0x0b
    2bf4:	7c 85       	ldd	r23, Y+12	; 0x0c
    2bf6:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bf8:	9e 85       	ldd	r25, Y+14	; 0x0e
    2bfa:	20 e0       	ldi	r18, 0x00	; 0
    2bfc:	30 e0       	ldi	r19, 0x00	; 0
    2bfe:	40 e2       	ldi	r20, 0x20	; 32
    2c00:	51 e4       	ldi	r21, 0x41	; 65
    2c02:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c06:	dc 01       	movw	r26, r24
    2c08:	cb 01       	movw	r24, r22
    2c0a:	bc 01       	movw	r22, r24
    2c0c:	cd 01       	movw	r24, r26
    2c0e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c12:	dc 01       	movw	r26, r24
    2c14:	cb 01       	movw	r24, r22
    2c16:	9e 83       	std	Y+6, r25	; 0x06
    2c18:	8d 83       	std	Y+5, r24	; 0x05
    2c1a:	0f c0       	rjmp	.+30     	; 0x2c3a <Stepper_voidOn+0x25a>
    2c1c:	88 ec       	ldi	r24, 0xC8	; 200
    2c1e:	90 e0       	ldi	r25, 0x00	; 0
    2c20:	9c 83       	std	Y+4, r25	; 0x04
    2c22:	8b 83       	std	Y+3, r24	; 0x03
    2c24:	8b 81       	ldd	r24, Y+3	; 0x03
    2c26:	9c 81       	ldd	r25, Y+4	; 0x04
    2c28:	01 97       	sbiw	r24, 0x01	; 1
    2c2a:	f1 f7       	brne	.-4      	; 0x2c28 <Stepper_voidOn+0x248>
    2c2c:	9c 83       	std	Y+4, r25	; 0x04
    2c2e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c30:	8d 81       	ldd	r24, Y+5	; 0x05
    2c32:	9e 81       	ldd	r25, Y+6	; 0x06
    2c34:	01 97       	sbiw	r24, 0x01	; 1
    2c36:	9e 83       	std	Y+6, r25	; 0x06
    2c38:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c3a:	8d 81       	ldd	r24, Y+5	; 0x05
    2c3c:	9e 81       	ldd	r25, Y+6	; 0x06
    2c3e:	00 97       	sbiw	r24, 0x00	; 0
    2c40:	69 f7       	brne	.-38     	; 0x2c1c <Stepper_voidOn+0x23c>
    2c42:	14 c0       	rjmp	.+40     	; 0x2c6c <Stepper_voidOn+0x28c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c44:	6f 81       	ldd	r22, Y+7	; 0x07
    2c46:	78 85       	ldd	r23, Y+8	; 0x08
    2c48:	89 85       	ldd	r24, Y+9	; 0x09
    2c4a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c4c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c50:	dc 01       	movw	r26, r24
    2c52:	cb 01       	movw	r24, r22
    2c54:	9e 83       	std	Y+6, r25	; 0x06
    2c56:	8d 83       	std	Y+5, r24	; 0x05
    2c58:	8d 81       	ldd	r24, Y+5	; 0x05
    2c5a:	9e 81       	ldd	r25, Y+6	; 0x06
    2c5c:	9a 83       	std	Y+2, r25	; 0x02
    2c5e:	89 83       	std	Y+1, r24	; 0x01
    2c60:	89 81       	ldd	r24, Y+1	; 0x01
    2c62:	9a 81       	ldd	r25, Y+2	; 0x02
    2c64:	01 97       	sbiw	r24, 0x01	; 1
    2c66:	f1 f7       	brne	.-4      	; 0x2c64 <Stepper_voidOn+0x284>
    2c68:	9a 83       	std	Y+2, r25	; 0x02
    2c6a:	89 83       	std	Y+1, r24	; 0x01
			}
			_delay_ms(5);
			DIO_enuSetPortValue(Add_structStepper->Port,0);
    2c6c:	ee 8d       	ldd	r30, Y+30	; 0x1e
    2c6e:	ff 8d       	ldd	r31, Y+31	; 0x1f
    2c70:	80 81       	ld	r24, Z
    2c72:	83 70       	andi	r24, 0x03	; 3
    2c74:	60 e0       	ldi	r22, 0x00	; 0
    2c76:	0e 94 b4 13 	call	0x2768	; 0x2768 <DIO_enuSetPortValue>
		}
	break;


	case Stepper_HALF_STEP:
		for(StepperCounter=0;StepperCounter<Copy_u8StepperDegree;StepperCounter++){
    2c7a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2c7c:	8f 5f       	subi	r24, 0xFF	; 255
    2c7e:	8d 8f       	std	Y+29, r24	; 0x1d
    2c80:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2c82:	8a a1       	ldd	r24, Y+34	; 0x22
    2c84:	98 17       	cp	r25, r24
    2c86:	08 f4       	brcc	.+2      	; 0x2c8a <Stepper_voidOn+0x2aa>
    2c88:	68 cf       	rjmp	.-304    	; 0x2b5a <Stepper_voidOn+0x17a>
			_delay_ms(5);
			DIO_enuSetPortValue(Add_structStepper->Port,0);
		}
	break;
	}
}
    2c8a:	a8 96       	adiw	r28, 0x28	; 40
    2c8c:	0f b6       	in	r0, 0x3f	; 63
    2c8e:	f8 94       	cli
    2c90:	de bf       	out	0x3e, r29	; 62
    2c92:	0f be       	out	0x3f, r0	; 63
    2c94:	cd bf       	out	0x3d, r28	; 61
    2c96:	cf 91       	pop	r28
    2c98:	df 91       	pop	r29
    2c9a:	08 95       	ret

00002c9c <Led_vidLedInit>:
/*********************Led_vidLedInit********************/
/* USE : Initialize the Led according to user cfg      */
/* PARAMETERS: The struct carries cfg                  */
/* RETURN: No Return                                   */
/*******************************************************/
void Led_vidLedInit(Led_tCfg*Add_structLed){
    2c9c:	df 93       	push	r29
    2c9e:	cf 93       	push	r28
    2ca0:	00 d0       	rcall	.+0      	; 0x2ca2 <Led_vidLedInit+0x6>
    2ca2:	cd b7       	in	r28, 0x3d	; 61
    2ca4:	de b7       	in	r29, 0x3e	; 62
    2ca6:	9a 83       	std	Y+2, r25	; 0x02
    2ca8:	89 83       	std	Y+1, r24	; 0x01
	DIO_enuSetPinDirection(Add_structLed->Led_NestStruct.Port,Add_structLed->Pin,DIO_u8_OUTPUT);
    2caa:	e9 81       	ldd	r30, Y+1	; 0x01
    2cac:	fa 81       	ldd	r31, Y+2	; 0x02
    2cae:	81 81       	ldd	r24, Z+1	; 0x01
    2cb0:	83 70       	andi	r24, 0x03	; 3
    2cb2:	e9 81       	ldd	r30, Y+1	; 0x01
    2cb4:	fa 81       	ldd	r31, Y+2	; 0x02
    2cb6:	90 81       	ld	r25, Z
    2cb8:	69 2f       	mov	r22, r25
    2cba:	41 e0       	ldi	r20, 0x01	; 1
    2cbc:	0e 94 c8 11 	call	0x2390	; 0x2390 <DIO_enuSetPinDirection>
}
    2cc0:	0f 90       	pop	r0
    2cc2:	0f 90       	pop	r0
    2cc4:	cf 91       	pop	r28
    2cc6:	df 91       	pop	r29
    2cc8:	08 95       	ret

00002cca <Led_vidOn>:
/***********************Led_vidOn***********************/
/* USE : Turn on Led                                   */
/* PARAMETERS: The struct carries cfg                  */
/* RETURN: No Return                                   */
/*******************************************************/
void Led_vidOn(Led_tCfg*Add_structLed){
    2cca:	df 93       	push	r29
    2ccc:	cf 93       	push	r28
    2cce:	00 d0       	rcall	.+0      	; 0x2cd0 <Led_vidOn+0x6>
    2cd0:	cd b7       	in	r28, 0x3d	; 61
    2cd2:	de b7       	in	r29, 0x3e	; 62
    2cd4:	9a 83       	std	Y+2, r25	; 0x02
    2cd6:	89 83       	std	Y+1, r24	; 0x01
	if((Add_structLed->Led_NestStruct.Active_Status) == Led_Active_High){
    2cd8:	e9 81       	ldd	r30, Y+1	; 0x01
    2cda:	fa 81       	ldd	r31, Y+2	; 0x02
    2cdc:	81 81       	ldd	r24, Z+1	; 0x01
    2cde:	84 70       	andi	r24, 0x04	; 4
    2ce0:	88 23       	and	r24, r24
    2ce2:	89 f0       	breq	.+34     	; 0x2d06 <Led_vidOn+0x3c>
		Add_structLed->Led_NestStruct.Current_Status = Led_Active_High_High;
    2ce4:	e9 81       	ldd	r30, Y+1	; 0x01
    2ce6:	fa 81       	ldd	r31, Y+2	; 0x02
    2ce8:	81 81       	ldd	r24, Z+1	; 0x01
    2cea:	88 60       	ori	r24, 0x08	; 8
    2cec:	81 83       	std	Z+1, r24	; 0x01
		DIO_enuSetPinValue(Add_structLed->Led_NestStruct.Port,Add_structLed->Pin,Led_Active_High_High);
    2cee:	e9 81       	ldd	r30, Y+1	; 0x01
    2cf0:	fa 81       	ldd	r31, Y+2	; 0x02
    2cf2:	81 81       	ldd	r24, Z+1	; 0x01
    2cf4:	83 70       	andi	r24, 0x03	; 3
    2cf6:	e9 81       	ldd	r30, Y+1	; 0x01
    2cf8:	fa 81       	ldd	r31, Y+2	; 0x02
    2cfa:	90 81       	ld	r25, Z
    2cfc:	69 2f       	mov	r22, r25
    2cfe:	41 e0       	ldi	r20, 0x01	; 1
    2d00:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
    2d04:	16 c0       	rjmp	.+44     	; 0x2d32 <Led_vidOn+0x68>
	}
	else if(Add_structLed->Led_NestStruct.Active_Status == Led_Active_Low){
    2d06:	e9 81       	ldd	r30, Y+1	; 0x01
    2d08:	fa 81       	ldd	r31, Y+2	; 0x02
    2d0a:	81 81       	ldd	r24, Z+1	; 0x01
    2d0c:	84 70       	andi	r24, 0x04	; 4
    2d0e:	88 23       	and	r24, r24
    2d10:	81 f4       	brne	.+32     	; 0x2d32 <Led_vidOn+0x68>
		Add_structLed->Led_NestStruct.Current_Status = Led_Active_Low_High;
    2d12:	e9 81       	ldd	r30, Y+1	; 0x01
    2d14:	fa 81       	ldd	r31, Y+2	; 0x02
    2d16:	81 81       	ldd	r24, Z+1	; 0x01
    2d18:	87 7f       	andi	r24, 0xF7	; 247
    2d1a:	81 83       	std	Z+1, r24	; 0x01
		DIO_enuSetPinValue(Add_structLed->Led_NestStruct.Port,Add_structLed->Pin,Led_Active_Low_High);
    2d1c:	e9 81       	ldd	r30, Y+1	; 0x01
    2d1e:	fa 81       	ldd	r31, Y+2	; 0x02
    2d20:	81 81       	ldd	r24, Z+1	; 0x01
    2d22:	83 70       	andi	r24, 0x03	; 3
    2d24:	e9 81       	ldd	r30, Y+1	; 0x01
    2d26:	fa 81       	ldd	r31, Y+2	; 0x02
    2d28:	90 81       	ld	r25, Z
    2d2a:	69 2f       	mov	r22, r25
    2d2c:	40 e0       	ldi	r20, 0x00	; 0
    2d2e:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
	}
}
    2d32:	0f 90       	pop	r0
    2d34:	0f 90       	pop	r0
    2d36:	cf 91       	pop	r28
    2d38:	df 91       	pop	r29
    2d3a:	08 95       	ret

00002d3c <Led_vidOff>:
/***********************Led_vidOff**********************/
/* USE : Turn off Led                                  */
/* PARAMETERS: The struct carries cfg                  */
/* RETURN: No Return                                   */
/*******************************************************/
void Led_vidOff(Led_tCfg*Add_structLed){
    2d3c:	df 93       	push	r29
    2d3e:	cf 93       	push	r28
    2d40:	00 d0       	rcall	.+0      	; 0x2d42 <Led_vidOff+0x6>
    2d42:	cd b7       	in	r28, 0x3d	; 61
    2d44:	de b7       	in	r29, 0x3e	; 62
    2d46:	9a 83       	std	Y+2, r25	; 0x02
    2d48:	89 83       	std	Y+1, r24	; 0x01
	if(Add_structLed->Led_NestStruct.Active_Status == Led_Active_High){
    2d4a:	e9 81       	ldd	r30, Y+1	; 0x01
    2d4c:	fa 81       	ldd	r31, Y+2	; 0x02
    2d4e:	81 81       	ldd	r24, Z+1	; 0x01
    2d50:	84 70       	andi	r24, 0x04	; 4
    2d52:	88 23       	and	r24, r24
    2d54:	89 f0       	breq	.+34     	; 0x2d78 <Led_vidOff+0x3c>
		Add_structLed->Led_NestStruct.Current_Status = Led_Active_High_Low;
    2d56:	e9 81       	ldd	r30, Y+1	; 0x01
    2d58:	fa 81       	ldd	r31, Y+2	; 0x02
    2d5a:	81 81       	ldd	r24, Z+1	; 0x01
    2d5c:	87 7f       	andi	r24, 0xF7	; 247
    2d5e:	81 83       	std	Z+1, r24	; 0x01
		DIO_enuSetPinValue(Add_structLed->Led_NestStruct.Port ,Add_structLed->Pin,Led_Active_High_Low);
    2d60:	e9 81       	ldd	r30, Y+1	; 0x01
    2d62:	fa 81       	ldd	r31, Y+2	; 0x02
    2d64:	81 81       	ldd	r24, Z+1	; 0x01
    2d66:	83 70       	andi	r24, 0x03	; 3
    2d68:	e9 81       	ldd	r30, Y+1	; 0x01
    2d6a:	fa 81       	ldd	r31, Y+2	; 0x02
    2d6c:	90 81       	ld	r25, Z
    2d6e:	69 2f       	mov	r22, r25
    2d70:	40 e0       	ldi	r20, 0x00	; 0
    2d72:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
    2d76:	16 c0       	rjmp	.+44     	; 0x2da4 <Led_vidOff+0x68>
	}
	else if(Add_structLed->Led_NestStruct.Active_Status == Led_Active_Low){
    2d78:	e9 81       	ldd	r30, Y+1	; 0x01
    2d7a:	fa 81       	ldd	r31, Y+2	; 0x02
    2d7c:	81 81       	ldd	r24, Z+1	; 0x01
    2d7e:	84 70       	andi	r24, 0x04	; 4
    2d80:	88 23       	and	r24, r24
    2d82:	81 f4       	brne	.+32     	; 0x2da4 <Led_vidOff+0x68>
		Add_structLed->Led_NestStruct.Current_Status = Led_Active_Low_Low;
    2d84:	e9 81       	ldd	r30, Y+1	; 0x01
    2d86:	fa 81       	ldd	r31, Y+2	; 0x02
    2d88:	81 81       	ldd	r24, Z+1	; 0x01
    2d8a:	88 60       	ori	r24, 0x08	; 8
    2d8c:	81 83       	std	Z+1, r24	; 0x01
		DIO_enuSetPinValue(Add_structLed->Led_NestStruct.Port ,Add_structLed->Pin,Led_Active_Low_Low);
    2d8e:	e9 81       	ldd	r30, Y+1	; 0x01
    2d90:	fa 81       	ldd	r31, Y+2	; 0x02
    2d92:	81 81       	ldd	r24, Z+1	; 0x01
    2d94:	83 70       	andi	r24, 0x03	; 3
    2d96:	e9 81       	ldd	r30, Y+1	; 0x01
    2d98:	fa 81       	ldd	r31, Y+2	; 0x02
    2d9a:	90 81       	ld	r25, Z
    2d9c:	69 2f       	mov	r22, r25
    2d9e:	41 e0       	ldi	r20, 0x01	; 1
    2da0:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
	}
}
    2da4:	0f 90       	pop	r0
    2da6:	0f 90       	pop	r0
    2da8:	cf 91       	pop	r28
    2daa:	df 91       	pop	r29
    2dac:	08 95       	ret

00002dae <Led_vidToggle>:
/***********************Led_vidToggle*******************/
/* USE : Toggle Led                                    */
/* PARAMETERS: The struct carries cfg                  */
/* RETURN: No Return                                   */
/*******************************************************/
void Led_vidToggle(Led_tCfg*Add_structLed){
    2dae:	df 93       	push	r29
    2db0:	cf 93       	push	r28
    2db2:	00 d0       	rcall	.+0      	; 0x2db4 <Led_vidToggle+0x6>
    2db4:	cd b7       	in	r28, 0x3d	; 61
    2db6:	de b7       	in	r29, 0x3e	; 62
    2db8:	9a 83       	std	Y+2, r25	; 0x02
    2dba:	89 83       	std	Y+1, r24	; 0x01

	if(Add_structLed->Led_NestStruct.Active_Status == Led_Active_High){
    2dbc:	e9 81       	ldd	r30, Y+1	; 0x01
    2dbe:	fa 81       	ldd	r31, Y+2	; 0x02
    2dc0:	81 81       	ldd	r24, Z+1	; 0x01
    2dc2:	84 70       	andi	r24, 0x04	; 4
    2dc4:	88 23       	and	r24, r24
    2dc6:	79 f1       	breq	.+94     	; 0x2e26 <Led_vidToggle+0x78>
			if(Add_structLed->Led_NestStruct.Current_Status == Led_Active_High_Low){ //OFF-->ON
    2dc8:	e9 81       	ldd	r30, Y+1	; 0x01
    2dca:	fa 81       	ldd	r31, Y+2	; 0x02
    2dcc:	81 81       	ldd	r24, Z+1	; 0x01
    2dce:	88 70       	andi	r24, 0x08	; 8
    2dd0:	88 23       	and	r24, r24
    2dd2:	89 f4       	brne	.+34     	; 0x2df6 <Led_vidToggle+0x48>
				DIO_enuSetPinValue(Add_structLed->Led_NestStruct.Port ,Add_structLed->Pin,Led_Active_High_High);
    2dd4:	e9 81       	ldd	r30, Y+1	; 0x01
    2dd6:	fa 81       	ldd	r31, Y+2	; 0x02
    2dd8:	81 81       	ldd	r24, Z+1	; 0x01
    2dda:	83 70       	andi	r24, 0x03	; 3
    2ddc:	e9 81       	ldd	r30, Y+1	; 0x01
    2dde:	fa 81       	ldd	r31, Y+2	; 0x02
    2de0:	90 81       	ld	r25, Z
    2de2:	69 2f       	mov	r22, r25
    2de4:	41 e0       	ldi	r20, 0x01	; 1
    2de6:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
				Add_structLed->Led_NestStruct.Current_Status = Led_Active_High_High;
    2dea:	e9 81       	ldd	r30, Y+1	; 0x01
    2dec:	fa 81       	ldd	r31, Y+2	; 0x02
    2dee:	81 81       	ldd	r24, Z+1	; 0x01
    2df0:	88 60       	ori	r24, 0x08	; 8
    2df2:	81 83       	std	Z+1, r24	; 0x01
    2df4:	4b c0       	rjmp	.+150    	; 0x2e8c <Led_vidToggle+0xde>
			}


			else if(Add_structLed->Led_NestStruct.Current_Status == Led_Active_High_High){ //ON-->OFF
    2df6:	e9 81       	ldd	r30, Y+1	; 0x01
    2df8:	fa 81       	ldd	r31, Y+2	; 0x02
    2dfa:	81 81       	ldd	r24, Z+1	; 0x01
    2dfc:	88 70       	andi	r24, 0x08	; 8
    2dfe:	88 23       	and	r24, r24
    2e00:	09 f4       	brne	.+2      	; 0x2e04 <Led_vidToggle+0x56>
    2e02:	44 c0       	rjmp	.+136    	; 0x2e8c <Led_vidToggle+0xde>
				DIO_enuSetPinValue(Add_structLed->Led_NestStruct.Port ,Add_structLed->Pin,Led_Active_High_Low);
    2e04:	e9 81       	ldd	r30, Y+1	; 0x01
    2e06:	fa 81       	ldd	r31, Y+2	; 0x02
    2e08:	81 81       	ldd	r24, Z+1	; 0x01
    2e0a:	83 70       	andi	r24, 0x03	; 3
    2e0c:	e9 81       	ldd	r30, Y+1	; 0x01
    2e0e:	fa 81       	ldd	r31, Y+2	; 0x02
    2e10:	90 81       	ld	r25, Z
    2e12:	69 2f       	mov	r22, r25
    2e14:	40 e0       	ldi	r20, 0x00	; 0
    2e16:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
				Add_structLed->Led_NestStruct.Current_Status = Led_Active_High_Low;
    2e1a:	e9 81       	ldd	r30, Y+1	; 0x01
    2e1c:	fa 81       	ldd	r31, Y+2	; 0x02
    2e1e:	81 81       	ldd	r24, Z+1	; 0x01
    2e20:	87 7f       	andi	r24, 0xF7	; 247
    2e22:	81 83       	std	Z+1, r24	; 0x01
    2e24:	33 c0       	rjmp	.+102    	; 0x2e8c <Led_vidToggle+0xde>
			}
		}


	else if(Add_structLed->Led_NestStruct.Active_Status == Led_Active_Low){
    2e26:	e9 81       	ldd	r30, Y+1	; 0x01
    2e28:	fa 81       	ldd	r31, Y+2	; 0x02
    2e2a:	81 81       	ldd	r24, Z+1	; 0x01
    2e2c:	84 70       	andi	r24, 0x04	; 4
    2e2e:	88 23       	and	r24, r24
    2e30:	69 f5       	brne	.+90     	; 0x2e8c <Led_vidToggle+0xde>
			if(Add_structLed->Led_NestStruct.Current_Status == Led_Active_Low_Low){
    2e32:	e9 81       	ldd	r30, Y+1	; 0x01
    2e34:	fa 81       	ldd	r31, Y+2	; 0x02
    2e36:	81 81       	ldd	r24, Z+1	; 0x01
    2e38:	88 70       	andi	r24, 0x08	; 8
    2e3a:	88 23       	and	r24, r24
    2e3c:	89 f0       	breq	.+34     	; 0x2e60 <Led_vidToggle+0xb2>
				DIO_enuSetPinValue(Add_structLed->Led_NestStruct.Port ,Add_structLed->Pin,Led_Active_Low_High);
    2e3e:	e9 81       	ldd	r30, Y+1	; 0x01
    2e40:	fa 81       	ldd	r31, Y+2	; 0x02
    2e42:	81 81       	ldd	r24, Z+1	; 0x01
    2e44:	83 70       	andi	r24, 0x03	; 3
    2e46:	e9 81       	ldd	r30, Y+1	; 0x01
    2e48:	fa 81       	ldd	r31, Y+2	; 0x02
    2e4a:	90 81       	ld	r25, Z
    2e4c:	69 2f       	mov	r22, r25
    2e4e:	40 e0       	ldi	r20, 0x00	; 0
    2e50:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
				Add_structLed->Led_NestStruct.Current_Status = Led_Active_Low_High;
    2e54:	e9 81       	ldd	r30, Y+1	; 0x01
    2e56:	fa 81       	ldd	r31, Y+2	; 0x02
    2e58:	81 81       	ldd	r24, Z+1	; 0x01
    2e5a:	87 7f       	andi	r24, 0xF7	; 247
    2e5c:	81 83       	std	Z+1, r24	; 0x01
    2e5e:	16 c0       	rjmp	.+44     	; 0x2e8c <Led_vidToggle+0xde>
			}


			else if(Add_structLed->Led_NestStruct.Current_Status == Led_Active_Low_High){
    2e60:	e9 81       	ldd	r30, Y+1	; 0x01
    2e62:	fa 81       	ldd	r31, Y+2	; 0x02
    2e64:	81 81       	ldd	r24, Z+1	; 0x01
    2e66:	88 70       	andi	r24, 0x08	; 8
    2e68:	88 23       	and	r24, r24
    2e6a:	81 f4       	brne	.+32     	; 0x2e8c <Led_vidToggle+0xde>
				DIO_enuSetPinValue(Add_structLed->Led_NestStruct.Port ,Add_structLed->Pin,Led_Active_Low_Low);
    2e6c:	e9 81       	ldd	r30, Y+1	; 0x01
    2e6e:	fa 81       	ldd	r31, Y+2	; 0x02
    2e70:	81 81       	ldd	r24, Z+1	; 0x01
    2e72:	83 70       	andi	r24, 0x03	; 3
    2e74:	e9 81       	ldd	r30, Y+1	; 0x01
    2e76:	fa 81       	ldd	r31, Y+2	; 0x02
    2e78:	90 81       	ld	r25, Z
    2e7a:	69 2f       	mov	r22, r25
    2e7c:	41 e0       	ldi	r20, 0x01	; 1
    2e7e:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
				Add_structLed->Led_NestStruct.Current_Status = Led_Active_Low_Low;
    2e82:	e9 81       	ldd	r30, Y+1	; 0x01
    2e84:	fa 81       	ldd	r31, Y+2	; 0x02
    2e86:	81 81       	ldd	r24, Z+1	; 0x01
    2e88:	88 60       	ori	r24, 0x08	; 8
    2e8a:	81 83       	std	Z+1, r24	; 0x01
			}
		}

}
    2e8c:	0f 90       	pop	r0
    2e8e:	0f 90       	pop	r0
    2e90:	cf 91       	pop	r28
    2e92:	df 91       	pop	r29
    2e94:	08 95       	ret

00002e96 <Lcd_vidEnablePulse>:
/********************Lcd_vidEnablePulse*****************/
/* USE : Send Pulse to LCD to enable it                */
/* PARAMETERS: The struct carries cfg                  */
/* RETURN: No Return                                   */
/*******************************************************/
void Lcd_vidEnablePulse(Lcd_tstrucCfg*Add_strucLcd){
    2e96:	df 93       	push	r29
    2e98:	cf 93       	push	r28
    2e9a:	cd b7       	in	r28, 0x3d	; 61
    2e9c:	de b7       	in	r29, 0x3e	; 62
    2e9e:	60 97       	sbiw	r28, 0x10	; 16
    2ea0:	0f b6       	in	r0, 0x3f	; 63
    2ea2:	f8 94       	cli
    2ea4:	de bf       	out	0x3e, r29	; 62
    2ea6:	0f be       	out	0x3f, r0	; 63
    2ea8:	cd bf       	out	0x3d, r28	; 61
    2eaa:	98 8b       	std	Y+16, r25	; 0x10
    2eac:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_enuSetPinValue(Add_strucLcd->CtrlPortId,Add_strucLcd->EN_Pin,DIO_u8_HIGH);
    2eae:	ef 85       	ldd	r30, Y+15	; 0x0f
    2eb0:	f8 89       	ldd	r31, Y+16	; 0x10
    2eb2:	81 81       	ldd	r24, Z+1	; 0x01
    2eb4:	ef 85       	ldd	r30, Y+15	; 0x0f
    2eb6:	f8 89       	ldd	r31, Y+16	; 0x10
    2eb8:	94 81       	ldd	r25, Z+4	; 0x04
    2eba:	69 2f       	mov	r22, r25
    2ebc:	41 e0       	ldi	r20, 0x01	; 1
    2ebe:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
    2ec2:	80 e0       	ldi	r24, 0x00	; 0
    2ec4:	90 e0       	ldi	r25, 0x00	; 0
    2ec6:	a0 e0       	ldi	r26, 0x00	; 0
    2ec8:	b0 e4       	ldi	r27, 0x40	; 64
    2eca:	8b 87       	std	Y+11, r24	; 0x0b
    2ecc:	9c 87       	std	Y+12, r25	; 0x0c
    2ece:	ad 87       	std	Y+13, r26	; 0x0d
    2ed0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ed2:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ed4:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ed6:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ed8:	9e 85       	ldd	r25, Y+14	; 0x0e
    2eda:	20 e0       	ldi	r18, 0x00	; 0
    2edc:	30 e0       	ldi	r19, 0x00	; 0
    2ede:	4a ef       	ldi	r20, 0xFA	; 250
    2ee0:	54 e4       	ldi	r21, 0x44	; 68
    2ee2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ee6:	dc 01       	movw	r26, r24
    2ee8:	cb 01       	movw	r24, r22
    2eea:	8f 83       	std	Y+7, r24	; 0x07
    2eec:	98 87       	std	Y+8, r25	; 0x08
    2eee:	a9 87       	std	Y+9, r26	; 0x09
    2ef0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2ef2:	6f 81       	ldd	r22, Y+7	; 0x07
    2ef4:	78 85       	ldd	r23, Y+8	; 0x08
    2ef6:	89 85       	ldd	r24, Y+9	; 0x09
    2ef8:	9a 85       	ldd	r25, Y+10	; 0x0a
    2efa:	20 e0       	ldi	r18, 0x00	; 0
    2efc:	30 e0       	ldi	r19, 0x00	; 0
    2efe:	40 e8       	ldi	r20, 0x80	; 128
    2f00:	5f e3       	ldi	r21, 0x3F	; 63
    2f02:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2f06:	88 23       	and	r24, r24
    2f08:	2c f4       	brge	.+10     	; 0x2f14 <Lcd_vidEnablePulse+0x7e>
		__ticks = 1;
    2f0a:	81 e0       	ldi	r24, 0x01	; 1
    2f0c:	90 e0       	ldi	r25, 0x00	; 0
    2f0e:	9e 83       	std	Y+6, r25	; 0x06
    2f10:	8d 83       	std	Y+5, r24	; 0x05
    2f12:	3f c0       	rjmp	.+126    	; 0x2f92 <Lcd_vidEnablePulse+0xfc>
	else if (__tmp > 65535)
    2f14:	6f 81       	ldd	r22, Y+7	; 0x07
    2f16:	78 85       	ldd	r23, Y+8	; 0x08
    2f18:	89 85       	ldd	r24, Y+9	; 0x09
    2f1a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f1c:	20 e0       	ldi	r18, 0x00	; 0
    2f1e:	3f ef       	ldi	r19, 0xFF	; 255
    2f20:	4f e7       	ldi	r20, 0x7F	; 127
    2f22:	57 e4       	ldi	r21, 0x47	; 71
    2f24:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2f28:	18 16       	cp	r1, r24
    2f2a:	4c f5       	brge	.+82     	; 0x2f7e <Lcd_vidEnablePulse+0xe8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2f2c:	6b 85       	ldd	r22, Y+11	; 0x0b
    2f2e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2f30:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f32:	9e 85       	ldd	r25, Y+14	; 0x0e
    2f34:	20 e0       	ldi	r18, 0x00	; 0
    2f36:	30 e0       	ldi	r19, 0x00	; 0
    2f38:	40 e2       	ldi	r20, 0x20	; 32
    2f3a:	51 e4       	ldi	r21, 0x41	; 65
    2f3c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f40:	dc 01       	movw	r26, r24
    2f42:	cb 01       	movw	r24, r22
    2f44:	bc 01       	movw	r22, r24
    2f46:	cd 01       	movw	r24, r26
    2f48:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f4c:	dc 01       	movw	r26, r24
    2f4e:	cb 01       	movw	r24, r22
    2f50:	9e 83       	std	Y+6, r25	; 0x06
    2f52:	8d 83       	std	Y+5, r24	; 0x05
    2f54:	0f c0       	rjmp	.+30     	; 0x2f74 <Lcd_vidEnablePulse+0xde>
    2f56:	88 ec       	ldi	r24, 0xC8	; 200
    2f58:	90 e0       	ldi	r25, 0x00	; 0
    2f5a:	9c 83       	std	Y+4, r25	; 0x04
    2f5c:	8b 83       	std	Y+3, r24	; 0x03
    2f5e:	8b 81       	ldd	r24, Y+3	; 0x03
    2f60:	9c 81       	ldd	r25, Y+4	; 0x04
    2f62:	01 97       	sbiw	r24, 0x01	; 1
    2f64:	f1 f7       	brne	.-4      	; 0x2f62 <Lcd_vidEnablePulse+0xcc>
    2f66:	9c 83       	std	Y+4, r25	; 0x04
    2f68:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2f6a:	8d 81       	ldd	r24, Y+5	; 0x05
    2f6c:	9e 81       	ldd	r25, Y+6	; 0x06
    2f6e:	01 97       	sbiw	r24, 0x01	; 1
    2f70:	9e 83       	std	Y+6, r25	; 0x06
    2f72:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f74:	8d 81       	ldd	r24, Y+5	; 0x05
    2f76:	9e 81       	ldd	r25, Y+6	; 0x06
    2f78:	00 97       	sbiw	r24, 0x00	; 0
    2f7a:	69 f7       	brne	.-38     	; 0x2f56 <Lcd_vidEnablePulse+0xc0>
    2f7c:	14 c0       	rjmp	.+40     	; 0x2fa6 <Lcd_vidEnablePulse+0x110>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f7e:	6f 81       	ldd	r22, Y+7	; 0x07
    2f80:	78 85       	ldd	r23, Y+8	; 0x08
    2f82:	89 85       	ldd	r24, Y+9	; 0x09
    2f84:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f86:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f8a:	dc 01       	movw	r26, r24
    2f8c:	cb 01       	movw	r24, r22
    2f8e:	9e 83       	std	Y+6, r25	; 0x06
    2f90:	8d 83       	std	Y+5, r24	; 0x05
    2f92:	8d 81       	ldd	r24, Y+5	; 0x05
    2f94:	9e 81       	ldd	r25, Y+6	; 0x06
    2f96:	9a 83       	std	Y+2, r25	; 0x02
    2f98:	89 83       	std	Y+1, r24	; 0x01
    2f9a:	89 81       	ldd	r24, Y+1	; 0x01
    2f9c:	9a 81       	ldd	r25, Y+2	; 0x02
    2f9e:	01 97       	sbiw	r24, 0x01	; 1
    2fa0:	f1 f7       	brne	.-4      	; 0x2f9e <Lcd_vidEnablePulse+0x108>
    2fa2:	9a 83       	std	Y+2, r25	; 0x02
    2fa4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_enuSetPinValue(Add_strucLcd->CtrlPortId,Add_strucLcd->EN_Pin,DIO_u8_LOW);
    2fa6:	ef 85       	ldd	r30, Y+15	; 0x0f
    2fa8:	f8 89       	ldd	r31, Y+16	; 0x10
    2faa:	81 81       	ldd	r24, Z+1	; 0x01
    2fac:	ef 85       	ldd	r30, Y+15	; 0x0f
    2fae:	f8 89       	ldd	r31, Y+16	; 0x10
    2fb0:	94 81       	ldd	r25, Z+4	; 0x04
    2fb2:	69 2f       	mov	r22, r25
    2fb4:	40 e0       	ldi	r20, 0x00	; 0
    2fb6:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
}
    2fba:	60 96       	adiw	r28, 0x10	; 16
    2fbc:	0f b6       	in	r0, 0x3f	; 63
    2fbe:	f8 94       	cli
    2fc0:	de bf       	out	0x3e, r29	; 62
    2fc2:	0f be       	out	0x3f, r0	; 63
    2fc4:	cd bf       	out	0x3d, r28	; 61
    2fc6:	cf 91       	pop	r28
    2fc8:	df 91       	pop	r29
    2fca:	08 95       	ret

00002fcc <Lcd_vidSendCommand>:
/* USE : Send Command to LCD Processor                 */
/* PARAMETERS: - The struct carries cfg                */
/*             - The Command represented in Binary     */
/* RETURN: No Return                                   */
/*******************************************************/
void Lcd_vidSendCommand(Lcd_tstrucCfg*Add_strucLcd,u8 Copy_CommandVal){
    2fcc:	df 93       	push	r29
    2fce:	cf 93       	push	r28
    2fd0:	00 d0       	rcall	.+0      	; 0x2fd2 <Lcd_vidSendCommand+0x6>
    2fd2:	0f 92       	push	r0
    2fd4:	cd b7       	in	r28, 0x3d	; 61
    2fd6:	de b7       	in	r29, 0x3e	; 62
    2fd8:	9a 83       	std	Y+2, r25	; 0x02
    2fda:	89 83       	std	Y+1, r24	; 0x01
    2fdc:	6b 83       	std	Y+3, r22	; 0x03
	//RS
	DIO_enuSetPinValue(Add_strucLcd->CtrlPortId,Add_strucLcd->RS_Pin,DIO_u8_LOW);
    2fde:	e9 81       	ldd	r30, Y+1	; 0x01
    2fe0:	fa 81       	ldd	r31, Y+2	; 0x02
    2fe2:	81 81       	ldd	r24, Z+1	; 0x01
    2fe4:	e9 81       	ldd	r30, Y+1	; 0x01
    2fe6:	fa 81       	ldd	r31, Y+2	; 0x02
    2fe8:	92 81       	ldd	r25, Z+2	; 0x02
    2fea:	69 2f       	mov	r22, r25
    2fec:	40 e0       	ldi	r20, 0x00	; 0
    2fee:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
	// Send Command
	DIO_enuSetPortValue(Add_strucLcd->DataPortId,Copy_CommandVal);
    2ff2:	e9 81       	ldd	r30, Y+1	; 0x01
    2ff4:	fa 81       	ldd	r31, Y+2	; 0x02
    2ff6:	80 81       	ld	r24, Z
    2ff8:	6b 81       	ldd	r22, Y+3	; 0x03
    2ffa:	0e 94 b4 13 	call	0x2768	; 0x2768 <DIO_enuSetPortValue>
	Lcd_vidEnablePulse(Add_strucLcd);
    2ffe:	89 81       	ldd	r24, Y+1	; 0x01
    3000:	9a 81       	ldd	r25, Y+2	; 0x02
    3002:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <Lcd_vidEnablePulse>
}
    3006:	0f 90       	pop	r0
    3008:	0f 90       	pop	r0
    300a:	0f 90       	pop	r0
    300c:	cf 91       	pop	r28
    300e:	df 91       	pop	r29
    3010:	08 95       	ret

00003012 <Lcd_vidSendData>:
/* USE : Send Data to LCD                              */
/* PARAMETERS: - The struct carries cfg                */
/*             - The Data Value                        */
/* RETURN: No Return                                   */
/*******************************************************/
void Lcd_vidSendData(Lcd_tstrucCfg*Add_strucLcd,u8 Copy_DataVal){
    3012:	df 93       	push	r29
    3014:	cf 93       	push	r28
    3016:	00 d0       	rcall	.+0      	; 0x3018 <Lcd_vidSendData+0x6>
    3018:	0f 92       	push	r0
    301a:	cd b7       	in	r28, 0x3d	; 61
    301c:	de b7       	in	r29, 0x3e	; 62
    301e:	9a 83       	std	Y+2, r25	; 0x02
    3020:	89 83       	std	Y+1, r24	; 0x01
    3022:	6b 83       	std	Y+3, r22	; 0x03
	//RS
	DIO_enuSetPinValue(Add_strucLcd->CtrlPortId,Add_strucLcd->RS_Pin,DIO_u8_HIGH);
    3024:	e9 81       	ldd	r30, Y+1	; 0x01
    3026:	fa 81       	ldd	r31, Y+2	; 0x02
    3028:	81 81       	ldd	r24, Z+1	; 0x01
    302a:	e9 81       	ldd	r30, Y+1	; 0x01
    302c:	fa 81       	ldd	r31, Y+2	; 0x02
    302e:	92 81       	ldd	r25, Z+2	; 0x02
    3030:	69 2f       	mov	r22, r25
    3032:	41 e0       	ldi	r20, 0x01	; 1
    3034:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
	// Send Command
	DIO_enuSetPortValue(Add_strucLcd->DataPortId,Copy_DataVal);
    3038:	e9 81       	ldd	r30, Y+1	; 0x01
    303a:	fa 81       	ldd	r31, Y+2	; 0x02
    303c:	80 81       	ld	r24, Z
    303e:	6b 81       	ldd	r22, Y+3	; 0x03
    3040:	0e 94 b4 13 	call	0x2768	; 0x2768 <DIO_enuSetPortValue>
	Lcd_vidEnablePulse(Add_strucLcd);
    3044:	89 81       	ldd	r24, Y+1	; 0x01
    3046:	9a 81       	ldd	r25, Y+2	; 0x02
    3048:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <Lcd_vidEnablePulse>
}
    304c:	0f 90       	pop	r0
    304e:	0f 90       	pop	r0
    3050:	0f 90       	pop	r0
    3052:	cf 91       	pop	r28
    3054:	df 91       	pop	r29
    3056:	08 95       	ret

00003058 <Lcd_vidInit>:
/************************Lcd_vidInit********************/
/* USE : Initialize the LCD according to user cfg      */
/* PARAMETERS: The struct carries cfg                  */
/* RETURN: No Return                                   */
/*******************************************************/
void Lcd_vidInit(Lcd_tstrucCfg*Add_strucLcd){
    3058:	df 93       	push	r29
    305a:	cf 93       	push	r28
    305c:	cd b7       	in	r28, 0x3d	; 61
    305e:	de b7       	in	r29, 0x3e	; 62
    3060:	ac 97       	sbiw	r28, 0x2c	; 44
    3062:	0f b6       	in	r0, 0x3f	; 63
    3064:	f8 94       	cli
    3066:	de bf       	out	0x3e, r29	; 62
    3068:	0f be       	out	0x3f, r0	; 63
    306a:	cd bf       	out	0x3d, r28	; 61
    306c:	9c a7       	std	Y+44, r25	; 0x2c
    306e:	8b a7       	std	Y+43, r24	; 0x2b

	DIO_enuSetPinDirection(Add_strucLcd->CtrlPortId,Add_strucLcd->EN_Pin,DIO_u8_OUTPUT);//EN
    3070:	eb a5       	ldd	r30, Y+43	; 0x2b
    3072:	fc a5       	ldd	r31, Y+44	; 0x2c
    3074:	81 81       	ldd	r24, Z+1	; 0x01
    3076:	eb a5       	ldd	r30, Y+43	; 0x2b
    3078:	fc a5       	ldd	r31, Y+44	; 0x2c
    307a:	94 81       	ldd	r25, Z+4	; 0x04
    307c:	69 2f       	mov	r22, r25
    307e:	41 e0       	ldi	r20, 0x01	; 1
    3080:	0e 94 c8 11 	call	0x2390	; 0x2390 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(Add_strucLcd->CtrlPortId,Add_strucLcd->RS_Pin,DIO_u8_OUTPUT);//RS
    3084:	eb a5       	ldd	r30, Y+43	; 0x2b
    3086:	fc a5       	ldd	r31, Y+44	; 0x2c
    3088:	81 81       	ldd	r24, Z+1	; 0x01
    308a:	eb a5       	ldd	r30, Y+43	; 0x2b
    308c:	fc a5       	ldd	r31, Y+44	; 0x2c
    308e:	92 81       	ldd	r25, Z+2	; 0x02
    3090:	69 2f       	mov	r22, r25
    3092:	41 e0       	ldi	r20, 0x01	; 1
    3094:	0e 94 c8 11 	call	0x2390	; 0x2390 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(Add_strucLcd->CtrlPortId,Add_strucLcd->RW_Pin,DIO_u8_OUTPUT);//RW
    3098:	eb a5       	ldd	r30, Y+43	; 0x2b
    309a:	fc a5       	ldd	r31, Y+44	; 0x2c
    309c:	81 81       	ldd	r24, Z+1	; 0x01
    309e:	eb a5       	ldd	r30, Y+43	; 0x2b
    30a0:	fc a5       	ldd	r31, Y+44	; 0x2c
    30a2:	93 81       	ldd	r25, Z+3	; 0x03
    30a4:	69 2f       	mov	r22, r25
    30a6:	41 e0       	ldi	r20, 0x01	; 1
    30a8:	0e 94 c8 11 	call	0x2390	; 0x2390 <DIO_enuSetPinDirection>
	DIO_enuSetPinValue(Add_strucLcd->CtrlPortId,Add_strucLcd->RW_Pin,DIO_u8_LOW); // always write
    30ac:	eb a5       	ldd	r30, Y+43	; 0x2b
    30ae:	fc a5       	ldd	r31, Y+44	; 0x2c
    30b0:	81 81       	ldd	r24, Z+1	; 0x01
    30b2:	eb a5       	ldd	r30, Y+43	; 0x2b
    30b4:	fc a5       	ldd	r31, Y+44	; 0x2c
    30b6:	93 81       	ldd	r25, Z+3	; 0x03
    30b8:	69 2f       	mov	r22, r25
    30ba:	40 e0       	ldi	r20, 0x00	; 0
    30bc:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
	DIO_enuSetPortDirection(Add_strucLcd->DataPortId,DIO_u8_PORT_OUTPUT);//DataPort Direction
    30c0:	eb a5       	ldd	r30, Y+43	; 0x2b
    30c2:	fc a5       	ldd	r31, Y+44	; 0x2c
    30c4:	80 81       	ld	r24, Z
    30c6:	6f ef       	ldi	r22, 0xFF	; 255
    30c8:	0e 94 69 13 	call	0x26d2	; 0x26d2 <DIO_enuSetPortDirection>
    30cc:	80 e0       	ldi	r24, 0x00	; 0
    30ce:	90 e0       	ldi	r25, 0x00	; 0
    30d0:	a0 ef       	ldi	r26, 0xF0	; 240
    30d2:	b1 e4       	ldi	r27, 0x41	; 65
    30d4:	8f a3       	std	Y+39, r24	; 0x27
    30d6:	98 a7       	std	Y+40, r25	; 0x28
    30d8:	a9 a7       	std	Y+41, r26	; 0x29
    30da:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30dc:	6f a1       	ldd	r22, Y+39	; 0x27
    30de:	78 a5       	ldd	r23, Y+40	; 0x28
    30e0:	89 a5       	ldd	r24, Y+41	; 0x29
    30e2:	9a a5       	ldd	r25, Y+42	; 0x2a
    30e4:	20 e0       	ldi	r18, 0x00	; 0
    30e6:	30 e0       	ldi	r19, 0x00	; 0
    30e8:	4a ef       	ldi	r20, 0xFA	; 250
    30ea:	54 e4       	ldi	r21, 0x44	; 68
    30ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30f0:	dc 01       	movw	r26, r24
    30f2:	cb 01       	movw	r24, r22
    30f4:	8b a3       	std	Y+35, r24	; 0x23
    30f6:	9c a3       	std	Y+36, r25	; 0x24
    30f8:	ad a3       	std	Y+37, r26	; 0x25
    30fa:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    30fc:	6b a1       	ldd	r22, Y+35	; 0x23
    30fe:	7c a1       	ldd	r23, Y+36	; 0x24
    3100:	8d a1       	ldd	r24, Y+37	; 0x25
    3102:	9e a1       	ldd	r25, Y+38	; 0x26
    3104:	20 e0       	ldi	r18, 0x00	; 0
    3106:	30 e0       	ldi	r19, 0x00	; 0
    3108:	40 e8       	ldi	r20, 0x80	; 128
    310a:	5f e3       	ldi	r21, 0x3F	; 63
    310c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3110:	88 23       	and	r24, r24
    3112:	2c f4       	brge	.+10     	; 0x311e <Lcd_vidInit+0xc6>
		__ticks = 1;
    3114:	81 e0       	ldi	r24, 0x01	; 1
    3116:	90 e0       	ldi	r25, 0x00	; 0
    3118:	9a a3       	std	Y+34, r25	; 0x22
    311a:	89 a3       	std	Y+33, r24	; 0x21
    311c:	3f c0       	rjmp	.+126    	; 0x319c <Lcd_vidInit+0x144>
	else if (__tmp > 65535)
    311e:	6b a1       	ldd	r22, Y+35	; 0x23
    3120:	7c a1       	ldd	r23, Y+36	; 0x24
    3122:	8d a1       	ldd	r24, Y+37	; 0x25
    3124:	9e a1       	ldd	r25, Y+38	; 0x26
    3126:	20 e0       	ldi	r18, 0x00	; 0
    3128:	3f ef       	ldi	r19, 0xFF	; 255
    312a:	4f e7       	ldi	r20, 0x7F	; 127
    312c:	57 e4       	ldi	r21, 0x47	; 71
    312e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3132:	18 16       	cp	r1, r24
    3134:	4c f5       	brge	.+82     	; 0x3188 <Lcd_vidInit+0x130>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3136:	6f a1       	ldd	r22, Y+39	; 0x27
    3138:	78 a5       	ldd	r23, Y+40	; 0x28
    313a:	89 a5       	ldd	r24, Y+41	; 0x29
    313c:	9a a5       	ldd	r25, Y+42	; 0x2a
    313e:	20 e0       	ldi	r18, 0x00	; 0
    3140:	30 e0       	ldi	r19, 0x00	; 0
    3142:	40 e2       	ldi	r20, 0x20	; 32
    3144:	51 e4       	ldi	r21, 0x41	; 65
    3146:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    314a:	dc 01       	movw	r26, r24
    314c:	cb 01       	movw	r24, r22
    314e:	bc 01       	movw	r22, r24
    3150:	cd 01       	movw	r24, r26
    3152:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3156:	dc 01       	movw	r26, r24
    3158:	cb 01       	movw	r24, r22
    315a:	9a a3       	std	Y+34, r25	; 0x22
    315c:	89 a3       	std	Y+33, r24	; 0x21
    315e:	0f c0       	rjmp	.+30     	; 0x317e <Lcd_vidInit+0x126>
    3160:	88 ec       	ldi	r24, 0xC8	; 200
    3162:	90 e0       	ldi	r25, 0x00	; 0
    3164:	98 a3       	std	Y+32, r25	; 0x20
    3166:	8f 8f       	std	Y+31, r24	; 0x1f
    3168:	8f 8d       	ldd	r24, Y+31	; 0x1f
    316a:	98 a1       	ldd	r25, Y+32	; 0x20
    316c:	01 97       	sbiw	r24, 0x01	; 1
    316e:	f1 f7       	brne	.-4      	; 0x316c <Lcd_vidInit+0x114>
    3170:	98 a3       	std	Y+32, r25	; 0x20
    3172:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3174:	89 a1       	ldd	r24, Y+33	; 0x21
    3176:	9a a1       	ldd	r25, Y+34	; 0x22
    3178:	01 97       	sbiw	r24, 0x01	; 1
    317a:	9a a3       	std	Y+34, r25	; 0x22
    317c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    317e:	89 a1       	ldd	r24, Y+33	; 0x21
    3180:	9a a1       	ldd	r25, Y+34	; 0x22
    3182:	00 97       	sbiw	r24, 0x00	; 0
    3184:	69 f7       	brne	.-38     	; 0x3160 <Lcd_vidInit+0x108>
    3186:	14 c0       	rjmp	.+40     	; 0x31b0 <Lcd_vidInit+0x158>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3188:	6b a1       	ldd	r22, Y+35	; 0x23
    318a:	7c a1       	ldd	r23, Y+36	; 0x24
    318c:	8d a1       	ldd	r24, Y+37	; 0x25
    318e:	9e a1       	ldd	r25, Y+38	; 0x26
    3190:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3194:	dc 01       	movw	r26, r24
    3196:	cb 01       	movw	r24, r22
    3198:	9a a3       	std	Y+34, r25	; 0x22
    319a:	89 a3       	std	Y+33, r24	; 0x21
    319c:	89 a1       	ldd	r24, Y+33	; 0x21
    319e:	9a a1       	ldd	r25, Y+34	; 0x22
    31a0:	9e 8f       	std	Y+30, r25	; 0x1e
    31a2:	8d 8f       	std	Y+29, r24	; 0x1d
    31a4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    31a6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    31a8:	01 97       	sbiw	r24, 0x01	; 1
    31aa:	f1 f7       	brne	.-4      	; 0x31a8 <Lcd_vidInit+0x150>
    31ac:	9e 8f       	std	Y+30, r25	; 0x1e
    31ae:	8d 8f       	std	Y+29, r24	; 0x1d
	///////////////////////////////////////////////////////////////////////////////////////////
	_delay_ms(30);
	//set
	Lcd_vidSendCommand(Add_strucLcd,0b00111000);
    31b0:	8b a5       	ldd	r24, Y+43	; 0x2b
    31b2:	9c a5       	ldd	r25, Y+44	; 0x2c
    31b4:	68 e3       	ldi	r22, 0x38	; 56
    31b6:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <Lcd_vidSendCommand>
    31ba:	80 e0       	ldi	r24, 0x00	; 0
    31bc:	90 e0       	ldi	r25, 0x00	; 0
    31be:	a0 e8       	ldi	r26, 0x80	; 128
    31c0:	bf e3       	ldi	r27, 0x3F	; 63
    31c2:	89 8f       	std	Y+25, r24	; 0x19
    31c4:	9a 8f       	std	Y+26, r25	; 0x1a
    31c6:	ab 8f       	std	Y+27, r26	; 0x1b
    31c8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31ca:	69 8d       	ldd	r22, Y+25	; 0x19
    31cc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    31ce:	8b 8d       	ldd	r24, Y+27	; 0x1b
    31d0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    31d2:	20 e0       	ldi	r18, 0x00	; 0
    31d4:	30 e0       	ldi	r19, 0x00	; 0
    31d6:	4a ef       	ldi	r20, 0xFA	; 250
    31d8:	54 e4       	ldi	r21, 0x44	; 68
    31da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31de:	dc 01       	movw	r26, r24
    31e0:	cb 01       	movw	r24, r22
    31e2:	8d 8b       	std	Y+21, r24	; 0x15
    31e4:	9e 8b       	std	Y+22, r25	; 0x16
    31e6:	af 8b       	std	Y+23, r26	; 0x17
    31e8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    31ea:	6d 89       	ldd	r22, Y+21	; 0x15
    31ec:	7e 89       	ldd	r23, Y+22	; 0x16
    31ee:	8f 89       	ldd	r24, Y+23	; 0x17
    31f0:	98 8d       	ldd	r25, Y+24	; 0x18
    31f2:	20 e0       	ldi	r18, 0x00	; 0
    31f4:	30 e0       	ldi	r19, 0x00	; 0
    31f6:	40 e8       	ldi	r20, 0x80	; 128
    31f8:	5f e3       	ldi	r21, 0x3F	; 63
    31fa:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    31fe:	88 23       	and	r24, r24
    3200:	2c f4       	brge	.+10     	; 0x320c <Lcd_vidInit+0x1b4>
		__ticks = 1;
    3202:	81 e0       	ldi	r24, 0x01	; 1
    3204:	90 e0       	ldi	r25, 0x00	; 0
    3206:	9c 8b       	std	Y+20, r25	; 0x14
    3208:	8b 8b       	std	Y+19, r24	; 0x13
    320a:	3f c0       	rjmp	.+126    	; 0x328a <Lcd_vidInit+0x232>
	else if (__tmp > 65535)
    320c:	6d 89       	ldd	r22, Y+21	; 0x15
    320e:	7e 89       	ldd	r23, Y+22	; 0x16
    3210:	8f 89       	ldd	r24, Y+23	; 0x17
    3212:	98 8d       	ldd	r25, Y+24	; 0x18
    3214:	20 e0       	ldi	r18, 0x00	; 0
    3216:	3f ef       	ldi	r19, 0xFF	; 255
    3218:	4f e7       	ldi	r20, 0x7F	; 127
    321a:	57 e4       	ldi	r21, 0x47	; 71
    321c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3220:	18 16       	cp	r1, r24
    3222:	4c f5       	brge	.+82     	; 0x3276 <Lcd_vidInit+0x21e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3224:	69 8d       	ldd	r22, Y+25	; 0x19
    3226:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3228:	8b 8d       	ldd	r24, Y+27	; 0x1b
    322a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    322c:	20 e0       	ldi	r18, 0x00	; 0
    322e:	30 e0       	ldi	r19, 0x00	; 0
    3230:	40 e2       	ldi	r20, 0x20	; 32
    3232:	51 e4       	ldi	r21, 0x41	; 65
    3234:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3238:	dc 01       	movw	r26, r24
    323a:	cb 01       	movw	r24, r22
    323c:	bc 01       	movw	r22, r24
    323e:	cd 01       	movw	r24, r26
    3240:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3244:	dc 01       	movw	r26, r24
    3246:	cb 01       	movw	r24, r22
    3248:	9c 8b       	std	Y+20, r25	; 0x14
    324a:	8b 8b       	std	Y+19, r24	; 0x13
    324c:	0f c0       	rjmp	.+30     	; 0x326c <Lcd_vidInit+0x214>
    324e:	88 ec       	ldi	r24, 0xC8	; 200
    3250:	90 e0       	ldi	r25, 0x00	; 0
    3252:	9a 8b       	std	Y+18, r25	; 0x12
    3254:	89 8b       	std	Y+17, r24	; 0x11
    3256:	89 89       	ldd	r24, Y+17	; 0x11
    3258:	9a 89       	ldd	r25, Y+18	; 0x12
    325a:	01 97       	sbiw	r24, 0x01	; 1
    325c:	f1 f7       	brne	.-4      	; 0x325a <Lcd_vidInit+0x202>
    325e:	9a 8b       	std	Y+18, r25	; 0x12
    3260:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3262:	8b 89       	ldd	r24, Y+19	; 0x13
    3264:	9c 89       	ldd	r25, Y+20	; 0x14
    3266:	01 97       	sbiw	r24, 0x01	; 1
    3268:	9c 8b       	std	Y+20, r25	; 0x14
    326a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    326c:	8b 89       	ldd	r24, Y+19	; 0x13
    326e:	9c 89       	ldd	r25, Y+20	; 0x14
    3270:	00 97       	sbiw	r24, 0x00	; 0
    3272:	69 f7       	brne	.-38     	; 0x324e <Lcd_vidInit+0x1f6>
    3274:	14 c0       	rjmp	.+40     	; 0x329e <Lcd_vidInit+0x246>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3276:	6d 89       	ldd	r22, Y+21	; 0x15
    3278:	7e 89       	ldd	r23, Y+22	; 0x16
    327a:	8f 89       	ldd	r24, Y+23	; 0x17
    327c:	98 8d       	ldd	r25, Y+24	; 0x18
    327e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3282:	dc 01       	movw	r26, r24
    3284:	cb 01       	movw	r24, r22
    3286:	9c 8b       	std	Y+20, r25	; 0x14
    3288:	8b 8b       	std	Y+19, r24	; 0x13
    328a:	8b 89       	ldd	r24, Y+19	; 0x13
    328c:	9c 89       	ldd	r25, Y+20	; 0x14
    328e:	98 8b       	std	Y+16, r25	; 0x10
    3290:	8f 87       	std	Y+15, r24	; 0x0f
    3292:	8f 85       	ldd	r24, Y+15	; 0x0f
    3294:	98 89       	ldd	r25, Y+16	; 0x10
    3296:	01 97       	sbiw	r24, 0x01	; 1
    3298:	f1 f7       	brne	.-4      	; 0x3296 <Lcd_vidInit+0x23e>
    329a:	98 8b       	std	Y+16, r25	; 0x10
    329c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	// Display On / Off
	Lcd_vidSendCommand(Add_strucLcd,0b00001100);
    329e:	8b a5       	ldd	r24, Y+43	; 0x2b
    32a0:	9c a5       	ldd	r25, Y+44	; 0x2c
    32a2:	6c e0       	ldi	r22, 0x0C	; 12
    32a4:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <Lcd_vidSendCommand>
    32a8:	80 e0       	ldi	r24, 0x00	; 0
    32aa:	90 e0       	ldi	r25, 0x00	; 0
    32ac:	a0 e8       	ldi	r26, 0x80	; 128
    32ae:	bf e3       	ldi	r27, 0x3F	; 63
    32b0:	8b 87       	std	Y+11, r24	; 0x0b
    32b2:	9c 87       	std	Y+12, r25	; 0x0c
    32b4:	ad 87       	std	Y+13, r26	; 0x0d
    32b6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    32b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    32ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    32bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    32be:	9e 85       	ldd	r25, Y+14	; 0x0e
    32c0:	20 e0       	ldi	r18, 0x00	; 0
    32c2:	30 e0       	ldi	r19, 0x00	; 0
    32c4:	4a ef       	ldi	r20, 0xFA	; 250
    32c6:	54 e4       	ldi	r21, 0x44	; 68
    32c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32cc:	dc 01       	movw	r26, r24
    32ce:	cb 01       	movw	r24, r22
    32d0:	8f 83       	std	Y+7, r24	; 0x07
    32d2:	98 87       	std	Y+8, r25	; 0x08
    32d4:	a9 87       	std	Y+9, r26	; 0x09
    32d6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    32d8:	6f 81       	ldd	r22, Y+7	; 0x07
    32da:	78 85       	ldd	r23, Y+8	; 0x08
    32dc:	89 85       	ldd	r24, Y+9	; 0x09
    32de:	9a 85       	ldd	r25, Y+10	; 0x0a
    32e0:	20 e0       	ldi	r18, 0x00	; 0
    32e2:	30 e0       	ldi	r19, 0x00	; 0
    32e4:	40 e8       	ldi	r20, 0x80	; 128
    32e6:	5f e3       	ldi	r21, 0x3F	; 63
    32e8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    32ec:	88 23       	and	r24, r24
    32ee:	2c f4       	brge	.+10     	; 0x32fa <Lcd_vidInit+0x2a2>
		__ticks = 1;
    32f0:	81 e0       	ldi	r24, 0x01	; 1
    32f2:	90 e0       	ldi	r25, 0x00	; 0
    32f4:	9e 83       	std	Y+6, r25	; 0x06
    32f6:	8d 83       	std	Y+5, r24	; 0x05
    32f8:	3f c0       	rjmp	.+126    	; 0x3378 <Lcd_vidInit+0x320>
	else if (__tmp > 65535)
    32fa:	6f 81       	ldd	r22, Y+7	; 0x07
    32fc:	78 85       	ldd	r23, Y+8	; 0x08
    32fe:	89 85       	ldd	r24, Y+9	; 0x09
    3300:	9a 85       	ldd	r25, Y+10	; 0x0a
    3302:	20 e0       	ldi	r18, 0x00	; 0
    3304:	3f ef       	ldi	r19, 0xFF	; 255
    3306:	4f e7       	ldi	r20, 0x7F	; 127
    3308:	57 e4       	ldi	r21, 0x47	; 71
    330a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    330e:	18 16       	cp	r1, r24
    3310:	4c f5       	brge	.+82     	; 0x3364 <Lcd_vidInit+0x30c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3312:	6b 85       	ldd	r22, Y+11	; 0x0b
    3314:	7c 85       	ldd	r23, Y+12	; 0x0c
    3316:	8d 85       	ldd	r24, Y+13	; 0x0d
    3318:	9e 85       	ldd	r25, Y+14	; 0x0e
    331a:	20 e0       	ldi	r18, 0x00	; 0
    331c:	30 e0       	ldi	r19, 0x00	; 0
    331e:	40 e2       	ldi	r20, 0x20	; 32
    3320:	51 e4       	ldi	r21, 0x41	; 65
    3322:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3326:	dc 01       	movw	r26, r24
    3328:	cb 01       	movw	r24, r22
    332a:	bc 01       	movw	r22, r24
    332c:	cd 01       	movw	r24, r26
    332e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3332:	dc 01       	movw	r26, r24
    3334:	cb 01       	movw	r24, r22
    3336:	9e 83       	std	Y+6, r25	; 0x06
    3338:	8d 83       	std	Y+5, r24	; 0x05
    333a:	0f c0       	rjmp	.+30     	; 0x335a <Lcd_vidInit+0x302>
    333c:	88 ec       	ldi	r24, 0xC8	; 200
    333e:	90 e0       	ldi	r25, 0x00	; 0
    3340:	9c 83       	std	Y+4, r25	; 0x04
    3342:	8b 83       	std	Y+3, r24	; 0x03
    3344:	8b 81       	ldd	r24, Y+3	; 0x03
    3346:	9c 81       	ldd	r25, Y+4	; 0x04
    3348:	01 97       	sbiw	r24, 0x01	; 1
    334a:	f1 f7       	brne	.-4      	; 0x3348 <Lcd_vidInit+0x2f0>
    334c:	9c 83       	std	Y+4, r25	; 0x04
    334e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3350:	8d 81       	ldd	r24, Y+5	; 0x05
    3352:	9e 81       	ldd	r25, Y+6	; 0x06
    3354:	01 97       	sbiw	r24, 0x01	; 1
    3356:	9e 83       	std	Y+6, r25	; 0x06
    3358:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    335a:	8d 81       	ldd	r24, Y+5	; 0x05
    335c:	9e 81       	ldd	r25, Y+6	; 0x06
    335e:	00 97       	sbiw	r24, 0x00	; 0
    3360:	69 f7       	brne	.-38     	; 0x333c <Lcd_vidInit+0x2e4>
    3362:	14 c0       	rjmp	.+40     	; 0x338c <Lcd_vidInit+0x334>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3364:	6f 81       	ldd	r22, Y+7	; 0x07
    3366:	78 85       	ldd	r23, Y+8	; 0x08
    3368:	89 85       	ldd	r24, Y+9	; 0x09
    336a:	9a 85       	ldd	r25, Y+10	; 0x0a
    336c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3370:	dc 01       	movw	r26, r24
    3372:	cb 01       	movw	r24, r22
    3374:	9e 83       	std	Y+6, r25	; 0x06
    3376:	8d 83       	std	Y+5, r24	; 0x05
    3378:	8d 81       	ldd	r24, Y+5	; 0x05
    337a:	9e 81       	ldd	r25, Y+6	; 0x06
    337c:	9a 83       	std	Y+2, r25	; 0x02
    337e:	89 83       	std	Y+1, r24	; 0x01
    3380:	89 81       	ldd	r24, Y+1	; 0x01
    3382:	9a 81       	ldd	r25, Y+2	; 0x02
    3384:	01 97       	sbiw	r24, 0x01	; 1
    3386:	f1 f7       	brne	.-4      	; 0x3384 <Lcd_vidInit+0x32c>
    3388:	9a 83       	std	Y+2, r25	; 0x02
    338a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

	Lcd_vidSendCommand(Add_strucLcd,0b00000001);
    338c:	8b a5       	ldd	r24, Y+43	; 0x2b
    338e:	9c a5       	ldd	r25, Y+44	; 0x2c
    3390:	61 e0       	ldi	r22, 0x01	; 1
    3392:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <Lcd_vidSendCommand>

}
    3396:	ac 96       	adiw	r28, 0x2c	; 44
    3398:	0f b6       	in	r0, 0x3f	; 63
    339a:	f8 94       	cli
    339c:	de bf       	out	0x3e, r29	; 62
    339e:	0f be       	out	0x3f, r0	; 63
    33a0:	cd bf       	out	0x3d, r28	; 61
    33a2:	cf 91       	pop	r28
    33a4:	df 91       	pop	r29
    33a6:	08 95       	ret

000033a8 <Lcd_CLR>:
/***********************Lcd_CLR*************************/
/* USE : Clear The LCD if the user needs               */
/* PARAMETERS: The struct carries cfg                  */
/* RETURN: No Return                                   */
/*******************************************************/
void Lcd_CLR(Lcd_tstrucCfg*Add_strucLcd){
    33a8:	df 93       	push	r29
    33aa:	cf 93       	push	r28
    33ac:	00 d0       	rcall	.+0      	; 0x33ae <Lcd_CLR+0x6>
    33ae:	cd b7       	in	r28, 0x3d	; 61
    33b0:	de b7       	in	r29, 0x3e	; 62
    33b2:	9a 83       	std	Y+2, r25	; 0x02
    33b4:	89 83       	std	Y+1, r24	; 0x01
	Lcd_vidSendCommand(Add_strucLcd,0b00000001);
    33b6:	89 81       	ldd	r24, Y+1	; 0x01
    33b8:	9a 81       	ldd	r25, Y+2	; 0x02
    33ba:	61 e0       	ldi	r22, 0x01	; 1
    33bc:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <Lcd_vidSendCommand>
}
    33c0:	0f 90       	pop	r0
    33c2:	0f 90       	pop	r0
    33c4:	cf 91       	pop	r28
    33c6:	df 91       	pop	r29
    33c8:	08 95       	ret

000033ca <Lcd_WriteLetter>:
/* USE : Write Single Letter on LCD                    */
/* PARAMETERS: - The struct carries cfg                */
/*             - The Data to write                     */
/* RETURN: No Return                                   */
/*******************************************************/
void Lcd_WriteLetter(Lcd_tstrucCfg*Add_strucLcd,u8*Add_u8LcdLetter){
    33ca:	df 93       	push	r29
    33cc:	cf 93       	push	r28
    33ce:	00 d0       	rcall	.+0      	; 0x33d0 <Lcd_WriteLetter+0x6>
    33d0:	00 d0       	rcall	.+0      	; 0x33d2 <Lcd_WriteLetter+0x8>
    33d2:	cd b7       	in	r28, 0x3d	; 61
    33d4:	de b7       	in	r29, 0x3e	; 62
    33d6:	9a 83       	std	Y+2, r25	; 0x02
    33d8:	89 83       	std	Y+1, r24	; 0x01
    33da:	7c 83       	std	Y+4, r23	; 0x04
    33dc:	6b 83       	std	Y+3, r22	; 0x03
	Lcd_vidSendData(Add_strucLcd,*Add_u8LcdLetter);
    33de:	eb 81       	ldd	r30, Y+3	; 0x03
    33e0:	fc 81       	ldd	r31, Y+4	; 0x04
    33e2:	20 81       	ld	r18, Z
    33e4:	89 81       	ldd	r24, Y+1	; 0x01
    33e6:	9a 81       	ldd	r25, Y+2	; 0x02
    33e8:	62 2f       	mov	r22, r18
    33ea:	0e 94 09 18 	call	0x3012	; 0x3012 <Lcd_vidSendData>
}
    33ee:	0f 90       	pop	r0
    33f0:	0f 90       	pop	r0
    33f2:	0f 90       	pop	r0
    33f4:	0f 90       	pop	r0
    33f6:	cf 91       	pop	r28
    33f8:	df 91       	pop	r29
    33fa:	08 95       	ret

000033fc <Lcd_WriteString>:
/* PARAMETERS: - The struct carries cfg                */
/*             - The Pointer points to the address of  */
/*             element of string                       */
/* RETURN: No Return                                   */
/*******************************************************/
void Lcd_WriteString(Lcd_tstrucCfg*Add_strucLcd,u8*Add_u8LcdString){
    33fc:	df 93       	push	r29
    33fe:	cf 93       	push	r28
    3400:	00 d0       	rcall	.+0      	; 0x3402 <Lcd_WriteString+0x6>
    3402:	00 d0       	rcall	.+0      	; 0x3404 <Lcd_WriteString+0x8>
    3404:	0f 92       	push	r0
    3406:	cd b7       	in	r28, 0x3d	; 61
    3408:	de b7       	in	r29, 0x3e	; 62
    340a:	9b 83       	std	Y+3, r25	; 0x03
    340c:	8a 83       	std	Y+2, r24	; 0x02
    340e:	7d 83       	std	Y+5, r23	; 0x05
    3410:	6c 83       	std	Y+4, r22	; 0x04
	for(u8 StringCounter=0;Add_u8LcdString[StringCounter]!='\0';StringCounter++){
    3412:	19 82       	std	Y+1, r1	; 0x01
    3414:	11 c0       	rjmp	.+34     	; 0x3438 <Lcd_WriteString+0x3c>
		Lcd_vidSendData(Add_strucLcd,Add_u8LcdString[StringCounter]);
    3416:	89 81       	ldd	r24, Y+1	; 0x01
    3418:	28 2f       	mov	r18, r24
    341a:	30 e0       	ldi	r19, 0x00	; 0
    341c:	8c 81       	ldd	r24, Y+4	; 0x04
    341e:	9d 81       	ldd	r25, Y+5	; 0x05
    3420:	fc 01       	movw	r30, r24
    3422:	e2 0f       	add	r30, r18
    3424:	f3 1f       	adc	r31, r19
    3426:	20 81       	ld	r18, Z
    3428:	8a 81       	ldd	r24, Y+2	; 0x02
    342a:	9b 81       	ldd	r25, Y+3	; 0x03
    342c:	62 2f       	mov	r22, r18
    342e:	0e 94 09 18 	call	0x3012	; 0x3012 <Lcd_vidSendData>
/*             - The Pointer points to the address of  */
/*             element of string                       */
/* RETURN: No Return                                   */
/*******************************************************/
void Lcd_WriteString(Lcd_tstrucCfg*Add_strucLcd,u8*Add_u8LcdString){
	for(u8 StringCounter=0;Add_u8LcdString[StringCounter]!='\0';StringCounter++){
    3432:	89 81       	ldd	r24, Y+1	; 0x01
    3434:	8f 5f       	subi	r24, 0xFF	; 255
    3436:	89 83       	std	Y+1, r24	; 0x01
    3438:	89 81       	ldd	r24, Y+1	; 0x01
    343a:	28 2f       	mov	r18, r24
    343c:	30 e0       	ldi	r19, 0x00	; 0
    343e:	8c 81       	ldd	r24, Y+4	; 0x04
    3440:	9d 81       	ldd	r25, Y+5	; 0x05
    3442:	fc 01       	movw	r30, r24
    3444:	e2 0f       	add	r30, r18
    3446:	f3 1f       	adc	r31, r19
    3448:	80 81       	ld	r24, Z
    344a:	88 23       	and	r24, r24
    344c:	21 f7       	brne	.-56     	; 0x3416 <Lcd_WriteString+0x1a>
		Lcd_vidSendData(Add_strucLcd,Add_u8LcdString[StringCounter]);
	}
}
    344e:	0f 90       	pop	r0
    3450:	0f 90       	pop	r0
    3452:	0f 90       	pop	r0
    3454:	0f 90       	pop	r0
    3456:	0f 90       	pop	r0
    3458:	cf 91       	pop	r28
    345a:	df 91       	pop	r29
    345c:	08 95       	ret

0000345e <Lcd_WriteNumber>:
/* USE : Write Numbers on LCD                          */
/* PARAMETERS: - The struct carries cfg                */
/*             - The number to be displayed            */
/* RETURN: No Return                                   */
/*******************************************************/
void Lcd_WriteNumber(Lcd_tstrucCfg*Add_strucLcd,u8 Copy_u8LcdNumber){
    345e:	df 93       	push	r29
    3460:	cf 93       	push	r28
    3462:	cd b7       	in	r28, 0x3d	; 61
    3464:	de b7       	in	r29, 0x3e	; 62
    3466:	2e 97       	sbiw	r28, 0x0e	; 14
    3468:	0f b6       	in	r0, 0x3f	; 63
    346a:	f8 94       	cli
    346c:	de bf       	out	0x3e, r29	; 62
    346e:	0f be       	out	0x3f, r0	; 63
    3470:	cd bf       	out	0x3d, r28	; 61
    3472:	9d 87       	std	Y+13, r25	; 0x0d
    3474:	8c 87       	std	Y+12, r24	; 0x0c
    3476:	6e 87       	std	Y+14, r22	; 0x0e
	if(Copy_u8LcdNumber<10)
    3478:	8e 85       	ldd	r24, Y+14	; 0x0e
    347a:	8a 30       	cpi	r24, 0x0A	; 10
    347c:	48 f4       	brcc	.+18     	; 0x3490 <Lcd_WriteNumber+0x32>
		Lcd_vidSendData(Add_strucLcd,Copy_u8LcdNumber+48);
    347e:	8e 85       	ldd	r24, Y+14	; 0x0e
    3480:	28 2f       	mov	r18, r24
    3482:	20 5d       	subi	r18, 0xD0	; 208
    3484:	8c 85       	ldd	r24, Y+12	; 0x0c
    3486:	9d 85       	ldd	r25, Y+13	; 0x0d
    3488:	62 2f       	mov	r22, r18
    348a:	0e 94 09 18 	call	0x3012	; 0x3012 <Lcd_vidSendData>
    348e:	49 c0       	rjmp	.+146    	; 0x3522 <Lcd_WriteNumber+0xc4>
	else{
		u8 Lcd_LargeNumbers[10];
		u8 count=9;
    3490:	89 e0       	ldi	r24, 0x09	; 9
    3492:	89 83       	std	Y+1, r24	; 0x01
		do{
			Lcd_LargeNumbers[count--]=Copy_u8LcdNumber%10;
    3494:	89 81       	ldd	r24, Y+1	; 0x01
    3496:	48 2f       	mov	r20, r24
    3498:	50 e0       	ldi	r21, 0x00	; 0
    349a:	8e 85       	ldd	r24, Y+14	; 0x0e
    349c:	9a e0       	ldi	r25, 0x0A	; 10
    349e:	69 2f       	mov	r22, r25
    34a0:	0e 94 32 26 	call	0x4c64	; 0x4c64 <__udivmodqi4>
    34a4:	89 2f       	mov	r24, r25
    34a6:	28 2f       	mov	r18, r24
    34a8:	ce 01       	movw	r24, r28
    34aa:	02 96       	adiw	r24, 0x02	; 2
    34ac:	fc 01       	movw	r30, r24
    34ae:	e4 0f       	add	r30, r20
    34b0:	f5 1f       	adc	r31, r21
    34b2:	20 83       	st	Z, r18
    34b4:	89 81       	ldd	r24, Y+1	; 0x01
    34b6:	81 50       	subi	r24, 0x01	; 1
    34b8:	89 83       	std	Y+1, r24	; 0x01
			Copy_u8LcdNumber/=10;
    34ba:	8e 85       	ldd	r24, Y+14	; 0x0e
    34bc:	9a e0       	ldi	r25, 0x0A	; 10
    34be:	69 2f       	mov	r22, r25
    34c0:	0e 94 32 26 	call	0x4c64	; 0x4c64 <__udivmodqi4>
    34c4:	8e 87       	std	Y+14, r24	; 0x0e

		}while(Copy_u8LcdNumber>1);
    34c6:	8e 85       	ldd	r24, Y+14	; 0x0e
    34c8:	82 30       	cpi	r24, 0x02	; 2
    34ca:	20 f7       	brcc	.-56     	; 0x3494 <Lcd_WriteNumber+0x36>
		if(Lcd_LargeNumbers[count+1]==0)
    34cc:	89 81       	ldd	r24, Y+1	; 0x01
    34ce:	88 2f       	mov	r24, r24
    34d0:	90 e0       	ldi	r25, 0x00	; 0
    34d2:	9c 01       	movw	r18, r24
    34d4:	2f 5f       	subi	r18, 0xFF	; 255
    34d6:	3f 4f       	sbci	r19, 0xFF	; 255
    34d8:	ce 01       	movw	r24, r28
    34da:	02 96       	adiw	r24, 0x02	; 2
    34dc:	fc 01       	movw	r30, r24
    34de:	e2 0f       	add	r30, r18
    34e0:	f3 1f       	adc	r31, r19
    34e2:	80 81       	ld	r24, Z
    34e4:	88 23       	and	r24, r24
    34e6:	19 f4       	brne	.+6      	; 0x34ee <Lcd_WriteNumber+0x90>
			count++;
    34e8:	89 81       	ldd	r24, Y+1	; 0x01
    34ea:	8f 5f       	subi	r24, 0xFF	; 255
    34ec:	89 83       	std	Y+1, r24	; 0x01
		for(++count;count<10;count++){
    34ee:	89 81       	ldd	r24, Y+1	; 0x01
    34f0:	8f 5f       	subi	r24, 0xFF	; 255
    34f2:	89 83       	std	Y+1, r24	; 0x01
    34f4:	13 c0       	rjmp	.+38     	; 0x351c <Lcd_WriteNumber+0xbe>
			Lcd_vidSendData(Add_strucLcd,Lcd_LargeNumbers[count]+48);
    34f6:	89 81       	ldd	r24, Y+1	; 0x01
    34f8:	28 2f       	mov	r18, r24
    34fa:	30 e0       	ldi	r19, 0x00	; 0
    34fc:	ce 01       	movw	r24, r28
    34fe:	02 96       	adiw	r24, 0x02	; 2
    3500:	fc 01       	movw	r30, r24
    3502:	e2 0f       	add	r30, r18
    3504:	f3 1f       	adc	r31, r19
    3506:	80 81       	ld	r24, Z
    3508:	28 2f       	mov	r18, r24
    350a:	20 5d       	subi	r18, 0xD0	; 208
    350c:	8c 85       	ldd	r24, Y+12	; 0x0c
    350e:	9d 85       	ldd	r25, Y+13	; 0x0d
    3510:	62 2f       	mov	r22, r18
    3512:	0e 94 09 18 	call	0x3012	; 0x3012 <Lcd_vidSendData>
			Copy_u8LcdNumber/=10;

		}while(Copy_u8LcdNumber>1);
		if(Lcd_LargeNumbers[count+1]==0)
			count++;
		for(++count;count<10;count++){
    3516:	89 81       	ldd	r24, Y+1	; 0x01
    3518:	8f 5f       	subi	r24, 0xFF	; 255
    351a:	89 83       	std	Y+1, r24	; 0x01
    351c:	89 81       	ldd	r24, Y+1	; 0x01
    351e:	8a 30       	cpi	r24, 0x0A	; 10
    3520:	50 f3       	brcs	.-44     	; 0x34f6 <Lcd_WriteNumber+0x98>
			Lcd_vidSendData(Add_strucLcd,Lcd_LargeNumbers[count]+48);
		}
	}
}
    3522:	2e 96       	adiw	r28, 0x0e	; 14
    3524:	0f b6       	in	r0, 0x3f	; 63
    3526:	f8 94       	cli
    3528:	de bf       	out	0x3e, r29	; 62
    352a:	0f be       	out	0x3f, r0	; 63
    352c:	cd bf       	out	0x3d, r28	; 61
    352e:	cf 91       	pop	r28
    3530:	df 91       	pop	r29
    3532:	08 95       	ret

00003534 <Lcd_GotoPosition>:
/* PARAMETERS: - The struct carries cfg                */
/*             - The Line 1 or 2                       */
/*             - The position in the line 0-15         */
/* RETURN: No Return                                   */
/*******************************************************/
void Lcd_GotoPosition(Lcd_tstrucCfg*Add_strucLcd,u8 Copy_u8Line,u8 Copy_u8Digit){
    3534:	df 93       	push	r29
    3536:	cf 93       	push	r28
    3538:	00 d0       	rcall	.+0      	; 0x353a <Lcd_GotoPosition+0x6>
    353a:	00 d0       	rcall	.+0      	; 0x353c <Lcd_GotoPosition+0x8>
    353c:	00 d0       	rcall	.+0      	; 0x353e <Lcd_GotoPosition+0xa>
    353e:	cd b7       	in	r28, 0x3d	; 61
    3540:	de b7       	in	r29, 0x3e	; 62
    3542:	9a 83       	std	Y+2, r25	; 0x02
    3544:	89 83       	std	Y+1, r24	; 0x01
    3546:	6b 83       	std	Y+3, r22	; 0x03
    3548:	4c 83       	std	Y+4, r20	; 0x04
	switch(Copy_u8Line){
    354a:	8b 81       	ldd	r24, Y+3	; 0x03
    354c:	28 2f       	mov	r18, r24
    354e:	30 e0       	ldi	r19, 0x00	; 0
    3550:	3e 83       	std	Y+6, r19	; 0x06
    3552:	2d 83       	std	Y+5, r18	; 0x05
    3554:	8d 81       	ldd	r24, Y+5	; 0x05
    3556:	9e 81       	ldd	r25, Y+6	; 0x06
    3558:	00 97       	sbiw	r24, 0x00	; 0
    355a:	31 f0       	breq	.+12     	; 0x3568 <Lcd_GotoPosition+0x34>
    355c:	2d 81       	ldd	r18, Y+5	; 0x05
    355e:	3e 81       	ldd	r19, Y+6	; 0x06
    3560:	21 30       	cpi	r18, 0x01	; 1
    3562:	31 05       	cpc	r19, r1
    3564:	51 f0       	breq	.+20     	; 0x357a <Lcd_GotoPosition+0x46>
    3566:	11 c0       	rjmp	.+34     	; 0x358a <Lcd_GotoPosition+0x56>
	case LCD_LINE1:Lcd_vidSendCommand(Add_strucLcd,LCD_LINE1_COMMAND+Copy_u8Digit);break;
    3568:	8c 81       	ldd	r24, Y+4	; 0x04
    356a:	28 2f       	mov	r18, r24
    356c:	20 58       	subi	r18, 0x80	; 128
    356e:	89 81       	ldd	r24, Y+1	; 0x01
    3570:	9a 81       	ldd	r25, Y+2	; 0x02
    3572:	62 2f       	mov	r22, r18
    3574:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <Lcd_vidSendCommand>
    3578:	08 c0       	rjmp	.+16     	; 0x358a <Lcd_GotoPosition+0x56>
	case LCD_LINE2:Lcd_vidSendCommand(Add_strucLcd,LCD_LINE2_COMMAND+Copy_u8Digit);break;
    357a:	8c 81       	ldd	r24, Y+4	; 0x04
    357c:	28 2f       	mov	r18, r24
    357e:	20 54       	subi	r18, 0x40	; 64
    3580:	89 81       	ldd	r24, Y+1	; 0x01
    3582:	9a 81       	ldd	r25, Y+2	; 0x02
    3584:	62 2f       	mov	r22, r18
    3586:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <Lcd_vidSendCommand>
	}
}
    358a:	26 96       	adiw	r28, 0x06	; 6
    358c:	0f b6       	in	r0, 0x3f	; 63
    358e:	f8 94       	cli
    3590:	de bf       	out	0x3e, r29	; 62
    3592:	0f be       	out	0x3f, r0	; 63
    3594:	cd bf       	out	0x3d, r28	; 61
    3596:	cf 91       	pop	r28
    3598:	df 91       	pop	r29
    359a:	08 95       	ret

0000359c <Keypad_vidInit>:
/*********************Keypad_vidInit********************/
/* USE : Initialize the KeyPad according to user cfg   */
/* PARAMETERS: The struct carries cfg                  */
/* RETURN: No Return                                   */
/*******************************************************/
void Keypad_vidInit(Keypad_tstrucCfg*Add_strucKeypad){
    359c:	df 93       	push	r29
    359e:	cf 93       	push	r28
    35a0:	00 d0       	rcall	.+0      	; 0x35a2 <Keypad_vidInit+0x6>
    35a2:	cd b7       	in	r28, 0x3d	; 61
    35a4:	de b7       	in	r29, 0x3e	; 62
    35a6:	9a 83       	std	Y+2, r25	; 0x02
    35a8:	89 83       	std	Y+1, r24	; 0x01
	DIO_enuSetPortDirection(Add_strucKeypad->DataPortId,0x0f); // 4 Input 4 OutPut
    35aa:	e9 81       	ldd	r30, Y+1	; 0x01
    35ac:	fa 81       	ldd	r31, Y+2	; 0x02
    35ae:	80 81       	ld	r24, Z
    35b0:	6f e0       	ldi	r22, 0x0F	; 15
    35b2:	0e 94 69 13 	call	0x26d2	; 0x26d2 <DIO_enuSetPortDirection>
	DIO_enuSetPortValue(Add_strucKeypad->DataPortId,DIO_u8_PORT_OUTPUT);
    35b6:	e9 81       	ldd	r30, Y+1	; 0x01
    35b8:	fa 81       	ldd	r31, Y+2	; 0x02
    35ba:	80 81       	ld	r24, Z
    35bc:	6f ef       	ldi	r22, 0xFF	; 255
    35be:	0e 94 b4 13 	call	0x2768	; 0x2768 <DIO_enuSetPortValue>
}
    35c2:	0f 90       	pop	r0
    35c4:	0f 90       	pop	r0
    35c6:	cf 91       	pop	r28
    35c8:	df 91       	pop	r29
    35ca:	08 95       	ret

000035cc <Keypad_u8GetPressedKey>:
/* USE : To get the pressed button in Keypad            */
/* PARAMETERS: The struct carries cfg                   */
/* RETURN: The Character or integer representing the    */
/* Pressed key                                          */
/********************************************************/
u8 Keypad_u8GetPressedKey(Keypad_tstrucCfg*Add_strucKeypad){
    35cc:	df 93       	push	r29
    35ce:	cf 93       	push	r28
    35d0:	cd b7       	in	r28, 0x3d	; 61
    35d2:	de b7       	in	r29, 0x3e	; 62
    35d4:	27 97       	sbiw	r28, 0x07	; 7
    35d6:	0f b6       	in	r0, 0x3f	; 63
    35d8:	f8 94       	cli
    35da:	de bf       	out	0x3e, r29	; 62
    35dc:	0f be       	out	0x3f, r0	; 63
    35de:	cd bf       	out	0x3d, r28	; 61
    35e0:	9e 83       	std	Y+6, r25	; 0x06
    35e2:	8d 83       	std	Y+5, r24	; 0x05
	u8 Keypad_RowResult=1;
    35e4:	81 e0       	ldi	r24, 0x01	; 1
    35e6:	8c 83       	std	Y+4, r24	; 0x04
	u8 Keypad_Result=Keypad_NotPressed;
    35e8:	8f ef       	ldi	r24, 0xFF	; 255
    35ea:	8b 83       	std	Y+3, r24	; 0x03
	for(u8 Keypad_u8Col=0;Keypad_u8Col<4;Keypad_u8Col++){
    35ec:	1a 82       	std	Y+2, r1	; 0x02
    35ee:	57 c0       	rjmp	.+174    	; 0x369e <Keypad_u8GetPressedKey+0xd2>
		//Activate each col (=0)
		DIO_enuSetPinValue(Add_strucKeypad->DataPortId,Keypad_u8Col,DIO_u8_LOW);
    35f0:	ed 81       	ldd	r30, Y+5	; 0x05
    35f2:	fe 81       	ldd	r31, Y+6	; 0x06
    35f4:	80 81       	ld	r24, Z
    35f6:	6a 81       	ldd	r22, Y+2	; 0x02
    35f8:	40 e0       	ldi	r20, 0x00	; 0
    35fa:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>

		for(u8 Keypad_u8Row=0;Keypad_u8Row<4;Keypad_u8Row++){
    35fe:	19 82       	std	Y+1, r1	; 0x01
    3600:	40 c0       	rjmp	.+128    	; 0x3682 <Keypad_u8GetPressedKey+0xb6>

			DIO_u8GetPinValue(Add_strucKeypad->DataPortId,Keypad_u8Row+4,&Keypad_RowResult);
    3602:	ed 81       	ldd	r30, Y+5	; 0x05
    3604:	fe 81       	ldd	r31, Y+6	; 0x06
    3606:	40 81       	ld	r20, Z
    3608:	89 81       	ldd	r24, Y+1	; 0x01
    360a:	98 2f       	mov	r25, r24
    360c:	9c 5f       	subi	r25, 0xFC	; 252
    360e:	9e 01       	movw	r18, r28
    3610:	2c 5f       	subi	r18, 0xFC	; 252
    3612:	3f 4f       	sbci	r19, 0xFF	; 255
    3614:	84 2f       	mov	r24, r20
    3616:	69 2f       	mov	r22, r25
    3618:	a9 01       	movw	r20, r18
    361a:	0e 94 d5 12 	call	0x25aa	; 0x25aa <DIO_u8GetPinValue>

			if(Keypad_RowResult==Keypad_Pressed){
    361e:	8c 81       	ldd	r24, Y+4	; 0x04
    3620:	88 23       	and	r24, r24
    3622:	61 f5       	brne	.+88     	; 0x367c <Keypad_u8GetPressedKey+0xb0>
    3624:	0e c0       	rjmp	.+28     	; 0x3642 <Keypad_u8GetPressedKey+0x76>
				while(Keypad_RowResult==Keypad_Pressed){
					DIO_u8GetPinValue(Add_strucKeypad->DataPortId,Keypad_u8Row+4,&Keypad_RowResult);
    3626:	ed 81       	ldd	r30, Y+5	; 0x05
    3628:	fe 81       	ldd	r31, Y+6	; 0x06
    362a:	40 81       	ld	r20, Z
    362c:	89 81       	ldd	r24, Y+1	; 0x01
    362e:	98 2f       	mov	r25, r24
    3630:	9c 5f       	subi	r25, 0xFC	; 252
    3632:	9e 01       	movw	r18, r28
    3634:	2c 5f       	subi	r18, 0xFC	; 252
    3636:	3f 4f       	sbci	r19, 0xFF	; 255
    3638:	84 2f       	mov	r24, r20
    363a:	69 2f       	mov	r22, r25
    363c:	a9 01       	movw	r20, r18
    363e:	0e 94 d5 12 	call	0x25aa	; 0x25aa <DIO_u8GetPinValue>
		for(u8 Keypad_u8Row=0;Keypad_u8Row<4;Keypad_u8Row++){

			DIO_u8GetPinValue(Add_strucKeypad->DataPortId,Keypad_u8Row+4,&Keypad_RowResult);

			if(Keypad_RowResult==Keypad_Pressed){
				while(Keypad_RowResult==Keypad_Pressed){
    3642:	8c 81       	ldd	r24, Y+4	; 0x04
    3644:	88 23       	and	r24, r24
    3646:	79 f3       	breq	.-34     	; 0x3626 <Keypad_u8GetPressedKey+0x5a>
					DIO_u8GetPinValue(Add_strucKeypad->DataPortId,Keypad_u8Row+4,&Keypad_RowResult);
				}
				DIO_enuSetPinValue(Add_strucKeypad->DataPortId,Keypad_u8Col,DIO_u8_HIGH);
    3648:	ed 81       	ldd	r30, Y+5	; 0x05
    364a:	fe 81       	ldd	r31, Y+6	; 0x06
    364c:	80 81       	ld	r24, Z
    364e:	6a 81       	ldd	r22, Y+2	; 0x02
    3650:	41 e0       	ldi	r20, 0x01	; 1
    3652:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
				return Keypad_arrCfg [Keypad_u8Col][Keypad_u8Row];
    3656:	8a 81       	ldd	r24, Y+2	; 0x02
    3658:	48 2f       	mov	r20, r24
    365a:	50 e0       	ldi	r21, 0x00	; 0
    365c:	89 81       	ldd	r24, Y+1	; 0x01
    365e:	28 2f       	mov	r18, r24
    3660:	30 e0       	ldi	r19, 0x00	; 0
    3662:	ca 01       	movw	r24, r20
    3664:	88 0f       	add	r24, r24
    3666:	99 1f       	adc	r25, r25
    3668:	88 0f       	add	r24, r24
    366a:	99 1f       	adc	r25, r25
    366c:	82 0f       	add	r24, r18
    366e:	93 1f       	adc	r25, r19
    3670:	fc 01       	movw	r30, r24
    3672:	ee 58       	subi	r30, 0x8E	; 142
    3674:	ff 4f       	sbci	r31, 0xFF	; 255
    3676:	80 81       	ld	r24, Z
    3678:	8f 83       	std	Y+7, r24	; 0x07
    367a:	17 c0       	rjmp	.+46     	; 0x36aa <Keypad_u8GetPressedKey+0xde>
	u8 Keypad_Result=Keypad_NotPressed;
	for(u8 Keypad_u8Col=0;Keypad_u8Col<4;Keypad_u8Col++){
		//Activate each col (=0)
		DIO_enuSetPinValue(Add_strucKeypad->DataPortId,Keypad_u8Col,DIO_u8_LOW);

		for(u8 Keypad_u8Row=0;Keypad_u8Row<4;Keypad_u8Row++){
    367c:	89 81       	ldd	r24, Y+1	; 0x01
    367e:	8f 5f       	subi	r24, 0xFF	; 255
    3680:	89 83       	std	Y+1, r24	; 0x01
    3682:	89 81       	ldd	r24, Y+1	; 0x01
    3684:	84 30       	cpi	r24, 0x04	; 4
    3686:	08 f4       	brcc	.+2      	; 0x368a <Keypad_u8GetPressedKey+0xbe>
    3688:	bc cf       	rjmp	.-136    	; 0x3602 <Keypad_u8GetPressedKey+0x36>
				_delay_ms(10);
			}

		}

		DIO_enuSetPinValue(Add_strucKeypad->DataPortId,Keypad_u8Col,DIO_u8_HIGH);
    368a:	ed 81       	ldd	r30, Y+5	; 0x05
    368c:	fe 81       	ldd	r31, Y+6	; 0x06
    368e:	80 81       	ld	r24, Z
    3690:	6a 81       	ldd	r22, Y+2	; 0x02
    3692:	41 e0       	ldi	r20, 0x01	; 1
    3694:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
/* Pressed key                                          */
/********************************************************/
u8 Keypad_u8GetPressedKey(Keypad_tstrucCfg*Add_strucKeypad){
	u8 Keypad_RowResult=1;
	u8 Keypad_Result=Keypad_NotPressed;
	for(u8 Keypad_u8Col=0;Keypad_u8Col<4;Keypad_u8Col++){
    3698:	8a 81       	ldd	r24, Y+2	; 0x02
    369a:	8f 5f       	subi	r24, 0xFF	; 255
    369c:	8a 83       	std	Y+2, r24	; 0x02
    369e:	8a 81       	ldd	r24, Y+2	; 0x02
    36a0:	84 30       	cpi	r24, 0x04	; 4
    36a2:	08 f4       	brcc	.+2      	; 0x36a6 <Keypad_u8GetPressedKey+0xda>
    36a4:	a5 cf       	rjmp	.-182    	; 0x35f0 <Keypad_u8GetPressedKey+0x24>
		}

		DIO_enuSetPinValue(Add_strucKeypad->DataPortId,Keypad_u8Col,DIO_u8_HIGH);
	}

	return Keypad_Result;
    36a6:	8b 81       	ldd	r24, Y+3	; 0x03
    36a8:	8f 83       	std	Y+7, r24	; 0x07
    36aa:	8f 81       	ldd	r24, Y+7	; 0x07
}
    36ac:	27 96       	adiw	r28, 0x07	; 7
    36ae:	0f b6       	in	r0, 0x3f	; 63
    36b0:	f8 94       	cli
    36b2:	de bf       	out	0x3e, r29	; 62
    36b4:	0f be       	out	0x3f, r0	; 63
    36b6:	cd bf       	out	0x3d, r28	; 61
    36b8:	cf 91       	pop	r28
    36ba:	df 91       	pop	r29
    36bc:	08 95       	ret

000036be <Button_vidButtonInit>:
/* USE : Initialize the Button according to user cfg   */
/* PARAMETERS: The struct carries cfg                  */
/* RETURN: No Return                                   */
/* PULL UP mode                                        */
/*******************************************************/
void Button_vidButtonInit(Button_tstrucCfg*Add_structButton){
    36be:	df 93       	push	r29
    36c0:	cf 93       	push	r28
    36c2:	00 d0       	rcall	.+0      	; 0x36c4 <Button_vidButtonInit+0x6>
    36c4:	cd b7       	in	r28, 0x3d	; 61
    36c6:	de b7       	in	r29, 0x3e	; 62
    36c8:	9a 83       	std	Y+2, r25	; 0x02
    36ca:	89 83       	std	Y+1, r24	; 0x01
	DIO_enuSetPinDirection(Add_structButton->Button_NestStruct.Port,Add_structButton->Pin,DIO_u8_INPUT);
    36cc:	e9 81       	ldd	r30, Y+1	; 0x01
    36ce:	fa 81       	ldd	r31, Y+2	; 0x02
    36d0:	81 81       	ldd	r24, Z+1	; 0x01
    36d2:	83 70       	andi	r24, 0x03	; 3
    36d4:	e9 81       	ldd	r30, Y+1	; 0x01
    36d6:	fa 81       	ldd	r31, Y+2	; 0x02
    36d8:	90 81       	ld	r25, Z
    36da:	69 2f       	mov	r22, r25
    36dc:	40 e0       	ldi	r20, 0x00	; 0
    36de:	0e 94 c8 11 	call	0x2390	; 0x2390 <DIO_enuSetPinDirection>
	DIO_enuSetPinValue(Add_structButton->Button_NestStruct.Port,Add_structButton->Pin,DIO_u8_HIGH);
    36e2:	e9 81       	ldd	r30, Y+1	; 0x01
    36e4:	fa 81       	ldd	r31, Y+2	; 0x02
    36e6:	81 81       	ldd	r24, Z+1	; 0x01
    36e8:	83 70       	andi	r24, 0x03	; 3
    36ea:	e9 81       	ldd	r30, Y+1	; 0x01
    36ec:	fa 81       	ldd	r31, Y+2	; 0x02
    36ee:	90 81       	ld	r25, Z
    36f0:	69 2f       	mov	r22, r25
    36f2:	41 e0       	ldi	r20, 0x01	; 1
    36f4:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
}
    36f8:	0f 90       	pop	r0
    36fa:	0f 90       	pop	r0
    36fc:	cf 91       	pop	r28
    36fe:	df 91       	pop	r29
    3700:	08 95       	ret

00003702 <Button_u8ButtonRead>:
/* USE : Determine whether the Button is Pressed or not */
/* PARAMETERS: The struct carries cfg                   */
/* RETURN: The Button Read                              */
/* The FOR loop solve debouncing problem                */
/********************************************************/
u8 Button_u8ButtonRead(Button_tstrucCfg*Add_structButton){
    3702:	df 93       	push	r29
    3704:	cf 93       	push	r28
    3706:	00 d0       	rcall	.+0      	; 0x3708 <Button_u8ButtonRead+0x6>
    3708:	00 d0       	rcall	.+0      	; 0x370a <Button_u8ButtonRead+0x8>
    370a:	cd b7       	in	r28, 0x3d	; 61
    370c:	de b7       	in	r29, 0x3e	; 62
    370e:	9c 83       	std	Y+4, r25	; 0x04
    3710:	8b 83       	std	Y+3, r24	; 0x03
	u8 ButtonRead;
	for(u8 Button_u8ButtonDebouncing=0;Button_u8ButtonDebouncing<=150;Button_u8ButtonDebouncing++){
    3712:	19 82       	std	Y+1, r1	; 0x01
    3714:	15 c0       	rjmp	.+42     	; 0x3740 <Button_u8ButtonRead+0x3e>
	DIO_u8GetPinValue(Add_structButton->Button_NestStruct.Port,Add_structButton->Pin,&ButtonRead);
    3716:	eb 81       	ldd	r30, Y+3	; 0x03
    3718:	fc 81       	ldd	r31, Y+4	; 0x04
    371a:	81 81       	ldd	r24, Z+1	; 0x01
    371c:	83 70       	andi	r24, 0x03	; 3
    371e:	eb 81       	ldd	r30, Y+3	; 0x03
    3720:	fc 81       	ldd	r31, Y+4	; 0x04
    3722:	90 81       	ld	r25, Z
    3724:	9e 01       	movw	r18, r28
    3726:	2e 5f       	subi	r18, 0xFE	; 254
    3728:	3f 4f       	sbci	r19, 0xFF	; 255
    372a:	69 2f       	mov	r22, r25
    372c:	a9 01       	movw	r20, r18
    372e:	0e 94 d5 12 	call	0x25aa	; 0x25aa <DIO_u8GetPinValue>
	if(ButtonRead==Button_NotPressed)
    3732:	8a 81       	ldd	r24, Y+2	; 0x02
    3734:	81 30       	cpi	r24, 0x01	; 1
    3736:	09 f4       	brne	.+2      	; 0x373a <Button_u8ButtonRead+0x38>
		Button_u8ButtonDebouncing=0;
    3738:	19 82       	std	Y+1, r1	; 0x01
/* RETURN: The Button Read                              */
/* The FOR loop solve debouncing problem                */
/********************************************************/
u8 Button_u8ButtonRead(Button_tstrucCfg*Add_structButton){
	u8 ButtonRead;
	for(u8 Button_u8ButtonDebouncing=0;Button_u8ButtonDebouncing<=150;Button_u8ButtonDebouncing++){
    373a:	89 81       	ldd	r24, Y+1	; 0x01
    373c:	8f 5f       	subi	r24, 0xFF	; 255
    373e:	89 83       	std	Y+1, r24	; 0x01
    3740:	89 81       	ldd	r24, Y+1	; 0x01
    3742:	87 39       	cpi	r24, 0x97	; 151
    3744:	40 f3       	brcs	.-48     	; 0x3716 <Button_u8ButtonRead+0x14>
	DIO_u8GetPinValue(Add_structButton->Button_NestStruct.Port,Add_structButton->Pin,&ButtonRead);
	if(ButtonRead==Button_NotPressed)
		Button_u8ButtonDebouncing=0;
	}
	return ButtonRead;
    3746:	8a 81       	ldd	r24, Y+2	; 0x02
}
    3748:	0f 90       	pop	r0
    374a:	0f 90       	pop	r0
    374c:	0f 90       	pop	r0
    374e:	0f 90       	pop	r0
    3750:	cf 91       	pop	r28
    3752:	df 91       	pop	r29
    3754:	08 95       	ret

00003756 <__vector_7>:
void UpdataSetting_Clock(u8 *ptrcount_Second,u8 *ptrcount_Minutes,u8 *ptrcount_Hours,u8 *capy_u16PtrArray);
/*Global varible to set time clock */
volatile u8 Global_u8Seconds=0;
u8 Global_u8Hours=0,Global_u8Minutes=0;

ISR(TIMER1_COMPA_vect){
    3756:	1f 92       	push	r1
    3758:	0f 92       	push	r0
    375a:	0f b6       	in	r0, 0x3f	; 63
    375c:	0f 92       	push	r0
    375e:	11 24       	eor	r1, r1
    3760:	8f 93       	push	r24
    3762:	df 93       	push	r29
    3764:	cf 93       	push	r28
    3766:	cd b7       	in	r28, 0x3d	; 61
    3768:	de b7       	in	r29, 0x3e	; 62
	Global_u8Seconds++;
    376a:	80 91 06 01 	lds	r24, 0x0106
    376e:	8f 5f       	subi	r24, 0xFF	; 255
    3770:	80 93 06 01 	sts	0x0106, r24
	if(Global_u8Seconds==60)
    3774:	80 91 06 01 	lds	r24, 0x0106
    3778:	8c 33       	cpi	r24, 0x3C	; 60
    377a:	39 f4       	brne	.+14     	; 0x378a <__vector_7+0x34>
		{
			Global_u8Seconds=0;
    377c:	10 92 06 01 	sts	0x0106, r1
			Global_u8Minutes++;
    3780:	80 91 08 01 	lds	r24, 0x0108
    3784:	8f 5f       	subi	r24, 0xFF	; 255
    3786:	80 93 08 01 	sts	0x0108, r24
		}
		if(Global_u8Minutes==60)
    378a:	80 91 08 01 	lds	r24, 0x0108
    378e:	8c 33       	cpi	r24, 0x3C	; 60
    3790:	39 f4       	brne	.+14     	; 0x37a0 <__vector_7+0x4a>
		{
			Global_u8Minutes=0;
    3792:	10 92 08 01 	sts	0x0108, r1
			Global_u8Hours++;
    3796:	80 91 07 01 	lds	r24, 0x0107
    379a:	8f 5f       	subi	r24, 0xFF	; 255
    379c:	80 93 07 01 	sts	0x0107, r24
		}
		if(Global_u8Hours==24)
    37a0:	80 91 07 01 	lds	r24, 0x0107
    37a4:	88 31       	cpi	r24, 0x18	; 24
    37a6:	21 f4       	brne	.+8      	; 0x37b0 <__vector_7+0x5a>
		{
			Global_u8Seconds=0;
    37a8:	10 92 06 01 	sts	0x0106, r1
			Global_u8Hours=0;
    37ac:	10 92 07 01 	sts	0x0107, r1
		}
}
    37b0:	cf 91       	pop	r28
    37b2:	df 91       	pop	r29
    37b4:	8f 91       	pop	r24
    37b6:	0f 90       	pop	r0
    37b8:	0f be       	out	0x3f, r0	; 63
    37ba:	0f 90       	pop	r0
    37bc:	1f 90       	pop	r1
    37be:	18 95       	reti

000037c0 <main>:
	u8 EnterMin[]   = "Enter Min= ";
	u8 EnterSec[]   = "Enter Sec= ";
	u8 Confirm[]    = "Press = To confirm";
	u8 ThankYou[]   = "Thank U :) ";
	u8 WrongChoice[]   = " Wrong Choice ";
int main(void) {
    37c0:	df 93       	push	r29
    37c2:	cf 93       	push	r28
    37c4:	cd b7       	in	r28, 0x3d	; 61
    37c6:	de b7       	in	r29, 0x3e	; 62
    37c8:	e7 97       	sbiw	r28, 0x37	; 55
    37ca:	0f b6       	in	r0, 0x3f	; 63
    37cc:	f8 94       	cli
    37ce:	de bf       	out	0x3e, r29	; 62
    37d0:	0f be       	out	0x3f, r0	; 63
    37d2:	cd bf       	out	0x3d, r28	; 61
	u8 Loc_u8pressedKey = Keypad_NotPressed;
    37d4:	8f ef       	ldi	r24, 0xFF	; 255
    37d6:	8d 8f       	std	Y+29, r24	; 0x1d
	u8 Array[6]={'#','#','#','#','#','#'};
    37d8:	ce 01       	movw	r24, r28
    37da:	4e 96       	adiw	r24, 0x1e	; 30
    37dc:	9c ab       	std	Y+52, r25	; 0x34
    37de:	8b ab       	std	Y+51, r24	; 0x33
    37e0:	a4 ef       	ldi	r26, 0xF4	; 244
    37e2:	b0 e0       	ldi	r27, 0x00	; 0
    37e4:	be ab       	std	Y+54, r27	; 0x36
    37e6:	ad ab       	std	Y+53, r26	; 0x35
    37e8:	b6 e0       	ldi	r27, 0x06	; 6
    37ea:	bf ab       	std	Y+55, r27	; 0x37
    37ec:	ed a9       	ldd	r30, Y+53	; 0x35
    37ee:	fe a9       	ldd	r31, Y+54	; 0x36
    37f0:	00 80       	ld	r0, Z
    37f2:	8d a9       	ldd	r24, Y+53	; 0x35
    37f4:	9e a9       	ldd	r25, Y+54	; 0x36
    37f6:	01 96       	adiw	r24, 0x01	; 1
    37f8:	9e ab       	std	Y+54, r25	; 0x36
    37fa:	8d ab       	std	Y+53, r24	; 0x35
    37fc:	ab a9       	ldd	r26, Y+51	; 0x33
    37fe:	bc a9       	ldd	r27, Y+52	; 0x34
    3800:	0c 92       	st	X, r0
    3802:	eb a9       	ldd	r30, Y+51	; 0x33
    3804:	fc a9       	ldd	r31, Y+52	; 0x34
    3806:	31 96       	adiw	r30, 0x01	; 1
    3808:	fc ab       	std	Y+52, r31	; 0x34
    380a:	eb ab       	std	Y+51, r30	; 0x33
    380c:	ff a9       	ldd	r31, Y+55	; 0x37
    380e:	f1 50       	subi	r31, 0x01	; 1
    3810:	ff ab       	std	Y+55, r31	; 0x37
    3812:	8f a9       	ldd	r24, Y+55	; 0x37
    3814:	88 23       	and	r24, r24
    3816:	51 f7       	brne	.-44     	; 0x37ec <main+0x2c>

//	DIO_voidInit();
	GIE_voidGlobalInterruptEnable();
    3818:	0e 94 fc 0e 	call	0x1df8	; 0x1df8 <GIE_voidGlobalInterruptEnable>
			.Timer_u8TimerForceOutputCompare=TIMER1_FOC_OFF,
			.Timer_u8WaveFormGenerationMode=TIMER1_MODE_CTC,
			.Timer_u8ClockSelect=TIMER1_CLOCK_PRESCALLING_1024,
//			.Timer_Interrupt=TIMER_INTERRUPT_ON
			.Timer1_u8Channel=TIMER1_CHANNEL_A
	};
    381c:	8f e0       	ldi	r24, 0x0F	; 15
    381e:	fe 01       	movw	r30, r28
    3820:	b4 96       	adiw	r30, 0x24	; 36
    3822:	df 01       	movw	r26, r30
    3824:	98 2f       	mov	r25, r24
    3826:	1d 92       	st	X+, r1
    3828:	9a 95       	dec	r25
    382a:	e9 f7       	brne	.-6      	; 0x3826 <main+0x66>
    382c:	8c a1       	ldd	r24, Y+36	; 0x24
    382e:	8c 7f       	andi	r24, 0xFC	; 252
    3830:	81 60       	ori	r24, 0x01	; 1
    3832:	8c a3       	std	Y+36, r24	; 0x24
    3834:	88 e0       	ldi	r24, 0x08	; 8
    3836:	90 e0       	ldi	r25, 0x00	; 0
    3838:	98 a7       	std	Y+40, r25	; 0x28
    383a:	8f a3       	std	Y+39, r24	; 0x27
    383c:	85 e0       	ldi	r24, 0x05	; 5
    383e:	90 e0       	ldi	r25, 0x00	; 0
    3840:	9a a7       	std	Y+42, r25	; 0x2a
    3842:	89 a7       	std	Y+41, r24	; 0x29
//	TCNT0 = 192 ;
	TIMER_voidCTCcfg(&timer1,976);
    3844:	ce 01       	movw	r24, r28
    3846:	84 96       	adiw	r24, 0x24	; 36
    3848:	60 ed       	ldi	r22, 0xD0	; 208
    384a:	73 e0       	ldi	r23, 0x03	; 3
    384c:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <TIMER_voidCTCcfg>
	TIMSK |= 0b00010000;
    3850:	a9 e5       	ldi	r26, 0x59	; 89
    3852:	b0 e0       	ldi	r27, 0x00	; 0
    3854:	e9 e5       	ldi	r30, 0x59	; 89
    3856:	f0 e0       	ldi	r31, 0x00	; 0
    3858:	80 81       	ld	r24, Z
    385a:	80 61       	ori	r24, 0x10	; 16
    385c:	8c 93       	st	X, r24
	TIMER_voidTimerInit(&timer1);
    385e:	ce 01       	movw	r24, r28
    3860:	84 96       	adiw	r24, 0x24	; 36
    3862:	0e 94 9e 07 	call	0xf3c	; 0xf3c <TIMER_voidTimerInit>

	/******************** 7 SEG   *************************/
	DIO_enuSetPortDirection(DIO_u8_PORTC,0b00111111); // 7SEG Power --> 0-5 Port C
    3866:	82 e0       	ldi	r24, 0x02	; 2
    3868:	6f e3       	ldi	r22, 0x3F	; 63
    386a:	0e 94 69 13 	call	0x26d2	; 0x26d2 <DIO_enuSetPortDirection>
	DIO_enuSetPortValue(DIO_u8_PORTC,0b00111111); // 7SEG Power --> 0-5 Port C
    386e:	82 e0       	ldi	r24, 0x02	; 2
    3870:	6f e3       	ldi	r22, 0x3F	; 63
    3872:	0e 94 b4 13 	call	0x2768	; 0x2768 <DIO_enuSetPortValue>
	Seg_vidInit(&segments);
    3876:	88 e8       	ldi	r24, 0x88	; 136
    3878:	90 e0       	ldi	r25, 0x00	; 0
    387a:	0e 94 85 14 	call	0x290a	; 0x290a <Seg_vidInit>
	/********************** Lcd ****************************/
	Lcd_vidInit(&Lcd1);
    387e:	82 e8       	ldi	r24, 0x82	; 130
    3880:	90 e0       	ldi	r25, 0x00	; 0
    3882:	0e 94 2c 18 	call	0x3058	; 0x3058 <Lcd_vidInit>
//	Lcd_CLR(&Lcd1);
	/********************* KeyPad **************************/

	Keypad_vidInit(&Keypad1);
    3886:	87 e8       	ldi	r24, 0x87	; 135
    3888:	90 e0       	ldi	r25, 0x00	; 0
    388a:	0e 94 ce 1a 	call	0x359c	; 0x359c <Keypad_vidInit>


	/********************* Intro **************************/
	Lcd_WriteString(&Lcd1,Intro_line1);
    388e:	82 e8       	ldi	r24, 0x82	; 130
    3890:	90 e0       	ldi	r25, 0x00	; 0
    3892:	29 e8       	ldi	r18, 0x89	; 137
    3894:	30 e0       	ldi	r19, 0x00	; 0
    3896:	b9 01       	movw	r22, r18
    3898:	0e 94 fe 19 	call	0x33fc	; 0x33fc <Lcd_WriteString>
	Lcd_GotoPosition(&Lcd1,LCD_LINE2,0);
    389c:	82 e8       	ldi	r24, 0x82	; 130
    389e:	90 e0       	ldi	r25, 0x00	; 0
    38a0:	61 e0       	ldi	r22, 0x01	; 1
    38a2:	40 e0       	ldi	r20, 0x00	; 0
    38a4:	0e 94 9a 1a 	call	0x3534	; 0x3534 <Lcd_GotoPosition>
	Lcd_WriteString(&Lcd1,Intro_line2);
    38a8:	82 e8       	ldi	r24, 0x82	; 130
    38aa:	90 e0       	ldi	r25, 0x00	; 0
    38ac:	27 e9       	ldi	r18, 0x97	; 151
    38ae:	30 e0       	ldi	r19, 0x00	; 0
    38b0:	b9 01       	movw	r22, r18
    38b2:	0e 94 fe 19 	call	0x33fc	; 0x33fc <Lcd_WriteString>


	while (1) {
		Loc_u8pressedKey=Keypad_u8GetPressedKey(&Keypad1);
    38b6:	87 e8       	ldi	r24, 0x87	; 135
    38b8:	90 e0       	ldi	r25, 0x00	; 0
    38ba:	0e 94 e6 1a 	call	0x35cc	; 0x35cc <Keypad_u8GetPressedKey>
    38be:	8d 8f       	std	Y+29, r24	; 0x1d
		if (Loc_u8pressedKey != Keypad_NotPressed) {
    38c0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    38c2:	8f 3f       	cpi	r24, 0xFF	; 255
    38c4:	09 f4       	brne	.+2      	; 0x38c8 <main+0x108>
    38c6:	3a c1       	rjmp	.+628    	; 0x3b3c <main+0x37c>
			if (Loc_u8pressedKey == '0') {
    38c8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    38ca:	80 33       	cpi	r24, 0x30	; 48
    38cc:	51 f5       	brne	.+84     	; 0x3922 <main+0x162>
			    GetSetting_Clock(Array,6);
    38ce:	ce 01       	movw	r24, r28
    38d0:	4e 96       	adiw	r24, 0x1e	; 30
    38d2:	66 e0       	ldi	r22, 0x06	; 6
    38d4:	0e 94 d1 21 	call	0x43a2	; 0x43a2 <GetSetting_Clock>
			    Lcd_CLR(&Lcd1);
    38d8:	82 e8       	ldi	r24, 0x82	; 130
    38da:	90 e0       	ldi	r25, 0x00	; 0
    38dc:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <Lcd_CLR>
			    Lcd_WriteString(&Lcd1,Intro_line1);
    38e0:	82 e8       	ldi	r24, 0x82	; 130
    38e2:	90 e0       	ldi	r25, 0x00	; 0
    38e4:	29 e8       	ldi	r18, 0x89	; 137
    38e6:	30 e0       	ldi	r19, 0x00	; 0
    38e8:	b9 01       	movw	r22, r18
    38ea:	0e 94 fe 19 	call	0x33fc	; 0x33fc <Lcd_WriteString>
			    Lcd_GotoPosition(&Lcd1,LCD_LINE2,0);
    38ee:	82 e8       	ldi	r24, 0x82	; 130
    38f0:	90 e0       	ldi	r25, 0x00	; 0
    38f2:	61 e0       	ldi	r22, 0x01	; 1
    38f4:	40 e0       	ldi	r20, 0x00	; 0
    38f6:	0e 94 9a 1a 	call	0x3534	; 0x3534 <Lcd_GotoPosition>
			    Lcd_WriteString(&Lcd1,Intro_line2);
    38fa:	82 e8       	ldi	r24, 0x82	; 130
    38fc:	90 e0       	ldi	r25, 0x00	; 0
    38fe:	27 e9       	ldi	r18, 0x97	; 151
    3900:	30 e0       	ldi	r19, 0x00	; 0
    3902:	b9 01       	movw	r22, r18
    3904:	0e 94 fe 19 	call	0x33fc	; 0x33fc <Lcd_WriteString>
			    UpdataSetting_Clock(&Global_u8Seconds,&Global_u8Minutes,&Global_u8Hours,Array);
    3908:	86 e0       	ldi	r24, 0x06	; 6
    390a:	91 e0       	ldi	r25, 0x01	; 1
    390c:	28 e0       	ldi	r18, 0x08	; 8
    390e:	31 e0       	ldi	r19, 0x01	; 1
    3910:	47 e0       	ldi	r20, 0x07	; 7
    3912:	51 e0       	ldi	r21, 0x01	; 1
    3914:	fe 01       	movw	r30, r28
    3916:	7e 96       	adiw	r30, 0x1e	; 30
    3918:	b9 01       	movw	r22, r18
    391a:	9f 01       	movw	r18, r30
    391c:	0e 94 c5 25 	call	0x4b8a	; 0x4b8a <UpdataSetting_Clock>
    3920:	0d c1       	rjmp	.+538    	; 0x3b3c <main+0x37c>
			} else {
				Lcd_CLR(&Lcd1);
    3922:	82 e8       	ldi	r24, 0x82	; 130
    3924:	90 e0       	ldi	r25, 0x00	; 0
    3926:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <Lcd_CLR>
				Lcd_GotoPosition(&Lcd1,LCD_LINE1,0);
    392a:	82 e8       	ldi	r24, 0x82	; 130
    392c:	90 e0       	ldi	r25, 0x00	; 0
    392e:	60 e0       	ldi	r22, 0x00	; 0
    3930:	40 e0       	ldi	r20, 0x00	; 0
    3932:	0e 94 9a 1a 	call	0x3534	; 0x3534 <Lcd_GotoPosition>
				Lcd_WriteString(&Lcd1,WrongChoice);
    3936:	82 e8       	ldi	r24, 0x82	; 130
    3938:	90 e0       	ldi	r25, 0x00	; 0
    393a:	25 ee       	ldi	r18, 0xE5	; 229
    393c:	30 e0       	ldi	r19, 0x00	; 0
    393e:	b9 01       	movw	r22, r18
    3940:	0e 94 fe 19 	call	0x33fc	; 0x33fc <Lcd_WriteString>
    3944:	80 e0       	ldi	r24, 0x00	; 0
    3946:	90 e0       	ldi	r25, 0x00	; 0
    3948:	aa ef       	ldi	r26, 0xFA	; 250
    394a:	b3 e4       	ldi	r27, 0x43	; 67
    394c:	89 8f       	std	Y+25, r24	; 0x19
    394e:	9a 8f       	std	Y+26, r25	; 0x1a
    3950:	ab 8f       	std	Y+27, r26	; 0x1b
    3952:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3954:	69 8d       	ldd	r22, Y+25	; 0x19
    3956:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3958:	8b 8d       	ldd	r24, Y+27	; 0x1b
    395a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    395c:	20 e0       	ldi	r18, 0x00	; 0
    395e:	30 e0       	ldi	r19, 0x00	; 0
    3960:	4a ef       	ldi	r20, 0xFA	; 250
    3962:	54 e4       	ldi	r21, 0x44	; 68
    3964:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3968:	dc 01       	movw	r26, r24
    396a:	cb 01       	movw	r24, r22
    396c:	8d 8b       	std	Y+21, r24	; 0x15
    396e:	9e 8b       	std	Y+22, r25	; 0x16
    3970:	af 8b       	std	Y+23, r26	; 0x17
    3972:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3974:	6d 89       	ldd	r22, Y+21	; 0x15
    3976:	7e 89       	ldd	r23, Y+22	; 0x16
    3978:	8f 89       	ldd	r24, Y+23	; 0x17
    397a:	98 8d       	ldd	r25, Y+24	; 0x18
    397c:	20 e0       	ldi	r18, 0x00	; 0
    397e:	30 e0       	ldi	r19, 0x00	; 0
    3980:	40 e8       	ldi	r20, 0x80	; 128
    3982:	5f e3       	ldi	r21, 0x3F	; 63
    3984:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3988:	88 23       	and	r24, r24
    398a:	2c f4       	brge	.+10     	; 0x3996 <main+0x1d6>
		__ticks = 1;
    398c:	81 e0       	ldi	r24, 0x01	; 1
    398e:	90 e0       	ldi	r25, 0x00	; 0
    3990:	9c 8b       	std	Y+20, r25	; 0x14
    3992:	8b 8b       	std	Y+19, r24	; 0x13
    3994:	3f c0       	rjmp	.+126    	; 0x3a14 <main+0x254>
	else if (__tmp > 65535)
    3996:	6d 89       	ldd	r22, Y+21	; 0x15
    3998:	7e 89       	ldd	r23, Y+22	; 0x16
    399a:	8f 89       	ldd	r24, Y+23	; 0x17
    399c:	98 8d       	ldd	r25, Y+24	; 0x18
    399e:	20 e0       	ldi	r18, 0x00	; 0
    39a0:	3f ef       	ldi	r19, 0xFF	; 255
    39a2:	4f e7       	ldi	r20, 0x7F	; 127
    39a4:	57 e4       	ldi	r21, 0x47	; 71
    39a6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    39aa:	18 16       	cp	r1, r24
    39ac:	4c f5       	brge	.+82     	; 0x3a00 <main+0x240>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    39ae:	69 8d       	ldd	r22, Y+25	; 0x19
    39b0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    39b2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    39b4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    39b6:	20 e0       	ldi	r18, 0x00	; 0
    39b8:	30 e0       	ldi	r19, 0x00	; 0
    39ba:	40 e2       	ldi	r20, 0x20	; 32
    39bc:	51 e4       	ldi	r21, 0x41	; 65
    39be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    39c2:	dc 01       	movw	r26, r24
    39c4:	cb 01       	movw	r24, r22
    39c6:	bc 01       	movw	r22, r24
    39c8:	cd 01       	movw	r24, r26
    39ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39ce:	dc 01       	movw	r26, r24
    39d0:	cb 01       	movw	r24, r22
    39d2:	9c 8b       	std	Y+20, r25	; 0x14
    39d4:	8b 8b       	std	Y+19, r24	; 0x13
    39d6:	0f c0       	rjmp	.+30     	; 0x39f6 <main+0x236>
    39d8:	88 ec       	ldi	r24, 0xC8	; 200
    39da:	90 e0       	ldi	r25, 0x00	; 0
    39dc:	9a 8b       	std	Y+18, r25	; 0x12
    39de:	89 8b       	std	Y+17, r24	; 0x11
    39e0:	89 89       	ldd	r24, Y+17	; 0x11
    39e2:	9a 89       	ldd	r25, Y+18	; 0x12
    39e4:	01 97       	sbiw	r24, 0x01	; 1
    39e6:	f1 f7       	brne	.-4      	; 0x39e4 <main+0x224>
    39e8:	9a 8b       	std	Y+18, r25	; 0x12
    39ea:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39ec:	8b 89       	ldd	r24, Y+19	; 0x13
    39ee:	9c 89       	ldd	r25, Y+20	; 0x14
    39f0:	01 97       	sbiw	r24, 0x01	; 1
    39f2:	9c 8b       	std	Y+20, r25	; 0x14
    39f4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    39f6:	8b 89       	ldd	r24, Y+19	; 0x13
    39f8:	9c 89       	ldd	r25, Y+20	; 0x14
    39fa:	00 97       	sbiw	r24, 0x00	; 0
    39fc:	69 f7       	brne	.-38     	; 0x39d8 <main+0x218>
    39fe:	14 c0       	rjmp	.+40     	; 0x3a28 <main+0x268>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3a00:	6d 89       	ldd	r22, Y+21	; 0x15
    3a02:	7e 89       	ldd	r23, Y+22	; 0x16
    3a04:	8f 89       	ldd	r24, Y+23	; 0x17
    3a06:	98 8d       	ldd	r25, Y+24	; 0x18
    3a08:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a0c:	dc 01       	movw	r26, r24
    3a0e:	cb 01       	movw	r24, r22
    3a10:	9c 8b       	std	Y+20, r25	; 0x14
    3a12:	8b 8b       	std	Y+19, r24	; 0x13
    3a14:	8b 89       	ldd	r24, Y+19	; 0x13
    3a16:	9c 89       	ldd	r25, Y+20	; 0x14
    3a18:	98 8b       	std	Y+16, r25	; 0x10
    3a1a:	8f 87       	std	Y+15, r24	; 0x0f
    3a1c:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a1e:	98 89       	ldd	r25, Y+16	; 0x10
    3a20:	01 97       	sbiw	r24, 0x01	; 1
    3a22:	f1 f7       	brne	.-4      	; 0x3a20 <main+0x260>
    3a24:	98 8b       	std	Y+16, r25	; 0x10
    3a26:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(500);
				Lcd_CLR(&Lcd1);
    3a28:	82 e8       	ldi	r24, 0x82	; 130
    3a2a:	90 e0       	ldi	r25, 0x00	; 0
    3a2c:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <Lcd_CLR>
				Lcd_WriteString(&Lcd1,Intro_line1);
    3a30:	82 e8       	ldi	r24, 0x82	; 130
    3a32:	90 e0       	ldi	r25, 0x00	; 0
    3a34:	29 e8       	ldi	r18, 0x89	; 137
    3a36:	30 e0       	ldi	r19, 0x00	; 0
    3a38:	b9 01       	movw	r22, r18
    3a3a:	0e 94 fe 19 	call	0x33fc	; 0x33fc <Lcd_WriteString>
				Lcd_GotoPosition(&Lcd1,LCD_LINE2,0);
    3a3e:	82 e8       	ldi	r24, 0x82	; 130
    3a40:	90 e0       	ldi	r25, 0x00	; 0
    3a42:	61 e0       	ldi	r22, 0x01	; 1
    3a44:	40 e0       	ldi	r20, 0x00	; 0
    3a46:	0e 94 9a 1a 	call	0x3534	; 0x3534 <Lcd_GotoPosition>
				Lcd_WriteString(&Lcd1,Intro_line2);
    3a4a:	82 e8       	ldi	r24, 0x82	; 130
    3a4c:	90 e0       	ldi	r25, 0x00	; 0
    3a4e:	27 e9       	ldi	r18, 0x97	; 151
    3a50:	30 e0       	ldi	r19, 0x00	; 0
    3a52:	b9 01       	movw	r22, r18
    3a54:	0e 94 fe 19 	call	0x33fc	; 0x33fc <Lcd_WriteString>
    3a58:	80 e0       	ldi	r24, 0x00	; 0
    3a5a:	90 e0       	ldi	r25, 0x00	; 0
    3a5c:	aa ef       	ldi	r26, 0xFA	; 250
    3a5e:	b3 e4       	ldi	r27, 0x43	; 67
    3a60:	8b 87       	std	Y+11, r24	; 0x0b
    3a62:	9c 87       	std	Y+12, r25	; 0x0c
    3a64:	ad 87       	std	Y+13, r26	; 0x0d
    3a66:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a68:	6b 85       	ldd	r22, Y+11	; 0x0b
    3a6a:	7c 85       	ldd	r23, Y+12	; 0x0c
    3a6c:	8d 85       	ldd	r24, Y+13	; 0x0d
    3a6e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3a70:	20 e0       	ldi	r18, 0x00	; 0
    3a72:	30 e0       	ldi	r19, 0x00	; 0
    3a74:	4a ef       	ldi	r20, 0xFA	; 250
    3a76:	54 e4       	ldi	r21, 0x44	; 68
    3a78:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a7c:	dc 01       	movw	r26, r24
    3a7e:	cb 01       	movw	r24, r22
    3a80:	8f 83       	std	Y+7, r24	; 0x07
    3a82:	98 87       	std	Y+8, r25	; 0x08
    3a84:	a9 87       	std	Y+9, r26	; 0x09
    3a86:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3a88:	6f 81       	ldd	r22, Y+7	; 0x07
    3a8a:	78 85       	ldd	r23, Y+8	; 0x08
    3a8c:	89 85       	ldd	r24, Y+9	; 0x09
    3a8e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3a90:	20 e0       	ldi	r18, 0x00	; 0
    3a92:	30 e0       	ldi	r19, 0x00	; 0
    3a94:	40 e8       	ldi	r20, 0x80	; 128
    3a96:	5f e3       	ldi	r21, 0x3F	; 63
    3a98:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3a9c:	88 23       	and	r24, r24
    3a9e:	2c f4       	brge	.+10     	; 0x3aaa <main+0x2ea>
		__ticks = 1;
    3aa0:	81 e0       	ldi	r24, 0x01	; 1
    3aa2:	90 e0       	ldi	r25, 0x00	; 0
    3aa4:	9e 83       	std	Y+6, r25	; 0x06
    3aa6:	8d 83       	std	Y+5, r24	; 0x05
    3aa8:	3f c0       	rjmp	.+126    	; 0x3b28 <main+0x368>
	else if (__tmp > 65535)
    3aaa:	6f 81       	ldd	r22, Y+7	; 0x07
    3aac:	78 85       	ldd	r23, Y+8	; 0x08
    3aae:	89 85       	ldd	r24, Y+9	; 0x09
    3ab0:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ab2:	20 e0       	ldi	r18, 0x00	; 0
    3ab4:	3f ef       	ldi	r19, 0xFF	; 255
    3ab6:	4f e7       	ldi	r20, 0x7F	; 127
    3ab8:	57 e4       	ldi	r21, 0x47	; 71
    3aba:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3abe:	18 16       	cp	r1, r24
    3ac0:	4c f5       	brge	.+82     	; 0x3b14 <main+0x354>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ac2:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ac4:	7c 85       	ldd	r23, Y+12	; 0x0c
    3ac6:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ac8:	9e 85       	ldd	r25, Y+14	; 0x0e
    3aca:	20 e0       	ldi	r18, 0x00	; 0
    3acc:	30 e0       	ldi	r19, 0x00	; 0
    3ace:	40 e2       	ldi	r20, 0x20	; 32
    3ad0:	51 e4       	ldi	r21, 0x41	; 65
    3ad2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ad6:	dc 01       	movw	r26, r24
    3ad8:	cb 01       	movw	r24, r22
    3ada:	bc 01       	movw	r22, r24
    3adc:	cd 01       	movw	r24, r26
    3ade:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ae2:	dc 01       	movw	r26, r24
    3ae4:	cb 01       	movw	r24, r22
    3ae6:	9e 83       	std	Y+6, r25	; 0x06
    3ae8:	8d 83       	std	Y+5, r24	; 0x05
    3aea:	0f c0       	rjmp	.+30     	; 0x3b0a <main+0x34a>
    3aec:	88 ec       	ldi	r24, 0xC8	; 200
    3aee:	90 e0       	ldi	r25, 0x00	; 0
    3af0:	9c 83       	std	Y+4, r25	; 0x04
    3af2:	8b 83       	std	Y+3, r24	; 0x03
    3af4:	8b 81       	ldd	r24, Y+3	; 0x03
    3af6:	9c 81       	ldd	r25, Y+4	; 0x04
    3af8:	01 97       	sbiw	r24, 0x01	; 1
    3afa:	f1 f7       	brne	.-4      	; 0x3af8 <main+0x338>
    3afc:	9c 83       	std	Y+4, r25	; 0x04
    3afe:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b00:	8d 81       	ldd	r24, Y+5	; 0x05
    3b02:	9e 81       	ldd	r25, Y+6	; 0x06
    3b04:	01 97       	sbiw	r24, 0x01	; 1
    3b06:	9e 83       	std	Y+6, r25	; 0x06
    3b08:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b0a:	8d 81       	ldd	r24, Y+5	; 0x05
    3b0c:	9e 81       	ldd	r25, Y+6	; 0x06
    3b0e:	00 97       	sbiw	r24, 0x00	; 0
    3b10:	69 f7       	brne	.-38     	; 0x3aec <main+0x32c>
    3b12:	14 c0       	rjmp	.+40     	; 0x3b3c <main+0x37c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b14:	6f 81       	ldd	r22, Y+7	; 0x07
    3b16:	78 85       	ldd	r23, Y+8	; 0x08
    3b18:	89 85       	ldd	r24, Y+9	; 0x09
    3b1a:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b1c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b20:	dc 01       	movw	r26, r24
    3b22:	cb 01       	movw	r24, r22
    3b24:	9e 83       	std	Y+6, r25	; 0x06
    3b26:	8d 83       	std	Y+5, r24	; 0x05
    3b28:	8d 81       	ldd	r24, Y+5	; 0x05
    3b2a:	9e 81       	ldd	r25, Y+6	; 0x06
    3b2c:	9a 83       	std	Y+2, r25	; 0x02
    3b2e:	89 83       	std	Y+1, r24	; 0x01
    3b30:	89 81       	ldd	r24, Y+1	; 0x01
    3b32:	9a 81       	ldd	r25, Y+2	; 0x02
    3b34:	01 97       	sbiw	r24, 0x01	; 1
    3b36:	f1 f7       	brne	.-4      	; 0x3b34 <main+0x374>
    3b38:	9a 83       	std	Y+2, r25	; 0x02
    3b3a:	89 83       	std	Y+1, r24	; 0x01
				_delay_ms(500);
			}
		}
		display_void_timeclock();
    3b3c:	0e 94 a1 1d 	call	0x3b42	; 0x3b42 <display_void_timeclock>
    3b40:	ba ce       	rjmp	.-652    	; 0x38b6 <main+0xf6>

00003b42 <display_void_timeclock>:
//void updata_TimeSecond(void)
//{
//	count_Second++;
//}
void display_void_timeclock(void)
{
    3b42:	0f 93       	push	r16
    3b44:	1f 93       	push	r17
    3b46:	df 93       	push	r29
    3b48:	cf 93       	push	r28
    3b4a:	cd b7       	in	r28, 0x3d	; 61
    3b4c:	de b7       	in	r29, 0x3e	; 62
    3b4e:	c8 55       	subi	r28, 0x58	; 88
    3b50:	d0 40       	sbci	r29, 0x00	; 0
    3b52:	0f b6       	in	r0, 0x3f	; 63
    3b54:	f8 94       	cli
    3b56:	de bf       	out	0x3e, r29	; 62
    3b58:	0f be       	out	0x3f, r0	; 63
    3b5a:	cd bf       	out	0x3d, r28	; 61
	for(int i=0;i<6;i++)
    3b5c:	fe 01       	movw	r30, r28
    3b5e:	eb 5a       	subi	r30, 0xAB	; 171
    3b60:	ff 4f       	sbci	r31, 0xFF	; 255
    3b62:	11 82       	std	Z+1, r1	; 0x01
    3b64:	10 82       	st	Z, r1
    3b66:	08 c4       	rjmp	.+2064   	; 0x4378 <display_void_timeclock+0x836>
	{
		switch(i)
    3b68:	fe 01       	movw	r30, r28
    3b6a:	eb 5a       	subi	r30, 0xAB	; 171
    3b6c:	ff 4f       	sbci	r31, 0xFF	; 255
    3b6e:	80 81       	ld	r24, Z
    3b70:	91 81       	ldd	r25, Z+1	; 0x01
    3b72:	69 96       	adiw	r28, 0x19	; 25
    3b74:	9f af       	std	Y+63, r25	; 0x3f
    3b76:	8e af       	std	Y+62, r24	; 0x3e
    3b78:	69 97       	sbiw	r28, 0x19	; 25
    3b7a:	69 96       	adiw	r28, 0x19	; 25
    3b7c:	ee ad       	ldd	r30, Y+62	; 0x3e
    3b7e:	ff ad       	ldd	r31, Y+63	; 0x3f
    3b80:	69 97       	sbiw	r28, 0x19	; 25
    3b82:	e2 30       	cpi	r30, 0x02	; 2
    3b84:	f1 05       	cpc	r31, r1
    3b86:	09 f4       	brne	.+2      	; 0x3b8a <display_void_timeclock+0x48>
    3b88:	a6 c1       	rjmp	.+844    	; 0x3ed6 <display_void_timeclock+0x394>
    3b8a:	69 96       	adiw	r28, 0x19	; 25
    3b8c:	8e ad       	ldd	r24, Y+62	; 0x3e
    3b8e:	9f ad       	ldd	r25, Y+63	; 0x3f
    3b90:	69 97       	sbiw	r28, 0x19	; 25
    3b92:	83 30       	cpi	r24, 0x03	; 3
    3b94:	91 05       	cpc	r25, r1
    3b96:	7c f4       	brge	.+30     	; 0x3bb6 <display_void_timeclock+0x74>
    3b98:	69 96       	adiw	r28, 0x19	; 25
    3b9a:	ee ad       	ldd	r30, Y+62	; 0x3e
    3b9c:	ff ad       	ldd	r31, Y+63	; 0x3f
    3b9e:	69 97       	sbiw	r28, 0x19	; 25
    3ba0:	30 97       	sbiw	r30, 0x00	; 0
    3ba2:	11 f1       	breq	.+68     	; 0x3be8 <display_void_timeclock+0xa6>
    3ba4:	69 96       	adiw	r28, 0x19	; 25
    3ba6:	8e ad       	ldd	r24, Y+62	; 0x3e
    3ba8:	9f ad       	ldd	r25, Y+63	; 0x3f
    3baa:	69 97       	sbiw	r28, 0x19	; 25
    3bac:	81 30       	cpi	r24, 0x01	; 1
    3bae:	91 05       	cpc	r25, r1
    3bb0:	09 f4       	brne	.+2      	; 0x3bb4 <display_void_timeclock+0x72>
    3bb2:	ed c0       	rjmp	.+474    	; 0x3d8e <display_void_timeclock+0x24c>
    3bb4:	d5 c3       	rjmp	.+1962   	; 0x4360 <display_void_timeclock+0x81e>
    3bb6:	69 96       	adiw	r28, 0x19	; 25
    3bb8:	ee ad       	ldd	r30, Y+62	; 0x3e
    3bba:	ff ad       	ldd	r31, Y+63	; 0x3f
    3bbc:	69 97       	sbiw	r28, 0x19	; 25
    3bbe:	e4 30       	cpi	r30, 0x04	; 4
    3bc0:	f1 05       	cpc	r31, r1
    3bc2:	09 f4       	brne	.+2      	; 0x3bc6 <display_void_timeclock+0x84>
    3bc4:	ab c2       	rjmp	.+1366   	; 0x411c <display_void_timeclock+0x5da>
    3bc6:	69 96       	adiw	r28, 0x19	; 25
    3bc8:	8e ad       	ldd	r24, Y+62	; 0x3e
    3bca:	9f ad       	ldd	r25, Y+63	; 0x3f
    3bcc:	69 97       	sbiw	r28, 0x19	; 25
    3bce:	84 30       	cpi	r24, 0x04	; 4
    3bd0:	91 05       	cpc	r25, r1
    3bd2:	0c f4       	brge	.+2      	; 0x3bd6 <display_void_timeclock+0x94>
    3bd4:	12 c2       	rjmp	.+1060   	; 0x3ffa <display_void_timeclock+0x4b8>
    3bd6:	69 96       	adiw	r28, 0x19	; 25
    3bd8:	ee ad       	ldd	r30, Y+62	; 0x3e
    3bda:	ff ad       	ldd	r31, Y+63	; 0x3f
    3bdc:	69 97       	sbiw	r28, 0x19	; 25
    3bde:	e5 30       	cpi	r30, 0x05	; 5
    3be0:	f1 05       	cpc	r31, r1
    3be2:	09 f4       	brne	.+2      	; 0x3be6 <display_void_timeclock+0xa4>
    3be4:	2d c3       	rjmp	.+1626   	; 0x4240 <display_void_timeclock+0x6fe>
    3be6:	bc c3       	rjmp	.+1912   	; 0x4360 <display_void_timeclock+0x81e>
		{
		case 0:
			DIO_enuSetPinValue(DIO_u8_PORTC, i , DIO_u8_LOW);
    3be8:	fe 01       	movw	r30, r28
    3bea:	eb 5a       	subi	r30, 0xAB	; 171
    3bec:	ff 4f       	sbci	r31, 0xFF	; 255
    3bee:	90 81       	ld	r25, Z
    3bf0:	82 e0       	ldi	r24, 0x02	; 2
    3bf2:	69 2f       	mov	r22, r25
    3bf4:	40 e0       	ldi	r20, 0x00	; 0
    3bf6:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
		    Seg_vidOn(&segments,Global_u8Seconds%10);
    3bfa:	80 91 06 01 	lds	r24, 0x0106
    3bfe:	9a e0       	ldi	r25, 0x0A	; 10
    3c00:	69 2f       	mov	r22, r25
    3c02:	0e 94 32 26 	call	0x4c64	; 0x4c64 <__udivmodqi4>
    3c06:	89 2f       	mov	r24, r25
    3c08:	28 2f       	mov	r18, r24
    3c0a:	88 e8       	ldi	r24, 0x88	; 136
    3c0c:	90 e0       	ldi	r25, 0x00	; 0
    3c0e:	62 2f       	mov	r22, r18
    3c10:	0e 94 98 14 	call	0x2930	; 0x2930 <Seg_vidOn>
    3c14:	fe 01       	movw	r30, r28
    3c16:	ef 5a       	subi	r30, 0xAF	; 175
    3c18:	ff 4f       	sbci	r31, 0xFF	; 255
    3c1a:	80 e0       	ldi	r24, 0x00	; 0
    3c1c:	90 e0       	ldi	r25, 0x00	; 0
    3c1e:	a0 e0       	ldi	r26, 0x00	; 0
    3c20:	bf e3       	ldi	r27, 0x3F	; 63
    3c22:	80 83       	st	Z, r24
    3c24:	91 83       	std	Z+1, r25	; 0x01
    3c26:	a2 83       	std	Z+2, r26	; 0x02
    3c28:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3c2a:	8e 01       	movw	r16, r28
    3c2c:	03 5b       	subi	r16, 0xB3	; 179
    3c2e:	1f 4f       	sbci	r17, 0xFF	; 255
    3c30:	fe 01       	movw	r30, r28
    3c32:	ef 5a       	subi	r30, 0xAF	; 175
    3c34:	ff 4f       	sbci	r31, 0xFF	; 255
    3c36:	60 81       	ld	r22, Z
    3c38:	71 81       	ldd	r23, Z+1	; 0x01
    3c3a:	82 81       	ldd	r24, Z+2	; 0x02
    3c3c:	93 81       	ldd	r25, Z+3	; 0x03
    3c3e:	20 e0       	ldi	r18, 0x00	; 0
    3c40:	30 e0       	ldi	r19, 0x00	; 0
    3c42:	4a ef       	ldi	r20, 0xFA	; 250
    3c44:	54 e4       	ldi	r21, 0x44	; 68
    3c46:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c4a:	dc 01       	movw	r26, r24
    3c4c:	cb 01       	movw	r24, r22
    3c4e:	f8 01       	movw	r30, r16
    3c50:	80 83       	st	Z, r24
    3c52:	91 83       	std	Z+1, r25	; 0x01
    3c54:	a2 83       	std	Z+2, r26	; 0x02
    3c56:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3c58:	fe 01       	movw	r30, r28
    3c5a:	e3 5b       	subi	r30, 0xB3	; 179
    3c5c:	ff 4f       	sbci	r31, 0xFF	; 255
    3c5e:	60 81       	ld	r22, Z
    3c60:	71 81       	ldd	r23, Z+1	; 0x01
    3c62:	82 81       	ldd	r24, Z+2	; 0x02
    3c64:	93 81       	ldd	r25, Z+3	; 0x03
    3c66:	20 e0       	ldi	r18, 0x00	; 0
    3c68:	30 e0       	ldi	r19, 0x00	; 0
    3c6a:	40 e8       	ldi	r20, 0x80	; 128
    3c6c:	5f e3       	ldi	r21, 0x3F	; 63
    3c6e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3c72:	88 23       	and	r24, r24
    3c74:	44 f4       	brge	.+16     	; 0x3c86 <display_void_timeclock+0x144>
		__ticks = 1;
    3c76:	fe 01       	movw	r30, r28
    3c78:	e5 5b       	subi	r30, 0xB5	; 181
    3c7a:	ff 4f       	sbci	r31, 0xFF	; 255
    3c7c:	81 e0       	ldi	r24, 0x01	; 1
    3c7e:	90 e0       	ldi	r25, 0x00	; 0
    3c80:	91 83       	std	Z+1, r25	; 0x01
    3c82:	80 83       	st	Z, r24
    3c84:	64 c0       	rjmp	.+200    	; 0x3d4e <display_void_timeclock+0x20c>
	else if (__tmp > 65535)
    3c86:	fe 01       	movw	r30, r28
    3c88:	e3 5b       	subi	r30, 0xB3	; 179
    3c8a:	ff 4f       	sbci	r31, 0xFF	; 255
    3c8c:	60 81       	ld	r22, Z
    3c8e:	71 81       	ldd	r23, Z+1	; 0x01
    3c90:	82 81       	ldd	r24, Z+2	; 0x02
    3c92:	93 81       	ldd	r25, Z+3	; 0x03
    3c94:	20 e0       	ldi	r18, 0x00	; 0
    3c96:	3f ef       	ldi	r19, 0xFF	; 255
    3c98:	4f e7       	ldi	r20, 0x7F	; 127
    3c9a:	57 e4       	ldi	r21, 0x47	; 71
    3c9c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3ca0:	18 16       	cp	r1, r24
    3ca2:	0c f0       	brlt	.+2      	; 0x3ca6 <display_void_timeclock+0x164>
    3ca4:	43 c0       	rjmp	.+134    	; 0x3d2c <display_void_timeclock+0x1ea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ca6:	fe 01       	movw	r30, r28
    3ca8:	ef 5a       	subi	r30, 0xAF	; 175
    3caa:	ff 4f       	sbci	r31, 0xFF	; 255
    3cac:	60 81       	ld	r22, Z
    3cae:	71 81       	ldd	r23, Z+1	; 0x01
    3cb0:	82 81       	ldd	r24, Z+2	; 0x02
    3cb2:	93 81       	ldd	r25, Z+3	; 0x03
    3cb4:	20 e0       	ldi	r18, 0x00	; 0
    3cb6:	30 e0       	ldi	r19, 0x00	; 0
    3cb8:	40 e2       	ldi	r20, 0x20	; 32
    3cba:	51 e4       	ldi	r21, 0x41	; 65
    3cbc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3cc0:	dc 01       	movw	r26, r24
    3cc2:	cb 01       	movw	r24, r22
    3cc4:	8e 01       	movw	r16, r28
    3cc6:	05 5b       	subi	r16, 0xB5	; 181
    3cc8:	1f 4f       	sbci	r17, 0xFF	; 255
    3cca:	bc 01       	movw	r22, r24
    3ccc:	cd 01       	movw	r24, r26
    3cce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3cd2:	dc 01       	movw	r26, r24
    3cd4:	cb 01       	movw	r24, r22
    3cd6:	f8 01       	movw	r30, r16
    3cd8:	91 83       	std	Z+1, r25	; 0x01
    3cda:	80 83       	st	Z, r24
    3cdc:	1f c0       	rjmp	.+62     	; 0x3d1c <display_void_timeclock+0x1da>
    3cde:	fe 01       	movw	r30, r28
    3ce0:	e7 5b       	subi	r30, 0xB7	; 183
    3ce2:	ff 4f       	sbci	r31, 0xFF	; 255
    3ce4:	88 ec       	ldi	r24, 0xC8	; 200
    3ce6:	90 e0       	ldi	r25, 0x00	; 0
    3ce8:	91 83       	std	Z+1, r25	; 0x01
    3cea:	80 83       	st	Z, r24
    3cec:	fe 01       	movw	r30, r28
    3cee:	e7 5b       	subi	r30, 0xB7	; 183
    3cf0:	ff 4f       	sbci	r31, 0xFF	; 255
    3cf2:	80 81       	ld	r24, Z
    3cf4:	91 81       	ldd	r25, Z+1	; 0x01
    3cf6:	01 97       	sbiw	r24, 0x01	; 1
    3cf8:	f1 f7       	brne	.-4      	; 0x3cf6 <display_void_timeclock+0x1b4>
    3cfa:	fe 01       	movw	r30, r28
    3cfc:	e7 5b       	subi	r30, 0xB7	; 183
    3cfe:	ff 4f       	sbci	r31, 0xFF	; 255
    3d00:	91 83       	std	Z+1, r25	; 0x01
    3d02:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d04:	de 01       	movw	r26, r28
    3d06:	a5 5b       	subi	r26, 0xB5	; 181
    3d08:	bf 4f       	sbci	r27, 0xFF	; 255
    3d0a:	fe 01       	movw	r30, r28
    3d0c:	e5 5b       	subi	r30, 0xB5	; 181
    3d0e:	ff 4f       	sbci	r31, 0xFF	; 255
    3d10:	80 81       	ld	r24, Z
    3d12:	91 81       	ldd	r25, Z+1	; 0x01
    3d14:	01 97       	sbiw	r24, 0x01	; 1
    3d16:	11 96       	adiw	r26, 0x01	; 1
    3d18:	9c 93       	st	X, r25
    3d1a:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d1c:	fe 01       	movw	r30, r28
    3d1e:	e5 5b       	subi	r30, 0xB5	; 181
    3d20:	ff 4f       	sbci	r31, 0xFF	; 255
    3d22:	80 81       	ld	r24, Z
    3d24:	91 81       	ldd	r25, Z+1	; 0x01
    3d26:	00 97       	sbiw	r24, 0x00	; 0
    3d28:	d1 f6       	brne	.-76     	; 0x3cde <display_void_timeclock+0x19c>
    3d2a:	27 c0       	rjmp	.+78     	; 0x3d7a <display_void_timeclock+0x238>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d2c:	8e 01       	movw	r16, r28
    3d2e:	05 5b       	subi	r16, 0xB5	; 181
    3d30:	1f 4f       	sbci	r17, 0xFF	; 255
    3d32:	fe 01       	movw	r30, r28
    3d34:	e3 5b       	subi	r30, 0xB3	; 179
    3d36:	ff 4f       	sbci	r31, 0xFF	; 255
    3d38:	60 81       	ld	r22, Z
    3d3a:	71 81       	ldd	r23, Z+1	; 0x01
    3d3c:	82 81       	ldd	r24, Z+2	; 0x02
    3d3e:	93 81       	ldd	r25, Z+3	; 0x03
    3d40:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d44:	dc 01       	movw	r26, r24
    3d46:	cb 01       	movw	r24, r22
    3d48:	f8 01       	movw	r30, r16
    3d4a:	91 83       	std	Z+1, r25	; 0x01
    3d4c:	80 83       	st	Z, r24
    3d4e:	de 01       	movw	r26, r28
    3d50:	a9 5b       	subi	r26, 0xB9	; 185
    3d52:	bf 4f       	sbci	r27, 0xFF	; 255
    3d54:	fe 01       	movw	r30, r28
    3d56:	e5 5b       	subi	r30, 0xB5	; 181
    3d58:	ff 4f       	sbci	r31, 0xFF	; 255
    3d5a:	80 81       	ld	r24, Z
    3d5c:	91 81       	ldd	r25, Z+1	; 0x01
    3d5e:	8d 93       	st	X+, r24
    3d60:	9c 93       	st	X, r25
    3d62:	fe 01       	movw	r30, r28
    3d64:	e9 5b       	subi	r30, 0xB9	; 185
    3d66:	ff 4f       	sbci	r31, 0xFF	; 255
    3d68:	80 81       	ld	r24, Z
    3d6a:	91 81       	ldd	r25, Z+1	; 0x01
    3d6c:	01 97       	sbiw	r24, 0x01	; 1
    3d6e:	f1 f7       	brne	.-4      	; 0x3d6c <display_void_timeclock+0x22a>
    3d70:	fe 01       	movw	r30, r28
    3d72:	e9 5b       	subi	r30, 0xB9	; 185
    3d74:	ff 4f       	sbci	r31, 0xFF	; 255
    3d76:	91 83       	std	Z+1, r25	; 0x01
    3d78:	80 83       	st	Z, r24
			_delay_ms(DELAY_TO_PARALLEL_SEVSG);
			DIO_enuSetPinValue(DIO_u8_PORTC, i, DIO_u8_HIGH);
    3d7a:	fe 01       	movw	r30, r28
    3d7c:	eb 5a       	subi	r30, 0xAB	; 171
    3d7e:	ff 4f       	sbci	r31, 0xFF	; 255
    3d80:	90 81       	ld	r25, Z
    3d82:	82 e0       	ldi	r24, 0x02	; 2
    3d84:	69 2f       	mov	r22, r25
    3d86:	41 e0       	ldi	r20, 0x01	; 1
    3d88:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
    3d8c:	e9 c2       	rjmp	.+1490   	; 0x4360 <display_void_timeclock+0x81e>
			break;
		case 1:
			DIO_enuSetPinValue(DIO_u8_PORTC, i , DIO_u8_LOW);
    3d8e:	fe 01       	movw	r30, r28
    3d90:	eb 5a       	subi	r30, 0xAB	; 171
    3d92:	ff 4f       	sbci	r31, 0xFF	; 255
    3d94:	90 81       	ld	r25, Z
    3d96:	82 e0       	ldi	r24, 0x02	; 2
    3d98:	69 2f       	mov	r22, r25
    3d9a:	40 e0       	ldi	r20, 0x00	; 0
    3d9c:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
			Seg_vidOn(&segments,Global_u8Seconds/10);
    3da0:	80 91 06 01 	lds	r24, 0x0106
    3da4:	9a e0       	ldi	r25, 0x0A	; 10
    3da6:	69 2f       	mov	r22, r25
    3da8:	0e 94 32 26 	call	0x4c64	; 0x4c64 <__udivmodqi4>
    3dac:	28 2f       	mov	r18, r24
    3dae:	88 e8       	ldi	r24, 0x88	; 136
    3db0:	90 e0       	ldi	r25, 0x00	; 0
    3db2:	62 2f       	mov	r22, r18
    3db4:	0e 94 98 14 	call	0x2930	; 0x2930 <Seg_vidOn>
    3db8:	fe 01       	movw	r30, r28
    3dba:	ed 5b       	subi	r30, 0xBD	; 189
    3dbc:	ff 4f       	sbci	r31, 0xFF	; 255
    3dbe:	80 e0       	ldi	r24, 0x00	; 0
    3dc0:	90 e0       	ldi	r25, 0x00	; 0
    3dc2:	a0 e0       	ldi	r26, 0x00	; 0
    3dc4:	bf e3       	ldi	r27, 0x3F	; 63
    3dc6:	80 83       	st	Z, r24
    3dc8:	91 83       	std	Z+1, r25	; 0x01
    3dca:	a2 83       	std	Z+2, r26	; 0x02
    3dcc:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3dce:	8e 01       	movw	r16, r28
    3dd0:	01 5c       	subi	r16, 0xC1	; 193
    3dd2:	1f 4f       	sbci	r17, 0xFF	; 255
    3dd4:	fe 01       	movw	r30, r28
    3dd6:	ed 5b       	subi	r30, 0xBD	; 189
    3dd8:	ff 4f       	sbci	r31, 0xFF	; 255
    3dda:	60 81       	ld	r22, Z
    3ddc:	71 81       	ldd	r23, Z+1	; 0x01
    3dde:	82 81       	ldd	r24, Z+2	; 0x02
    3de0:	93 81       	ldd	r25, Z+3	; 0x03
    3de2:	20 e0       	ldi	r18, 0x00	; 0
    3de4:	30 e0       	ldi	r19, 0x00	; 0
    3de6:	4a ef       	ldi	r20, 0xFA	; 250
    3de8:	54 e4       	ldi	r21, 0x44	; 68
    3dea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3dee:	dc 01       	movw	r26, r24
    3df0:	cb 01       	movw	r24, r22
    3df2:	f8 01       	movw	r30, r16
    3df4:	80 83       	st	Z, r24
    3df6:	91 83       	std	Z+1, r25	; 0x01
    3df8:	a2 83       	std	Z+2, r26	; 0x02
    3dfa:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3dfc:	fe 01       	movw	r30, r28
    3dfe:	ff 96       	adiw	r30, 0x3f	; 63
    3e00:	60 81       	ld	r22, Z
    3e02:	71 81       	ldd	r23, Z+1	; 0x01
    3e04:	82 81       	ldd	r24, Z+2	; 0x02
    3e06:	93 81       	ldd	r25, Z+3	; 0x03
    3e08:	20 e0       	ldi	r18, 0x00	; 0
    3e0a:	30 e0       	ldi	r19, 0x00	; 0
    3e0c:	40 e8       	ldi	r20, 0x80	; 128
    3e0e:	5f e3       	ldi	r21, 0x3F	; 63
    3e10:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3e14:	88 23       	and	r24, r24
    3e16:	2c f4       	brge	.+10     	; 0x3e22 <display_void_timeclock+0x2e0>
		__ticks = 1;
    3e18:	81 e0       	ldi	r24, 0x01	; 1
    3e1a:	90 e0       	ldi	r25, 0x00	; 0
    3e1c:	9e af       	std	Y+62, r25	; 0x3e
    3e1e:	8d af       	std	Y+61, r24	; 0x3d
    3e20:	46 c0       	rjmp	.+140    	; 0x3eae <display_void_timeclock+0x36c>
	else if (__tmp > 65535)
    3e22:	fe 01       	movw	r30, r28
    3e24:	ff 96       	adiw	r30, 0x3f	; 63
    3e26:	60 81       	ld	r22, Z
    3e28:	71 81       	ldd	r23, Z+1	; 0x01
    3e2a:	82 81       	ldd	r24, Z+2	; 0x02
    3e2c:	93 81       	ldd	r25, Z+3	; 0x03
    3e2e:	20 e0       	ldi	r18, 0x00	; 0
    3e30:	3f ef       	ldi	r19, 0xFF	; 255
    3e32:	4f e7       	ldi	r20, 0x7F	; 127
    3e34:	57 e4       	ldi	r21, 0x47	; 71
    3e36:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3e3a:	18 16       	cp	r1, r24
    3e3c:	64 f5       	brge	.+88     	; 0x3e96 <display_void_timeclock+0x354>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3e3e:	fe 01       	movw	r30, r28
    3e40:	ed 5b       	subi	r30, 0xBD	; 189
    3e42:	ff 4f       	sbci	r31, 0xFF	; 255
    3e44:	60 81       	ld	r22, Z
    3e46:	71 81       	ldd	r23, Z+1	; 0x01
    3e48:	82 81       	ldd	r24, Z+2	; 0x02
    3e4a:	93 81       	ldd	r25, Z+3	; 0x03
    3e4c:	20 e0       	ldi	r18, 0x00	; 0
    3e4e:	30 e0       	ldi	r19, 0x00	; 0
    3e50:	40 e2       	ldi	r20, 0x20	; 32
    3e52:	51 e4       	ldi	r21, 0x41	; 65
    3e54:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e58:	dc 01       	movw	r26, r24
    3e5a:	cb 01       	movw	r24, r22
    3e5c:	bc 01       	movw	r22, r24
    3e5e:	cd 01       	movw	r24, r26
    3e60:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e64:	dc 01       	movw	r26, r24
    3e66:	cb 01       	movw	r24, r22
    3e68:	9e af       	std	Y+62, r25	; 0x3e
    3e6a:	8d af       	std	Y+61, r24	; 0x3d
    3e6c:	0f c0       	rjmp	.+30     	; 0x3e8c <display_void_timeclock+0x34a>
    3e6e:	88 ec       	ldi	r24, 0xC8	; 200
    3e70:	90 e0       	ldi	r25, 0x00	; 0
    3e72:	9c af       	std	Y+60, r25	; 0x3c
    3e74:	8b af       	std	Y+59, r24	; 0x3b
    3e76:	8b ad       	ldd	r24, Y+59	; 0x3b
    3e78:	9c ad       	ldd	r25, Y+60	; 0x3c
    3e7a:	01 97       	sbiw	r24, 0x01	; 1
    3e7c:	f1 f7       	brne	.-4      	; 0x3e7a <display_void_timeclock+0x338>
    3e7e:	9c af       	std	Y+60, r25	; 0x3c
    3e80:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e82:	8d ad       	ldd	r24, Y+61	; 0x3d
    3e84:	9e ad       	ldd	r25, Y+62	; 0x3e
    3e86:	01 97       	sbiw	r24, 0x01	; 1
    3e88:	9e af       	std	Y+62, r25	; 0x3e
    3e8a:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3e8c:	8d ad       	ldd	r24, Y+61	; 0x3d
    3e8e:	9e ad       	ldd	r25, Y+62	; 0x3e
    3e90:	00 97       	sbiw	r24, 0x00	; 0
    3e92:	69 f7       	brne	.-38     	; 0x3e6e <display_void_timeclock+0x32c>
    3e94:	16 c0       	rjmp	.+44     	; 0x3ec2 <display_void_timeclock+0x380>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3e96:	fe 01       	movw	r30, r28
    3e98:	ff 96       	adiw	r30, 0x3f	; 63
    3e9a:	60 81       	ld	r22, Z
    3e9c:	71 81       	ldd	r23, Z+1	; 0x01
    3e9e:	82 81       	ldd	r24, Z+2	; 0x02
    3ea0:	93 81       	ldd	r25, Z+3	; 0x03
    3ea2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ea6:	dc 01       	movw	r26, r24
    3ea8:	cb 01       	movw	r24, r22
    3eaa:	9e af       	std	Y+62, r25	; 0x3e
    3eac:	8d af       	std	Y+61, r24	; 0x3d
    3eae:	8d ad       	ldd	r24, Y+61	; 0x3d
    3eb0:	9e ad       	ldd	r25, Y+62	; 0x3e
    3eb2:	9a af       	std	Y+58, r25	; 0x3a
    3eb4:	89 af       	std	Y+57, r24	; 0x39
    3eb6:	89 ad       	ldd	r24, Y+57	; 0x39
    3eb8:	9a ad       	ldd	r25, Y+58	; 0x3a
    3eba:	01 97       	sbiw	r24, 0x01	; 1
    3ebc:	f1 f7       	brne	.-4      	; 0x3eba <display_void_timeclock+0x378>
    3ebe:	9a af       	std	Y+58, r25	; 0x3a
    3ec0:	89 af       	std	Y+57, r24	; 0x39
			_delay_ms(DELAY_TO_PARALLEL_SEVSG);
			DIO_enuSetPinValue(DIO_u8_PORTC, i, DIO_u8_HIGH);
    3ec2:	fe 01       	movw	r30, r28
    3ec4:	eb 5a       	subi	r30, 0xAB	; 171
    3ec6:	ff 4f       	sbci	r31, 0xFF	; 255
    3ec8:	90 81       	ld	r25, Z
    3eca:	82 e0       	ldi	r24, 0x02	; 2
    3ecc:	69 2f       	mov	r22, r25
    3ece:	41 e0       	ldi	r20, 0x01	; 1
    3ed0:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
    3ed4:	45 c2       	rjmp	.+1162   	; 0x4360 <display_void_timeclock+0x81e>
			break;
		case 2:
			DIO_enuSetPinValue(DIO_u8_PORTC, i , DIO_u8_LOW);
    3ed6:	fe 01       	movw	r30, r28
    3ed8:	eb 5a       	subi	r30, 0xAB	; 171
    3eda:	ff 4f       	sbci	r31, 0xFF	; 255
    3edc:	90 81       	ld	r25, Z
    3ede:	82 e0       	ldi	r24, 0x02	; 2
    3ee0:	69 2f       	mov	r22, r25
    3ee2:	40 e0       	ldi	r20, 0x00	; 0
    3ee4:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
			Seg_vidOn(&segments,Global_u8Minutes%10);
    3ee8:	80 91 08 01 	lds	r24, 0x0108
    3eec:	9a e0       	ldi	r25, 0x0A	; 10
    3eee:	69 2f       	mov	r22, r25
    3ef0:	0e 94 32 26 	call	0x4c64	; 0x4c64 <__udivmodqi4>
    3ef4:	89 2f       	mov	r24, r25
    3ef6:	28 2f       	mov	r18, r24
    3ef8:	88 e8       	ldi	r24, 0x88	; 136
    3efa:	90 e0       	ldi	r25, 0x00	; 0
    3efc:	62 2f       	mov	r22, r18
    3efe:	0e 94 98 14 	call	0x2930	; 0x2930 <Seg_vidOn>
    3f02:	80 e0       	ldi	r24, 0x00	; 0
    3f04:	90 e0       	ldi	r25, 0x00	; 0
    3f06:	a0 e0       	ldi	r26, 0x00	; 0
    3f08:	bf e3       	ldi	r27, 0x3F	; 63
    3f0a:	8d ab       	std	Y+53, r24	; 0x35
    3f0c:	9e ab       	std	Y+54, r25	; 0x36
    3f0e:	af ab       	std	Y+55, r26	; 0x37
    3f10:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3f12:	6d a9       	ldd	r22, Y+53	; 0x35
    3f14:	7e a9       	ldd	r23, Y+54	; 0x36
    3f16:	8f a9       	ldd	r24, Y+55	; 0x37
    3f18:	98 ad       	ldd	r25, Y+56	; 0x38
    3f1a:	20 e0       	ldi	r18, 0x00	; 0
    3f1c:	30 e0       	ldi	r19, 0x00	; 0
    3f1e:	4a ef       	ldi	r20, 0xFA	; 250
    3f20:	54 e4       	ldi	r21, 0x44	; 68
    3f22:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f26:	dc 01       	movw	r26, r24
    3f28:	cb 01       	movw	r24, r22
    3f2a:	89 ab       	std	Y+49, r24	; 0x31
    3f2c:	9a ab       	std	Y+50, r25	; 0x32
    3f2e:	ab ab       	std	Y+51, r26	; 0x33
    3f30:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3f32:	69 a9       	ldd	r22, Y+49	; 0x31
    3f34:	7a a9       	ldd	r23, Y+50	; 0x32
    3f36:	8b a9       	ldd	r24, Y+51	; 0x33
    3f38:	9c a9       	ldd	r25, Y+52	; 0x34
    3f3a:	20 e0       	ldi	r18, 0x00	; 0
    3f3c:	30 e0       	ldi	r19, 0x00	; 0
    3f3e:	40 e8       	ldi	r20, 0x80	; 128
    3f40:	5f e3       	ldi	r21, 0x3F	; 63
    3f42:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3f46:	88 23       	and	r24, r24
    3f48:	2c f4       	brge	.+10     	; 0x3f54 <display_void_timeclock+0x412>
		__ticks = 1;
    3f4a:	81 e0       	ldi	r24, 0x01	; 1
    3f4c:	90 e0       	ldi	r25, 0x00	; 0
    3f4e:	98 ab       	std	Y+48, r25	; 0x30
    3f50:	8f a7       	std	Y+47, r24	; 0x2f
    3f52:	3f c0       	rjmp	.+126    	; 0x3fd2 <display_void_timeclock+0x490>
	else if (__tmp > 65535)
    3f54:	69 a9       	ldd	r22, Y+49	; 0x31
    3f56:	7a a9       	ldd	r23, Y+50	; 0x32
    3f58:	8b a9       	ldd	r24, Y+51	; 0x33
    3f5a:	9c a9       	ldd	r25, Y+52	; 0x34
    3f5c:	20 e0       	ldi	r18, 0x00	; 0
    3f5e:	3f ef       	ldi	r19, 0xFF	; 255
    3f60:	4f e7       	ldi	r20, 0x7F	; 127
    3f62:	57 e4       	ldi	r21, 0x47	; 71
    3f64:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3f68:	18 16       	cp	r1, r24
    3f6a:	4c f5       	brge	.+82     	; 0x3fbe <display_void_timeclock+0x47c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3f6c:	6d a9       	ldd	r22, Y+53	; 0x35
    3f6e:	7e a9       	ldd	r23, Y+54	; 0x36
    3f70:	8f a9       	ldd	r24, Y+55	; 0x37
    3f72:	98 ad       	ldd	r25, Y+56	; 0x38
    3f74:	20 e0       	ldi	r18, 0x00	; 0
    3f76:	30 e0       	ldi	r19, 0x00	; 0
    3f78:	40 e2       	ldi	r20, 0x20	; 32
    3f7a:	51 e4       	ldi	r21, 0x41	; 65
    3f7c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f80:	dc 01       	movw	r26, r24
    3f82:	cb 01       	movw	r24, r22
    3f84:	bc 01       	movw	r22, r24
    3f86:	cd 01       	movw	r24, r26
    3f88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f8c:	dc 01       	movw	r26, r24
    3f8e:	cb 01       	movw	r24, r22
    3f90:	98 ab       	std	Y+48, r25	; 0x30
    3f92:	8f a7       	std	Y+47, r24	; 0x2f
    3f94:	0f c0       	rjmp	.+30     	; 0x3fb4 <display_void_timeclock+0x472>
    3f96:	88 ec       	ldi	r24, 0xC8	; 200
    3f98:	90 e0       	ldi	r25, 0x00	; 0
    3f9a:	9e a7       	std	Y+46, r25	; 0x2e
    3f9c:	8d a7       	std	Y+45, r24	; 0x2d
    3f9e:	8d a5       	ldd	r24, Y+45	; 0x2d
    3fa0:	9e a5       	ldd	r25, Y+46	; 0x2e
    3fa2:	01 97       	sbiw	r24, 0x01	; 1
    3fa4:	f1 f7       	brne	.-4      	; 0x3fa2 <display_void_timeclock+0x460>
    3fa6:	9e a7       	std	Y+46, r25	; 0x2e
    3fa8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3faa:	8f a5       	ldd	r24, Y+47	; 0x2f
    3fac:	98 a9       	ldd	r25, Y+48	; 0x30
    3fae:	01 97       	sbiw	r24, 0x01	; 1
    3fb0:	98 ab       	std	Y+48, r25	; 0x30
    3fb2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3fb4:	8f a5       	ldd	r24, Y+47	; 0x2f
    3fb6:	98 a9       	ldd	r25, Y+48	; 0x30
    3fb8:	00 97       	sbiw	r24, 0x00	; 0
    3fba:	69 f7       	brne	.-38     	; 0x3f96 <display_void_timeclock+0x454>
    3fbc:	14 c0       	rjmp	.+40     	; 0x3fe6 <display_void_timeclock+0x4a4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3fbe:	69 a9       	ldd	r22, Y+49	; 0x31
    3fc0:	7a a9       	ldd	r23, Y+50	; 0x32
    3fc2:	8b a9       	ldd	r24, Y+51	; 0x33
    3fc4:	9c a9       	ldd	r25, Y+52	; 0x34
    3fc6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3fca:	dc 01       	movw	r26, r24
    3fcc:	cb 01       	movw	r24, r22
    3fce:	98 ab       	std	Y+48, r25	; 0x30
    3fd0:	8f a7       	std	Y+47, r24	; 0x2f
    3fd2:	8f a5       	ldd	r24, Y+47	; 0x2f
    3fd4:	98 a9       	ldd	r25, Y+48	; 0x30
    3fd6:	9c a7       	std	Y+44, r25	; 0x2c
    3fd8:	8b a7       	std	Y+43, r24	; 0x2b
    3fda:	8b a5       	ldd	r24, Y+43	; 0x2b
    3fdc:	9c a5       	ldd	r25, Y+44	; 0x2c
    3fde:	01 97       	sbiw	r24, 0x01	; 1
    3fe0:	f1 f7       	brne	.-4      	; 0x3fde <display_void_timeclock+0x49c>
    3fe2:	9c a7       	std	Y+44, r25	; 0x2c
    3fe4:	8b a7       	std	Y+43, r24	; 0x2b
			_delay_ms(DELAY_TO_PARALLEL_SEVSG);
			DIO_enuSetPinValue(DIO_u8_PORTC, i , DIO_u8_HIGH);
    3fe6:	fe 01       	movw	r30, r28
    3fe8:	eb 5a       	subi	r30, 0xAB	; 171
    3fea:	ff 4f       	sbci	r31, 0xFF	; 255
    3fec:	90 81       	ld	r25, Z
    3fee:	82 e0       	ldi	r24, 0x02	; 2
    3ff0:	69 2f       	mov	r22, r25
    3ff2:	41 e0       	ldi	r20, 0x01	; 1
    3ff4:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
    3ff8:	b3 c1       	rjmp	.+870    	; 0x4360 <display_void_timeclock+0x81e>
			break;
		case 3:
			DIO_enuSetPinValue(DIO_u8_PORTC, i , DIO_u8_LOW);
    3ffa:	fe 01       	movw	r30, r28
    3ffc:	eb 5a       	subi	r30, 0xAB	; 171
    3ffe:	ff 4f       	sbci	r31, 0xFF	; 255
    4000:	90 81       	ld	r25, Z
    4002:	82 e0       	ldi	r24, 0x02	; 2
    4004:	69 2f       	mov	r22, r25
    4006:	40 e0       	ldi	r20, 0x00	; 0
    4008:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
			Seg_vidOn(&segments,Global_u8Minutes/10);
    400c:	80 91 08 01 	lds	r24, 0x0108
    4010:	9a e0       	ldi	r25, 0x0A	; 10
    4012:	69 2f       	mov	r22, r25
    4014:	0e 94 32 26 	call	0x4c64	; 0x4c64 <__udivmodqi4>
    4018:	28 2f       	mov	r18, r24
    401a:	88 e8       	ldi	r24, 0x88	; 136
    401c:	90 e0       	ldi	r25, 0x00	; 0
    401e:	62 2f       	mov	r22, r18
    4020:	0e 94 98 14 	call	0x2930	; 0x2930 <Seg_vidOn>
    4024:	80 e0       	ldi	r24, 0x00	; 0
    4026:	90 e0       	ldi	r25, 0x00	; 0
    4028:	a0 e0       	ldi	r26, 0x00	; 0
    402a:	bf e3       	ldi	r27, 0x3F	; 63
    402c:	8f a3       	std	Y+39, r24	; 0x27
    402e:	98 a7       	std	Y+40, r25	; 0x28
    4030:	a9 a7       	std	Y+41, r26	; 0x29
    4032:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4034:	6f a1       	ldd	r22, Y+39	; 0x27
    4036:	78 a5       	ldd	r23, Y+40	; 0x28
    4038:	89 a5       	ldd	r24, Y+41	; 0x29
    403a:	9a a5       	ldd	r25, Y+42	; 0x2a
    403c:	20 e0       	ldi	r18, 0x00	; 0
    403e:	30 e0       	ldi	r19, 0x00	; 0
    4040:	4a ef       	ldi	r20, 0xFA	; 250
    4042:	54 e4       	ldi	r21, 0x44	; 68
    4044:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4048:	dc 01       	movw	r26, r24
    404a:	cb 01       	movw	r24, r22
    404c:	8b a3       	std	Y+35, r24	; 0x23
    404e:	9c a3       	std	Y+36, r25	; 0x24
    4050:	ad a3       	std	Y+37, r26	; 0x25
    4052:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4054:	6b a1       	ldd	r22, Y+35	; 0x23
    4056:	7c a1       	ldd	r23, Y+36	; 0x24
    4058:	8d a1       	ldd	r24, Y+37	; 0x25
    405a:	9e a1       	ldd	r25, Y+38	; 0x26
    405c:	20 e0       	ldi	r18, 0x00	; 0
    405e:	30 e0       	ldi	r19, 0x00	; 0
    4060:	40 e8       	ldi	r20, 0x80	; 128
    4062:	5f e3       	ldi	r21, 0x3F	; 63
    4064:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4068:	88 23       	and	r24, r24
    406a:	2c f4       	brge	.+10     	; 0x4076 <display_void_timeclock+0x534>
		__ticks = 1;
    406c:	81 e0       	ldi	r24, 0x01	; 1
    406e:	90 e0       	ldi	r25, 0x00	; 0
    4070:	9a a3       	std	Y+34, r25	; 0x22
    4072:	89 a3       	std	Y+33, r24	; 0x21
    4074:	3f c0       	rjmp	.+126    	; 0x40f4 <display_void_timeclock+0x5b2>
	else if (__tmp > 65535)
    4076:	6b a1       	ldd	r22, Y+35	; 0x23
    4078:	7c a1       	ldd	r23, Y+36	; 0x24
    407a:	8d a1       	ldd	r24, Y+37	; 0x25
    407c:	9e a1       	ldd	r25, Y+38	; 0x26
    407e:	20 e0       	ldi	r18, 0x00	; 0
    4080:	3f ef       	ldi	r19, 0xFF	; 255
    4082:	4f e7       	ldi	r20, 0x7F	; 127
    4084:	57 e4       	ldi	r21, 0x47	; 71
    4086:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    408a:	18 16       	cp	r1, r24
    408c:	4c f5       	brge	.+82     	; 0x40e0 <display_void_timeclock+0x59e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    408e:	6f a1       	ldd	r22, Y+39	; 0x27
    4090:	78 a5       	ldd	r23, Y+40	; 0x28
    4092:	89 a5       	ldd	r24, Y+41	; 0x29
    4094:	9a a5       	ldd	r25, Y+42	; 0x2a
    4096:	20 e0       	ldi	r18, 0x00	; 0
    4098:	30 e0       	ldi	r19, 0x00	; 0
    409a:	40 e2       	ldi	r20, 0x20	; 32
    409c:	51 e4       	ldi	r21, 0x41	; 65
    409e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    40a2:	dc 01       	movw	r26, r24
    40a4:	cb 01       	movw	r24, r22
    40a6:	bc 01       	movw	r22, r24
    40a8:	cd 01       	movw	r24, r26
    40aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40ae:	dc 01       	movw	r26, r24
    40b0:	cb 01       	movw	r24, r22
    40b2:	9a a3       	std	Y+34, r25	; 0x22
    40b4:	89 a3       	std	Y+33, r24	; 0x21
    40b6:	0f c0       	rjmp	.+30     	; 0x40d6 <display_void_timeclock+0x594>
    40b8:	88 ec       	ldi	r24, 0xC8	; 200
    40ba:	90 e0       	ldi	r25, 0x00	; 0
    40bc:	98 a3       	std	Y+32, r25	; 0x20
    40be:	8f 8f       	std	Y+31, r24	; 0x1f
    40c0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    40c2:	98 a1       	ldd	r25, Y+32	; 0x20
    40c4:	01 97       	sbiw	r24, 0x01	; 1
    40c6:	f1 f7       	brne	.-4      	; 0x40c4 <display_void_timeclock+0x582>
    40c8:	98 a3       	std	Y+32, r25	; 0x20
    40ca:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    40cc:	89 a1       	ldd	r24, Y+33	; 0x21
    40ce:	9a a1       	ldd	r25, Y+34	; 0x22
    40d0:	01 97       	sbiw	r24, 0x01	; 1
    40d2:	9a a3       	std	Y+34, r25	; 0x22
    40d4:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    40d6:	89 a1       	ldd	r24, Y+33	; 0x21
    40d8:	9a a1       	ldd	r25, Y+34	; 0x22
    40da:	00 97       	sbiw	r24, 0x00	; 0
    40dc:	69 f7       	brne	.-38     	; 0x40b8 <display_void_timeclock+0x576>
    40de:	14 c0       	rjmp	.+40     	; 0x4108 <display_void_timeclock+0x5c6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    40e0:	6b a1       	ldd	r22, Y+35	; 0x23
    40e2:	7c a1       	ldd	r23, Y+36	; 0x24
    40e4:	8d a1       	ldd	r24, Y+37	; 0x25
    40e6:	9e a1       	ldd	r25, Y+38	; 0x26
    40e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40ec:	dc 01       	movw	r26, r24
    40ee:	cb 01       	movw	r24, r22
    40f0:	9a a3       	std	Y+34, r25	; 0x22
    40f2:	89 a3       	std	Y+33, r24	; 0x21
    40f4:	89 a1       	ldd	r24, Y+33	; 0x21
    40f6:	9a a1       	ldd	r25, Y+34	; 0x22
    40f8:	9e 8f       	std	Y+30, r25	; 0x1e
    40fa:	8d 8f       	std	Y+29, r24	; 0x1d
    40fc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    40fe:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4100:	01 97       	sbiw	r24, 0x01	; 1
    4102:	f1 f7       	brne	.-4      	; 0x4100 <display_void_timeclock+0x5be>
    4104:	9e 8f       	std	Y+30, r25	; 0x1e
    4106:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(DELAY_TO_PARALLEL_SEVSG);
			DIO_enuSetPinValue(DIO_u8_PORTC, i , DIO_u8_HIGH);
    4108:	fe 01       	movw	r30, r28
    410a:	eb 5a       	subi	r30, 0xAB	; 171
    410c:	ff 4f       	sbci	r31, 0xFF	; 255
    410e:	90 81       	ld	r25, Z
    4110:	82 e0       	ldi	r24, 0x02	; 2
    4112:	69 2f       	mov	r22, r25
    4114:	41 e0       	ldi	r20, 0x01	; 1
    4116:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
    411a:	22 c1       	rjmp	.+580    	; 0x4360 <display_void_timeclock+0x81e>
			break;
		case 4:
			DIO_enuSetPinValue(DIO_u8_PORTC, i , DIO_u8_LOW);
    411c:	fe 01       	movw	r30, r28
    411e:	eb 5a       	subi	r30, 0xAB	; 171
    4120:	ff 4f       	sbci	r31, 0xFF	; 255
    4122:	90 81       	ld	r25, Z
    4124:	82 e0       	ldi	r24, 0x02	; 2
    4126:	69 2f       	mov	r22, r25
    4128:	40 e0       	ldi	r20, 0x00	; 0
    412a:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
			Seg_vidOn(&segments,Global_u8Hours%10);
    412e:	80 91 07 01 	lds	r24, 0x0107
    4132:	9a e0       	ldi	r25, 0x0A	; 10
    4134:	69 2f       	mov	r22, r25
    4136:	0e 94 32 26 	call	0x4c64	; 0x4c64 <__udivmodqi4>
    413a:	89 2f       	mov	r24, r25
    413c:	28 2f       	mov	r18, r24
    413e:	88 e8       	ldi	r24, 0x88	; 136
    4140:	90 e0       	ldi	r25, 0x00	; 0
    4142:	62 2f       	mov	r22, r18
    4144:	0e 94 98 14 	call	0x2930	; 0x2930 <Seg_vidOn>
    4148:	80 e0       	ldi	r24, 0x00	; 0
    414a:	90 e0       	ldi	r25, 0x00	; 0
    414c:	a0 e0       	ldi	r26, 0x00	; 0
    414e:	bf e3       	ldi	r27, 0x3F	; 63
    4150:	89 8f       	std	Y+25, r24	; 0x19
    4152:	9a 8f       	std	Y+26, r25	; 0x1a
    4154:	ab 8f       	std	Y+27, r26	; 0x1b
    4156:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4158:	69 8d       	ldd	r22, Y+25	; 0x19
    415a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    415c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    415e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4160:	20 e0       	ldi	r18, 0x00	; 0
    4162:	30 e0       	ldi	r19, 0x00	; 0
    4164:	4a ef       	ldi	r20, 0xFA	; 250
    4166:	54 e4       	ldi	r21, 0x44	; 68
    4168:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    416c:	dc 01       	movw	r26, r24
    416e:	cb 01       	movw	r24, r22
    4170:	8d 8b       	std	Y+21, r24	; 0x15
    4172:	9e 8b       	std	Y+22, r25	; 0x16
    4174:	af 8b       	std	Y+23, r26	; 0x17
    4176:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4178:	6d 89       	ldd	r22, Y+21	; 0x15
    417a:	7e 89       	ldd	r23, Y+22	; 0x16
    417c:	8f 89       	ldd	r24, Y+23	; 0x17
    417e:	98 8d       	ldd	r25, Y+24	; 0x18
    4180:	20 e0       	ldi	r18, 0x00	; 0
    4182:	30 e0       	ldi	r19, 0x00	; 0
    4184:	40 e8       	ldi	r20, 0x80	; 128
    4186:	5f e3       	ldi	r21, 0x3F	; 63
    4188:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    418c:	88 23       	and	r24, r24
    418e:	2c f4       	brge	.+10     	; 0x419a <display_void_timeclock+0x658>
		__ticks = 1;
    4190:	81 e0       	ldi	r24, 0x01	; 1
    4192:	90 e0       	ldi	r25, 0x00	; 0
    4194:	9c 8b       	std	Y+20, r25	; 0x14
    4196:	8b 8b       	std	Y+19, r24	; 0x13
    4198:	3f c0       	rjmp	.+126    	; 0x4218 <display_void_timeclock+0x6d6>
	else if (__tmp > 65535)
    419a:	6d 89       	ldd	r22, Y+21	; 0x15
    419c:	7e 89       	ldd	r23, Y+22	; 0x16
    419e:	8f 89       	ldd	r24, Y+23	; 0x17
    41a0:	98 8d       	ldd	r25, Y+24	; 0x18
    41a2:	20 e0       	ldi	r18, 0x00	; 0
    41a4:	3f ef       	ldi	r19, 0xFF	; 255
    41a6:	4f e7       	ldi	r20, 0x7F	; 127
    41a8:	57 e4       	ldi	r21, 0x47	; 71
    41aa:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    41ae:	18 16       	cp	r1, r24
    41b0:	4c f5       	brge	.+82     	; 0x4204 <display_void_timeclock+0x6c2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    41b2:	69 8d       	ldd	r22, Y+25	; 0x19
    41b4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    41b6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    41b8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    41ba:	20 e0       	ldi	r18, 0x00	; 0
    41bc:	30 e0       	ldi	r19, 0x00	; 0
    41be:	40 e2       	ldi	r20, 0x20	; 32
    41c0:	51 e4       	ldi	r21, 0x41	; 65
    41c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41c6:	dc 01       	movw	r26, r24
    41c8:	cb 01       	movw	r24, r22
    41ca:	bc 01       	movw	r22, r24
    41cc:	cd 01       	movw	r24, r26
    41ce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    41d2:	dc 01       	movw	r26, r24
    41d4:	cb 01       	movw	r24, r22
    41d6:	9c 8b       	std	Y+20, r25	; 0x14
    41d8:	8b 8b       	std	Y+19, r24	; 0x13
    41da:	0f c0       	rjmp	.+30     	; 0x41fa <display_void_timeclock+0x6b8>
    41dc:	88 ec       	ldi	r24, 0xC8	; 200
    41de:	90 e0       	ldi	r25, 0x00	; 0
    41e0:	9a 8b       	std	Y+18, r25	; 0x12
    41e2:	89 8b       	std	Y+17, r24	; 0x11
    41e4:	89 89       	ldd	r24, Y+17	; 0x11
    41e6:	9a 89       	ldd	r25, Y+18	; 0x12
    41e8:	01 97       	sbiw	r24, 0x01	; 1
    41ea:	f1 f7       	brne	.-4      	; 0x41e8 <display_void_timeclock+0x6a6>
    41ec:	9a 8b       	std	Y+18, r25	; 0x12
    41ee:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    41f0:	8b 89       	ldd	r24, Y+19	; 0x13
    41f2:	9c 89       	ldd	r25, Y+20	; 0x14
    41f4:	01 97       	sbiw	r24, 0x01	; 1
    41f6:	9c 8b       	std	Y+20, r25	; 0x14
    41f8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    41fa:	8b 89       	ldd	r24, Y+19	; 0x13
    41fc:	9c 89       	ldd	r25, Y+20	; 0x14
    41fe:	00 97       	sbiw	r24, 0x00	; 0
    4200:	69 f7       	brne	.-38     	; 0x41dc <display_void_timeclock+0x69a>
    4202:	14 c0       	rjmp	.+40     	; 0x422c <display_void_timeclock+0x6ea>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4204:	6d 89       	ldd	r22, Y+21	; 0x15
    4206:	7e 89       	ldd	r23, Y+22	; 0x16
    4208:	8f 89       	ldd	r24, Y+23	; 0x17
    420a:	98 8d       	ldd	r25, Y+24	; 0x18
    420c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4210:	dc 01       	movw	r26, r24
    4212:	cb 01       	movw	r24, r22
    4214:	9c 8b       	std	Y+20, r25	; 0x14
    4216:	8b 8b       	std	Y+19, r24	; 0x13
    4218:	8b 89       	ldd	r24, Y+19	; 0x13
    421a:	9c 89       	ldd	r25, Y+20	; 0x14
    421c:	98 8b       	std	Y+16, r25	; 0x10
    421e:	8f 87       	std	Y+15, r24	; 0x0f
    4220:	8f 85       	ldd	r24, Y+15	; 0x0f
    4222:	98 89       	ldd	r25, Y+16	; 0x10
    4224:	01 97       	sbiw	r24, 0x01	; 1
    4226:	f1 f7       	brne	.-4      	; 0x4224 <display_void_timeclock+0x6e2>
    4228:	98 8b       	std	Y+16, r25	; 0x10
    422a:	8f 87       	std	Y+15, r24	; 0x0f
			_delay_ms(DELAY_TO_PARALLEL_SEVSG);
			DIO_enuSetPinValue(DIO_u8_PORTC, i , DIO_u8_HIGH);
    422c:	fe 01       	movw	r30, r28
    422e:	eb 5a       	subi	r30, 0xAB	; 171
    4230:	ff 4f       	sbci	r31, 0xFF	; 255
    4232:	90 81       	ld	r25, Z
    4234:	82 e0       	ldi	r24, 0x02	; 2
    4236:	69 2f       	mov	r22, r25
    4238:	41 e0       	ldi	r20, 0x01	; 1
    423a:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
    423e:	90 c0       	rjmp	.+288    	; 0x4360 <display_void_timeclock+0x81e>
			break;
		case 5:
			DIO_enuSetPinValue(DIO_u8_PORTC, i , DIO_u8_LOW);
    4240:	fe 01       	movw	r30, r28
    4242:	eb 5a       	subi	r30, 0xAB	; 171
    4244:	ff 4f       	sbci	r31, 0xFF	; 255
    4246:	90 81       	ld	r25, Z
    4248:	82 e0       	ldi	r24, 0x02	; 2
    424a:	69 2f       	mov	r22, r25
    424c:	40 e0       	ldi	r20, 0x00	; 0
    424e:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
			Seg_vidOn(&segments,Global_u8Hours/10);
    4252:	80 91 07 01 	lds	r24, 0x0107
    4256:	9a e0       	ldi	r25, 0x0A	; 10
    4258:	69 2f       	mov	r22, r25
    425a:	0e 94 32 26 	call	0x4c64	; 0x4c64 <__udivmodqi4>
    425e:	28 2f       	mov	r18, r24
    4260:	88 e8       	ldi	r24, 0x88	; 136
    4262:	90 e0       	ldi	r25, 0x00	; 0
    4264:	62 2f       	mov	r22, r18
    4266:	0e 94 98 14 	call	0x2930	; 0x2930 <Seg_vidOn>
    426a:	80 e0       	ldi	r24, 0x00	; 0
    426c:	90 e0       	ldi	r25, 0x00	; 0
    426e:	a0 e0       	ldi	r26, 0x00	; 0
    4270:	bf e3       	ldi	r27, 0x3F	; 63
    4272:	8b 87       	std	Y+11, r24	; 0x0b
    4274:	9c 87       	std	Y+12, r25	; 0x0c
    4276:	ad 87       	std	Y+13, r26	; 0x0d
    4278:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    427a:	6b 85       	ldd	r22, Y+11	; 0x0b
    427c:	7c 85       	ldd	r23, Y+12	; 0x0c
    427e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4280:	9e 85       	ldd	r25, Y+14	; 0x0e
    4282:	20 e0       	ldi	r18, 0x00	; 0
    4284:	30 e0       	ldi	r19, 0x00	; 0
    4286:	4a ef       	ldi	r20, 0xFA	; 250
    4288:	54 e4       	ldi	r21, 0x44	; 68
    428a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    428e:	dc 01       	movw	r26, r24
    4290:	cb 01       	movw	r24, r22
    4292:	8f 83       	std	Y+7, r24	; 0x07
    4294:	98 87       	std	Y+8, r25	; 0x08
    4296:	a9 87       	std	Y+9, r26	; 0x09
    4298:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    429a:	6f 81       	ldd	r22, Y+7	; 0x07
    429c:	78 85       	ldd	r23, Y+8	; 0x08
    429e:	89 85       	ldd	r24, Y+9	; 0x09
    42a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    42a2:	20 e0       	ldi	r18, 0x00	; 0
    42a4:	30 e0       	ldi	r19, 0x00	; 0
    42a6:	40 e8       	ldi	r20, 0x80	; 128
    42a8:	5f e3       	ldi	r21, 0x3F	; 63
    42aa:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    42ae:	88 23       	and	r24, r24
    42b0:	2c f4       	brge	.+10     	; 0x42bc <display_void_timeclock+0x77a>
		__ticks = 1;
    42b2:	81 e0       	ldi	r24, 0x01	; 1
    42b4:	90 e0       	ldi	r25, 0x00	; 0
    42b6:	9e 83       	std	Y+6, r25	; 0x06
    42b8:	8d 83       	std	Y+5, r24	; 0x05
    42ba:	3f c0       	rjmp	.+126    	; 0x433a <display_void_timeclock+0x7f8>
	else if (__tmp > 65535)
    42bc:	6f 81       	ldd	r22, Y+7	; 0x07
    42be:	78 85       	ldd	r23, Y+8	; 0x08
    42c0:	89 85       	ldd	r24, Y+9	; 0x09
    42c2:	9a 85       	ldd	r25, Y+10	; 0x0a
    42c4:	20 e0       	ldi	r18, 0x00	; 0
    42c6:	3f ef       	ldi	r19, 0xFF	; 255
    42c8:	4f e7       	ldi	r20, 0x7F	; 127
    42ca:	57 e4       	ldi	r21, 0x47	; 71
    42cc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    42d0:	18 16       	cp	r1, r24
    42d2:	4c f5       	brge	.+82     	; 0x4326 <display_void_timeclock+0x7e4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    42d4:	6b 85       	ldd	r22, Y+11	; 0x0b
    42d6:	7c 85       	ldd	r23, Y+12	; 0x0c
    42d8:	8d 85       	ldd	r24, Y+13	; 0x0d
    42da:	9e 85       	ldd	r25, Y+14	; 0x0e
    42dc:	20 e0       	ldi	r18, 0x00	; 0
    42de:	30 e0       	ldi	r19, 0x00	; 0
    42e0:	40 e2       	ldi	r20, 0x20	; 32
    42e2:	51 e4       	ldi	r21, 0x41	; 65
    42e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    42e8:	dc 01       	movw	r26, r24
    42ea:	cb 01       	movw	r24, r22
    42ec:	bc 01       	movw	r22, r24
    42ee:	cd 01       	movw	r24, r26
    42f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42f4:	dc 01       	movw	r26, r24
    42f6:	cb 01       	movw	r24, r22
    42f8:	9e 83       	std	Y+6, r25	; 0x06
    42fa:	8d 83       	std	Y+5, r24	; 0x05
    42fc:	0f c0       	rjmp	.+30     	; 0x431c <display_void_timeclock+0x7da>
    42fe:	88 ec       	ldi	r24, 0xC8	; 200
    4300:	90 e0       	ldi	r25, 0x00	; 0
    4302:	9c 83       	std	Y+4, r25	; 0x04
    4304:	8b 83       	std	Y+3, r24	; 0x03
    4306:	8b 81       	ldd	r24, Y+3	; 0x03
    4308:	9c 81       	ldd	r25, Y+4	; 0x04
    430a:	01 97       	sbiw	r24, 0x01	; 1
    430c:	f1 f7       	brne	.-4      	; 0x430a <display_void_timeclock+0x7c8>
    430e:	9c 83       	std	Y+4, r25	; 0x04
    4310:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4312:	8d 81       	ldd	r24, Y+5	; 0x05
    4314:	9e 81       	ldd	r25, Y+6	; 0x06
    4316:	01 97       	sbiw	r24, 0x01	; 1
    4318:	9e 83       	std	Y+6, r25	; 0x06
    431a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    431c:	8d 81       	ldd	r24, Y+5	; 0x05
    431e:	9e 81       	ldd	r25, Y+6	; 0x06
    4320:	00 97       	sbiw	r24, 0x00	; 0
    4322:	69 f7       	brne	.-38     	; 0x42fe <display_void_timeclock+0x7bc>
    4324:	14 c0       	rjmp	.+40     	; 0x434e <display_void_timeclock+0x80c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4326:	6f 81       	ldd	r22, Y+7	; 0x07
    4328:	78 85       	ldd	r23, Y+8	; 0x08
    432a:	89 85       	ldd	r24, Y+9	; 0x09
    432c:	9a 85       	ldd	r25, Y+10	; 0x0a
    432e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4332:	dc 01       	movw	r26, r24
    4334:	cb 01       	movw	r24, r22
    4336:	9e 83       	std	Y+6, r25	; 0x06
    4338:	8d 83       	std	Y+5, r24	; 0x05
    433a:	8d 81       	ldd	r24, Y+5	; 0x05
    433c:	9e 81       	ldd	r25, Y+6	; 0x06
    433e:	9a 83       	std	Y+2, r25	; 0x02
    4340:	89 83       	std	Y+1, r24	; 0x01
    4342:	89 81       	ldd	r24, Y+1	; 0x01
    4344:	9a 81       	ldd	r25, Y+2	; 0x02
    4346:	01 97       	sbiw	r24, 0x01	; 1
    4348:	f1 f7       	brne	.-4      	; 0x4346 <display_void_timeclock+0x804>
    434a:	9a 83       	std	Y+2, r25	; 0x02
    434c:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(DELAY_TO_PARALLEL_SEVSG);
			DIO_enuSetPinValue(DIO_u8_PORTC, i , DIO_u8_HIGH);
    434e:	fe 01       	movw	r30, r28
    4350:	eb 5a       	subi	r30, 0xAB	; 171
    4352:	ff 4f       	sbci	r31, 0xFF	; 255
    4354:	90 81       	ld	r25, Z
    4356:	82 e0       	ldi	r24, 0x02	; 2
    4358:	69 2f       	mov	r22, r25
    435a:	41 e0       	ldi	r20, 0x01	; 1
    435c:	0e 94 bb 10 	call	0x2176	; 0x2176 <DIO_enuSetPinValue>
//{
//	count_Second++;
//}
void display_void_timeclock(void)
{
	for(int i=0;i<6;i++)
    4360:	de 01       	movw	r26, r28
    4362:	ab 5a       	subi	r26, 0xAB	; 171
    4364:	bf 4f       	sbci	r27, 0xFF	; 255
    4366:	fe 01       	movw	r30, r28
    4368:	eb 5a       	subi	r30, 0xAB	; 171
    436a:	ff 4f       	sbci	r31, 0xFF	; 255
    436c:	80 81       	ld	r24, Z
    436e:	91 81       	ldd	r25, Z+1	; 0x01
    4370:	01 96       	adiw	r24, 0x01	; 1
    4372:	11 96       	adiw	r26, 0x01	; 1
    4374:	9c 93       	st	X, r25
    4376:	8e 93       	st	-X, r24
    4378:	fe 01       	movw	r30, r28
    437a:	eb 5a       	subi	r30, 0xAB	; 171
    437c:	ff 4f       	sbci	r31, 0xFF	; 255
    437e:	80 81       	ld	r24, Z
    4380:	91 81       	ldd	r25, Z+1	; 0x01
    4382:	86 30       	cpi	r24, 0x06	; 6
    4384:	91 05       	cpc	r25, r1
    4386:	0c f4       	brge	.+2      	; 0x438a <display_void_timeclock+0x848>
    4388:	ef cb       	rjmp	.-2082   	; 0x3b68 <display_void_timeclock+0x26>
		}
	}



}
    438a:	c8 5a       	subi	r28, 0xA8	; 168
    438c:	df 4f       	sbci	r29, 0xFF	; 255
    438e:	0f b6       	in	r0, 0x3f	; 63
    4390:	f8 94       	cli
    4392:	de bf       	out	0x3e, r29	; 62
    4394:	0f be       	out	0x3f, r0	; 63
    4396:	cd bf       	out	0x3d, r28	; 61
    4398:	cf 91       	pop	r28
    439a:	df 91       	pop	r29
    439c:	1f 91       	pop	r17
    439e:	0f 91       	pop	r16
    43a0:	08 95       	ret

000043a2 <GetSetting_Clock>:
u8 GetSetting_Clock(u8 *capy_u16PtrArray,u8 capy_SizeArray)
{
    43a2:	0f 93       	push	r16
    43a4:	1f 93       	push	r17
    43a6:	df 93       	push	r29
    43a8:	cf 93       	push	r28
    43aa:	cd b7       	in	r28, 0x3d	; 61
    43ac:	de b7       	in	r29, 0x3e	; 62
    43ae:	cb 55       	subi	r28, 0x5B	; 91
    43b0:	d0 40       	sbci	r29, 0x00	; 0
    43b2:	0f b6       	in	r0, 0x3f	; 63
    43b4:	f8 94       	cli
    43b6:	de bf       	out	0x3e, r29	; 62
    43b8:	0f be       	out	0x3f, r0	; 63
    43ba:	cd bf       	out	0x3d, r28	; 61
    43bc:	fe 01       	movw	r30, r28
    43be:	e8 5a       	subi	r30, 0xA8	; 168
    43c0:	ff 4f       	sbci	r31, 0xFF	; 255
    43c2:	91 83       	std	Z+1, r25	; 0x01
    43c4:	80 83       	st	Z, r24
    43c6:	fe 01       	movw	r30, r28
    43c8:	e6 5a       	subi	r30, 0xA6	; 166
    43ca:	ff 4f       	sbci	r31, 0xFF	; 255
    43cc:	60 83       	st	Z, r22
	u8 loc_counter=0;
    43ce:	fe 01       	movw	r30, r28
    43d0:	ea 5a       	subi	r30, 0xAA	; 170
    43d2:	ff 4f       	sbci	r31, 0xFF	; 255
    43d4:	10 82       	st	Z, r1
	u8 loc_u8pressedKey=Keypad_NotPressed;
    43d6:	fe 01       	movw	r30, r28
    43d8:	eb 5a       	subi	r30, 0xAB	; 171
    43da:	ff 4f       	sbci	r31, 0xFF	; 255
    43dc:	8f ef       	ldi	r24, 0xFF	; 255
    43de:	80 83       	st	Z, r24
	Lcd_CLR(&Lcd1);
    43e0:	82 e8       	ldi	r24, 0x82	; 130
    43e2:	90 e0       	ldi	r25, 0x00	; 0
    43e4:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <Lcd_CLR>
	Lcd_WriteString(&Lcd1,EnterHours);
    43e8:	82 e8       	ldi	r24, 0x82	; 130
    43ea:	90 e0       	ldi	r25, 0x00	; 0
    43ec:	20 ea       	ldi	r18, 0xA0	; 160
    43ee:	30 e0       	ldi	r19, 0x00	; 0
    43f0:	b9 01       	movw	r22, r18
    43f2:	0e 94 fe 19 	call	0x33fc	; 0x33fc <Lcd_WriteString>
    43f6:	fe 01       	movw	r30, r28
    43f8:	ef 5a       	subi	r30, 0xAF	; 175
    43fa:	ff 4f       	sbci	r31, 0xFF	; 255
    43fc:	80 e0       	ldi	r24, 0x00	; 0
    43fe:	90 e0       	ldi	r25, 0x00	; 0
    4400:	a8 ec       	ldi	r26, 0xC8	; 200
    4402:	b2 e4       	ldi	r27, 0x42	; 66
    4404:	80 83       	st	Z, r24
    4406:	91 83       	std	Z+1, r25	; 0x01
    4408:	a2 83       	std	Z+2, r26	; 0x02
    440a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    440c:	8e 01       	movw	r16, r28
    440e:	03 5b       	subi	r16, 0xB3	; 179
    4410:	1f 4f       	sbci	r17, 0xFF	; 255
    4412:	fe 01       	movw	r30, r28
    4414:	ef 5a       	subi	r30, 0xAF	; 175
    4416:	ff 4f       	sbci	r31, 0xFF	; 255
    4418:	60 81       	ld	r22, Z
    441a:	71 81       	ldd	r23, Z+1	; 0x01
    441c:	82 81       	ldd	r24, Z+2	; 0x02
    441e:	93 81       	ldd	r25, Z+3	; 0x03
    4420:	20 e0       	ldi	r18, 0x00	; 0
    4422:	30 e0       	ldi	r19, 0x00	; 0
    4424:	4a ef       	ldi	r20, 0xFA	; 250
    4426:	54 e4       	ldi	r21, 0x44	; 68
    4428:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    442c:	dc 01       	movw	r26, r24
    442e:	cb 01       	movw	r24, r22
    4430:	f8 01       	movw	r30, r16
    4432:	80 83       	st	Z, r24
    4434:	91 83       	std	Z+1, r25	; 0x01
    4436:	a2 83       	std	Z+2, r26	; 0x02
    4438:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    443a:	fe 01       	movw	r30, r28
    443c:	e3 5b       	subi	r30, 0xB3	; 179
    443e:	ff 4f       	sbci	r31, 0xFF	; 255
    4440:	60 81       	ld	r22, Z
    4442:	71 81       	ldd	r23, Z+1	; 0x01
    4444:	82 81       	ldd	r24, Z+2	; 0x02
    4446:	93 81       	ldd	r25, Z+3	; 0x03
    4448:	20 e0       	ldi	r18, 0x00	; 0
    444a:	30 e0       	ldi	r19, 0x00	; 0
    444c:	40 e8       	ldi	r20, 0x80	; 128
    444e:	5f e3       	ldi	r21, 0x3F	; 63
    4450:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4454:	88 23       	and	r24, r24
    4456:	44 f4       	brge	.+16     	; 0x4468 <GetSetting_Clock+0xc6>
		__ticks = 1;
    4458:	fe 01       	movw	r30, r28
    445a:	e5 5b       	subi	r30, 0xB5	; 181
    445c:	ff 4f       	sbci	r31, 0xFF	; 255
    445e:	81 e0       	ldi	r24, 0x01	; 1
    4460:	90 e0       	ldi	r25, 0x00	; 0
    4462:	91 83       	std	Z+1, r25	; 0x01
    4464:	80 83       	st	Z, r24
    4466:	64 c0       	rjmp	.+200    	; 0x4530 <GetSetting_Clock+0x18e>
	else if (__tmp > 65535)
    4468:	fe 01       	movw	r30, r28
    446a:	e3 5b       	subi	r30, 0xB3	; 179
    446c:	ff 4f       	sbci	r31, 0xFF	; 255
    446e:	60 81       	ld	r22, Z
    4470:	71 81       	ldd	r23, Z+1	; 0x01
    4472:	82 81       	ldd	r24, Z+2	; 0x02
    4474:	93 81       	ldd	r25, Z+3	; 0x03
    4476:	20 e0       	ldi	r18, 0x00	; 0
    4478:	3f ef       	ldi	r19, 0xFF	; 255
    447a:	4f e7       	ldi	r20, 0x7F	; 127
    447c:	57 e4       	ldi	r21, 0x47	; 71
    447e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4482:	18 16       	cp	r1, r24
    4484:	0c f0       	brlt	.+2      	; 0x4488 <GetSetting_Clock+0xe6>
    4486:	43 c0       	rjmp	.+134    	; 0x450e <GetSetting_Clock+0x16c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4488:	fe 01       	movw	r30, r28
    448a:	ef 5a       	subi	r30, 0xAF	; 175
    448c:	ff 4f       	sbci	r31, 0xFF	; 255
    448e:	60 81       	ld	r22, Z
    4490:	71 81       	ldd	r23, Z+1	; 0x01
    4492:	82 81       	ldd	r24, Z+2	; 0x02
    4494:	93 81       	ldd	r25, Z+3	; 0x03
    4496:	20 e0       	ldi	r18, 0x00	; 0
    4498:	30 e0       	ldi	r19, 0x00	; 0
    449a:	40 e2       	ldi	r20, 0x20	; 32
    449c:	51 e4       	ldi	r21, 0x41	; 65
    449e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    44a2:	dc 01       	movw	r26, r24
    44a4:	cb 01       	movw	r24, r22
    44a6:	8e 01       	movw	r16, r28
    44a8:	05 5b       	subi	r16, 0xB5	; 181
    44aa:	1f 4f       	sbci	r17, 0xFF	; 255
    44ac:	bc 01       	movw	r22, r24
    44ae:	cd 01       	movw	r24, r26
    44b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    44b4:	dc 01       	movw	r26, r24
    44b6:	cb 01       	movw	r24, r22
    44b8:	f8 01       	movw	r30, r16
    44ba:	91 83       	std	Z+1, r25	; 0x01
    44bc:	80 83       	st	Z, r24
    44be:	1f c0       	rjmp	.+62     	; 0x44fe <GetSetting_Clock+0x15c>
    44c0:	fe 01       	movw	r30, r28
    44c2:	e7 5b       	subi	r30, 0xB7	; 183
    44c4:	ff 4f       	sbci	r31, 0xFF	; 255
    44c6:	88 ec       	ldi	r24, 0xC8	; 200
    44c8:	90 e0       	ldi	r25, 0x00	; 0
    44ca:	91 83       	std	Z+1, r25	; 0x01
    44cc:	80 83       	st	Z, r24
    44ce:	fe 01       	movw	r30, r28
    44d0:	e7 5b       	subi	r30, 0xB7	; 183
    44d2:	ff 4f       	sbci	r31, 0xFF	; 255
    44d4:	80 81       	ld	r24, Z
    44d6:	91 81       	ldd	r25, Z+1	; 0x01
    44d8:	01 97       	sbiw	r24, 0x01	; 1
    44da:	f1 f7       	brne	.-4      	; 0x44d8 <GetSetting_Clock+0x136>
    44dc:	fe 01       	movw	r30, r28
    44de:	e7 5b       	subi	r30, 0xB7	; 183
    44e0:	ff 4f       	sbci	r31, 0xFF	; 255
    44e2:	91 83       	std	Z+1, r25	; 0x01
    44e4:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    44e6:	de 01       	movw	r26, r28
    44e8:	a5 5b       	subi	r26, 0xB5	; 181
    44ea:	bf 4f       	sbci	r27, 0xFF	; 255
    44ec:	fe 01       	movw	r30, r28
    44ee:	e5 5b       	subi	r30, 0xB5	; 181
    44f0:	ff 4f       	sbci	r31, 0xFF	; 255
    44f2:	80 81       	ld	r24, Z
    44f4:	91 81       	ldd	r25, Z+1	; 0x01
    44f6:	01 97       	sbiw	r24, 0x01	; 1
    44f8:	11 96       	adiw	r26, 0x01	; 1
    44fa:	9c 93       	st	X, r25
    44fc:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    44fe:	fe 01       	movw	r30, r28
    4500:	e5 5b       	subi	r30, 0xB5	; 181
    4502:	ff 4f       	sbci	r31, 0xFF	; 255
    4504:	80 81       	ld	r24, Z
    4506:	91 81       	ldd	r25, Z+1	; 0x01
    4508:	00 97       	sbiw	r24, 0x00	; 0
    450a:	d1 f6       	brne	.-76     	; 0x44c0 <GetSetting_Clock+0x11e>
    450c:	27 c3       	rjmp	.+1614   	; 0x4b5c <GetSetting_Clock+0x7ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    450e:	8e 01       	movw	r16, r28
    4510:	05 5b       	subi	r16, 0xB5	; 181
    4512:	1f 4f       	sbci	r17, 0xFF	; 255
    4514:	fe 01       	movw	r30, r28
    4516:	e3 5b       	subi	r30, 0xB3	; 179
    4518:	ff 4f       	sbci	r31, 0xFF	; 255
    451a:	60 81       	ld	r22, Z
    451c:	71 81       	ldd	r23, Z+1	; 0x01
    451e:	82 81       	ldd	r24, Z+2	; 0x02
    4520:	93 81       	ldd	r25, Z+3	; 0x03
    4522:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4526:	dc 01       	movw	r26, r24
    4528:	cb 01       	movw	r24, r22
    452a:	f8 01       	movw	r30, r16
    452c:	91 83       	std	Z+1, r25	; 0x01
    452e:	80 83       	st	Z, r24
    4530:	de 01       	movw	r26, r28
    4532:	a9 5b       	subi	r26, 0xB9	; 185
    4534:	bf 4f       	sbci	r27, 0xFF	; 255
    4536:	fe 01       	movw	r30, r28
    4538:	e5 5b       	subi	r30, 0xB5	; 181
    453a:	ff 4f       	sbci	r31, 0xFF	; 255
    453c:	80 81       	ld	r24, Z
    453e:	91 81       	ldd	r25, Z+1	; 0x01
    4540:	11 96       	adiw	r26, 0x01	; 1
    4542:	9c 93       	st	X, r25
    4544:	8e 93       	st	-X, r24
    4546:	fe 01       	movw	r30, r28
    4548:	e9 5b       	subi	r30, 0xB9	; 185
    454a:	ff 4f       	sbci	r31, 0xFF	; 255
    454c:	80 81       	ld	r24, Z
    454e:	91 81       	ldd	r25, Z+1	; 0x01
    4550:	01 97       	sbiw	r24, 0x01	; 1
    4552:	f1 f7       	brne	.-4      	; 0x4550 <GetSetting_Clock+0x1ae>
    4554:	fe 01       	movw	r30, r28
    4556:	e9 5b       	subi	r30, 0xB9	; 185
    4558:	ff 4f       	sbci	r31, 0xFF	; 255
    455a:	91 83       	std	Z+1, r25	; 0x01
    455c:	80 83       	st	Z, r24
    455e:	fe c2       	rjmp	.+1532   	; 0x4b5c <GetSetting_Clock+0x7ba>
	_delay_ms(100);
	while(loc_counter <=capy_SizeArray)
	{   /*recived clock from user */
		do{
			loc_u8pressedKey=Keypad_u8GetPressedKey(&Keypad1);
    4560:	87 e8       	ldi	r24, 0x87	; 135
    4562:	90 e0       	ldi	r25, 0x00	; 0
    4564:	0e 94 e6 1a 	call	0x35cc	; 0x35cc <Keypad_u8GetPressedKey>
    4568:	fe 01       	movw	r30, r28
    456a:	eb 5a       	subi	r30, 0xAB	; 171
    456c:	ff 4f       	sbci	r31, 0xFF	; 255
    456e:	80 83       	st	Z, r24
		}while (loc_u8pressedKey==Keypad_NotPressed);
    4570:	fe 01       	movw	r30, r28
    4572:	eb 5a       	subi	r30, 0xAB	; 171
    4574:	ff 4f       	sbci	r31, 0xFF	; 255
    4576:	80 81       	ld	r24, Z
    4578:	8f 3f       	cpi	r24, 0xFF	; 255
    457a:	91 f3       	breq	.-28     	; 0x4560 <GetSetting_Clock+0x1be>
		if((loc_u8pressedKey!=Keypad_NotPressed) && (loc_u8pressedKey!='c'))
    457c:	fe 01       	movw	r30, r28
    457e:	eb 5a       	subi	r30, 0xAB	; 171
    4580:	ff 4f       	sbci	r31, 0xFF	; 255
    4582:	80 81       	ld	r24, Z
    4584:	8f 3f       	cpi	r24, 0xFF	; 255
    4586:	09 f4       	brne	.+2      	; 0x458a <GetSetting_Clock+0x1e8>
    4588:	ba c0       	rjmp	.+372    	; 0x46fe <GetSetting_Clock+0x35c>
    458a:	fe 01       	movw	r30, r28
    458c:	eb 5a       	subi	r30, 0xAB	; 171
    458e:	ff 4f       	sbci	r31, 0xFF	; 255
    4590:	80 81       	ld	r24, Z
    4592:	83 36       	cpi	r24, 0x63	; 99
    4594:	09 f4       	brne	.+2      	; 0x4598 <GetSetting_Clock+0x1f6>
    4596:	b3 c0       	rjmp	.+358    	; 0x46fe <GetSetting_Clock+0x35c>
		{
			capy_u16PtrArray[loc_counter]=loc_u8pressedKey;
    4598:	fe 01       	movw	r30, r28
    459a:	ea 5a       	subi	r30, 0xAA	; 170
    459c:	ff 4f       	sbci	r31, 0xFF	; 255
    459e:	80 81       	ld	r24, Z
    45a0:	28 2f       	mov	r18, r24
    45a2:	30 e0       	ldi	r19, 0x00	; 0
    45a4:	fe 01       	movw	r30, r28
    45a6:	e8 5a       	subi	r30, 0xA8	; 168
    45a8:	ff 4f       	sbci	r31, 0xFF	; 255
    45aa:	80 81       	ld	r24, Z
    45ac:	91 81       	ldd	r25, Z+1	; 0x01
    45ae:	dc 01       	movw	r26, r24
    45b0:	a2 0f       	add	r26, r18
    45b2:	b3 1f       	adc	r27, r19
    45b4:	fe 01       	movw	r30, r28
    45b6:	eb 5a       	subi	r30, 0xAB	; 171
    45b8:	ff 4f       	sbci	r31, 0xFF	; 255
    45ba:	80 81       	ld	r24, Z
    45bc:	8c 93       	st	X, r24
			u8 letter = capy_u16PtrArray[loc_counter];
    45be:	fe 01       	movw	r30, r28
    45c0:	ea 5a       	subi	r30, 0xAA	; 170
    45c2:	ff 4f       	sbci	r31, 0xFF	; 255
    45c4:	80 81       	ld	r24, Z
    45c6:	28 2f       	mov	r18, r24
    45c8:	30 e0       	ldi	r19, 0x00	; 0
    45ca:	fe 01       	movw	r30, r28
    45cc:	e8 5a       	subi	r30, 0xA8	; 168
    45ce:	ff 4f       	sbci	r31, 0xFF	; 255
    45d0:	80 81       	ld	r24, Z
    45d2:	91 81       	ldd	r25, Z+1	; 0x01
    45d4:	fc 01       	movw	r30, r24
    45d6:	e2 0f       	add	r30, r18
    45d8:	f3 1f       	adc	r31, r19
    45da:	80 81       	ld	r24, Z
    45dc:	fe 01       	movw	r30, r28
    45de:	e9 5a       	subi	r30, 0xA9	; 169
    45e0:	ff 4f       	sbci	r31, 0xFF	; 255
    45e2:	80 83       	st	Z, r24
			Lcd_WriteLetter(&Lcd1,&letter);
    45e4:	82 e8       	ldi	r24, 0x82	; 130
    45e6:	90 e0       	ldi	r25, 0x00	; 0
    45e8:	9e 01       	movw	r18, r28
    45ea:	29 5a       	subi	r18, 0xA9	; 169
    45ec:	3f 4f       	sbci	r19, 0xFF	; 255
    45ee:	b9 01       	movw	r22, r18
    45f0:	0e 94 e5 19 	call	0x33ca	; 0x33ca <Lcd_WriteLetter>
    45f4:	fe 01       	movw	r30, r28
    45f6:	ed 5b       	subi	r30, 0xBD	; 189
    45f8:	ff 4f       	sbci	r31, 0xFF	; 255
    45fa:	80 e0       	ldi	r24, 0x00	; 0
    45fc:	90 e0       	ldi	r25, 0x00	; 0
    45fe:	a8 ec       	ldi	r26, 0xC8	; 200
    4600:	b2 e4       	ldi	r27, 0x42	; 66
    4602:	80 83       	st	Z, r24
    4604:	91 83       	std	Z+1, r25	; 0x01
    4606:	a2 83       	std	Z+2, r26	; 0x02
    4608:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    460a:	8e 01       	movw	r16, r28
    460c:	01 5c       	subi	r16, 0xC1	; 193
    460e:	1f 4f       	sbci	r17, 0xFF	; 255
    4610:	fe 01       	movw	r30, r28
    4612:	ed 5b       	subi	r30, 0xBD	; 189
    4614:	ff 4f       	sbci	r31, 0xFF	; 255
    4616:	60 81       	ld	r22, Z
    4618:	71 81       	ldd	r23, Z+1	; 0x01
    461a:	82 81       	ldd	r24, Z+2	; 0x02
    461c:	93 81       	ldd	r25, Z+3	; 0x03
    461e:	20 e0       	ldi	r18, 0x00	; 0
    4620:	30 e0       	ldi	r19, 0x00	; 0
    4622:	4a ef       	ldi	r20, 0xFA	; 250
    4624:	54 e4       	ldi	r21, 0x44	; 68
    4626:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    462a:	dc 01       	movw	r26, r24
    462c:	cb 01       	movw	r24, r22
    462e:	f8 01       	movw	r30, r16
    4630:	80 83       	st	Z, r24
    4632:	91 83       	std	Z+1, r25	; 0x01
    4634:	a2 83       	std	Z+2, r26	; 0x02
    4636:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4638:	fe 01       	movw	r30, r28
    463a:	ff 96       	adiw	r30, 0x3f	; 63
    463c:	60 81       	ld	r22, Z
    463e:	71 81       	ldd	r23, Z+1	; 0x01
    4640:	82 81       	ldd	r24, Z+2	; 0x02
    4642:	93 81       	ldd	r25, Z+3	; 0x03
    4644:	20 e0       	ldi	r18, 0x00	; 0
    4646:	30 e0       	ldi	r19, 0x00	; 0
    4648:	40 e8       	ldi	r20, 0x80	; 128
    464a:	5f e3       	ldi	r21, 0x3F	; 63
    464c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4650:	88 23       	and	r24, r24
    4652:	2c f4       	brge	.+10     	; 0x465e <GetSetting_Clock+0x2bc>
		__ticks = 1;
    4654:	81 e0       	ldi	r24, 0x01	; 1
    4656:	90 e0       	ldi	r25, 0x00	; 0
    4658:	9e af       	std	Y+62, r25	; 0x3e
    465a:	8d af       	std	Y+61, r24	; 0x3d
    465c:	46 c0       	rjmp	.+140    	; 0x46ea <GetSetting_Clock+0x348>
	else if (__tmp > 65535)
    465e:	fe 01       	movw	r30, r28
    4660:	ff 96       	adiw	r30, 0x3f	; 63
    4662:	60 81       	ld	r22, Z
    4664:	71 81       	ldd	r23, Z+1	; 0x01
    4666:	82 81       	ldd	r24, Z+2	; 0x02
    4668:	93 81       	ldd	r25, Z+3	; 0x03
    466a:	20 e0       	ldi	r18, 0x00	; 0
    466c:	3f ef       	ldi	r19, 0xFF	; 255
    466e:	4f e7       	ldi	r20, 0x7F	; 127
    4670:	57 e4       	ldi	r21, 0x47	; 71
    4672:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4676:	18 16       	cp	r1, r24
    4678:	64 f5       	brge	.+88     	; 0x46d2 <GetSetting_Clock+0x330>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    467a:	fe 01       	movw	r30, r28
    467c:	ed 5b       	subi	r30, 0xBD	; 189
    467e:	ff 4f       	sbci	r31, 0xFF	; 255
    4680:	60 81       	ld	r22, Z
    4682:	71 81       	ldd	r23, Z+1	; 0x01
    4684:	82 81       	ldd	r24, Z+2	; 0x02
    4686:	93 81       	ldd	r25, Z+3	; 0x03
    4688:	20 e0       	ldi	r18, 0x00	; 0
    468a:	30 e0       	ldi	r19, 0x00	; 0
    468c:	40 e2       	ldi	r20, 0x20	; 32
    468e:	51 e4       	ldi	r21, 0x41	; 65
    4690:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4694:	dc 01       	movw	r26, r24
    4696:	cb 01       	movw	r24, r22
    4698:	bc 01       	movw	r22, r24
    469a:	cd 01       	movw	r24, r26
    469c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    46a0:	dc 01       	movw	r26, r24
    46a2:	cb 01       	movw	r24, r22
    46a4:	9e af       	std	Y+62, r25	; 0x3e
    46a6:	8d af       	std	Y+61, r24	; 0x3d
    46a8:	0f c0       	rjmp	.+30     	; 0x46c8 <GetSetting_Clock+0x326>
    46aa:	88 ec       	ldi	r24, 0xC8	; 200
    46ac:	90 e0       	ldi	r25, 0x00	; 0
    46ae:	9c af       	std	Y+60, r25	; 0x3c
    46b0:	8b af       	std	Y+59, r24	; 0x3b
    46b2:	8b ad       	ldd	r24, Y+59	; 0x3b
    46b4:	9c ad       	ldd	r25, Y+60	; 0x3c
    46b6:	01 97       	sbiw	r24, 0x01	; 1
    46b8:	f1 f7       	brne	.-4      	; 0x46b6 <GetSetting_Clock+0x314>
    46ba:	9c af       	std	Y+60, r25	; 0x3c
    46bc:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    46be:	8d ad       	ldd	r24, Y+61	; 0x3d
    46c0:	9e ad       	ldd	r25, Y+62	; 0x3e
    46c2:	01 97       	sbiw	r24, 0x01	; 1
    46c4:	9e af       	std	Y+62, r25	; 0x3e
    46c6:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    46c8:	8d ad       	ldd	r24, Y+61	; 0x3d
    46ca:	9e ad       	ldd	r25, Y+62	; 0x3e
    46cc:	00 97       	sbiw	r24, 0x00	; 0
    46ce:	69 f7       	brne	.-38     	; 0x46aa <GetSetting_Clock+0x308>
    46d0:	16 c0       	rjmp	.+44     	; 0x46fe <GetSetting_Clock+0x35c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    46d2:	fe 01       	movw	r30, r28
    46d4:	ff 96       	adiw	r30, 0x3f	; 63
    46d6:	60 81       	ld	r22, Z
    46d8:	71 81       	ldd	r23, Z+1	; 0x01
    46da:	82 81       	ldd	r24, Z+2	; 0x02
    46dc:	93 81       	ldd	r25, Z+3	; 0x03
    46de:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    46e2:	dc 01       	movw	r26, r24
    46e4:	cb 01       	movw	r24, r22
    46e6:	9e af       	std	Y+62, r25	; 0x3e
    46e8:	8d af       	std	Y+61, r24	; 0x3d
    46ea:	8d ad       	ldd	r24, Y+61	; 0x3d
    46ec:	9e ad       	ldd	r25, Y+62	; 0x3e
    46ee:	9a af       	std	Y+58, r25	; 0x3a
    46f0:	89 af       	std	Y+57, r24	; 0x39
    46f2:	89 ad       	ldd	r24, Y+57	; 0x39
    46f4:	9a ad       	ldd	r25, Y+58	; 0x3a
    46f6:	01 97       	sbiw	r24, 0x01	; 1
    46f8:	f1 f7       	brne	.-4      	; 0x46f6 <GetSetting_Clock+0x354>
    46fa:	9a af       	std	Y+58, r25	; 0x3a
    46fc:	89 af       	std	Y+57, r24	; 0x39
			_delay_ms(100);
		}
		if(loc_counter==1)
    46fe:	fe 01       	movw	r30, r28
    4700:	ea 5a       	subi	r30, 0xAA	; 170
    4702:	ff 4f       	sbci	r31, 0xFF	; 255
    4704:	80 81       	ld	r24, Z
    4706:	81 30       	cpi	r24, 0x01	; 1
    4708:	09 f0       	breq	.+2      	; 0x470c <GetSetting_Clock+0x36a>
    470a:	7d c0       	rjmp	.+250    	; 0x4806 <GetSetting_Clock+0x464>
		{
			Lcd_CLR(&Lcd1);
    470c:	82 e8       	ldi	r24, 0x82	; 130
    470e:	90 e0       	ldi	r25, 0x00	; 0
    4710:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <Lcd_CLR>
			Lcd_WriteString(&Lcd1,EnterMin);
    4714:	82 e8       	ldi	r24, 0x82	; 130
    4716:	90 e0       	ldi	r25, 0x00	; 0
    4718:	2e ea       	ldi	r18, 0xAE	; 174
    471a:	30 e0       	ldi	r19, 0x00	; 0
    471c:	b9 01       	movw	r22, r18
    471e:	0e 94 fe 19 	call	0x33fc	; 0x33fc <Lcd_WriteString>
    4722:	80 e0       	ldi	r24, 0x00	; 0
    4724:	90 e0       	ldi	r25, 0x00	; 0
    4726:	a8 ec       	ldi	r26, 0xC8	; 200
    4728:	b2 e4       	ldi	r27, 0x42	; 66
    472a:	8d ab       	std	Y+53, r24	; 0x35
    472c:	9e ab       	std	Y+54, r25	; 0x36
    472e:	af ab       	std	Y+55, r26	; 0x37
    4730:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4732:	6d a9       	ldd	r22, Y+53	; 0x35
    4734:	7e a9       	ldd	r23, Y+54	; 0x36
    4736:	8f a9       	ldd	r24, Y+55	; 0x37
    4738:	98 ad       	ldd	r25, Y+56	; 0x38
    473a:	20 e0       	ldi	r18, 0x00	; 0
    473c:	30 e0       	ldi	r19, 0x00	; 0
    473e:	4a ef       	ldi	r20, 0xFA	; 250
    4740:	54 e4       	ldi	r21, 0x44	; 68
    4742:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4746:	dc 01       	movw	r26, r24
    4748:	cb 01       	movw	r24, r22
    474a:	89 ab       	std	Y+49, r24	; 0x31
    474c:	9a ab       	std	Y+50, r25	; 0x32
    474e:	ab ab       	std	Y+51, r26	; 0x33
    4750:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    4752:	69 a9       	ldd	r22, Y+49	; 0x31
    4754:	7a a9       	ldd	r23, Y+50	; 0x32
    4756:	8b a9       	ldd	r24, Y+51	; 0x33
    4758:	9c a9       	ldd	r25, Y+52	; 0x34
    475a:	20 e0       	ldi	r18, 0x00	; 0
    475c:	30 e0       	ldi	r19, 0x00	; 0
    475e:	40 e8       	ldi	r20, 0x80	; 128
    4760:	5f e3       	ldi	r21, 0x3F	; 63
    4762:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4766:	88 23       	and	r24, r24
    4768:	2c f4       	brge	.+10     	; 0x4774 <GetSetting_Clock+0x3d2>
		__ticks = 1;
    476a:	81 e0       	ldi	r24, 0x01	; 1
    476c:	90 e0       	ldi	r25, 0x00	; 0
    476e:	98 ab       	std	Y+48, r25	; 0x30
    4770:	8f a7       	std	Y+47, r24	; 0x2f
    4772:	3f c0       	rjmp	.+126    	; 0x47f2 <GetSetting_Clock+0x450>
	else if (__tmp > 65535)
    4774:	69 a9       	ldd	r22, Y+49	; 0x31
    4776:	7a a9       	ldd	r23, Y+50	; 0x32
    4778:	8b a9       	ldd	r24, Y+51	; 0x33
    477a:	9c a9       	ldd	r25, Y+52	; 0x34
    477c:	20 e0       	ldi	r18, 0x00	; 0
    477e:	3f ef       	ldi	r19, 0xFF	; 255
    4780:	4f e7       	ldi	r20, 0x7F	; 127
    4782:	57 e4       	ldi	r21, 0x47	; 71
    4784:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4788:	18 16       	cp	r1, r24
    478a:	4c f5       	brge	.+82     	; 0x47de <GetSetting_Clock+0x43c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    478c:	6d a9       	ldd	r22, Y+53	; 0x35
    478e:	7e a9       	ldd	r23, Y+54	; 0x36
    4790:	8f a9       	ldd	r24, Y+55	; 0x37
    4792:	98 ad       	ldd	r25, Y+56	; 0x38
    4794:	20 e0       	ldi	r18, 0x00	; 0
    4796:	30 e0       	ldi	r19, 0x00	; 0
    4798:	40 e2       	ldi	r20, 0x20	; 32
    479a:	51 e4       	ldi	r21, 0x41	; 65
    479c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    47a0:	dc 01       	movw	r26, r24
    47a2:	cb 01       	movw	r24, r22
    47a4:	bc 01       	movw	r22, r24
    47a6:	cd 01       	movw	r24, r26
    47a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    47ac:	dc 01       	movw	r26, r24
    47ae:	cb 01       	movw	r24, r22
    47b0:	98 ab       	std	Y+48, r25	; 0x30
    47b2:	8f a7       	std	Y+47, r24	; 0x2f
    47b4:	0f c0       	rjmp	.+30     	; 0x47d4 <GetSetting_Clock+0x432>
    47b6:	88 ec       	ldi	r24, 0xC8	; 200
    47b8:	90 e0       	ldi	r25, 0x00	; 0
    47ba:	9e a7       	std	Y+46, r25	; 0x2e
    47bc:	8d a7       	std	Y+45, r24	; 0x2d
    47be:	8d a5       	ldd	r24, Y+45	; 0x2d
    47c0:	9e a5       	ldd	r25, Y+46	; 0x2e
    47c2:	01 97       	sbiw	r24, 0x01	; 1
    47c4:	f1 f7       	brne	.-4      	; 0x47c2 <GetSetting_Clock+0x420>
    47c6:	9e a7       	std	Y+46, r25	; 0x2e
    47c8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    47ca:	8f a5       	ldd	r24, Y+47	; 0x2f
    47cc:	98 a9       	ldd	r25, Y+48	; 0x30
    47ce:	01 97       	sbiw	r24, 0x01	; 1
    47d0:	98 ab       	std	Y+48, r25	; 0x30
    47d2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    47d4:	8f a5       	ldd	r24, Y+47	; 0x2f
    47d6:	98 a9       	ldd	r25, Y+48	; 0x30
    47d8:	00 97       	sbiw	r24, 0x00	; 0
    47da:	69 f7       	brne	.-38     	; 0x47b6 <GetSetting_Clock+0x414>
    47dc:	14 c0       	rjmp	.+40     	; 0x4806 <GetSetting_Clock+0x464>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    47de:	69 a9       	ldd	r22, Y+49	; 0x31
    47e0:	7a a9       	ldd	r23, Y+50	; 0x32
    47e2:	8b a9       	ldd	r24, Y+51	; 0x33
    47e4:	9c a9       	ldd	r25, Y+52	; 0x34
    47e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    47ea:	dc 01       	movw	r26, r24
    47ec:	cb 01       	movw	r24, r22
    47ee:	98 ab       	std	Y+48, r25	; 0x30
    47f0:	8f a7       	std	Y+47, r24	; 0x2f
    47f2:	8f a5       	ldd	r24, Y+47	; 0x2f
    47f4:	98 a9       	ldd	r25, Y+48	; 0x30
    47f6:	9c a7       	std	Y+44, r25	; 0x2c
    47f8:	8b a7       	std	Y+43, r24	; 0x2b
    47fa:	8b a5       	ldd	r24, Y+43	; 0x2b
    47fc:	9c a5       	ldd	r25, Y+44	; 0x2c
    47fe:	01 97       	sbiw	r24, 0x01	; 1
    4800:	f1 f7       	brne	.-4      	; 0x47fe <GetSetting_Clock+0x45c>
    4802:	9c a7       	std	Y+44, r25	; 0x2c
    4804:	8b a7       	std	Y+43, r24	; 0x2b
			_delay_ms(100);
		}
		if(loc_counter==3)
    4806:	fe 01       	movw	r30, r28
    4808:	ea 5a       	subi	r30, 0xAA	; 170
    480a:	ff 4f       	sbci	r31, 0xFF	; 255
    480c:	80 81       	ld	r24, Z
    480e:	83 30       	cpi	r24, 0x03	; 3
    4810:	09 f0       	breq	.+2      	; 0x4814 <GetSetting_Clock+0x472>
    4812:	7d c0       	rjmp	.+250    	; 0x490e <GetSetting_Clock+0x56c>
		{
			Lcd_CLR(&Lcd1);
    4814:	82 e8       	ldi	r24, 0x82	; 130
    4816:	90 e0       	ldi	r25, 0x00	; 0
    4818:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <Lcd_CLR>
			Lcd_WriteString(&Lcd1,EnterSec);
    481c:	82 e8       	ldi	r24, 0x82	; 130
    481e:	90 e0       	ldi	r25, 0x00	; 0
    4820:	2a eb       	ldi	r18, 0xBA	; 186
    4822:	30 e0       	ldi	r19, 0x00	; 0
    4824:	b9 01       	movw	r22, r18
    4826:	0e 94 fe 19 	call	0x33fc	; 0x33fc <Lcd_WriteString>
    482a:	80 e0       	ldi	r24, 0x00	; 0
    482c:	90 e0       	ldi	r25, 0x00	; 0
    482e:	a8 ec       	ldi	r26, 0xC8	; 200
    4830:	b2 e4       	ldi	r27, 0x42	; 66
    4832:	8f a3       	std	Y+39, r24	; 0x27
    4834:	98 a7       	std	Y+40, r25	; 0x28
    4836:	a9 a7       	std	Y+41, r26	; 0x29
    4838:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    483a:	6f a1       	ldd	r22, Y+39	; 0x27
    483c:	78 a5       	ldd	r23, Y+40	; 0x28
    483e:	89 a5       	ldd	r24, Y+41	; 0x29
    4840:	9a a5       	ldd	r25, Y+42	; 0x2a
    4842:	20 e0       	ldi	r18, 0x00	; 0
    4844:	30 e0       	ldi	r19, 0x00	; 0
    4846:	4a ef       	ldi	r20, 0xFA	; 250
    4848:	54 e4       	ldi	r21, 0x44	; 68
    484a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    484e:	dc 01       	movw	r26, r24
    4850:	cb 01       	movw	r24, r22
    4852:	8b a3       	std	Y+35, r24	; 0x23
    4854:	9c a3       	std	Y+36, r25	; 0x24
    4856:	ad a3       	std	Y+37, r26	; 0x25
    4858:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    485a:	6b a1       	ldd	r22, Y+35	; 0x23
    485c:	7c a1       	ldd	r23, Y+36	; 0x24
    485e:	8d a1       	ldd	r24, Y+37	; 0x25
    4860:	9e a1       	ldd	r25, Y+38	; 0x26
    4862:	20 e0       	ldi	r18, 0x00	; 0
    4864:	30 e0       	ldi	r19, 0x00	; 0
    4866:	40 e8       	ldi	r20, 0x80	; 128
    4868:	5f e3       	ldi	r21, 0x3F	; 63
    486a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    486e:	88 23       	and	r24, r24
    4870:	2c f4       	brge	.+10     	; 0x487c <GetSetting_Clock+0x4da>
		__ticks = 1;
    4872:	81 e0       	ldi	r24, 0x01	; 1
    4874:	90 e0       	ldi	r25, 0x00	; 0
    4876:	9a a3       	std	Y+34, r25	; 0x22
    4878:	89 a3       	std	Y+33, r24	; 0x21
    487a:	3f c0       	rjmp	.+126    	; 0x48fa <GetSetting_Clock+0x558>
	else if (__tmp > 65535)
    487c:	6b a1       	ldd	r22, Y+35	; 0x23
    487e:	7c a1       	ldd	r23, Y+36	; 0x24
    4880:	8d a1       	ldd	r24, Y+37	; 0x25
    4882:	9e a1       	ldd	r25, Y+38	; 0x26
    4884:	20 e0       	ldi	r18, 0x00	; 0
    4886:	3f ef       	ldi	r19, 0xFF	; 255
    4888:	4f e7       	ldi	r20, 0x7F	; 127
    488a:	57 e4       	ldi	r21, 0x47	; 71
    488c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4890:	18 16       	cp	r1, r24
    4892:	4c f5       	brge	.+82     	; 0x48e6 <GetSetting_Clock+0x544>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4894:	6f a1       	ldd	r22, Y+39	; 0x27
    4896:	78 a5       	ldd	r23, Y+40	; 0x28
    4898:	89 a5       	ldd	r24, Y+41	; 0x29
    489a:	9a a5       	ldd	r25, Y+42	; 0x2a
    489c:	20 e0       	ldi	r18, 0x00	; 0
    489e:	30 e0       	ldi	r19, 0x00	; 0
    48a0:	40 e2       	ldi	r20, 0x20	; 32
    48a2:	51 e4       	ldi	r21, 0x41	; 65
    48a4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    48a8:	dc 01       	movw	r26, r24
    48aa:	cb 01       	movw	r24, r22
    48ac:	bc 01       	movw	r22, r24
    48ae:	cd 01       	movw	r24, r26
    48b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    48b4:	dc 01       	movw	r26, r24
    48b6:	cb 01       	movw	r24, r22
    48b8:	9a a3       	std	Y+34, r25	; 0x22
    48ba:	89 a3       	std	Y+33, r24	; 0x21
    48bc:	0f c0       	rjmp	.+30     	; 0x48dc <GetSetting_Clock+0x53a>
    48be:	88 ec       	ldi	r24, 0xC8	; 200
    48c0:	90 e0       	ldi	r25, 0x00	; 0
    48c2:	98 a3       	std	Y+32, r25	; 0x20
    48c4:	8f 8f       	std	Y+31, r24	; 0x1f
    48c6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    48c8:	98 a1       	ldd	r25, Y+32	; 0x20
    48ca:	01 97       	sbiw	r24, 0x01	; 1
    48cc:	f1 f7       	brne	.-4      	; 0x48ca <GetSetting_Clock+0x528>
    48ce:	98 a3       	std	Y+32, r25	; 0x20
    48d0:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    48d2:	89 a1       	ldd	r24, Y+33	; 0x21
    48d4:	9a a1       	ldd	r25, Y+34	; 0x22
    48d6:	01 97       	sbiw	r24, 0x01	; 1
    48d8:	9a a3       	std	Y+34, r25	; 0x22
    48da:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    48dc:	89 a1       	ldd	r24, Y+33	; 0x21
    48de:	9a a1       	ldd	r25, Y+34	; 0x22
    48e0:	00 97       	sbiw	r24, 0x00	; 0
    48e2:	69 f7       	brne	.-38     	; 0x48be <GetSetting_Clock+0x51c>
    48e4:	14 c0       	rjmp	.+40     	; 0x490e <GetSetting_Clock+0x56c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    48e6:	6b a1       	ldd	r22, Y+35	; 0x23
    48e8:	7c a1       	ldd	r23, Y+36	; 0x24
    48ea:	8d a1       	ldd	r24, Y+37	; 0x25
    48ec:	9e a1       	ldd	r25, Y+38	; 0x26
    48ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    48f2:	dc 01       	movw	r26, r24
    48f4:	cb 01       	movw	r24, r22
    48f6:	9a a3       	std	Y+34, r25	; 0x22
    48f8:	89 a3       	std	Y+33, r24	; 0x21
    48fa:	89 a1       	ldd	r24, Y+33	; 0x21
    48fc:	9a a1       	ldd	r25, Y+34	; 0x22
    48fe:	9e 8f       	std	Y+30, r25	; 0x1e
    4900:	8d 8f       	std	Y+29, r24	; 0x1d
    4902:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4904:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4906:	01 97       	sbiw	r24, 0x01	; 1
    4908:	f1 f7       	brne	.-4      	; 0x4906 <GetSetting_Clock+0x564>
    490a:	9e 8f       	std	Y+30, r25	; 0x1e
    490c:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(100);
		}
		if(loc_counter==5)
    490e:	fe 01       	movw	r30, r28
    4910:	ea 5a       	subi	r30, 0xAA	; 170
    4912:	ff 4f       	sbci	r31, 0xFF	; 255
    4914:	80 81       	ld	r24, Z
    4916:	85 30       	cpi	r24, 0x05	; 5
    4918:	09 f0       	breq	.+2      	; 0x491c <GetSetting_Clock+0x57a>
    491a:	85 c0       	rjmp	.+266    	; 0x4a26 <GetSetting_Clock+0x684>
		{
			Lcd_CLR(&Lcd1);
    491c:	82 e8       	ldi	r24, 0x82	; 130
    491e:	90 e0       	ldi	r25, 0x00	; 0
    4920:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <Lcd_CLR>
			Lcd_WriteString(&Lcd1,ThankYou);
    4924:	82 e8       	ldi	r24, 0x82	; 130
    4926:	90 e0       	ldi	r25, 0x00	; 0
    4928:	29 ed       	ldi	r18, 0xD9	; 217
    492a:	30 e0       	ldi	r19, 0x00	; 0
    492c:	b9 01       	movw	r22, r18
    492e:	0e 94 fe 19 	call	0x33fc	; 0x33fc <Lcd_WriteString>
    4932:	80 e0       	ldi	r24, 0x00	; 0
    4934:	90 e0       	ldi	r25, 0x00	; 0
    4936:	a8 ec       	ldi	r26, 0xC8	; 200
    4938:	b2 e4       	ldi	r27, 0x42	; 66
    493a:	89 8f       	std	Y+25, r24	; 0x19
    493c:	9a 8f       	std	Y+26, r25	; 0x1a
    493e:	ab 8f       	std	Y+27, r26	; 0x1b
    4940:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4942:	69 8d       	ldd	r22, Y+25	; 0x19
    4944:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4946:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4948:	9c 8d       	ldd	r25, Y+28	; 0x1c
    494a:	20 e0       	ldi	r18, 0x00	; 0
    494c:	30 e0       	ldi	r19, 0x00	; 0
    494e:	4a ef       	ldi	r20, 0xFA	; 250
    4950:	54 e4       	ldi	r21, 0x44	; 68
    4952:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4956:	dc 01       	movw	r26, r24
    4958:	cb 01       	movw	r24, r22
    495a:	8d 8b       	std	Y+21, r24	; 0x15
    495c:	9e 8b       	std	Y+22, r25	; 0x16
    495e:	af 8b       	std	Y+23, r26	; 0x17
    4960:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4962:	6d 89       	ldd	r22, Y+21	; 0x15
    4964:	7e 89       	ldd	r23, Y+22	; 0x16
    4966:	8f 89       	ldd	r24, Y+23	; 0x17
    4968:	98 8d       	ldd	r25, Y+24	; 0x18
    496a:	20 e0       	ldi	r18, 0x00	; 0
    496c:	30 e0       	ldi	r19, 0x00	; 0
    496e:	40 e8       	ldi	r20, 0x80	; 128
    4970:	5f e3       	ldi	r21, 0x3F	; 63
    4972:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4976:	88 23       	and	r24, r24
    4978:	2c f4       	brge	.+10     	; 0x4984 <GetSetting_Clock+0x5e2>
		__ticks = 1;
    497a:	81 e0       	ldi	r24, 0x01	; 1
    497c:	90 e0       	ldi	r25, 0x00	; 0
    497e:	9c 8b       	std	Y+20, r25	; 0x14
    4980:	8b 8b       	std	Y+19, r24	; 0x13
    4982:	3f c0       	rjmp	.+126    	; 0x4a02 <GetSetting_Clock+0x660>
	else if (__tmp > 65535)
    4984:	6d 89       	ldd	r22, Y+21	; 0x15
    4986:	7e 89       	ldd	r23, Y+22	; 0x16
    4988:	8f 89       	ldd	r24, Y+23	; 0x17
    498a:	98 8d       	ldd	r25, Y+24	; 0x18
    498c:	20 e0       	ldi	r18, 0x00	; 0
    498e:	3f ef       	ldi	r19, 0xFF	; 255
    4990:	4f e7       	ldi	r20, 0x7F	; 127
    4992:	57 e4       	ldi	r21, 0x47	; 71
    4994:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4998:	18 16       	cp	r1, r24
    499a:	4c f5       	brge	.+82     	; 0x49ee <GetSetting_Clock+0x64c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    499c:	69 8d       	ldd	r22, Y+25	; 0x19
    499e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    49a0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    49a2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    49a4:	20 e0       	ldi	r18, 0x00	; 0
    49a6:	30 e0       	ldi	r19, 0x00	; 0
    49a8:	40 e2       	ldi	r20, 0x20	; 32
    49aa:	51 e4       	ldi	r21, 0x41	; 65
    49ac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    49b0:	dc 01       	movw	r26, r24
    49b2:	cb 01       	movw	r24, r22
    49b4:	bc 01       	movw	r22, r24
    49b6:	cd 01       	movw	r24, r26
    49b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    49bc:	dc 01       	movw	r26, r24
    49be:	cb 01       	movw	r24, r22
    49c0:	9c 8b       	std	Y+20, r25	; 0x14
    49c2:	8b 8b       	std	Y+19, r24	; 0x13
    49c4:	0f c0       	rjmp	.+30     	; 0x49e4 <GetSetting_Clock+0x642>
    49c6:	88 ec       	ldi	r24, 0xC8	; 200
    49c8:	90 e0       	ldi	r25, 0x00	; 0
    49ca:	9a 8b       	std	Y+18, r25	; 0x12
    49cc:	89 8b       	std	Y+17, r24	; 0x11
    49ce:	89 89       	ldd	r24, Y+17	; 0x11
    49d0:	9a 89       	ldd	r25, Y+18	; 0x12
    49d2:	01 97       	sbiw	r24, 0x01	; 1
    49d4:	f1 f7       	brne	.-4      	; 0x49d2 <GetSetting_Clock+0x630>
    49d6:	9a 8b       	std	Y+18, r25	; 0x12
    49d8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    49da:	8b 89       	ldd	r24, Y+19	; 0x13
    49dc:	9c 89       	ldd	r25, Y+20	; 0x14
    49de:	01 97       	sbiw	r24, 0x01	; 1
    49e0:	9c 8b       	std	Y+20, r25	; 0x14
    49e2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    49e4:	8b 89       	ldd	r24, Y+19	; 0x13
    49e6:	9c 89       	ldd	r25, Y+20	; 0x14
    49e8:	00 97       	sbiw	r24, 0x00	; 0
    49ea:	69 f7       	brne	.-38     	; 0x49c6 <GetSetting_Clock+0x624>
    49ec:	14 c0       	rjmp	.+40     	; 0x4a16 <GetSetting_Clock+0x674>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    49ee:	6d 89       	ldd	r22, Y+21	; 0x15
    49f0:	7e 89       	ldd	r23, Y+22	; 0x16
    49f2:	8f 89       	ldd	r24, Y+23	; 0x17
    49f4:	98 8d       	ldd	r25, Y+24	; 0x18
    49f6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    49fa:	dc 01       	movw	r26, r24
    49fc:	cb 01       	movw	r24, r22
    49fe:	9c 8b       	std	Y+20, r25	; 0x14
    4a00:	8b 8b       	std	Y+19, r24	; 0x13
    4a02:	8b 89       	ldd	r24, Y+19	; 0x13
    4a04:	9c 89       	ldd	r25, Y+20	; 0x14
    4a06:	98 8b       	std	Y+16, r25	; 0x10
    4a08:	8f 87       	std	Y+15, r24	; 0x0f
    4a0a:	8f 85       	ldd	r24, Y+15	; 0x0f
    4a0c:	98 89       	ldd	r25, Y+16	; 0x10
    4a0e:	01 97       	sbiw	r24, 0x01	; 1
    4a10:	f1 f7       	brne	.-4      	; 0x4a0e <GetSetting_Clock+0x66c>
    4a12:	98 8b       	std	Y+16, r25	; 0x10
    4a14:	8f 87       	std	Y+15, r24	; 0x0f
			_delay_ms(100);
			return 0 ;
    4a16:	80 e0       	ldi	r24, 0x00	; 0
    4a18:	6c 96       	adiw	r28, 0x1c	; 28
    4a1a:	8f af       	std	Y+63, r24	; 0x3f
    4a1c:	6c 97       	sbiw	r28, 0x1c	; 28
			break ; /* to out from while loop */
		}
		loc_counter++;

	}
}
    4a1e:	6c 96       	adiw	r28, 0x1c	; 28
    4a20:	8f ad       	ldd	r24, Y+63	; 0x3f
    4a22:	6c 97       	sbiw	r28, 0x1c	; 28
    4a24:	a6 c0       	rjmp	.+332    	; 0x4b72 <GetSetting_Clock+0x7d0>
			Lcd_CLR(&Lcd1);
			Lcd_WriteString(&Lcd1,ThankYou);
			_delay_ms(100);
			return 0 ;
		}
		if(loc_u8pressedKey=='c')
    4a26:	fe 01       	movw	r30, r28
    4a28:	eb 5a       	subi	r30, 0xAB	; 171
    4a2a:	ff 4f       	sbci	r31, 0xFF	; 255
    4a2c:	80 81       	ld	r24, Z
    4a2e:	83 36       	cpi	r24, 0x63	; 99
    4a30:	09 f0       	breq	.+2      	; 0x4a34 <GetSetting_Clock+0x692>
    4a32:	8b c0       	rjmp	.+278    	; 0x4b4a <GetSetting_Clock+0x7a8>
		{
			Lcd_CLR(&Lcd1);
    4a34:	82 e8       	ldi	r24, 0x82	; 130
    4a36:	90 e0       	ldi	r25, 0x00	; 0
    4a38:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <Lcd_CLR>
			Lcd_WriteString(&Lcd1,Intro_line1);
    4a3c:	82 e8       	ldi	r24, 0x82	; 130
    4a3e:	90 e0       	ldi	r25, 0x00	; 0
    4a40:	29 e8       	ldi	r18, 0x89	; 137
    4a42:	30 e0       	ldi	r19, 0x00	; 0
    4a44:	b9 01       	movw	r22, r18
    4a46:	0e 94 fe 19 	call	0x33fc	; 0x33fc <Lcd_WriteString>
			Lcd_GotoPosition(&Lcd1,LCD_LINE2,0);
    4a4a:	82 e8       	ldi	r24, 0x82	; 130
    4a4c:	90 e0       	ldi	r25, 0x00	; 0
    4a4e:	61 e0       	ldi	r22, 0x01	; 1
    4a50:	40 e0       	ldi	r20, 0x00	; 0
    4a52:	0e 94 9a 1a 	call	0x3534	; 0x3534 <Lcd_GotoPosition>
			Lcd_WriteString(&Lcd1,Intro_line2);
    4a56:	82 e8       	ldi	r24, 0x82	; 130
    4a58:	90 e0       	ldi	r25, 0x00	; 0
    4a5a:	27 e9       	ldi	r18, 0x97	; 151
    4a5c:	30 e0       	ldi	r19, 0x00	; 0
    4a5e:	b9 01       	movw	r22, r18
    4a60:	0e 94 fe 19 	call	0x33fc	; 0x33fc <Lcd_WriteString>
    4a64:	80 e0       	ldi	r24, 0x00	; 0
    4a66:	90 e0       	ldi	r25, 0x00	; 0
    4a68:	a8 ec       	ldi	r26, 0xC8	; 200
    4a6a:	b2 e4       	ldi	r27, 0x42	; 66
    4a6c:	8b 87       	std	Y+11, r24	; 0x0b
    4a6e:	9c 87       	std	Y+12, r25	; 0x0c
    4a70:	ad 87       	std	Y+13, r26	; 0x0d
    4a72:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4a74:	6b 85       	ldd	r22, Y+11	; 0x0b
    4a76:	7c 85       	ldd	r23, Y+12	; 0x0c
    4a78:	8d 85       	ldd	r24, Y+13	; 0x0d
    4a7a:	9e 85       	ldd	r25, Y+14	; 0x0e
    4a7c:	20 e0       	ldi	r18, 0x00	; 0
    4a7e:	30 e0       	ldi	r19, 0x00	; 0
    4a80:	4a ef       	ldi	r20, 0xFA	; 250
    4a82:	54 e4       	ldi	r21, 0x44	; 68
    4a84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4a88:	dc 01       	movw	r26, r24
    4a8a:	cb 01       	movw	r24, r22
    4a8c:	8f 83       	std	Y+7, r24	; 0x07
    4a8e:	98 87       	std	Y+8, r25	; 0x08
    4a90:	a9 87       	std	Y+9, r26	; 0x09
    4a92:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4a94:	6f 81       	ldd	r22, Y+7	; 0x07
    4a96:	78 85       	ldd	r23, Y+8	; 0x08
    4a98:	89 85       	ldd	r24, Y+9	; 0x09
    4a9a:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a9c:	20 e0       	ldi	r18, 0x00	; 0
    4a9e:	30 e0       	ldi	r19, 0x00	; 0
    4aa0:	40 e8       	ldi	r20, 0x80	; 128
    4aa2:	5f e3       	ldi	r21, 0x3F	; 63
    4aa4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4aa8:	88 23       	and	r24, r24
    4aaa:	2c f4       	brge	.+10     	; 0x4ab6 <GetSetting_Clock+0x714>
		__ticks = 1;
    4aac:	81 e0       	ldi	r24, 0x01	; 1
    4aae:	90 e0       	ldi	r25, 0x00	; 0
    4ab0:	9e 83       	std	Y+6, r25	; 0x06
    4ab2:	8d 83       	std	Y+5, r24	; 0x05
    4ab4:	3f c0       	rjmp	.+126    	; 0x4b34 <GetSetting_Clock+0x792>
	else if (__tmp > 65535)
    4ab6:	6f 81       	ldd	r22, Y+7	; 0x07
    4ab8:	78 85       	ldd	r23, Y+8	; 0x08
    4aba:	89 85       	ldd	r24, Y+9	; 0x09
    4abc:	9a 85       	ldd	r25, Y+10	; 0x0a
    4abe:	20 e0       	ldi	r18, 0x00	; 0
    4ac0:	3f ef       	ldi	r19, 0xFF	; 255
    4ac2:	4f e7       	ldi	r20, 0x7F	; 127
    4ac4:	57 e4       	ldi	r21, 0x47	; 71
    4ac6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4aca:	18 16       	cp	r1, r24
    4acc:	4c f5       	brge	.+82     	; 0x4b20 <GetSetting_Clock+0x77e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4ace:	6b 85       	ldd	r22, Y+11	; 0x0b
    4ad0:	7c 85       	ldd	r23, Y+12	; 0x0c
    4ad2:	8d 85       	ldd	r24, Y+13	; 0x0d
    4ad4:	9e 85       	ldd	r25, Y+14	; 0x0e
    4ad6:	20 e0       	ldi	r18, 0x00	; 0
    4ad8:	30 e0       	ldi	r19, 0x00	; 0
    4ada:	40 e2       	ldi	r20, 0x20	; 32
    4adc:	51 e4       	ldi	r21, 0x41	; 65
    4ade:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4ae2:	dc 01       	movw	r26, r24
    4ae4:	cb 01       	movw	r24, r22
    4ae6:	bc 01       	movw	r22, r24
    4ae8:	cd 01       	movw	r24, r26
    4aea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4aee:	dc 01       	movw	r26, r24
    4af0:	cb 01       	movw	r24, r22
    4af2:	9e 83       	std	Y+6, r25	; 0x06
    4af4:	8d 83       	std	Y+5, r24	; 0x05
    4af6:	0f c0       	rjmp	.+30     	; 0x4b16 <GetSetting_Clock+0x774>
    4af8:	88 ec       	ldi	r24, 0xC8	; 200
    4afa:	90 e0       	ldi	r25, 0x00	; 0
    4afc:	9c 83       	std	Y+4, r25	; 0x04
    4afe:	8b 83       	std	Y+3, r24	; 0x03
    4b00:	8b 81       	ldd	r24, Y+3	; 0x03
    4b02:	9c 81       	ldd	r25, Y+4	; 0x04
    4b04:	01 97       	sbiw	r24, 0x01	; 1
    4b06:	f1 f7       	brne	.-4      	; 0x4b04 <GetSetting_Clock+0x762>
    4b08:	9c 83       	std	Y+4, r25	; 0x04
    4b0a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4b0c:	8d 81       	ldd	r24, Y+5	; 0x05
    4b0e:	9e 81       	ldd	r25, Y+6	; 0x06
    4b10:	01 97       	sbiw	r24, 0x01	; 1
    4b12:	9e 83       	std	Y+6, r25	; 0x06
    4b14:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4b16:	8d 81       	ldd	r24, Y+5	; 0x05
    4b18:	9e 81       	ldd	r25, Y+6	; 0x06
    4b1a:	00 97       	sbiw	r24, 0x00	; 0
    4b1c:	69 f7       	brne	.-38     	; 0x4af8 <GetSetting_Clock+0x756>
    4b1e:	29 c0       	rjmp	.+82     	; 0x4b72 <GetSetting_Clock+0x7d0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4b20:	6f 81       	ldd	r22, Y+7	; 0x07
    4b22:	78 85       	ldd	r23, Y+8	; 0x08
    4b24:	89 85       	ldd	r24, Y+9	; 0x09
    4b26:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b28:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4b2c:	dc 01       	movw	r26, r24
    4b2e:	cb 01       	movw	r24, r22
    4b30:	9e 83       	std	Y+6, r25	; 0x06
    4b32:	8d 83       	std	Y+5, r24	; 0x05
    4b34:	8d 81       	ldd	r24, Y+5	; 0x05
    4b36:	9e 81       	ldd	r25, Y+6	; 0x06
    4b38:	9a 83       	std	Y+2, r25	; 0x02
    4b3a:	89 83       	std	Y+1, r24	; 0x01
    4b3c:	89 81       	ldd	r24, Y+1	; 0x01
    4b3e:	9a 81       	ldd	r25, Y+2	; 0x02
    4b40:	01 97       	sbiw	r24, 0x01	; 1
    4b42:	f1 f7       	brne	.-4      	; 0x4b40 <GetSetting_Clock+0x79e>
    4b44:	9a 83       	std	Y+2, r25	; 0x02
    4b46:	89 83       	std	Y+1, r24	; 0x01
    4b48:	14 c0       	rjmp	.+40     	; 0x4b72 <GetSetting_Clock+0x7d0>
			_delay_ms(100);
			break ; /* to out from while loop */
		}
		loc_counter++;
    4b4a:	de 01       	movw	r26, r28
    4b4c:	aa 5a       	subi	r26, 0xAA	; 170
    4b4e:	bf 4f       	sbci	r27, 0xFF	; 255
    4b50:	fe 01       	movw	r30, r28
    4b52:	ea 5a       	subi	r30, 0xAA	; 170
    4b54:	ff 4f       	sbci	r31, 0xFF	; 255
    4b56:	80 81       	ld	r24, Z
    4b58:	8f 5f       	subi	r24, 0xFF	; 255
    4b5a:	8c 93       	st	X, r24
	u8 loc_counter=0;
	u8 loc_u8pressedKey=Keypad_NotPressed;
	Lcd_CLR(&Lcd1);
	Lcd_WriteString(&Lcd1,EnterHours);
	_delay_ms(100);
	while(loc_counter <=capy_SizeArray)
    4b5c:	fe 01       	movw	r30, r28
    4b5e:	ea 5a       	subi	r30, 0xAA	; 170
    4b60:	ff 4f       	sbci	r31, 0xFF	; 255
    4b62:	de 01       	movw	r26, r28
    4b64:	a6 5a       	subi	r26, 0xA6	; 166
    4b66:	bf 4f       	sbci	r27, 0xFF	; 255
    4b68:	90 81       	ld	r25, Z
    4b6a:	8c 91       	ld	r24, X
    4b6c:	89 17       	cp	r24, r25
    4b6e:	08 f0       	brcs	.+2      	; 0x4b72 <GetSetting_Clock+0x7d0>
    4b70:	f7 cc       	rjmp	.-1554   	; 0x4560 <GetSetting_Clock+0x1be>
			break ; /* to out from while loop */
		}
		loc_counter++;

	}
}
    4b72:	c5 5a       	subi	r28, 0xA5	; 165
    4b74:	df 4f       	sbci	r29, 0xFF	; 255
    4b76:	0f b6       	in	r0, 0x3f	; 63
    4b78:	f8 94       	cli
    4b7a:	de bf       	out	0x3e, r29	; 62
    4b7c:	0f be       	out	0x3f, r0	; 63
    4b7e:	cd bf       	out	0x3d, r28	; 61
    4b80:	cf 91       	pop	r28
    4b82:	df 91       	pop	r29
    4b84:	1f 91       	pop	r17
    4b86:	0f 91       	pop	r16
    4b88:	08 95       	ret

00004b8a <UpdataSetting_Clock>:
void UpdataSetting_Clock(u8 *ptrcount_Second,u8 *ptrcount_Minutes,u8 *ptrcount_Hours,u8 *capy_u16PtrArray)
{
    4b8a:	df 93       	push	r29
    4b8c:	cf 93       	push	r28
    4b8e:	cd b7       	in	r28, 0x3d	; 61
    4b90:	de b7       	in	r29, 0x3e	; 62
    4b92:	28 97       	sbiw	r28, 0x08	; 8
    4b94:	0f b6       	in	r0, 0x3f	; 63
    4b96:	f8 94       	cli
    4b98:	de bf       	out	0x3e, r29	; 62
    4b9a:	0f be       	out	0x3f, r0	; 63
    4b9c:	cd bf       	out	0x3d, r28	; 61
    4b9e:	9a 83       	std	Y+2, r25	; 0x02
    4ba0:	89 83       	std	Y+1, r24	; 0x01
    4ba2:	7c 83       	std	Y+4, r23	; 0x04
    4ba4:	6b 83       	std	Y+3, r22	; 0x03
    4ba6:	5e 83       	std	Y+6, r21	; 0x06
    4ba8:	4d 83       	std	Y+5, r20	; 0x05
    4baa:	38 87       	std	Y+8, r19	; 0x08
    4bac:	2f 83       	std	Y+7, r18	; 0x07

   *ptrcount_Hours  = 10*(capy_u16PtrArray[0]-48)+(capy_u16PtrArray[1]-48);
    4bae:	ef 81       	ldd	r30, Y+7	; 0x07
    4bb0:	f8 85       	ldd	r31, Y+8	; 0x08
    4bb2:	80 81       	ld	r24, Z
    4bb4:	88 2f       	mov	r24, r24
    4bb6:	90 e0       	ldi	r25, 0x00	; 0
    4bb8:	9c 01       	movw	r18, r24
    4bba:	22 0f       	add	r18, r18
    4bbc:	33 1f       	adc	r19, r19
    4bbe:	c9 01       	movw	r24, r18
    4bc0:	88 0f       	add	r24, r24
    4bc2:	99 1f       	adc	r25, r25
    4bc4:	88 0f       	add	r24, r24
    4bc6:	99 1f       	adc	r25, r25
    4bc8:	82 0f       	add	r24, r18
    4bca:	93 1f       	adc	r25, r19
    4bcc:	28 2f       	mov	r18, r24
    4bce:	8f 81       	ldd	r24, Y+7	; 0x07
    4bd0:	98 85       	ldd	r25, Y+8	; 0x08
    4bd2:	fc 01       	movw	r30, r24
    4bd4:	31 96       	adiw	r30, 0x01	; 1
    4bd6:	80 81       	ld	r24, Z
    4bd8:	82 0f       	add	r24, r18
    4bda:	80 51       	subi	r24, 0x10	; 16
    4bdc:	ed 81       	ldd	r30, Y+5	; 0x05
    4bde:	fe 81       	ldd	r31, Y+6	; 0x06
    4be0:	80 83       	st	Z, r24
   *ptrcount_Minutes= 10*(capy_u16PtrArray[2]-48)+(capy_u16PtrArray[3]-48);
    4be2:	8f 81       	ldd	r24, Y+7	; 0x07
    4be4:	98 85       	ldd	r25, Y+8	; 0x08
    4be6:	fc 01       	movw	r30, r24
    4be8:	32 96       	adiw	r30, 0x02	; 2
    4bea:	80 81       	ld	r24, Z
    4bec:	88 2f       	mov	r24, r24
    4bee:	90 e0       	ldi	r25, 0x00	; 0
    4bf0:	9c 01       	movw	r18, r24
    4bf2:	22 0f       	add	r18, r18
    4bf4:	33 1f       	adc	r19, r19
    4bf6:	c9 01       	movw	r24, r18
    4bf8:	88 0f       	add	r24, r24
    4bfa:	99 1f       	adc	r25, r25
    4bfc:	88 0f       	add	r24, r24
    4bfe:	99 1f       	adc	r25, r25
    4c00:	82 0f       	add	r24, r18
    4c02:	93 1f       	adc	r25, r19
    4c04:	28 2f       	mov	r18, r24
    4c06:	8f 81       	ldd	r24, Y+7	; 0x07
    4c08:	98 85       	ldd	r25, Y+8	; 0x08
    4c0a:	fc 01       	movw	r30, r24
    4c0c:	33 96       	adiw	r30, 0x03	; 3
    4c0e:	80 81       	ld	r24, Z
    4c10:	82 0f       	add	r24, r18
    4c12:	80 51       	subi	r24, 0x10	; 16
    4c14:	eb 81       	ldd	r30, Y+3	; 0x03
    4c16:	fc 81       	ldd	r31, Y+4	; 0x04
    4c18:	80 83       	st	Z, r24
   *ptrcount_Second = 10*(capy_u16PtrArray[4]-48)+(capy_u16PtrArray[5]-48);
    4c1a:	8f 81       	ldd	r24, Y+7	; 0x07
    4c1c:	98 85       	ldd	r25, Y+8	; 0x08
    4c1e:	fc 01       	movw	r30, r24
    4c20:	34 96       	adiw	r30, 0x04	; 4
    4c22:	80 81       	ld	r24, Z
    4c24:	88 2f       	mov	r24, r24
    4c26:	90 e0       	ldi	r25, 0x00	; 0
    4c28:	9c 01       	movw	r18, r24
    4c2a:	22 0f       	add	r18, r18
    4c2c:	33 1f       	adc	r19, r19
    4c2e:	c9 01       	movw	r24, r18
    4c30:	88 0f       	add	r24, r24
    4c32:	99 1f       	adc	r25, r25
    4c34:	88 0f       	add	r24, r24
    4c36:	99 1f       	adc	r25, r25
    4c38:	82 0f       	add	r24, r18
    4c3a:	93 1f       	adc	r25, r19
    4c3c:	28 2f       	mov	r18, r24
    4c3e:	8f 81       	ldd	r24, Y+7	; 0x07
    4c40:	98 85       	ldd	r25, Y+8	; 0x08
    4c42:	fc 01       	movw	r30, r24
    4c44:	35 96       	adiw	r30, 0x05	; 5
    4c46:	80 81       	ld	r24, Z
    4c48:	82 0f       	add	r24, r18
    4c4a:	80 51       	subi	r24, 0x10	; 16
    4c4c:	e9 81       	ldd	r30, Y+1	; 0x01
    4c4e:	fa 81       	ldd	r31, Y+2	; 0x02
    4c50:	80 83       	st	Z, r24

}
    4c52:	28 96       	adiw	r28, 0x08	; 8
    4c54:	0f b6       	in	r0, 0x3f	; 63
    4c56:	f8 94       	cli
    4c58:	de bf       	out	0x3e, r29	; 62
    4c5a:	0f be       	out	0x3f, r0	; 63
    4c5c:	cd bf       	out	0x3d, r28	; 61
    4c5e:	cf 91       	pop	r28
    4c60:	df 91       	pop	r29
    4c62:	08 95       	ret

00004c64 <__udivmodqi4>:
    4c64:	99 1b       	sub	r25, r25
    4c66:	79 e0       	ldi	r23, 0x09	; 9
    4c68:	04 c0       	rjmp	.+8      	; 0x4c72 <__udivmodqi4_ep>

00004c6a <__udivmodqi4_loop>:
    4c6a:	99 1f       	adc	r25, r25
    4c6c:	96 17       	cp	r25, r22
    4c6e:	08 f0       	brcs	.+2      	; 0x4c72 <__udivmodqi4_ep>
    4c70:	96 1b       	sub	r25, r22

00004c72 <__udivmodqi4_ep>:
    4c72:	88 1f       	adc	r24, r24
    4c74:	7a 95       	dec	r23
    4c76:	c9 f7       	brne	.-14     	; 0x4c6a <__udivmodqi4_loop>
    4c78:	80 95       	com	r24
    4c7a:	08 95       	ret

00004c7c <__prologue_saves__>:
    4c7c:	2f 92       	push	r2
    4c7e:	3f 92       	push	r3
    4c80:	4f 92       	push	r4
    4c82:	5f 92       	push	r5
    4c84:	6f 92       	push	r6
    4c86:	7f 92       	push	r7
    4c88:	8f 92       	push	r8
    4c8a:	9f 92       	push	r9
    4c8c:	af 92       	push	r10
    4c8e:	bf 92       	push	r11
    4c90:	cf 92       	push	r12
    4c92:	df 92       	push	r13
    4c94:	ef 92       	push	r14
    4c96:	ff 92       	push	r15
    4c98:	0f 93       	push	r16
    4c9a:	1f 93       	push	r17
    4c9c:	cf 93       	push	r28
    4c9e:	df 93       	push	r29
    4ca0:	cd b7       	in	r28, 0x3d	; 61
    4ca2:	de b7       	in	r29, 0x3e	; 62
    4ca4:	ca 1b       	sub	r28, r26
    4ca6:	db 0b       	sbc	r29, r27
    4ca8:	0f b6       	in	r0, 0x3f	; 63
    4caa:	f8 94       	cli
    4cac:	de bf       	out	0x3e, r29	; 62
    4cae:	0f be       	out	0x3f, r0	; 63
    4cb0:	cd bf       	out	0x3d, r28	; 61
    4cb2:	09 94       	ijmp

00004cb4 <__epilogue_restores__>:
    4cb4:	2a 88       	ldd	r2, Y+18	; 0x12
    4cb6:	39 88       	ldd	r3, Y+17	; 0x11
    4cb8:	48 88       	ldd	r4, Y+16	; 0x10
    4cba:	5f 84       	ldd	r5, Y+15	; 0x0f
    4cbc:	6e 84       	ldd	r6, Y+14	; 0x0e
    4cbe:	7d 84       	ldd	r7, Y+13	; 0x0d
    4cc0:	8c 84       	ldd	r8, Y+12	; 0x0c
    4cc2:	9b 84       	ldd	r9, Y+11	; 0x0b
    4cc4:	aa 84       	ldd	r10, Y+10	; 0x0a
    4cc6:	b9 84       	ldd	r11, Y+9	; 0x09
    4cc8:	c8 84       	ldd	r12, Y+8	; 0x08
    4cca:	df 80       	ldd	r13, Y+7	; 0x07
    4ccc:	ee 80       	ldd	r14, Y+6	; 0x06
    4cce:	fd 80       	ldd	r15, Y+5	; 0x05
    4cd0:	0c 81       	ldd	r16, Y+4	; 0x04
    4cd2:	1b 81       	ldd	r17, Y+3	; 0x03
    4cd4:	aa 81       	ldd	r26, Y+2	; 0x02
    4cd6:	b9 81       	ldd	r27, Y+1	; 0x01
    4cd8:	ce 0f       	add	r28, r30
    4cda:	d1 1d       	adc	r29, r1
    4cdc:	0f b6       	in	r0, 0x3f	; 63
    4cde:	f8 94       	cli
    4ce0:	de bf       	out	0x3e, r29	; 62
    4ce2:	0f be       	out	0x3f, r0	; 63
    4ce4:	cd bf       	out	0x3d, r28	; 61
    4ce6:	ed 01       	movw	r28, r26
    4ce8:	08 95       	ret

00004cea <_exit>:
    4cea:	f8 94       	cli

00004cec <__stop_program>:
    4cec:	ff cf       	rjmp	.-2      	; 0x4cec <__stop_program>
