vhdl xil_defaultlib  \
"../../../bd/soc_rtc_read/ip/soc_rtc_read_proc_sys_reset_0_0/sim/soc_rtc_read_proc_sys_reset_0_0.vhd" \
"../../../bd/soc_rtc_read/ip/soc_rtc_read_microblaze_riscv_0_0/sim/soc_rtc_read_microblaze_riscv_0_0.vhd" \
"../../../bd/soc_rtc_read/ip/soc_rtc_read_dlmb_v10_0/sim/soc_rtc_read_dlmb_v10_0.vhd" \
"../../../bd/soc_rtc_read/ip/soc_rtc_read_ilmb_v10_0/sim/soc_rtc_read_ilmb_v10_0.vhd" \
"../../../bd/soc_rtc_read/ip/soc_rtc_read_dlmb_bram_if_cntlr_0/sim/soc_rtc_read_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/soc_rtc_read/ip/soc_rtc_read_ilmb_bram_if_cntlr_0/sim/soc_rtc_read_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/soc_rtc_read/ip/soc_rtc_read_mdm_1_0/sim/soc_rtc_read_mdm_1_0.vhd" \
"../../../bd/soc_rtc_read/ip/soc_rtc_read_axi_uartlite_0_0/sim/soc_rtc_read_axi_uartlite_0_0.vhd" \
"../../../bd/soc_rtc_read/ip/soc_rtc_read_axi_smc_0/bd_0/ip/ip_1/sim/bd_85ae_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
