
MCU6050-i2c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000058f8  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004058f8  004058f8  000158f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20400000  00405900  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000f0  204009bc  004062bc  000209bc  2**2
                  ALLOC
  4 .stack        00002004  20400aac  004063ac  000209bc  2**0
                  ALLOC
  5 .heap         00000200  20402ab0  004083b0  000209bc  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   000148d1  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000026cf  00000000  00000000  00035314  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00007106  00000000  00000000  000379e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c20  00000000  00000000  0003eae9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b98  00000000  00000000  0003f709  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001f8fe  00000000  00000000  000402a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000bdf6  00000000  00000000  0005fb9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008e340  00000000  00000000  0006b995  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003fd0  00000000  00000000  000f9cd8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b0 2a 40 20 39 1b 40 00 e9 1b 40 00 e9 1b 40 00     .*@ 9.@...@...@.
  400010:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e9 1b 40 00 e9 1b 40 00 00 00 00 00 e9 1b 40 00     ..@...@.......@.
  40003c:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  40004c:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  40005c:	e9 1b 40 00 e9 1b 40 00 00 00 00 00 f9 0f 40 00     ..@...@.......@.
  40006c:	11 10 40 00 29 10 40 00 e9 1b 40 00 e9 1b 40 00     ..@.).@...@...@.
  40007c:	e9 1b 40 00 41 10 40 00 59 10 40 00 e9 1b 40 00     ..@.A.@.Y.@...@.
  40008c:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  40009c:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  4000ac:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  4000bc:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  4000cc:	e9 1b 40 00 00 00 00 00 e9 1b 40 00 00 00 00 00     ..@.......@.....
  4000dc:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  4000ec:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  4000fc:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  40010c:	e9 1b 40 00 e9 1b 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ......@...@...@.
  40012c:	e9 1b 40 00 e9 1b 40 00 00 00 00 00 e9 1b 40 00     ..@...@.......@.
  40013c:	e9 1b 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009bc 	.word	0x204009bc
  40015c:	00000000 	.word	0x00000000
  400160:	00405900 	.word	0x00405900

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00405900 	.word	0x00405900
  4001a0:	204009c0 	.word	0x204009c0
  4001a4:	00405900 	.word	0x00405900
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00401171 	.word	0x00401171
  40022c:	004011dd 	.word	0x004011dd
  400230:	0040124d 	.word	0x0040124d

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	004011a9 	.word	0x004011a9
  4002a0:	004012c5 	.word	0x004012c5

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	004012e1 	.word	0x004012e1
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	004012fd 	.word	0x004012fd
  400418:	00401319 	.word	0x00401319

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00401d59 	.word	0x00401d59
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00401071 	.word	0x00401071
  40051c:	004010ed 	.word	0x004010ed
  400520:	00401bf1 	.word	0x00401bf1
  400524:	00400499 	.word	0x00400499

00400528 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400528:	b580      	push	{r7, lr}
  40052a:	b086      	sub	sp, #24
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400534:	2300      	movs	r3, #0
  400536:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400538:	68fb      	ldr	r3, [r7, #12]
  40053a:	2b00      	cmp	r3, #0
  40053c:	d012      	beq.n	400564 <_read+0x3c>
		return -1;
  40053e:	f04f 33ff 	mov.w	r3, #4294967295
  400542:	e013      	b.n	40056c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400544:	4b0b      	ldr	r3, [pc, #44]	; (400574 <_read+0x4c>)
  400546:	681b      	ldr	r3, [r3, #0]
  400548:	4a0b      	ldr	r2, [pc, #44]	; (400578 <_read+0x50>)
  40054a:	6812      	ldr	r2, [r2, #0]
  40054c:	68b9      	ldr	r1, [r7, #8]
  40054e:	4610      	mov	r0, r2
  400550:	4798      	blx	r3
		ptr++;
  400552:	68bb      	ldr	r3, [r7, #8]
  400554:	3301      	adds	r3, #1
  400556:	60bb      	str	r3, [r7, #8]
		nChars++;
  400558:	697b      	ldr	r3, [r7, #20]
  40055a:	3301      	adds	r3, #1
  40055c:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	3b01      	subs	r3, #1
  400562:	607b      	str	r3, [r7, #4]
  400564:	687b      	ldr	r3, [r7, #4]
  400566:	2b00      	cmp	r3, #0
  400568:	dcec      	bgt.n	400544 <_read+0x1c>
	}
	return nChars;
  40056a:	697b      	ldr	r3, [r7, #20]
}
  40056c:	4618      	mov	r0, r3
  40056e:	3718      	adds	r7, #24
  400570:	46bd      	mov	sp, r7
  400572:	bd80      	pop	{r7, pc}
  400574:	20400a88 	.word	0x20400a88
  400578:	20400a90 	.word	0x20400a90

0040057c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40057c:	b580      	push	{r7, lr}
  40057e:	b086      	sub	sp, #24
  400580:	af00      	add	r7, sp, #0
  400582:	60f8      	str	r0, [r7, #12]
  400584:	60b9      	str	r1, [r7, #8]
  400586:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400588:	2300      	movs	r3, #0
  40058a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	2b01      	cmp	r3, #1
  400590:	d01e      	beq.n	4005d0 <_write+0x54>
  400592:	68fb      	ldr	r3, [r7, #12]
  400594:	2b02      	cmp	r3, #2
  400596:	d01b      	beq.n	4005d0 <_write+0x54>
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	2b03      	cmp	r3, #3
  40059c:	d018      	beq.n	4005d0 <_write+0x54>
		return -1;
  40059e:	f04f 33ff 	mov.w	r3, #4294967295
  4005a2:	e019      	b.n	4005d8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4005a4:	4b0e      	ldr	r3, [pc, #56]	; (4005e0 <_write+0x64>)
  4005a6:	681a      	ldr	r2, [r3, #0]
  4005a8:	4b0e      	ldr	r3, [pc, #56]	; (4005e4 <_write+0x68>)
  4005aa:	6818      	ldr	r0, [r3, #0]
  4005ac:	68bb      	ldr	r3, [r7, #8]
  4005ae:	1c59      	adds	r1, r3, #1
  4005b0:	60b9      	str	r1, [r7, #8]
  4005b2:	781b      	ldrb	r3, [r3, #0]
  4005b4:	4619      	mov	r1, r3
  4005b6:	4790      	blx	r2
  4005b8:	4603      	mov	r3, r0
  4005ba:	2b00      	cmp	r3, #0
  4005bc:	da02      	bge.n	4005c4 <_write+0x48>
			return -1;
  4005be:	f04f 33ff 	mov.w	r3, #4294967295
  4005c2:	e009      	b.n	4005d8 <_write+0x5c>
		}
		++nChars;
  4005c4:	697b      	ldr	r3, [r7, #20]
  4005c6:	3301      	adds	r3, #1
  4005c8:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  4005ca:	687b      	ldr	r3, [r7, #4]
  4005cc:	3b01      	subs	r3, #1
  4005ce:	607b      	str	r3, [r7, #4]
  4005d0:	687b      	ldr	r3, [r7, #4]
  4005d2:	2b00      	cmp	r3, #0
  4005d4:	d1e6      	bne.n	4005a4 <_write+0x28>
	}
	return nChars;
  4005d6:	697b      	ldr	r3, [r7, #20]
}
  4005d8:	4618      	mov	r0, r3
  4005da:	3718      	adds	r7, #24
  4005dc:	46bd      	mov	sp, r7
  4005de:	bd80      	pop	{r7, pc}
  4005e0:	20400a8c 	.word	0x20400a8c
  4005e4:	20400a90 	.word	0x20400a90

004005e8 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4005e8:	b480      	push	{r7}
  4005ea:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4005ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4005f0:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4005f4:	4b09      	ldr	r3, [pc, #36]	; (40061c <SCB_EnableICache+0x34>)
  4005f6:	2200      	movs	r2, #0
  4005f8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4005fc:	4a07      	ldr	r2, [pc, #28]	; (40061c <SCB_EnableICache+0x34>)
  4005fe:	4b07      	ldr	r3, [pc, #28]	; (40061c <SCB_EnableICache+0x34>)
  400600:	695b      	ldr	r3, [r3, #20]
  400602:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400606:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  400608:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40060c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400610:	bf00      	nop
  400612:	46bd      	mov	sp, r7
  400614:	f85d 7b04 	ldr.w	r7, [sp], #4
  400618:	4770      	bx	lr
  40061a:	bf00      	nop
  40061c:	e000ed00 	.word	0xe000ed00

00400620 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400620:	b480      	push	{r7}
  400622:	b08b      	sub	sp, #44	; 0x2c
  400624:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400626:	4b26      	ldr	r3, [pc, #152]	; (4006c0 <SCB_EnableDCache+0xa0>)
  400628:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  40062c:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40062e:	69fb      	ldr	r3, [r7, #28]
  400630:	0b5b      	lsrs	r3, r3, #13
  400632:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400636:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400638:	69fb      	ldr	r3, [r7, #28]
  40063a:	f003 0307 	and.w	r3, r3, #7
  40063e:	3304      	adds	r3, #4
  400640:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400642:	69fb      	ldr	r3, [r7, #28]
  400644:	08db      	lsrs	r3, r3, #3
  400646:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40064a:	617b      	str	r3, [r7, #20]
  40064c:	697b      	ldr	r3, [r7, #20]
  40064e:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400650:	68bb      	ldr	r3, [r7, #8]
  400652:	fab3 f383 	clz	r3, r3
  400656:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400658:	687b      	ldr	r3, [r7, #4]
  40065a:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  40065c:	f003 031f 	and.w	r3, r3, #31
  400660:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  400662:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400666:	697b      	ldr	r3, [r7, #20]
  400668:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40066a:	6a3a      	ldr	r2, [r7, #32]
  40066c:	693b      	ldr	r3, [r7, #16]
  40066e:	fa02 f303 	lsl.w	r3, r2, r3
  400672:	4619      	mov	r1, r3
  400674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400676:	69bb      	ldr	r3, [r7, #24]
  400678:	fa02 f303 	lsl.w	r3, r2, r3
  40067c:	430b      	orrs	r3, r1
  40067e:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  400680:	4a0f      	ldr	r2, [pc, #60]	; (4006c0 <SCB_EnableDCache+0xa0>)
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  400688:	6a3b      	ldr	r3, [r7, #32]
  40068a:	1e5a      	subs	r2, r3, #1
  40068c:	623a      	str	r2, [r7, #32]
  40068e:	2b00      	cmp	r3, #0
  400690:	d1eb      	bne.n	40066a <SCB_EnableDCache+0x4a>
        } while(sets--);
  400692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400694:	1e5a      	subs	r2, r3, #1
  400696:	627a      	str	r2, [r7, #36]	; 0x24
  400698:	2b00      	cmp	r3, #0
  40069a:	d1e4      	bne.n	400666 <SCB_EnableDCache+0x46>
  40069c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4006a0:	4a07      	ldr	r2, [pc, #28]	; (4006c0 <SCB_EnableDCache+0xa0>)
  4006a2:	4b07      	ldr	r3, [pc, #28]	; (4006c0 <SCB_EnableDCache+0xa0>)
  4006a4:	695b      	ldr	r3, [r3, #20]
  4006a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4006aa:	6153      	str	r3, [r2, #20]
  4006ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4006b0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  4006b4:	bf00      	nop
  4006b6:	372c      	adds	r7, #44	; 0x2c
  4006b8:	46bd      	mov	sp, r7
  4006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006be:	4770      	bx	lr
  4006c0:	e000ed00 	.word	0xe000ed00

004006c4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4006c4:	b580      	push	{r7, lr}
  4006c6:	b082      	sub	sp, #8
  4006c8:	af00      	add	r7, sp, #0
  4006ca:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4006cc:	6878      	ldr	r0, [r7, #4]
  4006ce:	4b03      	ldr	r3, [pc, #12]	; (4006dc <sysclk_enable_peripheral_clock+0x18>)
  4006d0:	4798      	blx	r3
}
  4006d2:	bf00      	nop
  4006d4:	3708      	adds	r7, #8
  4006d6:	46bd      	mov	sp, r7
  4006d8:	bd80      	pop	{r7, pc}
  4006da:	bf00      	nop
  4006dc:	00401335 	.word	0x00401335

004006e0 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4006e0:	b580      	push	{r7, lr}
  4006e2:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4006e4:	200a      	movs	r0, #10
  4006e6:	4b08      	ldr	r3, [pc, #32]	; (400708 <ioport_init+0x28>)
  4006e8:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4006ea:	200b      	movs	r0, #11
  4006ec:	4b06      	ldr	r3, [pc, #24]	; (400708 <ioport_init+0x28>)
  4006ee:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4006f0:	200c      	movs	r0, #12
  4006f2:	4b05      	ldr	r3, [pc, #20]	; (400708 <ioport_init+0x28>)
  4006f4:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  4006f6:	2010      	movs	r0, #16
  4006f8:	4b03      	ldr	r3, [pc, #12]	; (400708 <ioport_init+0x28>)
  4006fa:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  4006fc:	2011      	movs	r0, #17
  4006fe:	4b02      	ldr	r3, [pc, #8]	; (400708 <ioport_init+0x28>)
  400700:	4798      	blx	r3
	arch_ioport_init();
}
  400702:	bf00      	nop
  400704:	bd80      	pop	{r7, pc}
  400706:	bf00      	nop
  400708:	004006c5 	.word	0x004006c5

0040070c <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  40070c:	b480      	push	{r7}
  40070e:	b089      	sub	sp, #36	; 0x24
  400710:	af00      	add	r7, sp, #0
  400712:	6078      	str	r0, [r7, #4]
  400714:	687b      	ldr	r3, [r7, #4]
  400716:	61fb      	str	r3, [r7, #28]
  400718:	69fb      	ldr	r3, [r7, #28]
  40071a:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40071c:	69bb      	ldr	r3, [r7, #24]
  40071e:	095a      	lsrs	r2, r3, #5
  400720:	69fb      	ldr	r3, [r7, #28]
  400722:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400724:	697b      	ldr	r3, [r7, #20]
  400726:	f003 031f 	and.w	r3, r3, #31
  40072a:	2101      	movs	r1, #1
  40072c:	fa01 f303 	lsl.w	r3, r1, r3
  400730:	613a      	str	r2, [r7, #16]
  400732:	60fb      	str	r3, [r7, #12]
  400734:	693b      	ldr	r3, [r7, #16]
  400736:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400738:	68ba      	ldr	r2, [r7, #8]
  40073a:	4b06      	ldr	r3, [pc, #24]	; (400754 <ioport_disable_pin+0x48>)
  40073c:	4413      	add	r3, r2
  40073e:	025b      	lsls	r3, r3, #9
  400740:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400746:	bf00      	nop
  400748:	3724      	adds	r7, #36	; 0x24
  40074a:	46bd      	mov	sp, r7
  40074c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400750:	4770      	bx	lr
  400752:	bf00      	nop
  400754:	00200707 	.word	0x00200707

00400758 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400758:	b480      	push	{r7}
  40075a:	b08d      	sub	sp, #52	; 0x34
  40075c:	af00      	add	r7, sp, #0
  40075e:	6078      	str	r0, [r7, #4]
  400760:	6039      	str	r1, [r7, #0]
  400762:	687b      	ldr	r3, [r7, #4]
  400764:	62fb      	str	r3, [r7, #44]	; 0x2c
  400766:	683b      	ldr	r3, [r7, #0]
  400768:	62bb      	str	r3, [r7, #40]	; 0x28
  40076a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40076c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40076e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400770:	095a      	lsrs	r2, r3, #5
  400772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400774:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400776:	6a3b      	ldr	r3, [r7, #32]
  400778:	f003 031f 	and.w	r3, r3, #31
  40077c:	2101      	movs	r1, #1
  40077e:	fa01 f303 	lsl.w	r3, r1, r3
  400782:	61fa      	str	r2, [r7, #28]
  400784:	61bb      	str	r3, [r7, #24]
  400786:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400788:	617b      	str	r3, [r7, #20]
  40078a:	69fb      	ldr	r3, [r7, #28]
  40078c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40078e:	693a      	ldr	r2, [r7, #16]
  400790:	4b37      	ldr	r3, [pc, #220]	; (400870 <ioport_set_pin_mode+0x118>)
  400792:	4413      	add	r3, r2
  400794:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400796:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400798:	697b      	ldr	r3, [r7, #20]
  40079a:	f003 0308 	and.w	r3, r3, #8
  40079e:	2b00      	cmp	r3, #0
  4007a0:	d003      	beq.n	4007aa <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4007a2:	68fb      	ldr	r3, [r7, #12]
  4007a4:	69ba      	ldr	r2, [r7, #24]
  4007a6:	665a      	str	r2, [r3, #100]	; 0x64
  4007a8:	e002      	b.n	4007b0 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4007aa:	68fb      	ldr	r3, [r7, #12]
  4007ac:	69ba      	ldr	r2, [r7, #24]
  4007ae:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4007b0:	697b      	ldr	r3, [r7, #20]
  4007b2:	f003 0310 	and.w	r3, r3, #16
  4007b6:	2b00      	cmp	r3, #0
  4007b8:	d004      	beq.n	4007c4 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4007ba:	68fb      	ldr	r3, [r7, #12]
  4007bc:	69ba      	ldr	r2, [r7, #24]
  4007be:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4007c2:	e003      	b.n	4007cc <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4007c4:	68fb      	ldr	r3, [r7, #12]
  4007c6:	69ba      	ldr	r2, [r7, #24]
  4007c8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4007cc:	697b      	ldr	r3, [r7, #20]
  4007ce:	f003 0320 	and.w	r3, r3, #32
  4007d2:	2b00      	cmp	r3, #0
  4007d4:	d003      	beq.n	4007de <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4007d6:	68fb      	ldr	r3, [r7, #12]
  4007d8:	69ba      	ldr	r2, [r7, #24]
  4007da:	651a      	str	r2, [r3, #80]	; 0x50
  4007dc:	e002      	b.n	4007e4 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  4007de:	68fb      	ldr	r3, [r7, #12]
  4007e0:	69ba      	ldr	r2, [r7, #24]
  4007e2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4007e4:	697b      	ldr	r3, [r7, #20]
  4007e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4007ea:	2b00      	cmp	r3, #0
  4007ec:	d003      	beq.n	4007f6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  4007ee:	68fb      	ldr	r3, [r7, #12]
  4007f0:	69ba      	ldr	r2, [r7, #24]
  4007f2:	621a      	str	r2, [r3, #32]
  4007f4:	e002      	b.n	4007fc <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  4007f6:	68fb      	ldr	r3, [r7, #12]
  4007f8:	69ba      	ldr	r2, [r7, #24]
  4007fa:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4007fc:	697b      	ldr	r3, [r7, #20]
  4007fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400802:	2b00      	cmp	r3, #0
  400804:	d004      	beq.n	400810 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400806:	68fb      	ldr	r3, [r7, #12]
  400808:	69ba      	ldr	r2, [r7, #24]
  40080a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40080e:	e003      	b.n	400818 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400810:	68fb      	ldr	r3, [r7, #12]
  400812:	69ba      	ldr	r2, [r7, #24]
  400814:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400818:	697b      	ldr	r3, [r7, #20]
  40081a:	f003 0301 	and.w	r3, r3, #1
  40081e:	2b00      	cmp	r3, #0
  400820:	d006      	beq.n	400830 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400822:	68fb      	ldr	r3, [r7, #12]
  400824:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400826:	69bb      	ldr	r3, [r7, #24]
  400828:	431a      	orrs	r2, r3
  40082a:	68fb      	ldr	r3, [r7, #12]
  40082c:	671a      	str	r2, [r3, #112]	; 0x70
  40082e:	e006      	b.n	40083e <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400830:	68fb      	ldr	r3, [r7, #12]
  400832:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400834:	69bb      	ldr	r3, [r7, #24]
  400836:	43db      	mvns	r3, r3
  400838:	401a      	ands	r2, r3
  40083a:	68fb      	ldr	r3, [r7, #12]
  40083c:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40083e:	697b      	ldr	r3, [r7, #20]
  400840:	f003 0302 	and.w	r3, r3, #2
  400844:	2b00      	cmp	r3, #0
  400846:	d006      	beq.n	400856 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400848:	68fb      	ldr	r3, [r7, #12]
  40084a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40084c:	69bb      	ldr	r3, [r7, #24]
  40084e:	431a      	orrs	r2, r3
  400850:	68fb      	ldr	r3, [r7, #12]
  400852:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400854:	e006      	b.n	400864 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400856:	68fb      	ldr	r3, [r7, #12]
  400858:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40085a:	69bb      	ldr	r3, [r7, #24]
  40085c:	43db      	mvns	r3, r3
  40085e:	401a      	ands	r2, r3
  400860:	68fb      	ldr	r3, [r7, #12]
  400862:	675a      	str	r2, [r3, #116]	; 0x74
  400864:	bf00      	nop
  400866:	3734      	adds	r7, #52	; 0x34
  400868:	46bd      	mov	sp, r7
  40086a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40086e:	4770      	bx	lr
  400870:	00200707 	.word	0x00200707

00400874 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400874:	b480      	push	{r7}
  400876:	b08d      	sub	sp, #52	; 0x34
  400878:	af00      	add	r7, sp, #0
  40087a:	6078      	str	r0, [r7, #4]
  40087c:	460b      	mov	r3, r1
  40087e:	70fb      	strb	r3, [r7, #3]
  400880:	687b      	ldr	r3, [r7, #4]
  400882:	62fb      	str	r3, [r7, #44]	; 0x2c
  400884:	78fb      	ldrb	r3, [r7, #3]
  400886:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40088a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40088c:	627b      	str	r3, [r7, #36]	; 0x24
  40088e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400890:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400892:	6a3b      	ldr	r3, [r7, #32]
  400894:	095b      	lsrs	r3, r3, #5
  400896:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400898:	69fa      	ldr	r2, [r7, #28]
  40089a:	4b17      	ldr	r3, [pc, #92]	; (4008f8 <ioport_set_pin_dir+0x84>)
  40089c:	4413      	add	r3, r2
  40089e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4008a0:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4008a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008a6:	2b01      	cmp	r3, #1
  4008a8:	d109      	bne.n	4008be <ioport_set_pin_dir+0x4a>
  4008aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008ac:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4008ae:	697b      	ldr	r3, [r7, #20]
  4008b0:	f003 031f 	and.w	r3, r3, #31
  4008b4:	2201      	movs	r2, #1
  4008b6:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008b8:	69bb      	ldr	r3, [r7, #24]
  4008ba:	611a      	str	r2, [r3, #16]
  4008bc:	e00c      	b.n	4008d8 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4008be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008c2:	2b00      	cmp	r3, #0
  4008c4:	d108      	bne.n	4008d8 <ioport_set_pin_dir+0x64>
  4008c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008c8:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4008ca:	693b      	ldr	r3, [r7, #16]
  4008cc:	f003 031f 	and.w	r3, r3, #31
  4008d0:	2201      	movs	r2, #1
  4008d2:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4008d4:	69bb      	ldr	r3, [r7, #24]
  4008d6:	615a      	str	r2, [r3, #20]
  4008d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008da:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4008dc:	68fb      	ldr	r3, [r7, #12]
  4008de:	f003 031f 	and.w	r3, r3, #31
  4008e2:	2201      	movs	r2, #1
  4008e4:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008e6:	69bb      	ldr	r3, [r7, #24]
  4008e8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4008ec:	bf00      	nop
  4008ee:	3734      	adds	r7, #52	; 0x34
  4008f0:	46bd      	mov	sp, r7
  4008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008f6:	4770      	bx	lr
  4008f8:	00200707 	.word	0x00200707

004008fc <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4008fc:	b480      	push	{r7}
  4008fe:	b08b      	sub	sp, #44	; 0x2c
  400900:	af00      	add	r7, sp, #0
  400902:	6078      	str	r0, [r7, #4]
  400904:	460b      	mov	r3, r1
  400906:	70fb      	strb	r3, [r7, #3]
  400908:	687b      	ldr	r3, [r7, #4]
  40090a:	627b      	str	r3, [r7, #36]	; 0x24
  40090c:	78fb      	ldrb	r3, [r7, #3]
  40090e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400914:	61fb      	str	r3, [r7, #28]
  400916:	69fb      	ldr	r3, [r7, #28]
  400918:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40091a:	69bb      	ldr	r3, [r7, #24]
  40091c:	095b      	lsrs	r3, r3, #5
  40091e:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400920:	697a      	ldr	r2, [r7, #20]
  400922:	4b10      	ldr	r3, [pc, #64]	; (400964 <ioport_set_pin_level+0x68>)
  400924:	4413      	add	r3, r2
  400926:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400928:	613b      	str	r3, [r7, #16]

	if (level) {
  40092a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40092e:	2b00      	cmp	r3, #0
  400930:	d009      	beq.n	400946 <ioport_set_pin_level+0x4a>
  400932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400934:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400936:	68fb      	ldr	r3, [r7, #12]
  400938:	f003 031f 	and.w	r3, r3, #31
  40093c:	2201      	movs	r2, #1
  40093e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400940:	693b      	ldr	r3, [r7, #16]
  400942:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400944:	e008      	b.n	400958 <ioport_set_pin_level+0x5c>
  400946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400948:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40094a:	68bb      	ldr	r3, [r7, #8]
  40094c:	f003 031f 	and.w	r3, r3, #31
  400950:	2201      	movs	r2, #1
  400952:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400954:	693b      	ldr	r3, [r7, #16]
  400956:	635a      	str	r2, [r3, #52]	; 0x34
  400958:	bf00      	nop
  40095a:	372c      	adds	r7, #44	; 0x2c
  40095c:	46bd      	mov	sp, r7
  40095e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400962:	4770      	bx	lr
  400964:	00200707 	.word	0x00200707

00400968 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400968:	b480      	push	{r7}
  40096a:	b08d      	sub	sp, #52	; 0x34
  40096c:	af00      	add	r7, sp, #0
  40096e:	6078      	str	r0, [r7, #4]
  400970:	460b      	mov	r3, r1
  400972:	70fb      	strb	r3, [r7, #3]
  400974:	687b      	ldr	r3, [r7, #4]
  400976:	62fb      	str	r3, [r7, #44]	; 0x2c
  400978:	78fb      	ldrb	r3, [r7, #3]
  40097a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40097e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400980:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400984:	095a      	lsrs	r2, r3, #5
  400986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400988:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40098a:	6a3b      	ldr	r3, [r7, #32]
  40098c:	f003 031f 	and.w	r3, r3, #31
  400990:	2101      	movs	r1, #1
  400992:	fa01 f303 	lsl.w	r3, r1, r3
  400996:	61fa      	str	r2, [r7, #28]
  400998:	61bb      	str	r3, [r7, #24]
  40099a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40099e:	75fb      	strb	r3, [r7, #23]
  4009a0:	69fb      	ldr	r3, [r7, #28]
  4009a2:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4009a4:	693a      	ldr	r2, [r7, #16]
  4009a6:	4b23      	ldr	r3, [pc, #140]	; (400a34 <ioport_set_pin_sense_mode+0xcc>)
  4009a8:	4413      	add	r3, r2
  4009aa:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4009ac:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4009ae:	7dfb      	ldrb	r3, [r7, #23]
  4009b0:	3b01      	subs	r3, #1
  4009b2:	2b03      	cmp	r3, #3
  4009b4:	d82e      	bhi.n	400a14 <ioport_set_pin_sense_mode+0xac>
  4009b6:	a201      	add	r2, pc, #4	; (adr r2, 4009bc <ioport_set_pin_sense_mode+0x54>)
  4009b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4009bc:	004009f1 	.word	0x004009f1
  4009c0:	00400a03 	.word	0x00400a03
  4009c4:	004009cd 	.word	0x004009cd
  4009c8:	004009df 	.word	0x004009df
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4009cc:	68fb      	ldr	r3, [r7, #12]
  4009ce:	69ba      	ldr	r2, [r7, #24]
  4009d0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  4009d4:	68fb      	ldr	r3, [r7, #12]
  4009d6:	69ba      	ldr	r2, [r7, #24]
  4009d8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4009dc:	e01f      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  4009de:	68fb      	ldr	r3, [r7, #12]
  4009e0:	69ba      	ldr	r2, [r7, #24]
  4009e2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  4009e6:	68fb      	ldr	r3, [r7, #12]
  4009e8:	69ba      	ldr	r2, [r7, #24]
  4009ea:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4009ee:	e016      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4009f0:	68fb      	ldr	r3, [r7, #12]
  4009f2:	69ba      	ldr	r2, [r7, #24]
  4009f4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4009f8:	68fb      	ldr	r3, [r7, #12]
  4009fa:	69ba      	ldr	r2, [r7, #24]
  4009fc:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400a00:	e00d      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a02:	68fb      	ldr	r3, [r7, #12]
  400a04:	69ba      	ldr	r2, [r7, #24]
  400a06:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a0a:	68fb      	ldr	r3, [r7, #12]
  400a0c:	69ba      	ldr	r2, [r7, #24]
  400a0e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a12:	e004      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400a14:	68fb      	ldr	r3, [r7, #12]
  400a16:	69ba      	ldr	r2, [r7, #24]
  400a18:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400a1c:	e003      	b.n	400a26 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400a1e:	68fb      	ldr	r3, [r7, #12]
  400a20:	69ba      	ldr	r2, [r7, #24]
  400a22:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400a26:	bf00      	nop
  400a28:	3734      	adds	r7, #52	; 0x34
  400a2a:	46bd      	mov	sp, r7
  400a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a30:	4770      	bx	lr
  400a32:	bf00      	nop
  400a34:	00200707 	.word	0x00200707

00400a38 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400a38:	b480      	push	{r7}
  400a3a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  400a3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a40:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a44:	4a0c      	ldr	r2, [pc, #48]	; (400a78 <tcm_disable+0x40>)
  400a46:	4b0c      	ldr	r3, [pc, #48]	; (400a78 <tcm_disable+0x40>)
  400a48:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  400a4c:	f023 0301 	bic.w	r3, r3, #1
  400a50:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a54:	4a08      	ldr	r2, [pc, #32]	; (400a78 <tcm_disable+0x40>)
  400a56:	4b08      	ldr	r3, [pc, #32]	; (400a78 <tcm_disable+0x40>)
  400a58:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  400a5c:	f023 0301 	bic.w	r3, r3, #1
  400a60:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  400a64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a68:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  400a6c:	bf00      	nop
  400a6e:	46bd      	mov	sp, r7
  400a70:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a74:	4770      	bx	lr
  400a76:	bf00      	nop
  400a78:	e000ed00 	.word	0xe000ed00

00400a7c <board_init>:
#endif

void board_init(void)
{
  400a7c:	b580      	push	{r7, lr}
  400a7e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a80:	4b25      	ldr	r3, [pc, #148]	; (400b18 <board_init+0x9c>)
  400a82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a86:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  400a88:	4b24      	ldr	r3, [pc, #144]	; (400b1c <board_init+0xa0>)
  400a8a:	4798      	blx	r3
	SCB_EnableDCache();
  400a8c:	4b24      	ldr	r3, [pc, #144]	; (400b20 <board_init+0xa4>)
  400a8e:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a90:	4b24      	ldr	r3, [pc, #144]	; (400b24 <board_init+0xa8>)
  400a92:	4a25      	ldr	r2, [pc, #148]	; (400b28 <board_init+0xac>)
  400a94:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a96:	4b23      	ldr	r3, [pc, #140]	; (400b24 <board_init+0xa8>)
  400a98:	4a24      	ldr	r2, [pc, #144]	; (400b2c <board_init+0xb0>)
  400a9a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  400a9c:	4b24      	ldr	r3, [pc, #144]	; (400b30 <board_init+0xb4>)
  400a9e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  400aa0:	4b24      	ldr	r3, [pc, #144]	; (400b34 <board_init+0xb8>)
  400aa2:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  400aa4:	2101      	movs	r1, #1
  400aa6:	2048      	movs	r0, #72	; 0x48
  400aa8:	4b23      	ldr	r3, [pc, #140]	; (400b38 <board_init+0xbc>)
  400aaa:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  400aac:	2101      	movs	r1, #1
  400aae:	2048      	movs	r0, #72	; 0x48
  400ab0:	4b22      	ldr	r3, [pc, #136]	; (400b3c <board_init+0xc0>)
  400ab2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  400ab4:	2100      	movs	r1, #0
  400ab6:	200b      	movs	r0, #11
  400ab8:	4b1f      	ldr	r3, [pc, #124]	; (400b38 <board_init+0xbc>)
  400aba:	4798      	blx	r3
  400abc:	2188      	movs	r1, #136	; 0x88
  400abe:	200b      	movs	r0, #11
  400ac0:	4b1f      	ldr	r3, [pc, #124]	; (400b40 <board_init+0xc4>)
  400ac2:	4798      	blx	r3
  400ac4:	2102      	movs	r1, #2
  400ac6:	200b      	movs	r0, #11
  400ac8:	4b1e      	ldr	r3, [pc, #120]	; (400b44 <board_init+0xc8>)
  400aca:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  400acc:	2100      	movs	r1, #0
  400ace:	2015      	movs	r0, #21
  400ad0:	4b1b      	ldr	r3, [pc, #108]	; (400b40 <board_init+0xc4>)
  400ad2:	4798      	blx	r3
  400ad4:	2015      	movs	r0, #21
  400ad6:	4b1c      	ldr	r3, [pc, #112]	; (400b48 <board_init+0xcc>)
  400ad8:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400ada:	4a1c      	ldr	r2, [pc, #112]	; (400b4c <board_init+0xd0>)
  400adc:	4b1b      	ldr	r3, [pc, #108]	; (400b4c <board_init+0xd0>)
  400ade:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  400ae2:	f043 0310 	orr.w	r3, r3, #16
  400ae6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  400aea:	2103      	movs	r1, #3
  400aec:	2024      	movs	r0, #36	; 0x24
  400aee:	4b14      	ldr	r3, [pc, #80]	; (400b40 <board_init+0xc4>)
  400af0:	4798      	blx	r3
  400af2:	2024      	movs	r0, #36	; 0x24
  400af4:	4b14      	ldr	r3, [pc, #80]	; (400b48 <board_init+0xcc>)
  400af6:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWIHS0
	ioport_set_pin_peripheral_mode(TWIHS0_DATA_GPIO, TWIHS0_DATA_FLAGS);
  400af8:	2100      	movs	r1, #0
  400afa:	2003      	movs	r0, #3
  400afc:	4b10      	ldr	r3, [pc, #64]	; (400b40 <board_init+0xc4>)
  400afe:	4798      	blx	r3
  400b00:	2003      	movs	r0, #3
  400b02:	4b11      	ldr	r3, [pc, #68]	; (400b48 <board_init+0xcc>)
  400b04:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWIHS0_CLK_GPIO, TWIHS0_CLK_FLAGS);
  400b06:	2100      	movs	r1, #0
  400b08:	2004      	movs	r0, #4
  400b0a:	4b0d      	ldr	r3, [pc, #52]	; (400b40 <board_init+0xc4>)
  400b0c:	4798      	blx	r3
  400b0e:	2004      	movs	r0, #4
  400b10:	4b0d      	ldr	r3, [pc, #52]	; (400b48 <board_init+0xcc>)
  400b12:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  400b14:	bf00      	nop
  400b16:	bd80      	pop	{r7, pc}
  400b18:	400e1850 	.word	0x400e1850
  400b1c:	004005e9 	.word	0x004005e9
  400b20:	00400621 	.word	0x00400621
  400b24:	400e0c00 	.word	0x400e0c00
  400b28:	5a00080c 	.word	0x5a00080c
  400b2c:	5a00070c 	.word	0x5a00070c
  400b30:	00400a39 	.word	0x00400a39
  400b34:	004006e1 	.word	0x004006e1
  400b38:	00400875 	.word	0x00400875
  400b3c:	004008fd 	.word	0x004008fd
  400b40:	00400759 	.word	0x00400759
  400b44:	00400969 	.word	0x00400969
  400b48:	0040070d 	.word	0x0040070d
  400b4c:	40088000 	.word	0x40088000

00400b50 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400b50:	b480      	push	{r7}
  400b52:	b085      	sub	sp, #20
  400b54:	af00      	add	r7, sp, #0
  400b56:	60f8      	str	r0, [r7, #12]
  400b58:	60b9      	str	r1, [r7, #8]
  400b5a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400b5c:	687b      	ldr	r3, [r7, #4]
  400b5e:	2b00      	cmp	r3, #0
  400b60:	d003      	beq.n	400b6a <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400b62:	68fb      	ldr	r3, [r7, #12]
  400b64:	68ba      	ldr	r2, [r7, #8]
  400b66:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400b68:	e002      	b.n	400b70 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400b6a:	68fb      	ldr	r3, [r7, #12]
  400b6c:	68ba      	ldr	r2, [r7, #8]
  400b6e:	661a      	str	r2, [r3, #96]	; 0x60
}
  400b70:	bf00      	nop
  400b72:	3714      	adds	r7, #20
  400b74:	46bd      	mov	sp, r7
  400b76:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b7a:	4770      	bx	lr

00400b7c <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400b7c:	b480      	push	{r7}
  400b7e:	b083      	sub	sp, #12
  400b80:	af00      	add	r7, sp, #0
  400b82:	6078      	str	r0, [r7, #4]
  400b84:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  400b86:	687b      	ldr	r3, [r7, #4]
  400b88:	683a      	ldr	r2, [r7, #0]
  400b8a:	631a      	str	r2, [r3, #48]	; 0x30
}
  400b8c:	bf00      	nop
  400b8e:	370c      	adds	r7, #12
  400b90:	46bd      	mov	sp, r7
  400b92:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b96:	4770      	bx	lr

00400b98 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400b98:	b480      	push	{r7}
  400b9a:	b083      	sub	sp, #12
  400b9c:	af00      	add	r7, sp, #0
  400b9e:	6078      	str	r0, [r7, #4]
  400ba0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  400ba2:	687b      	ldr	r3, [r7, #4]
  400ba4:	683a      	ldr	r2, [r7, #0]
  400ba6:	635a      	str	r2, [r3, #52]	; 0x34
}
  400ba8:	bf00      	nop
  400baa:	370c      	adds	r7, #12
  400bac:	46bd      	mov	sp, r7
  400bae:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bb2:	4770      	bx	lr

00400bb4 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400bb4:	b480      	push	{r7}
  400bb6:	b087      	sub	sp, #28
  400bb8:	af00      	add	r7, sp, #0
  400bba:	60f8      	str	r0, [r7, #12]
  400bbc:	60b9      	str	r1, [r7, #8]
  400bbe:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400bc0:	68fb      	ldr	r3, [r7, #12]
  400bc2:	687a      	ldr	r2, [r7, #4]
  400bc4:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400bc6:	68bb      	ldr	r3, [r7, #8]
  400bc8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400bcc:	d04a      	beq.n	400c64 <pio_set_peripheral+0xb0>
  400bce:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400bd2:	d808      	bhi.n	400be6 <pio_set_peripheral+0x32>
  400bd4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400bd8:	d016      	beq.n	400c08 <pio_set_peripheral+0x54>
  400bda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400bde:	d02c      	beq.n	400c3a <pio_set_peripheral+0x86>
  400be0:	2b00      	cmp	r3, #0
  400be2:	d069      	beq.n	400cb8 <pio_set_peripheral+0x104>
  400be4:	e064      	b.n	400cb0 <pio_set_peripheral+0xfc>
  400be6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400bea:	d065      	beq.n	400cb8 <pio_set_peripheral+0x104>
  400bec:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400bf0:	d803      	bhi.n	400bfa <pio_set_peripheral+0x46>
  400bf2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400bf6:	d04a      	beq.n	400c8e <pio_set_peripheral+0xda>
  400bf8:	e05a      	b.n	400cb0 <pio_set_peripheral+0xfc>
  400bfa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400bfe:	d05b      	beq.n	400cb8 <pio_set_peripheral+0x104>
  400c00:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400c04:	d058      	beq.n	400cb8 <pio_set_peripheral+0x104>
  400c06:	e053      	b.n	400cb0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c08:	68fb      	ldr	r3, [r7, #12]
  400c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c0c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c0e:	68fb      	ldr	r3, [r7, #12]
  400c10:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400c12:	687b      	ldr	r3, [r7, #4]
  400c14:	43d9      	mvns	r1, r3
  400c16:	697b      	ldr	r3, [r7, #20]
  400c18:	400b      	ands	r3, r1
  400c1a:	401a      	ands	r2, r3
  400c1c:	68fb      	ldr	r3, [r7, #12]
  400c1e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c20:	68fb      	ldr	r3, [r7, #12]
  400c22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c24:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c26:	68fb      	ldr	r3, [r7, #12]
  400c28:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c2a:	687b      	ldr	r3, [r7, #4]
  400c2c:	43d9      	mvns	r1, r3
  400c2e:	697b      	ldr	r3, [r7, #20]
  400c30:	400b      	ands	r3, r1
  400c32:	401a      	ands	r2, r3
  400c34:	68fb      	ldr	r3, [r7, #12]
  400c36:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c38:	e03a      	b.n	400cb0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c3a:	68fb      	ldr	r3, [r7, #12]
  400c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c3e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c40:	687a      	ldr	r2, [r7, #4]
  400c42:	697b      	ldr	r3, [r7, #20]
  400c44:	431a      	orrs	r2, r3
  400c46:	68fb      	ldr	r3, [r7, #12]
  400c48:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c4a:	68fb      	ldr	r3, [r7, #12]
  400c4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c4e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c50:	68fb      	ldr	r3, [r7, #12]
  400c52:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c54:	687b      	ldr	r3, [r7, #4]
  400c56:	43d9      	mvns	r1, r3
  400c58:	697b      	ldr	r3, [r7, #20]
  400c5a:	400b      	ands	r3, r1
  400c5c:	401a      	ands	r2, r3
  400c5e:	68fb      	ldr	r3, [r7, #12]
  400c60:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c62:	e025      	b.n	400cb0 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c64:	68fb      	ldr	r3, [r7, #12]
  400c66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c68:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c6a:	68fb      	ldr	r3, [r7, #12]
  400c6c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400c6e:	687b      	ldr	r3, [r7, #4]
  400c70:	43d9      	mvns	r1, r3
  400c72:	697b      	ldr	r3, [r7, #20]
  400c74:	400b      	ands	r3, r1
  400c76:	401a      	ands	r2, r3
  400c78:	68fb      	ldr	r3, [r7, #12]
  400c7a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c7c:	68fb      	ldr	r3, [r7, #12]
  400c7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c80:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c82:	687a      	ldr	r2, [r7, #4]
  400c84:	697b      	ldr	r3, [r7, #20]
  400c86:	431a      	orrs	r2, r3
  400c88:	68fb      	ldr	r3, [r7, #12]
  400c8a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c8c:	e010      	b.n	400cb0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c8e:	68fb      	ldr	r3, [r7, #12]
  400c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c92:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c94:	687a      	ldr	r2, [r7, #4]
  400c96:	697b      	ldr	r3, [r7, #20]
  400c98:	431a      	orrs	r2, r3
  400c9a:	68fb      	ldr	r3, [r7, #12]
  400c9c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c9e:	68fb      	ldr	r3, [r7, #12]
  400ca0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400ca2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ca4:	687a      	ldr	r2, [r7, #4]
  400ca6:	697b      	ldr	r3, [r7, #20]
  400ca8:	431a      	orrs	r2, r3
  400caa:	68fb      	ldr	r3, [r7, #12]
  400cac:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400cae:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400cb0:	68fb      	ldr	r3, [r7, #12]
  400cb2:	687a      	ldr	r2, [r7, #4]
  400cb4:	605a      	str	r2, [r3, #4]
  400cb6:	e000      	b.n	400cba <pio_set_peripheral+0x106>
		return;
  400cb8:	bf00      	nop
}
  400cba:	371c      	adds	r7, #28
  400cbc:	46bd      	mov	sp, r7
  400cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cc2:	4770      	bx	lr

00400cc4 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400cc4:	b580      	push	{r7, lr}
  400cc6:	b084      	sub	sp, #16
  400cc8:	af00      	add	r7, sp, #0
  400cca:	60f8      	str	r0, [r7, #12]
  400ccc:	60b9      	str	r1, [r7, #8]
  400cce:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400cd0:	68b9      	ldr	r1, [r7, #8]
  400cd2:	68f8      	ldr	r0, [r7, #12]
  400cd4:	4b19      	ldr	r3, [pc, #100]	; (400d3c <pio_set_input+0x78>)
  400cd6:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400cd8:	687b      	ldr	r3, [r7, #4]
  400cda:	f003 0301 	and.w	r3, r3, #1
  400cde:	461a      	mov	r2, r3
  400ce0:	68b9      	ldr	r1, [r7, #8]
  400ce2:	68f8      	ldr	r0, [r7, #12]
  400ce4:	4b16      	ldr	r3, [pc, #88]	; (400d40 <pio_set_input+0x7c>)
  400ce6:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400ce8:	687b      	ldr	r3, [r7, #4]
  400cea:	f003 030a 	and.w	r3, r3, #10
  400cee:	2b00      	cmp	r3, #0
  400cf0:	d003      	beq.n	400cfa <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  400cf2:	68fb      	ldr	r3, [r7, #12]
  400cf4:	68ba      	ldr	r2, [r7, #8]
  400cf6:	621a      	str	r2, [r3, #32]
  400cf8:	e002      	b.n	400d00 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400cfa:	68fb      	ldr	r3, [r7, #12]
  400cfc:	68ba      	ldr	r2, [r7, #8]
  400cfe:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400d00:	687b      	ldr	r3, [r7, #4]
  400d02:	f003 0302 	and.w	r3, r3, #2
  400d06:	2b00      	cmp	r3, #0
  400d08:	d004      	beq.n	400d14 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400d0a:	68fb      	ldr	r3, [r7, #12]
  400d0c:	68ba      	ldr	r2, [r7, #8]
  400d0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  400d12:	e008      	b.n	400d26 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400d14:	687b      	ldr	r3, [r7, #4]
  400d16:	f003 0308 	and.w	r3, r3, #8
  400d1a:	2b00      	cmp	r3, #0
  400d1c:	d003      	beq.n	400d26 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  400d1e:	68fb      	ldr	r3, [r7, #12]
  400d20:	68ba      	ldr	r2, [r7, #8]
  400d22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400d26:	68fb      	ldr	r3, [r7, #12]
  400d28:	68ba      	ldr	r2, [r7, #8]
  400d2a:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400d2c:	68fb      	ldr	r3, [r7, #12]
  400d2e:	68ba      	ldr	r2, [r7, #8]
  400d30:	601a      	str	r2, [r3, #0]
}
  400d32:	bf00      	nop
  400d34:	3710      	adds	r7, #16
  400d36:	46bd      	mov	sp, r7
  400d38:	bd80      	pop	{r7, pc}
  400d3a:	bf00      	nop
  400d3c:	00400e59 	.word	0x00400e59
  400d40:	00400b51 	.word	0x00400b51

00400d44 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400d44:	b580      	push	{r7, lr}
  400d46:	b084      	sub	sp, #16
  400d48:	af00      	add	r7, sp, #0
  400d4a:	60f8      	str	r0, [r7, #12]
  400d4c:	60b9      	str	r1, [r7, #8]
  400d4e:	607a      	str	r2, [r7, #4]
  400d50:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400d52:	68b9      	ldr	r1, [r7, #8]
  400d54:	68f8      	ldr	r0, [r7, #12]
  400d56:	4b12      	ldr	r3, [pc, #72]	; (400da0 <pio_set_output+0x5c>)
  400d58:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400d5a:	69ba      	ldr	r2, [r7, #24]
  400d5c:	68b9      	ldr	r1, [r7, #8]
  400d5e:	68f8      	ldr	r0, [r7, #12]
  400d60:	4b10      	ldr	r3, [pc, #64]	; (400da4 <pio_set_output+0x60>)
  400d62:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400d64:	683b      	ldr	r3, [r7, #0]
  400d66:	2b00      	cmp	r3, #0
  400d68:	d003      	beq.n	400d72 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400d6a:	68fb      	ldr	r3, [r7, #12]
  400d6c:	68ba      	ldr	r2, [r7, #8]
  400d6e:	651a      	str	r2, [r3, #80]	; 0x50
  400d70:	e002      	b.n	400d78 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400d72:	68fb      	ldr	r3, [r7, #12]
  400d74:	68ba      	ldr	r2, [r7, #8]
  400d76:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400d78:	687b      	ldr	r3, [r7, #4]
  400d7a:	2b00      	cmp	r3, #0
  400d7c:	d003      	beq.n	400d86 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400d7e:	68fb      	ldr	r3, [r7, #12]
  400d80:	68ba      	ldr	r2, [r7, #8]
  400d82:	631a      	str	r2, [r3, #48]	; 0x30
  400d84:	e002      	b.n	400d8c <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400d86:	68fb      	ldr	r3, [r7, #12]
  400d88:	68ba      	ldr	r2, [r7, #8]
  400d8a:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400d8c:	68fb      	ldr	r3, [r7, #12]
  400d8e:	68ba      	ldr	r2, [r7, #8]
  400d90:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  400d92:	68fb      	ldr	r3, [r7, #12]
  400d94:	68ba      	ldr	r2, [r7, #8]
  400d96:	601a      	str	r2, [r3, #0]
}
  400d98:	bf00      	nop
  400d9a:	3710      	adds	r7, #16
  400d9c:	46bd      	mov	sp, r7
  400d9e:	bd80      	pop	{r7, pc}
  400da0:	00400e59 	.word	0x00400e59
  400da4:	00400b51 	.word	0x00400b51

00400da8 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400da8:	b480      	push	{r7}
  400daa:	b083      	sub	sp, #12
  400dac:	af00      	add	r7, sp, #0
  400dae:	6078      	str	r0, [r7, #4]
  400db0:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400db2:	687b      	ldr	r3, [r7, #4]
  400db4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400db6:	683b      	ldr	r3, [r7, #0]
  400db8:	4013      	ands	r3, r2
  400dba:	2b00      	cmp	r3, #0
  400dbc:	d101      	bne.n	400dc2 <pio_get_output_data_status+0x1a>
		return 0;
  400dbe:	2300      	movs	r3, #0
  400dc0:	e000      	b.n	400dc4 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  400dc2:	2301      	movs	r3, #1
	}
}
  400dc4:	4618      	mov	r0, r3
  400dc6:	370c      	adds	r7, #12
  400dc8:	46bd      	mov	sp, r7
  400dca:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dce:	4770      	bx	lr

00400dd0 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400dd0:	b480      	push	{r7}
  400dd2:	b085      	sub	sp, #20
  400dd4:	af00      	add	r7, sp, #0
  400dd6:	60f8      	str	r0, [r7, #12]
  400dd8:	60b9      	str	r1, [r7, #8]
  400dda:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400ddc:	687b      	ldr	r3, [r7, #4]
  400dde:	f003 0310 	and.w	r3, r3, #16
  400de2:	2b00      	cmp	r3, #0
  400de4:	d020      	beq.n	400e28 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400de6:	68fb      	ldr	r3, [r7, #12]
  400de8:	68ba      	ldr	r2, [r7, #8]
  400dea:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400dee:	687b      	ldr	r3, [r7, #4]
  400df0:	f003 0320 	and.w	r3, r3, #32
  400df4:	2b00      	cmp	r3, #0
  400df6:	d004      	beq.n	400e02 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400df8:	68fb      	ldr	r3, [r7, #12]
  400dfa:	68ba      	ldr	r2, [r7, #8]
  400dfc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400e00:	e003      	b.n	400e0a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400e02:	68fb      	ldr	r3, [r7, #12]
  400e04:	68ba      	ldr	r2, [r7, #8]
  400e06:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400e0a:	687b      	ldr	r3, [r7, #4]
  400e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400e10:	2b00      	cmp	r3, #0
  400e12:	d004      	beq.n	400e1e <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400e14:	68fb      	ldr	r3, [r7, #12]
  400e16:	68ba      	ldr	r2, [r7, #8]
  400e18:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400e1c:	e008      	b.n	400e30 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  400e1e:	68fb      	ldr	r3, [r7, #12]
  400e20:	68ba      	ldr	r2, [r7, #8]
  400e22:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  400e26:	e003      	b.n	400e30 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  400e28:	68fb      	ldr	r3, [r7, #12]
  400e2a:	68ba      	ldr	r2, [r7, #8]
  400e2c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400e30:	bf00      	nop
  400e32:	3714      	adds	r7, #20
  400e34:	46bd      	mov	sp, r7
  400e36:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e3a:	4770      	bx	lr

00400e3c <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400e3c:	b480      	push	{r7}
  400e3e:	b083      	sub	sp, #12
  400e40:	af00      	add	r7, sp, #0
  400e42:	6078      	str	r0, [r7, #4]
  400e44:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  400e46:	687b      	ldr	r3, [r7, #4]
  400e48:	683a      	ldr	r2, [r7, #0]
  400e4a:	641a      	str	r2, [r3, #64]	; 0x40
}
  400e4c:	bf00      	nop
  400e4e:	370c      	adds	r7, #12
  400e50:	46bd      	mov	sp, r7
  400e52:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e56:	4770      	bx	lr

00400e58 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400e58:	b480      	push	{r7}
  400e5a:	b083      	sub	sp, #12
  400e5c:	af00      	add	r7, sp, #0
  400e5e:	6078      	str	r0, [r7, #4]
  400e60:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400e62:	687b      	ldr	r3, [r7, #4]
  400e64:	683a      	ldr	r2, [r7, #0]
  400e66:	645a      	str	r2, [r3, #68]	; 0x44
}
  400e68:	bf00      	nop
  400e6a:	370c      	adds	r7, #12
  400e6c:	46bd      	mov	sp, r7
  400e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e72:	4770      	bx	lr

00400e74 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400e74:	b480      	push	{r7}
  400e76:	b083      	sub	sp, #12
  400e78:	af00      	add	r7, sp, #0
  400e7a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400e7c:	687b      	ldr	r3, [r7, #4]
  400e7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400e80:	4618      	mov	r0, r3
  400e82:	370c      	adds	r7, #12
  400e84:	46bd      	mov	sp, r7
  400e86:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e8a:	4770      	bx	lr

00400e8c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400e8c:	b480      	push	{r7}
  400e8e:	b083      	sub	sp, #12
  400e90:	af00      	add	r7, sp, #0
  400e92:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400e94:	687b      	ldr	r3, [r7, #4]
  400e96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400e98:	4618      	mov	r0, r3
  400e9a:	370c      	adds	r7, #12
  400e9c:	46bd      	mov	sp, r7
  400e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ea2:	4770      	bx	lr

00400ea4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400ea4:	b580      	push	{r7, lr}
  400ea6:	b084      	sub	sp, #16
  400ea8:	af00      	add	r7, sp, #0
  400eaa:	6078      	str	r0, [r7, #4]
  400eac:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400eae:	6878      	ldr	r0, [r7, #4]
  400eb0:	4b26      	ldr	r3, [pc, #152]	; (400f4c <pio_handler_process+0xa8>)
  400eb2:	4798      	blx	r3
  400eb4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400eb6:	6878      	ldr	r0, [r7, #4]
  400eb8:	4b25      	ldr	r3, [pc, #148]	; (400f50 <pio_handler_process+0xac>)
  400eba:	4798      	blx	r3
  400ebc:	4602      	mov	r2, r0
  400ebe:	68fb      	ldr	r3, [r7, #12]
  400ec0:	4013      	ands	r3, r2
  400ec2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400ec4:	68fb      	ldr	r3, [r7, #12]
  400ec6:	2b00      	cmp	r3, #0
  400ec8:	d03c      	beq.n	400f44 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400eca:	2300      	movs	r3, #0
  400ecc:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400ece:	e034      	b.n	400f3a <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400ed0:	4a20      	ldr	r2, [pc, #128]	; (400f54 <pio_handler_process+0xb0>)
  400ed2:	68bb      	ldr	r3, [r7, #8]
  400ed4:	011b      	lsls	r3, r3, #4
  400ed6:	4413      	add	r3, r2
  400ed8:	681a      	ldr	r2, [r3, #0]
  400eda:	683b      	ldr	r3, [r7, #0]
  400edc:	429a      	cmp	r2, r3
  400ede:	d126      	bne.n	400f2e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400ee0:	4a1c      	ldr	r2, [pc, #112]	; (400f54 <pio_handler_process+0xb0>)
  400ee2:	68bb      	ldr	r3, [r7, #8]
  400ee4:	011b      	lsls	r3, r3, #4
  400ee6:	4413      	add	r3, r2
  400ee8:	3304      	adds	r3, #4
  400eea:	681a      	ldr	r2, [r3, #0]
  400eec:	68fb      	ldr	r3, [r7, #12]
  400eee:	4013      	ands	r3, r2
  400ef0:	2b00      	cmp	r3, #0
  400ef2:	d01c      	beq.n	400f2e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ef4:	4a17      	ldr	r2, [pc, #92]	; (400f54 <pio_handler_process+0xb0>)
  400ef6:	68bb      	ldr	r3, [r7, #8]
  400ef8:	011b      	lsls	r3, r3, #4
  400efa:	4413      	add	r3, r2
  400efc:	330c      	adds	r3, #12
  400efe:	681b      	ldr	r3, [r3, #0]
  400f00:	4914      	ldr	r1, [pc, #80]	; (400f54 <pio_handler_process+0xb0>)
  400f02:	68ba      	ldr	r2, [r7, #8]
  400f04:	0112      	lsls	r2, r2, #4
  400f06:	440a      	add	r2, r1
  400f08:	6810      	ldr	r0, [r2, #0]
  400f0a:	4912      	ldr	r1, [pc, #72]	; (400f54 <pio_handler_process+0xb0>)
  400f0c:	68ba      	ldr	r2, [r7, #8]
  400f0e:	0112      	lsls	r2, r2, #4
  400f10:	440a      	add	r2, r1
  400f12:	3204      	adds	r2, #4
  400f14:	6812      	ldr	r2, [r2, #0]
  400f16:	4611      	mov	r1, r2
  400f18:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400f1a:	4a0e      	ldr	r2, [pc, #56]	; (400f54 <pio_handler_process+0xb0>)
  400f1c:	68bb      	ldr	r3, [r7, #8]
  400f1e:	011b      	lsls	r3, r3, #4
  400f20:	4413      	add	r3, r2
  400f22:	3304      	adds	r3, #4
  400f24:	681b      	ldr	r3, [r3, #0]
  400f26:	43db      	mvns	r3, r3
  400f28:	68fa      	ldr	r2, [r7, #12]
  400f2a:	4013      	ands	r3, r2
  400f2c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400f2e:	68bb      	ldr	r3, [r7, #8]
  400f30:	3301      	adds	r3, #1
  400f32:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f34:	68bb      	ldr	r3, [r7, #8]
  400f36:	2b06      	cmp	r3, #6
  400f38:	d803      	bhi.n	400f42 <pio_handler_process+0x9e>
		while (status != 0) {
  400f3a:	68fb      	ldr	r3, [r7, #12]
  400f3c:	2b00      	cmp	r3, #0
  400f3e:	d1c7      	bne.n	400ed0 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400f40:	e000      	b.n	400f44 <pio_handler_process+0xa0>
				break;
  400f42:	bf00      	nop
}
  400f44:	bf00      	nop
  400f46:	3710      	adds	r7, #16
  400f48:	46bd      	mov	sp, r7
  400f4a:	bd80      	pop	{r7, pc}
  400f4c:	00400e75 	.word	0x00400e75
  400f50:	00400e8d 	.word	0x00400e8d
  400f54:	204009d8 	.word	0x204009d8

00400f58 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400f58:	b580      	push	{r7, lr}
  400f5a:	b086      	sub	sp, #24
  400f5c:	af00      	add	r7, sp, #0
  400f5e:	60f8      	str	r0, [r7, #12]
  400f60:	60b9      	str	r1, [r7, #8]
  400f62:	607a      	str	r2, [r7, #4]
  400f64:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400f66:	4b21      	ldr	r3, [pc, #132]	; (400fec <pio_handler_set+0x94>)
  400f68:	681b      	ldr	r3, [r3, #0]
  400f6a:	2b06      	cmp	r3, #6
  400f6c:	d901      	bls.n	400f72 <pio_handler_set+0x1a>
		return 1;
  400f6e:	2301      	movs	r3, #1
  400f70:	e038      	b.n	400fe4 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400f72:	2300      	movs	r3, #0
  400f74:	75fb      	strb	r3, [r7, #23]
  400f76:	e011      	b.n	400f9c <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400f78:	7dfb      	ldrb	r3, [r7, #23]
  400f7a:	011b      	lsls	r3, r3, #4
  400f7c:	4a1c      	ldr	r2, [pc, #112]	; (400ff0 <pio_handler_set+0x98>)
  400f7e:	4413      	add	r3, r2
  400f80:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400f82:	693b      	ldr	r3, [r7, #16]
  400f84:	681a      	ldr	r2, [r3, #0]
  400f86:	68bb      	ldr	r3, [r7, #8]
  400f88:	429a      	cmp	r2, r3
  400f8a:	d104      	bne.n	400f96 <pio_handler_set+0x3e>
  400f8c:	693b      	ldr	r3, [r7, #16]
  400f8e:	685a      	ldr	r2, [r3, #4]
  400f90:	687b      	ldr	r3, [r7, #4]
  400f92:	429a      	cmp	r2, r3
  400f94:	d008      	beq.n	400fa8 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400f96:	7dfb      	ldrb	r3, [r7, #23]
  400f98:	3301      	adds	r3, #1
  400f9a:	75fb      	strb	r3, [r7, #23]
  400f9c:	7dfa      	ldrb	r2, [r7, #23]
  400f9e:	4b13      	ldr	r3, [pc, #76]	; (400fec <pio_handler_set+0x94>)
  400fa0:	681b      	ldr	r3, [r3, #0]
  400fa2:	429a      	cmp	r2, r3
  400fa4:	d9e8      	bls.n	400f78 <pio_handler_set+0x20>
  400fa6:	e000      	b.n	400faa <pio_handler_set+0x52>
			break;
  400fa8:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400faa:	693b      	ldr	r3, [r7, #16]
  400fac:	68ba      	ldr	r2, [r7, #8]
  400fae:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400fb0:	693b      	ldr	r3, [r7, #16]
  400fb2:	687a      	ldr	r2, [r7, #4]
  400fb4:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400fb6:	693b      	ldr	r3, [r7, #16]
  400fb8:	683a      	ldr	r2, [r7, #0]
  400fba:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400fbc:	693b      	ldr	r3, [r7, #16]
  400fbe:	6a3a      	ldr	r2, [r7, #32]
  400fc0:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400fc2:	7dfa      	ldrb	r2, [r7, #23]
  400fc4:	4b09      	ldr	r3, [pc, #36]	; (400fec <pio_handler_set+0x94>)
  400fc6:	681b      	ldr	r3, [r3, #0]
  400fc8:	3301      	adds	r3, #1
  400fca:	429a      	cmp	r2, r3
  400fcc:	d104      	bne.n	400fd8 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400fce:	4b07      	ldr	r3, [pc, #28]	; (400fec <pio_handler_set+0x94>)
  400fd0:	681b      	ldr	r3, [r3, #0]
  400fd2:	3301      	adds	r3, #1
  400fd4:	4a05      	ldr	r2, [pc, #20]	; (400fec <pio_handler_set+0x94>)
  400fd6:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400fd8:	683a      	ldr	r2, [r7, #0]
  400fda:	6879      	ldr	r1, [r7, #4]
  400fdc:	68f8      	ldr	r0, [r7, #12]
  400fde:	4b05      	ldr	r3, [pc, #20]	; (400ff4 <pio_handler_set+0x9c>)
  400fe0:	4798      	blx	r3

	return 0;
  400fe2:	2300      	movs	r3, #0
}
  400fe4:	4618      	mov	r0, r3
  400fe6:	3718      	adds	r7, #24
  400fe8:	46bd      	mov	sp, r7
  400fea:	bd80      	pop	{r7, pc}
  400fec:	20400a48 	.word	0x20400a48
  400ff0:	204009d8 	.word	0x204009d8
  400ff4:	00400dd1 	.word	0x00400dd1

00400ff8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400ff8:	b580      	push	{r7, lr}
  400ffa:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400ffc:	210a      	movs	r1, #10
  400ffe:	4802      	ldr	r0, [pc, #8]	; (401008 <PIOA_Handler+0x10>)
  401000:	4b02      	ldr	r3, [pc, #8]	; (40100c <PIOA_Handler+0x14>)
  401002:	4798      	blx	r3
}
  401004:	bf00      	nop
  401006:	bd80      	pop	{r7, pc}
  401008:	400e0e00 	.word	0x400e0e00
  40100c:	00400ea5 	.word	0x00400ea5

00401010 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401010:	b580      	push	{r7, lr}
  401012:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401014:	210b      	movs	r1, #11
  401016:	4802      	ldr	r0, [pc, #8]	; (401020 <PIOB_Handler+0x10>)
  401018:	4b02      	ldr	r3, [pc, #8]	; (401024 <PIOB_Handler+0x14>)
  40101a:	4798      	blx	r3
}
  40101c:	bf00      	nop
  40101e:	bd80      	pop	{r7, pc}
  401020:	400e1000 	.word	0x400e1000
  401024:	00400ea5 	.word	0x00400ea5

00401028 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401028:	b580      	push	{r7, lr}
  40102a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  40102c:	210c      	movs	r1, #12
  40102e:	4802      	ldr	r0, [pc, #8]	; (401038 <PIOC_Handler+0x10>)
  401030:	4b02      	ldr	r3, [pc, #8]	; (40103c <PIOC_Handler+0x14>)
  401032:	4798      	blx	r3
}
  401034:	bf00      	nop
  401036:	bd80      	pop	{r7, pc}
  401038:	400e1200 	.word	0x400e1200
  40103c:	00400ea5 	.word	0x00400ea5

00401040 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401040:	b580      	push	{r7, lr}
  401042:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  401044:	2110      	movs	r1, #16
  401046:	4802      	ldr	r0, [pc, #8]	; (401050 <PIOD_Handler+0x10>)
  401048:	4b02      	ldr	r3, [pc, #8]	; (401054 <PIOD_Handler+0x14>)
  40104a:	4798      	blx	r3
}
  40104c:	bf00      	nop
  40104e:	bd80      	pop	{r7, pc}
  401050:	400e1400 	.word	0x400e1400
  401054:	00400ea5 	.word	0x00400ea5

00401058 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401058:	b580      	push	{r7, lr}
  40105a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  40105c:	2111      	movs	r1, #17
  40105e:	4802      	ldr	r0, [pc, #8]	; (401068 <PIOE_Handler+0x10>)
  401060:	4b02      	ldr	r3, [pc, #8]	; (40106c <PIOE_Handler+0x14>)
  401062:	4798      	blx	r3
}
  401064:	bf00      	nop
  401066:	bd80      	pop	{r7, pc}
  401068:	400e1600 	.word	0x400e1600
  40106c:	00400ea5 	.word	0x00400ea5

00401070 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401070:	b480      	push	{r7}
  401072:	b083      	sub	sp, #12
  401074:	af00      	add	r7, sp, #0
  401076:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  401078:	687b      	ldr	r3, [r7, #4]
  40107a:	3b01      	subs	r3, #1
  40107c:	2b03      	cmp	r3, #3
  40107e:	d81a      	bhi.n	4010b6 <pmc_mck_set_division+0x46>
  401080:	a201      	add	r2, pc, #4	; (adr r2, 401088 <pmc_mck_set_division+0x18>)
  401082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401086:	bf00      	nop
  401088:	00401099 	.word	0x00401099
  40108c:	0040109f 	.word	0x0040109f
  401090:	004010a7 	.word	0x004010a7
  401094:	004010af 	.word	0x004010af
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401098:	2300      	movs	r3, #0
  40109a:	607b      	str	r3, [r7, #4]
			break;
  40109c:	e00e      	b.n	4010bc <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  40109e:	f44f 7380 	mov.w	r3, #256	; 0x100
  4010a2:	607b      	str	r3, [r7, #4]
			break;
  4010a4:	e00a      	b.n	4010bc <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4010a6:	f44f 7340 	mov.w	r3, #768	; 0x300
  4010aa:	607b      	str	r3, [r7, #4]
			break;
  4010ac:	e006      	b.n	4010bc <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4010ae:	f44f 7300 	mov.w	r3, #512	; 0x200
  4010b2:	607b      	str	r3, [r7, #4]
			break;
  4010b4:	e002      	b.n	4010bc <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4010b6:	2300      	movs	r3, #0
  4010b8:	607b      	str	r3, [r7, #4]
			break;
  4010ba:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4010bc:	490a      	ldr	r1, [pc, #40]	; (4010e8 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4010be:	4b0a      	ldr	r3, [pc, #40]	; (4010e8 <pmc_mck_set_division+0x78>)
  4010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4010c6:	687b      	ldr	r3, [r7, #4]
  4010c8:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4010ca:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010cc:	bf00      	nop
  4010ce:	4b06      	ldr	r3, [pc, #24]	; (4010e8 <pmc_mck_set_division+0x78>)
  4010d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4010d2:	f003 0308 	and.w	r3, r3, #8
  4010d6:	2b00      	cmp	r3, #0
  4010d8:	d0f9      	beq.n	4010ce <pmc_mck_set_division+0x5e>
}
  4010da:	bf00      	nop
  4010dc:	370c      	adds	r7, #12
  4010de:	46bd      	mov	sp, r7
  4010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010e4:	4770      	bx	lr
  4010e6:	bf00      	nop
  4010e8:	400e0600 	.word	0x400e0600

004010ec <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4010ec:	b480      	push	{r7}
  4010ee:	b085      	sub	sp, #20
  4010f0:	af00      	add	r7, sp, #0
  4010f2:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4010f4:	491d      	ldr	r1, [pc, #116]	; (40116c <pmc_switch_mck_to_pllack+0x80>)
  4010f6:	4b1d      	ldr	r3, [pc, #116]	; (40116c <pmc_switch_mck_to_pllack+0x80>)
  4010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4010fe:	687b      	ldr	r3, [r7, #4]
  401100:	4313      	orrs	r3, r2
  401102:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401104:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401108:	60fb      	str	r3, [r7, #12]
  40110a:	e007      	b.n	40111c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40110c:	68fb      	ldr	r3, [r7, #12]
  40110e:	2b00      	cmp	r3, #0
  401110:	d101      	bne.n	401116 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401112:	2301      	movs	r3, #1
  401114:	e023      	b.n	40115e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401116:	68fb      	ldr	r3, [r7, #12]
  401118:	3b01      	subs	r3, #1
  40111a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40111c:	4b13      	ldr	r3, [pc, #76]	; (40116c <pmc_switch_mck_to_pllack+0x80>)
  40111e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401120:	f003 0308 	and.w	r3, r3, #8
  401124:	2b00      	cmp	r3, #0
  401126:	d0f1      	beq.n	40110c <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401128:	4a10      	ldr	r2, [pc, #64]	; (40116c <pmc_switch_mck_to_pllack+0x80>)
  40112a:	4b10      	ldr	r3, [pc, #64]	; (40116c <pmc_switch_mck_to_pllack+0x80>)
  40112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40112e:	f023 0303 	bic.w	r3, r3, #3
  401132:	f043 0302 	orr.w	r3, r3, #2
  401136:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401138:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40113c:	60fb      	str	r3, [r7, #12]
  40113e:	e007      	b.n	401150 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401140:	68fb      	ldr	r3, [r7, #12]
  401142:	2b00      	cmp	r3, #0
  401144:	d101      	bne.n	40114a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401146:	2301      	movs	r3, #1
  401148:	e009      	b.n	40115e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40114a:	68fb      	ldr	r3, [r7, #12]
  40114c:	3b01      	subs	r3, #1
  40114e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401150:	4b06      	ldr	r3, [pc, #24]	; (40116c <pmc_switch_mck_to_pllack+0x80>)
  401152:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401154:	f003 0308 	and.w	r3, r3, #8
  401158:	2b00      	cmp	r3, #0
  40115a:	d0f1      	beq.n	401140 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  40115c:	2300      	movs	r3, #0
}
  40115e:	4618      	mov	r0, r3
  401160:	3714      	adds	r7, #20
  401162:	46bd      	mov	sp, r7
  401164:	f85d 7b04 	ldr.w	r7, [sp], #4
  401168:	4770      	bx	lr
  40116a:	bf00      	nop
  40116c:	400e0600 	.word	0x400e0600

00401170 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401170:	b480      	push	{r7}
  401172:	b083      	sub	sp, #12
  401174:	af00      	add	r7, sp, #0
  401176:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401178:	687b      	ldr	r3, [r7, #4]
  40117a:	2b01      	cmp	r3, #1
  40117c:	d105      	bne.n	40118a <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40117e:	4907      	ldr	r1, [pc, #28]	; (40119c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401180:	4b06      	ldr	r3, [pc, #24]	; (40119c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401182:	689a      	ldr	r2, [r3, #8]
  401184:	4b06      	ldr	r3, [pc, #24]	; (4011a0 <pmc_switch_sclk_to_32kxtal+0x30>)
  401186:	4313      	orrs	r3, r2
  401188:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40118a:	4b04      	ldr	r3, [pc, #16]	; (40119c <pmc_switch_sclk_to_32kxtal+0x2c>)
  40118c:	4a05      	ldr	r2, [pc, #20]	; (4011a4 <pmc_switch_sclk_to_32kxtal+0x34>)
  40118e:	601a      	str	r2, [r3, #0]
}
  401190:	bf00      	nop
  401192:	370c      	adds	r7, #12
  401194:	46bd      	mov	sp, r7
  401196:	f85d 7b04 	ldr.w	r7, [sp], #4
  40119a:	4770      	bx	lr
  40119c:	400e1810 	.word	0x400e1810
  4011a0:	a5100000 	.word	0xa5100000
  4011a4:	a5000008 	.word	0xa5000008

004011a8 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4011a8:	b480      	push	{r7}
  4011aa:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4011ac:	4b09      	ldr	r3, [pc, #36]	; (4011d4 <pmc_osc_is_ready_32kxtal+0x2c>)
  4011ae:	695b      	ldr	r3, [r3, #20]
  4011b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4011b4:	2b00      	cmp	r3, #0
  4011b6:	d007      	beq.n	4011c8 <pmc_osc_is_ready_32kxtal+0x20>
  4011b8:	4b07      	ldr	r3, [pc, #28]	; (4011d8 <pmc_osc_is_ready_32kxtal+0x30>)
  4011ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4011c0:	2b00      	cmp	r3, #0
  4011c2:	d001      	beq.n	4011c8 <pmc_osc_is_ready_32kxtal+0x20>
  4011c4:	2301      	movs	r3, #1
  4011c6:	e000      	b.n	4011ca <pmc_osc_is_ready_32kxtal+0x22>
  4011c8:	2300      	movs	r3, #0
}
  4011ca:	4618      	mov	r0, r3
  4011cc:	46bd      	mov	sp, r7
  4011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011d2:	4770      	bx	lr
  4011d4:	400e1810 	.word	0x400e1810
  4011d8:	400e0600 	.word	0x400e0600

004011dc <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4011dc:	b480      	push	{r7}
  4011de:	b083      	sub	sp, #12
  4011e0:	af00      	add	r7, sp, #0
  4011e2:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4011e4:	4915      	ldr	r1, [pc, #84]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  4011e6:	4b15      	ldr	r3, [pc, #84]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  4011e8:	6a1a      	ldr	r2, [r3, #32]
  4011ea:	4b15      	ldr	r3, [pc, #84]	; (401240 <pmc_switch_mainck_to_fastrc+0x64>)
  4011ec:	4313      	orrs	r3, r2
  4011ee:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4011f0:	bf00      	nop
  4011f2:	4b12      	ldr	r3, [pc, #72]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  4011f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4011fa:	2b00      	cmp	r3, #0
  4011fc:	d0f9      	beq.n	4011f2 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4011fe:	490f      	ldr	r1, [pc, #60]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  401200:	4b0e      	ldr	r3, [pc, #56]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  401202:	6a1a      	ldr	r2, [r3, #32]
  401204:	4b0f      	ldr	r3, [pc, #60]	; (401244 <pmc_switch_mainck_to_fastrc+0x68>)
  401206:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401208:	687a      	ldr	r2, [r7, #4]
  40120a:	4313      	orrs	r3, r2
  40120c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401210:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401212:	bf00      	nop
  401214:	4b09      	ldr	r3, [pc, #36]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  401216:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401218:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40121c:	2b00      	cmp	r3, #0
  40121e:	d0f9      	beq.n	401214 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401220:	4906      	ldr	r1, [pc, #24]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  401222:	4b06      	ldr	r3, [pc, #24]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  401224:	6a1a      	ldr	r2, [r3, #32]
  401226:	4b08      	ldr	r3, [pc, #32]	; (401248 <pmc_switch_mainck_to_fastrc+0x6c>)
  401228:	4013      	ands	r3, r2
  40122a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40122e:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401230:	bf00      	nop
  401232:	370c      	adds	r7, #12
  401234:	46bd      	mov	sp, r7
  401236:	f85d 7b04 	ldr.w	r7, [sp], #4
  40123a:	4770      	bx	lr
  40123c:	400e0600 	.word	0x400e0600
  401240:	00370008 	.word	0x00370008
  401244:	ffc8ff8f 	.word	0xffc8ff8f
  401248:	fec8ffff 	.word	0xfec8ffff

0040124c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  40124c:	b480      	push	{r7}
  40124e:	b083      	sub	sp, #12
  401250:	af00      	add	r7, sp, #0
  401252:	6078      	str	r0, [r7, #4]
  401254:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401256:	687b      	ldr	r3, [r7, #4]
  401258:	2b00      	cmp	r3, #0
  40125a:	d008      	beq.n	40126e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40125c:	4913      	ldr	r1, [pc, #76]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  40125e:	4b13      	ldr	r3, [pc, #76]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  401260:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401262:	4a13      	ldr	r2, [pc, #76]	; (4012b0 <pmc_switch_mainck_to_xtal+0x64>)
  401264:	401a      	ands	r2, r3
  401266:	4b13      	ldr	r3, [pc, #76]	; (4012b4 <pmc_switch_mainck_to_xtal+0x68>)
  401268:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40126a:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  40126c:	e018      	b.n	4012a0 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40126e:	490f      	ldr	r1, [pc, #60]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  401270:	4b0e      	ldr	r3, [pc, #56]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  401272:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401274:	4b10      	ldr	r3, [pc, #64]	; (4012b8 <pmc_switch_mainck_to_xtal+0x6c>)
  401276:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401278:	683a      	ldr	r2, [r7, #0]
  40127a:	0212      	lsls	r2, r2, #8
  40127c:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40127e:	431a      	orrs	r2, r3
  401280:	4b0e      	ldr	r3, [pc, #56]	; (4012bc <pmc_switch_mainck_to_xtal+0x70>)
  401282:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401284:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401286:	bf00      	nop
  401288:	4b08      	ldr	r3, [pc, #32]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  40128a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40128c:	f003 0301 	and.w	r3, r3, #1
  401290:	2b00      	cmp	r3, #0
  401292:	d0f9      	beq.n	401288 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401294:	4905      	ldr	r1, [pc, #20]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  401296:	4b05      	ldr	r3, [pc, #20]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  401298:	6a1a      	ldr	r2, [r3, #32]
  40129a:	4b09      	ldr	r3, [pc, #36]	; (4012c0 <pmc_switch_mainck_to_xtal+0x74>)
  40129c:	4313      	orrs	r3, r2
  40129e:	620b      	str	r3, [r1, #32]
}
  4012a0:	bf00      	nop
  4012a2:	370c      	adds	r7, #12
  4012a4:	46bd      	mov	sp, r7
  4012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012aa:	4770      	bx	lr
  4012ac:	400e0600 	.word	0x400e0600
  4012b0:	fec8fffc 	.word	0xfec8fffc
  4012b4:	01370002 	.word	0x01370002
  4012b8:	ffc8fffc 	.word	0xffc8fffc
  4012bc:	00370001 	.word	0x00370001
  4012c0:	01370000 	.word	0x01370000

004012c4 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4012c4:	b480      	push	{r7}
  4012c6:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4012c8:	4b04      	ldr	r3, [pc, #16]	; (4012dc <pmc_osc_is_ready_mainck+0x18>)
  4012ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4012cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4012d0:	4618      	mov	r0, r3
  4012d2:	46bd      	mov	sp, r7
  4012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012d8:	4770      	bx	lr
  4012da:	bf00      	nop
  4012dc:	400e0600 	.word	0x400e0600

004012e0 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4012e0:	b480      	push	{r7}
  4012e2:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4012e4:	4b04      	ldr	r3, [pc, #16]	; (4012f8 <pmc_disable_pllack+0x18>)
  4012e6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4012ea:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4012ec:	bf00      	nop
  4012ee:	46bd      	mov	sp, r7
  4012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012f4:	4770      	bx	lr
  4012f6:	bf00      	nop
  4012f8:	400e0600 	.word	0x400e0600

004012fc <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4012fc:	b480      	push	{r7}
  4012fe:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401300:	4b04      	ldr	r3, [pc, #16]	; (401314 <pmc_is_locked_pllack+0x18>)
  401302:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401304:	f003 0302 	and.w	r3, r3, #2
}
  401308:	4618      	mov	r0, r3
  40130a:	46bd      	mov	sp, r7
  40130c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401310:	4770      	bx	lr
  401312:	bf00      	nop
  401314:	400e0600 	.word	0x400e0600

00401318 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  401318:	b480      	push	{r7}
  40131a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  40131c:	4b04      	ldr	r3, [pc, #16]	; (401330 <pmc_is_locked_upll+0x18>)
  40131e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401320:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  401324:	4618      	mov	r0, r3
  401326:	46bd      	mov	sp, r7
  401328:	f85d 7b04 	ldr.w	r7, [sp], #4
  40132c:	4770      	bx	lr
  40132e:	bf00      	nop
  401330:	400e0600 	.word	0x400e0600

00401334 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401334:	b480      	push	{r7}
  401336:	b083      	sub	sp, #12
  401338:	af00      	add	r7, sp, #0
  40133a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  40133c:	687b      	ldr	r3, [r7, #4]
  40133e:	2b3f      	cmp	r3, #63	; 0x3f
  401340:	d901      	bls.n	401346 <pmc_enable_periph_clk+0x12>
		return 1;
  401342:	2301      	movs	r3, #1
  401344:	e02f      	b.n	4013a6 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  401346:	687b      	ldr	r3, [r7, #4]
  401348:	2b1f      	cmp	r3, #31
  40134a:	d813      	bhi.n	401374 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40134c:	4b19      	ldr	r3, [pc, #100]	; (4013b4 <pmc_enable_periph_clk+0x80>)
  40134e:	699a      	ldr	r2, [r3, #24]
  401350:	2101      	movs	r1, #1
  401352:	687b      	ldr	r3, [r7, #4]
  401354:	fa01 f303 	lsl.w	r3, r1, r3
  401358:	401a      	ands	r2, r3
  40135a:	2101      	movs	r1, #1
  40135c:	687b      	ldr	r3, [r7, #4]
  40135e:	fa01 f303 	lsl.w	r3, r1, r3
  401362:	429a      	cmp	r2, r3
  401364:	d01e      	beq.n	4013a4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401366:	4a13      	ldr	r2, [pc, #76]	; (4013b4 <pmc_enable_periph_clk+0x80>)
  401368:	2101      	movs	r1, #1
  40136a:	687b      	ldr	r3, [r7, #4]
  40136c:	fa01 f303 	lsl.w	r3, r1, r3
  401370:	6113      	str	r3, [r2, #16]
  401372:	e017      	b.n	4013a4 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401374:	687b      	ldr	r3, [r7, #4]
  401376:	3b20      	subs	r3, #32
  401378:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40137a:	4b0e      	ldr	r3, [pc, #56]	; (4013b4 <pmc_enable_periph_clk+0x80>)
  40137c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401380:	2101      	movs	r1, #1
  401382:	687b      	ldr	r3, [r7, #4]
  401384:	fa01 f303 	lsl.w	r3, r1, r3
  401388:	401a      	ands	r2, r3
  40138a:	2101      	movs	r1, #1
  40138c:	687b      	ldr	r3, [r7, #4]
  40138e:	fa01 f303 	lsl.w	r3, r1, r3
  401392:	429a      	cmp	r2, r3
  401394:	d006      	beq.n	4013a4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401396:	4a07      	ldr	r2, [pc, #28]	; (4013b4 <pmc_enable_periph_clk+0x80>)
  401398:	2101      	movs	r1, #1
  40139a:	687b      	ldr	r3, [r7, #4]
  40139c:	fa01 f303 	lsl.w	r3, r1, r3
  4013a0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4013a4:	2300      	movs	r3, #0
}
  4013a6:	4618      	mov	r0, r3
  4013a8:	370c      	adds	r7, #12
  4013aa:	46bd      	mov	sp, r7
  4013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013b0:	4770      	bx	lr
  4013b2:	bf00      	nop
  4013b4:	400e0600 	.word	0x400e0600

004013b8 <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  4013b8:	b480      	push	{r7}
  4013ba:	b083      	sub	sp, #12
  4013bc:	af00      	add	r7, sp, #0
  4013be:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4013c0:	687b      	ldr	r3, [r7, #4]
  4013c2:	2208      	movs	r2, #8
  4013c4:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4013c6:	687b      	ldr	r3, [r7, #4]
  4013c8:	2220      	movs	r2, #32
  4013ca:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4013cc:	687b      	ldr	r3, [r7, #4]
  4013ce:	2204      	movs	r2, #4
  4013d0:	601a      	str	r2, [r3, #0]
}
  4013d2:	bf00      	nop
  4013d4:	370c      	adds	r7, #12
  4013d6:	46bd      	mov	sp, r7
  4013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013dc:	4770      	bx	lr
	...

004013e0 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  4013e0:	b580      	push	{r7, lr}
  4013e2:	b084      	sub	sp, #16
  4013e4:	af00      	add	r7, sp, #0
  4013e6:	6078      	str	r0, [r7, #4]
  4013e8:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  4013ea:	2300      	movs	r3, #0
  4013ec:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  4013ee:	687b      	ldr	r3, [r7, #4]
  4013f0:	f04f 32ff 	mov.w	r2, #4294967295
  4013f4:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  4013f6:	687b      	ldr	r3, [r7, #4]
  4013f8:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  4013fa:	6878      	ldr	r0, [r7, #4]
  4013fc:	4b0b      	ldr	r3, [pc, #44]	; (40142c <twihs_master_init+0x4c>)
  4013fe:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  401400:	6878      	ldr	r0, [r7, #4]
  401402:	4b0b      	ldr	r3, [pc, #44]	; (401430 <twihs_master_init+0x50>)
  401404:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401406:	683b      	ldr	r3, [r7, #0]
  401408:	6859      	ldr	r1, [r3, #4]
  40140a:	683b      	ldr	r3, [r7, #0]
  40140c:	681b      	ldr	r3, [r3, #0]
  40140e:	461a      	mov	r2, r3
  401410:	6878      	ldr	r0, [r7, #4]
  401412:	4b08      	ldr	r3, [pc, #32]	; (401434 <twihs_master_init+0x54>)
  401414:	4798      	blx	r3
  401416:	4603      	mov	r3, r0
  401418:	2b01      	cmp	r3, #1
  40141a:	d101      	bne.n	401420 <twihs_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  40141c:	2301      	movs	r3, #1
  40141e:	60fb      	str	r3, [r7, #12]
	}

	return status;
  401420:	68fb      	ldr	r3, [r7, #12]
}
  401422:	4618      	mov	r0, r3
  401424:	3710      	adds	r7, #16
  401426:	46bd      	mov	sp, r7
  401428:	bd80      	pop	{r7, pc}
  40142a:	bf00      	nop
  40142c:	0040174d 	.word	0x0040174d
  401430:	004013b9 	.word	0x004013b9
  401434:	00401439 	.word	0x00401439

00401438 <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  401438:	b480      	push	{r7}
  40143a:	b089      	sub	sp, #36	; 0x24
  40143c:	af00      	add	r7, sp, #0
  40143e:	60f8      	str	r0, [r7, #12]
  401440:	60b9      	str	r1, [r7, #8]
  401442:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  401444:	2300      	movs	r3, #0
  401446:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401448:	68bb      	ldr	r3, [r7, #8]
  40144a:	4a34      	ldr	r2, [pc, #208]	; (40151c <twihs_set_speed+0xe4>)
  40144c:	4293      	cmp	r3, r2
  40144e:	d901      	bls.n	401454 <twihs_set_speed+0x1c>
		return FAIL;
  401450:	2301      	movs	r3, #1
  401452:	e05d      	b.n	401510 <twihs_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401454:	68bb      	ldr	r3, [r7, #8]
  401456:	4a32      	ldr	r2, [pc, #200]	; (401520 <twihs_set_speed+0xe8>)
  401458:	4293      	cmp	r3, r2
  40145a:	d937      	bls.n	4014cc <twihs_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  40145c:	687b      	ldr	r3, [r7, #4]
  40145e:	4a31      	ldr	r2, [pc, #196]	; (401524 <twihs_set_speed+0xec>)
  401460:	fba2 2303 	umull	r2, r3, r2, r3
  401464:	0b9b      	lsrs	r3, r3, #14
  401466:	3b03      	subs	r3, #3
  401468:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  40146a:	68ba      	ldr	r2, [r7, #8]
  40146c:	4b2e      	ldr	r3, [pc, #184]	; (401528 <twihs_set_speed+0xf0>)
  40146e:	4413      	add	r3, r2
  401470:	009b      	lsls	r3, r3, #2
  401472:	687a      	ldr	r2, [r7, #4]
  401474:	fbb2 f3f3 	udiv	r3, r2, r3
  401478:	3b03      	subs	r3, #3
  40147a:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40147c:	e005      	b.n	40148a <twihs_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  40147e:	69fb      	ldr	r3, [r7, #28]
  401480:	3301      	adds	r3, #1
  401482:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  401484:	697b      	ldr	r3, [r7, #20]
  401486:	085b      	lsrs	r3, r3, #1
  401488:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40148a:	697b      	ldr	r3, [r7, #20]
  40148c:	2bff      	cmp	r3, #255	; 0xff
  40148e:	d909      	bls.n	4014a4 <twihs_set_speed+0x6c>
  401490:	69fb      	ldr	r3, [r7, #28]
  401492:	2b06      	cmp	r3, #6
  401494:	d9f3      	bls.n	40147e <twihs_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401496:	e005      	b.n	4014a4 <twihs_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  401498:	69fb      	ldr	r3, [r7, #28]
  40149a:	3301      	adds	r3, #1
  40149c:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  40149e:	693b      	ldr	r3, [r7, #16]
  4014a0:	085b      	lsrs	r3, r3, #1
  4014a2:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4014a4:	693b      	ldr	r3, [r7, #16]
  4014a6:	2bff      	cmp	r3, #255	; 0xff
  4014a8:	d902      	bls.n	4014b0 <twihs_set_speed+0x78>
  4014aa:	69fb      	ldr	r3, [r7, #28]
  4014ac:	2b06      	cmp	r3, #6
  4014ae:	d9f3      	bls.n	401498 <twihs_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  4014b0:	697b      	ldr	r3, [r7, #20]
  4014b2:	b2da      	uxtb	r2, r3
  4014b4:	693b      	ldr	r3, [r7, #16]
  4014b6:	021b      	lsls	r3, r3, #8
  4014b8:	b29b      	uxth	r3, r3
  4014ba:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  4014bc:	69fb      	ldr	r3, [r7, #28]
  4014be:	041b      	lsls	r3, r3, #16
  4014c0:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  4014c4:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  4014c6:	68fb      	ldr	r3, [r7, #12]
  4014c8:	611a      	str	r2, [r3, #16]
  4014ca:	e020      	b.n	40150e <twihs_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4014cc:	68bb      	ldr	r3, [r7, #8]
  4014ce:	005b      	lsls	r3, r3, #1
  4014d0:	687a      	ldr	r2, [r7, #4]
  4014d2:	fbb2 f3f3 	udiv	r3, r2, r3
  4014d6:	3b03      	subs	r3, #3
  4014d8:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4014da:	e005      	b.n	4014e8 <twihs_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  4014dc:	69fb      	ldr	r3, [r7, #28]
  4014de:	3301      	adds	r3, #1
  4014e0:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWIHS_CLK_DIVIDER;
  4014e2:	69bb      	ldr	r3, [r7, #24]
  4014e4:	085b      	lsrs	r3, r3, #1
  4014e6:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4014e8:	69bb      	ldr	r3, [r7, #24]
  4014ea:	2bff      	cmp	r3, #255	; 0xff
  4014ec:	d902      	bls.n	4014f4 <twihs_set_speed+0xbc>
  4014ee:	69fb      	ldr	r3, [r7, #28]
  4014f0:	2b06      	cmp	r3, #6
  4014f2:	d9f3      	bls.n	4014dc <twihs_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  4014f4:	69bb      	ldr	r3, [r7, #24]
  4014f6:	b2da      	uxtb	r2, r3
  4014f8:	69bb      	ldr	r3, [r7, #24]
  4014fa:	021b      	lsls	r3, r3, #8
  4014fc:	b29b      	uxth	r3, r3
  4014fe:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401500:	69fb      	ldr	r3, [r7, #28]
  401502:	041b      	lsls	r3, r3, #16
  401504:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401508:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  40150a:	68fb      	ldr	r3, [r7, #12]
  40150c:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  40150e:	2300      	movs	r3, #0
}
  401510:	4618      	mov	r0, r3
  401512:	3724      	adds	r7, #36	; 0x24
  401514:	46bd      	mov	sp, r7
  401516:	f85d 7b04 	ldr.w	r7, [sp], #4
  40151a:	4770      	bx	lr
  40151c:	00061a80 	.word	0x00061a80
  401520:	0005dc00 	.word	0x0005dc00
  401524:	057619f1 	.word	0x057619f1
  401528:	3ffd1200 	.word	0x3ffd1200

0040152c <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  40152c:	b480      	push	{r7}
  40152e:	b085      	sub	sp, #20
  401530:	af00      	add	r7, sp, #0
  401532:	6078      	str	r0, [r7, #4]
  401534:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  401536:	683b      	ldr	r3, [r7, #0]
  401538:	2b00      	cmp	r3, #0
  40153a:	d101      	bne.n	401540 <twihs_mk_addr+0x14>
		return 0;
  40153c:	2300      	movs	r3, #0
  40153e:	e01d      	b.n	40157c <twihs_mk_addr+0x50>

	val = addr[0];
  401540:	687b      	ldr	r3, [r7, #4]
  401542:	781b      	ldrb	r3, [r3, #0]
  401544:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  401546:	683b      	ldr	r3, [r7, #0]
  401548:	2b01      	cmp	r3, #1
  40154a:	dd09      	ble.n	401560 <twihs_mk_addr+0x34>
		val <<= 8;
  40154c:	68fb      	ldr	r3, [r7, #12]
  40154e:	021b      	lsls	r3, r3, #8
  401550:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  401552:	687b      	ldr	r3, [r7, #4]
  401554:	3301      	adds	r3, #1
  401556:	781b      	ldrb	r3, [r3, #0]
  401558:	461a      	mov	r2, r3
  40155a:	68fb      	ldr	r3, [r7, #12]
  40155c:	4313      	orrs	r3, r2
  40155e:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  401560:	683b      	ldr	r3, [r7, #0]
  401562:	2b02      	cmp	r3, #2
  401564:	dd09      	ble.n	40157a <twihs_mk_addr+0x4e>
		val <<= 8;
  401566:	68fb      	ldr	r3, [r7, #12]
  401568:	021b      	lsls	r3, r3, #8
  40156a:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  40156c:	687b      	ldr	r3, [r7, #4]
  40156e:	3302      	adds	r3, #2
  401570:	781b      	ldrb	r3, [r3, #0]
  401572:	461a      	mov	r2, r3
  401574:	68fb      	ldr	r3, [r7, #12]
  401576:	4313      	orrs	r3, r2
  401578:	60fb      	str	r3, [r7, #12]
	}
	return val;
  40157a:	68fb      	ldr	r3, [r7, #12]
}
  40157c:	4618      	mov	r0, r3
  40157e:	3714      	adds	r7, #20
  401580:	46bd      	mov	sp, r7
  401582:	f85d 7b04 	ldr.w	r7, [sp], #4
  401586:	4770      	bx	lr

00401588 <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401588:	b580      	push	{r7, lr}
  40158a:	b086      	sub	sp, #24
  40158c:	af00      	add	r7, sp, #0
  40158e:	6078      	str	r0, [r7, #4]
  401590:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401592:	683b      	ldr	r3, [r7, #0]
  401594:	68db      	ldr	r3, [r3, #12]
  401596:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401598:	683b      	ldr	r3, [r7, #0]
  40159a:	689b      	ldr	r3, [r3, #8]
  40159c:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  40159e:	f643 2398 	movw	r3, #15000	; 0x3a98
  4015a2:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  4015a4:	697b      	ldr	r3, [r7, #20]
  4015a6:	2b00      	cmp	r3, #0
  4015a8:	d101      	bne.n	4015ae <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  4015aa:	2301      	movs	r3, #1
  4015ac:	e059      	b.n	401662 <twihs_master_read+0xda>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  4015ae:	687b      	ldr	r3, [r7, #4]
  4015b0:	2200      	movs	r2, #0
  4015b2:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4015b4:	683b      	ldr	r3, [r7, #0]
  4015b6:	7c1b      	ldrb	r3, [r3, #16]
  4015b8:	041b      	lsls	r3, r3, #16
  4015ba:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4015be:	683b      	ldr	r3, [r7, #0]
  4015c0:	685b      	ldr	r3, [r3, #4]
  4015c2:	021b      	lsls	r3, r3, #8
  4015c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4015c8:	4313      	orrs	r3, r2
  4015ca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  4015ce:	687b      	ldr	r3, [r7, #4]
  4015d0:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  4015d2:	687b      	ldr	r3, [r7, #4]
  4015d4:	2200      	movs	r2, #0
  4015d6:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4015d8:	683a      	ldr	r2, [r7, #0]
  4015da:	683b      	ldr	r3, [r7, #0]
  4015dc:	685b      	ldr	r3, [r3, #4]
  4015de:	4619      	mov	r1, r3
  4015e0:	4610      	mov	r0, r2
  4015e2:	4b22      	ldr	r3, [pc, #136]	; (40166c <twihs_master_read+0xe4>)
  4015e4:	4798      	blx	r3
  4015e6:	4602      	mov	r2, r0
  4015e8:	687b      	ldr	r3, [r7, #4]
  4015ea:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4015ec:	687b      	ldr	r3, [r7, #4]
  4015ee:	2201      	movs	r2, #1
  4015f0:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  4015f2:	e029      	b.n	401648 <twihs_master_read+0xc0>
		status = p_twihs->TWIHS_SR;
  4015f4:	687b      	ldr	r3, [r7, #4]
  4015f6:	6a1b      	ldr	r3, [r3, #32]
  4015f8:	60bb      	str	r3, [r7, #8]
		if (status & TWIHS_SR_NACK) {
  4015fa:	68bb      	ldr	r3, [r7, #8]
  4015fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401600:	2b00      	cmp	r3, #0
  401602:	d001      	beq.n	401608 <twihs_master_read+0x80>
			return TWIHS_RECEIVE_NACK;
  401604:	2305      	movs	r3, #5
  401606:	e02c      	b.n	401662 <twihs_master_read+0xda>
		}
		if (!timeout--) {
  401608:	68fb      	ldr	r3, [r7, #12]
  40160a:	1e5a      	subs	r2, r3, #1
  40160c:	60fa      	str	r2, [r7, #12]
  40160e:	2b00      	cmp	r3, #0
  401610:	d101      	bne.n	401616 <twihs_master_read+0x8e>
			return TWIHS_ERROR_TIMEOUT;
  401612:	2309      	movs	r3, #9
  401614:	e025      	b.n	401662 <twihs_master_read+0xda>
		}
		/* Last byte ? */
		if (cnt == 1) {
  401616:	697b      	ldr	r3, [r7, #20]
  401618:	2b01      	cmp	r3, #1
  40161a:	d102      	bne.n	401622 <twihs_master_read+0x9a>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  40161c:	687b      	ldr	r3, [r7, #4]
  40161e:	2202      	movs	r2, #2
  401620:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  401622:	68bb      	ldr	r3, [r7, #8]
  401624:	f003 0302 	and.w	r3, r3, #2
  401628:	2b00      	cmp	r3, #0
  40162a:	d100      	bne.n	40162e <twihs_master_read+0xa6>
			continue;
  40162c:	e00c      	b.n	401648 <twihs_master_read+0xc0>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  40162e:	693b      	ldr	r3, [r7, #16]
  401630:	1c5a      	adds	r2, r3, #1
  401632:	613a      	str	r2, [r7, #16]
  401634:	687a      	ldr	r2, [r7, #4]
  401636:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401638:	b2d2      	uxtb	r2, r2
  40163a:	701a      	strb	r2, [r3, #0]

		cnt--;
  40163c:	697b      	ldr	r3, [r7, #20]
  40163e:	3b01      	subs	r3, #1
  401640:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  401642:	f643 2398 	movw	r3, #15000	; 0x3a98
  401646:	60fb      	str	r3, [r7, #12]
	while (cnt > 0) {
  401648:	697b      	ldr	r3, [r7, #20]
  40164a:	2b00      	cmp	r3, #0
  40164c:	d1d2      	bne.n	4015f4 <twihs_master_read+0x6c>
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  40164e:	bf00      	nop
  401650:	687b      	ldr	r3, [r7, #4]
  401652:	6a1b      	ldr	r3, [r3, #32]
  401654:	f003 0301 	and.w	r3, r3, #1
  401658:	2b00      	cmp	r3, #0
  40165a:	d0f9      	beq.n	401650 <twihs_master_read+0xc8>
	}

	p_twihs->TWIHS_SR;
  40165c:	687b      	ldr	r3, [r7, #4]
  40165e:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  401660:	2300      	movs	r3, #0
}
  401662:	4618      	mov	r0, r3
  401664:	3718      	adds	r7, #24
  401666:	46bd      	mov	sp, r7
  401668:	bd80      	pop	{r7, pc}
  40166a:	bf00      	nop
  40166c:	0040152d 	.word	0x0040152d

00401670 <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401670:	b580      	push	{r7, lr}
  401672:	b086      	sub	sp, #24
  401674:	af00      	add	r7, sp, #0
  401676:	6078      	str	r0, [r7, #4]
  401678:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  40167a:	683b      	ldr	r3, [r7, #0]
  40167c:	68db      	ldr	r3, [r3, #12]
  40167e:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401680:	683b      	ldr	r3, [r7, #0]
  401682:	689b      	ldr	r3, [r3, #8]
  401684:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  401686:	697b      	ldr	r3, [r7, #20]
  401688:	2b00      	cmp	r3, #0
  40168a:	d101      	bne.n	401690 <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  40168c:	2301      	movs	r3, #1
  40168e:	e056      	b.n	40173e <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401690:	687b      	ldr	r3, [r7, #4]
  401692:	2200      	movs	r2, #0
  401694:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401696:	683b      	ldr	r3, [r7, #0]
  401698:	7c1b      	ldrb	r3, [r3, #16]
  40169a:	041b      	lsls	r3, r3, #16
  40169c:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4016a0:	683b      	ldr	r3, [r7, #0]
  4016a2:	685b      	ldr	r3, [r3, #4]
  4016a4:	021b      	lsls	r3, r3, #8
  4016a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  4016aa:	431a      	orrs	r2, r3
  4016ac:	687b      	ldr	r3, [r7, #4]
  4016ae:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  4016b0:	687b      	ldr	r3, [r7, #4]
  4016b2:	2200      	movs	r2, #0
  4016b4:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4016b6:	683a      	ldr	r2, [r7, #0]
  4016b8:	683b      	ldr	r3, [r7, #0]
  4016ba:	685b      	ldr	r3, [r3, #4]
  4016bc:	4619      	mov	r1, r3
  4016be:	4610      	mov	r0, r2
  4016c0:	4b21      	ldr	r3, [pc, #132]	; (401748 <twihs_master_write+0xd8>)
  4016c2:	4798      	blx	r3
  4016c4:	4602      	mov	r2, r0
  4016c6:	687b      	ldr	r3, [r7, #4]
  4016c8:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  4016ca:	e019      	b.n	401700 <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  4016cc:	687b      	ldr	r3, [r7, #4]
  4016ce:	6a1b      	ldr	r3, [r3, #32]
  4016d0:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  4016d2:	68fb      	ldr	r3, [r7, #12]
  4016d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4016d8:	2b00      	cmp	r3, #0
  4016da:	d001      	beq.n	4016e0 <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  4016dc:	2305      	movs	r3, #5
  4016de:	e02e      	b.n	40173e <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  4016e0:	68fb      	ldr	r3, [r7, #12]
  4016e2:	f003 0304 	and.w	r3, r3, #4
  4016e6:	2b00      	cmp	r3, #0
  4016e8:	d100      	bne.n	4016ec <twihs_master_write+0x7c>
			continue;
  4016ea:	e009      	b.n	401700 <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  4016ec:	693b      	ldr	r3, [r7, #16]
  4016ee:	1c5a      	adds	r2, r3, #1
  4016f0:	613a      	str	r2, [r7, #16]
  4016f2:	781b      	ldrb	r3, [r3, #0]
  4016f4:	461a      	mov	r2, r3
  4016f6:	687b      	ldr	r3, [r7, #4]
  4016f8:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  4016fa:	697b      	ldr	r3, [r7, #20]
  4016fc:	3b01      	subs	r3, #1
  4016fe:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  401700:	697b      	ldr	r3, [r7, #20]
  401702:	2b00      	cmp	r3, #0
  401704:	d1e2      	bne.n	4016cc <twihs_master_write+0x5c>
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  401706:	687b      	ldr	r3, [r7, #4]
  401708:	6a1b      	ldr	r3, [r3, #32]
  40170a:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  40170c:	68fb      	ldr	r3, [r7, #12]
  40170e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401712:	2b00      	cmp	r3, #0
  401714:	d001      	beq.n	40171a <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  401716:	2305      	movs	r3, #5
  401718:	e011      	b.n	40173e <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  40171a:	68fb      	ldr	r3, [r7, #12]
  40171c:	f003 0304 	and.w	r3, r3, #4
  401720:	2b00      	cmp	r3, #0
  401722:	d100      	bne.n	401726 <twihs_master_write+0xb6>
		status = p_twihs->TWIHS_SR;
  401724:	e7ef      	b.n	401706 <twihs_master_write+0x96>
			break;
  401726:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401728:	687b      	ldr	r3, [r7, #4]
  40172a:	2202      	movs	r2, #2
  40172c:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  40172e:	bf00      	nop
  401730:	687b      	ldr	r3, [r7, #4]
  401732:	6a1b      	ldr	r3, [r3, #32]
  401734:	f003 0301 	and.w	r3, r3, #1
  401738:	2b00      	cmp	r3, #0
  40173a:	d0f9      	beq.n	401730 <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  40173c:	2300      	movs	r3, #0
}
  40173e:	4618      	mov	r0, r3
  401740:	3718      	adds	r7, #24
  401742:	46bd      	mov	sp, r7
  401744:	bd80      	pop	{r7, pc}
  401746:	bf00      	nop
  401748:	0040152d 	.word	0x0040152d

0040174c <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  40174c:	b480      	push	{r7}
  40174e:	b083      	sub	sp, #12
  401750:	af00      	add	r7, sp, #0
  401752:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401754:	687b      	ldr	r3, [r7, #4]
  401756:	2280      	movs	r2, #128	; 0x80
  401758:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  40175a:	687b      	ldr	r3, [r7, #4]
  40175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  40175e:	bf00      	nop
  401760:	370c      	adds	r7, #12
  401762:	46bd      	mov	sp, r7
  401764:	f85d 7b04 	ldr.w	r7, [sp], #4
  401768:	4770      	bx	lr

0040176a <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40176a:	b480      	push	{r7}
  40176c:	b085      	sub	sp, #20
  40176e:	af00      	add	r7, sp, #0
  401770:	6078      	str	r0, [r7, #4]
  401772:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401774:	2300      	movs	r3, #0
  401776:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401778:	687b      	ldr	r3, [r7, #4]
  40177a:	22ac      	movs	r2, #172	; 0xac
  40177c:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40177e:	683b      	ldr	r3, [r7, #0]
  401780:	681a      	ldr	r2, [r3, #0]
  401782:	683b      	ldr	r3, [r7, #0]
  401784:	685b      	ldr	r3, [r3, #4]
  401786:	fbb2 f3f3 	udiv	r3, r2, r3
  40178a:	091b      	lsrs	r3, r3, #4
  40178c:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40178e:	68fb      	ldr	r3, [r7, #12]
  401790:	2b00      	cmp	r3, #0
  401792:	d003      	beq.n	40179c <uart_init+0x32>
  401794:	68fb      	ldr	r3, [r7, #12]
  401796:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40179a:	d301      	bcc.n	4017a0 <uart_init+0x36>
		return 1;
  40179c:	2301      	movs	r3, #1
  40179e:	e00a      	b.n	4017b6 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  4017a0:	687b      	ldr	r3, [r7, #4]
  4017a2:	68fa      	ldr	r2, [r7, #12]
  4017a4:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4017a6:	683b      	ldr	r3, [r7, #0]
  4017a8:	689a      	ldr	r2, [r3, #8]
  4017aa:	687b      	ldr	r3, [r7, #4]
  4017ac:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4017ae:	687b      	ldr	r3, [r7, #4]
  4017b0:	2250      	movs	r2, #80	; 0x50
  4017b2:	601a      	str	r2, [r3, #0]

	return 0;
  4017b4:	2300      	movs	r3, #0
}
  4017b6:	4618      	mov	r0, r3
  4017b8:	3714      	adds	r7, #20
  4017ba:	46bd      	mov	sp, r7
  4017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017c0:	4770      	bx	lr

004017c2 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  4017c2:	b480      	push	{r7}
  4017c4:	b083      	sub	sp, #12
  4017c6:	af00      	add	r7, sp, #0
  4017c8:	6078      	str	r0, [r7, #4]
  4017ca:	460b      	mov	r3, r1
  4017cc:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4017ce:	687b      	ldr	r3, [r7, #4]
  4017d0:	695b      	ldr	r3, [r3, #20]
  4017d2:	f003 0302 	and.w	r3, r3, #2
  4017d6:	2b00      	cmp	r3, #0
  4017d8:	d101      	bne.n	4017de <uart_write+0x1c>
		return 1;
  4017da:	2301      	movs	r3, #1
  4017dc:	e003      	b.n	4017e6 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  4017de:	78fa      	ldrb	r2, [r7, #3]
  4017e0:	687b      	ldr	r3, [r7, #4]
  4017e2:	61da      	str	r2, [r3, #28]
	return 0;
  4017e4:	2300      	movs	r3, #0
}
  4017e6:	4618      	mov	r0, r3
  4017e8:	370c      	adds	r7, #12
  4017ea:	46bd      	mov	sp, r7
  4017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017f0:	4770      	bx	lr

004017f2 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  4017f2:	b480      	push	{r7}
  4017f4:	b083      	sub	sp, #12
  4017f6:	af00      	add	r7, sp, #0
  4017f8:	6078      	str	r0, [r7, #4]
  4017fa:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4017fc:	687b      	ldr	r3, [r7, #4]
  4017fe:	695b      	ldr	r3, [r3, #20]
  401800:	f003 0301 	and.w	r3, r3, #1
  401804:	2b00      	cmp	r3, #0
  401806:	d101      	bne.n	40180c <uart_read+0x1a>
		return 1;
  401808:	2301      	movs	r3, #1
  40180a:	e005      	b.n	401818 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40180c:	687b      	ldr	r3, [r7, #4]
  40180e:	699b      	ldr	r3, [r3, #24]
  401810:	b2da      	uxtb	r2, r3
  401812:	683b      	ldr	r3, [r7, #0]
  401814:	701a      	strb	r2, [r3, #0]
	return 0;
  401816:	2300      	movs	r3, #0
}
  401818:	4618      	mov	r0, r3
  40181a:	370c      	adds	r7, #12
  40181c:	46bd      	mov	sp, r7
  40181e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401822:	4770      	bx	lr

00401824 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401824:	b480      	push	{r7}
  401826:	b089      	sub	sp, #36	; 0x24
  401828:	af00      	add	r7, sp, #0
  40182a:	60f8      	str	r0, [r7, #12]
  40182c:	60b9      	str	r1, [r7, #8]
  40182e:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401830:	68bb      	ldr	r3, [r7, #8]
  401832:	011a      	lsls	r2, r3, #4
  401834:	687b      	ldr	r3, [r7, #4]
  401836:	429a      	cmp	r2, r3
  401838:	d802      	bhi.n	401840 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40183a:	2310      	movs	r3, #16
  40183c:	61fb      	str	r3, [r7, #28]
  40183e:	e001      	b.n	401844 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401840:	2308      	movs	r3, #8
  401842:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401844:	687b      	ldr	r3, [r7, #4]
  401846:	00da      	lsls	r2, r3, #3
  401848:	69fb      	ldr	r3, [r7, #28]
  40184a:	68b9      	ldr	r1, [r7, #8]
  40184c:	fb01 f303 	mul.w	r3, r1, r3
  401850:	085b      	lsrs	r3, r3, #1
  401852:	441a      	add	r2, r3
  401854:	69fb      	ldr	r3, [r7, #28]
  401856:	68b9      	ldr	r1, [r7, #8]
  401858:	fb01 f303 	mul.w	r3, r1, r3
  40185c:	fbb2 f3f3 	udiv	r3, r2, r3
  401860:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401862:	69bb      	ldr	r3, [r7, #24]
  401864:	08db      	lsrs	r3, r3, #3
  401866:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401868:	69bb      	ldr	r3, [r7, #24]
  40186a:	f003 0307 	and.w	r3, r3, #7
  40186e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401870:	697b      	ldr	r3, [r7, #20]
  401872:	2b00      	cmp	r3, #0
  401874:	d003      	beq.n	40187e <usart_set_async_baudrate+0x5a>
  401876:	697b      	ldr	r3, [r7, #20]
  401878:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40187c:	d301      	bcc.n	401882 <usart_set_async_baudrate+0x5e>
		return 1;
  40187e:	2301      	movs	r3, #1
  401880:	e00f      	b.n	4018a2 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401882:	69fb      	ldr	r3, [r7, #28]
  401884:	2b08      	cmp	r3, #8
  401886:	d105      	bne.n	401894 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401888:	68fb      	ldr	r3, [r7, #12]
  40188a:	685b      	ldr	r3, [r3, #4]
  40188c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401890:	68fb      	ldr	r3, [r7, #12]
  401892:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401894:	693b      	ldr	r3, [r7, #16]
  401896:	041a      	lsls	r2, r3, #16
  401898:	697b      	ldr	r3, [r7, #20]
  40189a:	431a      	orrs	r2, r3
  40189c:	68fb      	ldr	r3, [r7, #12]
  40189e:	621a      	str	r2, [r3, #32]

	return 0;
  4018a0:	2300      	movs	r3, #0
}
  4018a2:	4618      	mov	r0, r3
  4018a4:	3724      	adds	r7, #36	; 0x24
  4018a6:	46bd      	mov	sp, r7
  4018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018ac:	4770      	bx	lr
	...

004018b0 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4018b0:	b580      	push	{r7, lr}
  4018b2:	b082      	sub	sp, #8
  4018b4:	af00      	add	r7, sp, #0
  4018b6:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4018b8:	6878      	ldr	r0, [r7, #4]
  4018ba:	4b0d      	ldr	r3, [pc, #52]	; (4018f0 <usart_reset+0x40>)
  4018bc:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4018be:	687b      	ldr	r3, [r7, #4]
  4018c0:	2200      	movs	r2, #0
  4018c2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4018c4:	687b      	ldr	r3, [r7, #4]
  4018c6:	2200      	movs	r2, #0
  4018c8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4018ca:	687b      	ldr	r3, [r7, #4]
  4018cc:	2200      	movs	r2, #0
  4018ce:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4018d0:	6878      	ldr	r0, [r7, #4]
  4018d2:	4b08      	ldr	r3, [pc, #32]	; (4018f4 <usart_reset+0x44>)
  4018d4:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4018d6:	6878      	ldr	r0, [r7, #4]
  4018d8:	4b07      	ldr	r3, [pc, #28]	; (4018f8 <usart_reset+0x48>)
  4018da:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4018dc:	6878      	ldr	r0, [r7, #4]
  4018de:	4b07      	ldr	r3, [pc, #28]	; (4018fc <usart_reset+0x4c>)
  4018e0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4018e2:	6878      	ldr	r0, [r7, #4]
  4018e4:	4b06      	ldr	r3, [pc, #24]	; (401900 <usart_reset+0x50>)
  4018e6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4018e8:	bf00      	nop
  4018ea:	3708      	adds	r7, #8
  4018ec:	46bd      	mov	sp, r7
  4018ee:	bd80      	pop	{r7, pc}
  4018f0:	00401a91 	.word	0x00401a91
  4018f4:	004019a3 	.word	0x004019a3
  4018f8:	004019d7 	.word	0x004019d7
  4018fc:	004019f1 	.word	0x004019f1
  401900:	00401a0d 	.word	0x00401a0d

00401904 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401904:	b580      	push	{r7, lr}
  401906:	b084      	sub	sp, #16
  401908:	af00      	add	r7, sp, #0
  40190a:	60f8      	str	r0, [r7, #12]
  40190c:	60b9      	str	r1, [r7, #8]
  40190e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401910:	68f8      	ldr	r0, [r7, #12]
  401912:	4b1a      	ldr	r3, [pc, #104]	; (40197c <usart_init_rs232+0x78>)
  401914:	4798      	blx	r3

	ul_reg_val = 0;
  401916:	4b1a      	ldr	r3, [pc, #104]	; (401980 <usart_init_rs232+0x7c>)
  401918:	2200      	movs	r2, #0
  40191a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40191c:	68bb      	ldr	r3, [r7, #8]
  40191e:	2b00      	cmp	r3, #0
  401920:	d009      	beq.n	401936 <usart_init_rs232+0x32>
  401922:	68bb      	ldr	r3, [r7, #8]
  401924:	681b      	ldr	r3, [r3, #0]
  401926:	687a      	ldr	r2, [r7, #4]
  401928:	4619      	mov	r1, r3
  40192a:	68f8      	ldr	r0, [r7, #12]
  40192c:	4b15      	ldr	r3, [pc, #84]	; (401984 <usart_init_rs232+0x80>)
  40192e:	4798      	blx	r3
  401930:	4603      	mov	r3, r0
  401932:	2b00      	cmp	r3, #0
  401934:	d001      	beq.n	40193a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401936:	2301      	movs	r3, #1
  401938:	e01b      	b.n	401972 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40193a:	68bb      	ldr	r3, [r7, #8]
  40193c:	685a      	ldr	r2, [r3, #4]
  40193e:	68bb      	ldr	r3, [r7, #8]
  401940:	689b      	ldr	r3, [r3, #8]
  401942:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401944:	68bb      	ldr	r3, [r7, #8]
  401946:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401948:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40194a:	68bb      	ldr	r3, [r7, #8]
  40194c:	68db      	ldr	r3, [r3, #12]
  40194e:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401950:	4b0b      	ldr	r3, [pc, #44]	; (401980 <usart_init_rs232+0x7c>)
  401952:	681b      	ldr	r3, [r3, #0]
  401954:	4313      	orrs	r3, r2
  401956:	4a0a      	ldr	r2, [pc, #40]	; (401980 <usart_init_rs232+0x7c>)
  401958:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40195a:	4b09      	ldr	r3, [pc, #36]	; (401980 <usart_init_rs232+0x7c>)
  40195c:	681b      	ldr	r3, [r3, #0]
  40195e:	4a08      	ldr	r2, [pc, #32]	; (401980 <usart_init_rs232+0x7c>)
  401960:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401962:	68fb      	ldr	r3, [r7, #12]
  401964:	685a      	ldr	r2, [r3, #4]
  401966:	4b06      	ldr	r3, [pc, #24]	; (401980 <usart_init_rs232+0x7c>)
  401968:	681b      	ldr	r3, [r3, #0]
  40196a:	431a      	orrs	r2, r3
  40196c:	68fb      	ldr	r3, [r7, #12]
  40196e:	605a      	str	r2, [r3, #4]

	return 0;
  401970:	2300      	movs	r3, #0
}
  401972:	4618      	mov	r0, r3
  401974:	3710      	adds	r7, #16
  401976:	46bd      	mov	sp, r7
  401978:	bd80      	pop	{r7, pc}
  40197a:	bf00      	nop
  40197c:	004018b1 	.word	0x004018b1
  401980:	20400a4c 	.word	0x20400a4c
  401984:	00401825 	.word	0x00401825

00401988 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401988:	b480      	push	{r7}
  40198a:	b083      	sub	sp, #12
  40198c:	af00      	add	r7, sp, #0
  40198e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401990:	687b      	ldr	r3, [r7, #4]
  401992:	2240      	movs	r2, #64	; 0x40
  401994:	601a      	str	r2, [r3, #0]
}
  401996:	bf00      	nop
  401998:	370c      	adds	r7, #12
  40199a:	46bd      	mov	sp, r7
  40199c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019a0:	4770      	bx	lr

004019a2 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4019a2:	b480      	push	{r7}
  4019a4:	b083      	sub	sp, #12
  4019a6:	af00      	add	r7, sp, #0
  4019a8:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4019aa:	687b      	ldr	r3, [r7, #4]
  4019ac:	2288      	movs	r2, #136	; 0x88
  4019ae:	601a      	str	r2, [r3, #0]
}
  4019b0:	bf00      	nop
  4019b2:	370c      	adds	r7, #12
  4019b4:	46bd      	mov	sp, r7
  4019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019ba:	4770      	bx	lr

004019bc <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4019bc:	b480      	push	{r7}
  4019be:	b083      	sub	sp, #12
  4019c0:	af00      	add	r7, sp, #0
  4019c2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4019c4:	687b      	ldr	r3, [r7, #4]
  4019c6:	2210      	movs	r2, #16
  4019c8:	601a      	str	r2, [r3, #0]
}
  4019ca:	bf00      	nop
  4019cc:	370c      	adds	r7, #12
  4019ce:	46bd      	mov	sp, r7
  4019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019d4:	4770      	bx	lr

004019d6 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4019d6:	b480      	push	{r7}
  4019d8:	b083      	sub	sp, #12
  4019da:	af00      	add	r7, sp, #0
  4019dc:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4019de:	687b      	ldr	r3, [r7, #4]
  4019e0:	2224      	movs	r2, #36	; 0x24
  4019e2:	601a      	str	r2, [r3, #0]
}
  4019e4:	bf00      	nop
  4019e6:	370c      	adds	r7, #12
  4019e8:	46bd      	mov	sp, r7
  4019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019ee:	4770      	bx	lr

004019f0 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4019f0:	b480      	push	{r7}
  4019f2:	b083      	sub	sp, #12
  4019f4:	af00      	add	r7, sp, #0
  4019f6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4019f8:	687b      	ldr	r3, [r7, #4]
  4019fa:	f44f 7280 	mov.w	r2, #256	; 0x100
  4019fe:	601a      	str	r2, [r3, #0]
}
  401a00:	bf00      	nop
  401a02:	370c      	adds	r7, #12
  401a04:	46bd      	mov	sp, r7
  401a06:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a0a:	4770      	bx	lr

00401a0c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401a0c:	b480      	push	{r7}
  401a0e:	b083      	sub	sp, #12
  401a10:	af00      	add	r7, sp, #0
  401a12:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401a14:	687b      	ldr	r3, [r7, #4]
  401a16:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401a1a:	601a      	str	r2, [r3, #0]
}
  401a1c:	bf00      	nop
  401a1e:	370c      	adds	r7, #12
  401a20:	46bd      	mov	sp, r7
  401a22:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a26:	4770      	bx	lr

00401a28 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401a28:	b480      	push	{r7}
  401a2a:	b083      	sub	sp, #12
  401a2c:	af00      	add	r7, sp, #0
  401a2e:	6078      	str	r0, [r7, #4]
  401a30:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401a32:	687b      	ldr	r3, [r7, #4]
  401a34:	695b      	ldr	r3, [r3, #20]
  401a36:	f003 0302 	and.w	r3, r3, #2
  401a3a:	2b00      	cmp	r3, #0
  401a3c:	d101      	bne.n	401a42 <usart_write+0x1a>
		return 1;
  401a3e:	2301      	movs	r3, #1
  401a40:	e005      	b.n	401a4e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401a42:	683b      	ldr	r3, [r7, #0]
  401a44:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401a48:	687b      	ldr	r3, [r7, #4]
  401a4a:	61da      	str	r2, [r3, #28]
	return 0;
  401a4c:	2300      	movs	r3, #0
}
  401a4e:	4618      	mov	r0, r3
  401a50:	370c      	adds	r7, #12
  401a52:	46bd      	mov	sp, r7
  401a54:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a58:	4770      	bx	lr

00401a5a <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401a5a:	b480      	push	{r7}
  401a5c:	b083      	sub	sp, #12
  401a5e:	af00      	add	r7, sp, #0
  401a60:	6078      	str	r0, [r7, #4]
  401a62:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401a64:	687b      	ldr	r3, [r7, #4]
  401a66:	695b      	ldr	r3, [r3, #20]
  401a68:	f003 0301 	and.w	r3, r3, #1
  401a6c:	2b00      	cmp	r3, #0
  401a6e:	d101      	bne.n	401a74 <usart_read+0x1a>
		return 1;
  401a70:	2301      	movs	r3, #1
  401a72:	e006      	b.n	401a82 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401a74:	687b      	ldr	r3, [r7, #4]
  401a76:	699b      	ldr	r3, [r3, #24]
  401a78:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401a7c:	683b      	ldr	r3, [r7, #0]
  401a7e:	601a      	str	r2, [r3, #0]

	return 0;
  401a80:	2300      	movs	r3, #0
}
  401a82:	4618      	mov	r0, r3
  401a84:	370c      	adds	r7, #12
  401a86:	46bd      	mov	sp, r7
  401a88:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a8c:	4770      	bx	lr
	...

00401a90 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401a90:	b480      	push	{r7}
  401a92:	b083      	sub	sp, #12
  401a94:	af00      	add	r7, sp, #0
  401a96:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401a98:	687b      	ldr	r3, [r7, #4]
  401a9a:	4a04      	ldr	r2, [pc, #16]	; (401aac <usart_disable_writeprotect+0x1c>)
  401a9c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401aa0:	bf00      	nop
  401aa2:	370c      	adds	r7, #12
  401aa4:	46bd      	mov	sp, r7
  401aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401aaa:	4770      	bx	lr
  401aac:	55534100 	.word	0x55534100

00401ab0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401ab0:	b480      	push	{r7}
  401ab2:	b083      	sub	sp, #12
  401ab4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401ab6:	f3ef 8310 	mrs	r3, PRIMASK
  401aba:	607b      	str	r3, [r7, #4]
  return(result);
  401abc:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401abe:	2b00      	cmp	r3, #0
  401ac0:	bf0c      	ite	eq
  401ac2:	2301      	moveq	r3, #1
  401ac4:	2300      	movne	r3, #0
  401ac6:	b2db      	uxtb	r3, r3
  401ac8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401aca:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401acc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401ad0:	4b04      	ldr	r3, [pc, #16]	; (401ae4 <cpu_irq_save+0x34>)
  401ad2:	2200      	movs	r2, #0
  401ad4:	701a      	strb	r2, [r3, #0]
	return flags;
  401ad6:	683b      	ldr	r3, [r7, #0]
}
  401ad8:	4618      	mov	r0, r3
  401ada:	370c      	adds	r7, #12
  401adc:	46bd      	mov	sp, r7
  401ade:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ae2:	4770      	bx	lr
  401ae4:	2040000a 	.word	0x2040000a

00401ae8 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401ae8:	b480      	push	{r7}
  401aea:	b083      	sub	sp, #12
  401aec:	af00      	add	r7, sp, #0
  401aee:	6078      	str	r0, [r7, #4]
	return (flags);
  401af0:	687b      	ldr	r3, [r7, #4]
  401af2:	2b00      	cmp	r3, #0
  401af4:	bf14      	ite	ne
  401af6:	2301      	movne	r3, #1
  401af8:	2300      	moveq	r3, #0
  401afa:	b2db      	uxtb	r3, r3
}
  401afc:	4618      	mov	r0, r3
  401afe:	370c      	adds	r7, #12
  401b00:	46bd      	mov	sp, r7
  401b02:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b06:	4770      	bx	lr

00401b08 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401b08:	b580      	push	{r7, lr}
  401b0a:	b082      	sub	sp, #8
  401b0c:	af00      	add	r7, sp, #0
  401b0e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401b10:	6878      	ldr	r0, [r7, #4]
  401b12:	4b07      	ldr	r3, [pc, #28]	; (401b30 <cpu_irq_restore+0x28>)
  401b14:	4798      	blx	r3
  401b16:	4603      	mov	r3, r0
  401b18:	2b00      	cmp	r3, #0
  401b1a:	d005      	beq.n	401b28 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401b1c:	4b05      	ldr	r3, [pc, #20]	; (401b34 <cpu_irq_restore+0x2c>)
  401b1e:	2201      	movs	r2, #1
  401b20:	701a      	strb	r2, [r3, #0]
  401b22:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401b26:	b662      	cpsie	i
}
  401b28:	bf00      	nop
  401b2a:	3708      	adds	r7, #8
  401b2c:	46bd      	mov	sp, r7
  401b2e:	bd80      	pop	{r7, pc}
  401b30:	00401ae9 	.word	0x00401ae9
  401b34:	2040000a 	.word	0x2040000a

00401b38 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401b38:	b580      	push	{r7, lr}
  401b3a:	b084      	sub	sp, #16
  401b3c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401b3e:	4b1e      	ldr	r3, [pc, #120]	; (401bb8 <Reset_Handler+0x80>)
  401b40:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401b42:	4b1e      	ldr	r3, [pc, #120]	; (401bbc <Reset_Handler+0x84>)
  401b44:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401b46:	68fa      	ldr	r2, [r7, #12]
  401b48:	68bb      	ldr	r3, [r7, #8]
  401b4a:	429a      	cmp	r2, r3
  401b4c:	d00c      	beq.n	401b68 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401b4e:	e007      	b.n	401b60 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401b50:	68bb      	ldr	r3, [r7, #8]
  401b52:	1d1a      	adds	r2, r3, #4
  401b54:	60ba      	str	r2, [r7, #8]
  401b56:	68fa      	ldr	r2, [r7, #12]
  401b58:	1d11      	adds	r1, r2, #4
  401b5a:	60f9      	str	r1, [r7, #12]
  401b5c:	6812      	ldr	r2, [r2, #0]
  401b5e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401b60:	68bb      	ldr	r3, [r7, #8]
  401b62:	4a17      	ldr	r2, [pc, #92]	; (401bc0 <Reset_Handler+0x88>)
  401b64:	4293      	cmp	r3, r2
  401b66:	d3f3      	bcc.n	401b50 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401b68:	4b16      	ldr	r3, [pc, #88]	; (401bc4 <Reset_Handler+0x8c>)
  401b6a:	60bb      	str	r3, [r7, #8]
  401b6c:	e004      	b.n	401b78 <Reset_Handler+0x40>
                *pDest++ = 0;
  401b6e:	68bb      	ldr	r3, [r7, #8]
  401b70:	1d1a      	adds	r2, r3, #4
  401b72:	60ba      	str	r2, [r7, #8]
  401b74:	2200      	movs	r2, #0
  401b76:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401b78:	68bb      	ldr	r3, [r7, #8]
  401b7a:	4a13      	ldr	r2, [pc, #76]	; (401bc8 <Reset_Handler+0x90>)
  401b7c:	4293      	cmp	r3, r2
  401b7e:	d3f6      	bcc.n	401b6e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401b80:	4b12      	ldr	r3, [pc, #72]	; (401bcc <Reset_Handler+0x94>)
  401b82:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401b84:	4a12      	ldr	r2, [pc, #72]	; (401bd0 <Reset_Handler+0x98>)
  401b86:	68fb      	ldr	r3, [r7, #12]
  401b88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401b8c:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401b8e:	4b11      	ldr	r3, [pc, #68]	; (401bd4 <Reset_Handler+0x9c>)
  401b90:	4798      	blx	r3
  401b92:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401b94:	4a10      	ldr	r2, [pc, #64]	; (401bd8 <Reset_Handler+0xa0>)
  401b96:	4b10      	ldr	r3, [pc, #64]	; (401bd8 <Reset_Handler+0xa0>)
  401b98:	681b      	ldr	r3, [r3, #0]
  401b9a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401b9e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401ba0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401ba4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401ba8:	6878      	ldr	r0, [r7, #4]
  401baa:	4b0c      	ldr	r3, [pc, #48]	; (401bdc <Reset_Handler+0xa4>)
  401bac:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401bae:	4b0c      	ldr	r3, [pc, #48]	; (401be0 <Reset_Handler+0xa8>)
  401bb0:	4798      	blx	r3

        /* Branch to main function */
        main();
  401bb2:	4b0c      	ldr	r3, [pc, #48]	; (401be4 <Reset_Handler+0xac>)
  401bb4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  401bb6:	e7fe      	b.n	401bb6 <Reset_Handler+0x7e>
  401bb8:	00405900 	.word	0x00405900
  401bbc:	20400000 	.word	0x20400000
  401bc0:	204009bc 	.word	0x204009bc
  401bc4:	204009bc 	.word	0x204009bc
  401bc8:	20400aac 	.word	0x20400aac
  401bcc:	00400000 	.word	0x00400000
  401bd0:	e000ed00 	.word	0xe000ed00
  401bd4:	00401ab1 	.word	0x00401ab1
  401bd8:	e000ed88 	.word	0xe000ed88
  401bdc:	00401b09 	.word	0x00401b09
  401be0:	00402bfd 	.word	0x00402bfd
  401be4:	00402679 	.word	0x00402679

00401be8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401be8:	b480      	push	{r7}
  401bea:	af00      	add	r7, sp, #0
        while (1) {
  401bec:	e7fe      	b.n	401bec <Dummy_Handler+0x4>
	...

00401bf0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401bf0:	b480      	push	{r7}
  401bf2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401bf4:	4b52      	ldr	r3, [pc, #328]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401bf8:	f003 0303 	and.w	r3, r3, #3
  401bfc:	2b01      	cmp	r3, #1
  401bfe:	d014      	beq.n	401c2a <SystemCoreClockUpdate+0x3a>
  401c00:	2b01      	cmp	r3, #1
  401c02:	d302      	bcc.n	401c0a <SystemCoreClockUpdate+0x1a>
  401c04:	2b02      	cmp	r3, #2
  401c06:	d038      	beq.n	401c7a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401c08:	e07a      	b.n	401d00 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401c0a:	4b4e      	ldr	r3, [pc, #312]	; (401d44 <SystemCoreClockUpdate+0x154>)
  401c0c:	695b      	ldr	r3, [r3, #20]
  401c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401c12:	2b00      	cmp	r3, #0
  401c14:	d004      	beq.n	401c20 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401c16:	4b4c      	ldr	r3, [pc, #304]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c18:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401c1c:	601a      	str	r2, [r3, #0]
    break;
  401c1e:	e06f      	b.n	401d00 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401c20:	4b49      	ldr	r3, [pc, #292]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c22:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401c26:	601a      	str	r2, [r3, #0]
    break;
  401c28:	e06a      	b.n	401d00 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401c2a:	4b45      	ldr	r3, [pc, #276]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401c2c:	6a1b      	ldr	r3, [r3, #32]
  401c2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401c32:	2b00      	cmp	r3, #0
  401c34:	d003      	beq.n	401c3e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401c36:	4b44      	ldr	r3, [pc, #272]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c38:	4a44      	ldr	r2, [pc, #272]	; (401d4c <SystemCoreClockUpdate+0x15c>)
  401c3a:	601a      	str	r2, [r3, #0]
    break;
  401c3c:	e060      	b.n	401d00 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c3e:	4b42      	ldr	r3, [pc, #264]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c40:	4a43      	ldr	r2, [pc, #268]	; (401d50 <SystemCoreClockUpdate+0x160>)
  401c42:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401c44:	4b3e      	ldr	r3, [pc, #248]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401c46:	6a1b      	ldr	r3, [r3, #32]
  401c48:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c4c:	2b10      	cmp	r3, #16
  401c4e:	d004      	beq.n	401c5a <SystemCoreClockUpdate+0x6a>
  401c50:	2b20      	cmp	r3, #32
  401c52:	d008      	beq.n	401c66 <SystemCoreClockUpdate+0x76>
  401c54:	2b00      	cmp	r3, #0
  401c56:	d00e      	beq.n	401c76 <SystemCoreClockUpdate+0x86>
          break;
  401c58:	e00e      	b.n	401c78 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401c5a:	4b3b      	ldr	r3, [pc, #236]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c5c:	681b      	ldr	r3, [r3, #0]
  401c5e:	005b      	lsls	r3, r3, #1
  401c60:	4a39      	ldr	r2, [pc, #228]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c62:	6013      	str	r3, [r2, #0]
          break;
  401c64:	e008      	b.n	401c78 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401c66:	4b38      	ldr	r3, [pc, #224]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c68:	681a      	ldr	r2, [r3, #0]
  401c6a:	4613      	mov	r3, r2
  401c6c:	005b      	lsls	r3, r3, #1
  401c6e:	4413      	add	r3, r2
  401c70:	4a35      	ldr	r2, [pc, #212]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c72:	6013      	str	r3, [r2, #0]
          break;
  401c74:	e000      	b.n	401c78 <SystemCoreClockUpdate+0x88>
          break;
  401c76:	bf00      	nop
    break;
  401c78:	e042      	b.n	401d00 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401c7a:	4b31      	ldr	r3, [pc, #196]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401c7c:	6a1b      	ldr	r3, [r3, #32]
  401c7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401c82:	2b00      	cmp	r3, #0
  401c84:	d003      	beq.n	401c8e <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401c86:	4b30      	ldr	r3, [pc, #192]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c88:	4a30      	ldr	r2, [pc, #192]	; (401d4c <SystemCoreClockUpdate+0x15c>)
  401c8a:	601a      	str	r2, [r3, #0]
  401c8c:	e01c      	b.n	401cc8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c8e:	4b2e      	ldr	r3, [pc, #184]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c90:	4a2f      	ldr	r2, [pc, #188]	; (401d50 <SystemCoreClockUpdate+0x160>)
  401c92:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401c94:	4b2a      	ldr	r3, [pc, #168]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401c96:	6a1b      	ldr	r3, [r3, #32]
  401c98:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c9c:	2b10      	cmp	r3, #16
  401c9e:	d004      	beq.n	401caa <SystemCoreClockUpdate+0xba>
  401ca0:	2b20      	cmp	r3, #32
  401ca2:	d008      	beq.n	401cb6 <SystemCoreClockUpdate+0xc6>
  401ca4:	2b00      	cmp	r3, #0
  401ca6:	d00e      	beq.n	401cc6 <SystemCoreClockUpdate+0xd6>
          break;
  401ca8:	e00e      	b.n	401cc8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  401caa:	4b27      	ldr	r3, [pc, #156]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cac:	681b      	ldr	r3, [r3, #0]
  401cae:	005b      	lsls	r3, r3, #1
  401cb0:	4a25      	ldr	r2, [pc, #148]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cb2:	6013      	str	r3, [r2, #0]
          break;
  401cb4:	e008      	b.n	401cc8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  401cb6:	4b24      	ldr	r3, [pc, #144]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cb8:	681a      	ldr	r2, [r3, #0]
  401cba:	4613      	mov	r3, r2
  401cbc:	005b      	lsls	r3, r3, #1
  401cbe:	4413      	add	r3, r2
  401cc0:	4a21      	ldr	r2, [pc, #132]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cc2:	6013      	str	r3, [r2, #0]
          break;
  401cc4:	e000      	b.n	401cc8 <SystemCoreClockUpdate+0xd8>
          break;
  401cc6:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401cc8:	4b1d      	ldr	r3, [pc, #116]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401ccc:	f003 0303 	and.w	r3, r3, #3
  401cd0:	2b02      	cmp	r3, #2
  401cd2:	d114      	bne.n	401cfe <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401cd4:	4b1a      	ldr	r3, [pc, #104]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401cd8:	0c1b      	lsrs	r3, r3, #16
  401cda:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401cde:	3301      	adds	r3, #1
  401ce0:	4a19      	ldr	r2, [pc, #100]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401ce2:	6812      	ldr	r2, [r2, #0]
  401ce4:	fb02 f303 	mul.w	r3, r2, r3
  401ce8:	4a17      	ldr	r2, [pc, #92]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cea:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401cec:	4b14      	ldr	r3, [pc, #80]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401cf0:	b2db      	uxtb	r3, r3
  401cf2:	4a15      	ldr	r2, [pc, #84]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cf4:	6812      	ldr	r2, [r2, #0]
  401cf6:	fbb2 f3f3 	udiv	r3, r2, r3
  401cfa:	4a13      	ldr	r2, [pc, #76]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cfc:	6013      	str	r3, [r2, #0]
    break;
  401cfe:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401d00:	4b0f      	ldr	r3, [pc, #60]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d04:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401d08:	2b70      	cmp	r3, #112	; 0x70
  401d0a:	d108      	bne.n	401d1e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401d0c:	4b0e      	ldr	r3, [pc, #56]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401d0e:	681b      	ldr	r3, [r3, #0]
  401d10:	4a10      	ldr	r2, [pc, #64]	; (401d54 <SystemCoreClockUpdate+0x164>)
  401d12:	fba2 2303 	umull	r2, r3, r2, r3
  401d16:	085b      	lsrs	r3, r3, #1
  401d18:	4a0b      	ldr	r2, [pc, #44]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401d1a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401d1c:	e00a      	b.n	401d34 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401d1e:	4b08      	ldr	r3, [pc, #32]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d22:	091b      	lsrs	r3, r3, #4
  401d24:	f003 0307 	and.w	r3, r3, #7
  401d28:	4a07      	ldr	r2, [pc, #28]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401d2a:	6812      	ldr	r2, [r2, #0]
  401d2c:	fa22 f303 	lsr.w	r3, r2, r3
  401d30:	4a05      	ldr	r2, [pc, #20]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401d32:	6013      	str	r3, [r2, #0]
}
  401d34:	bf00      	nop
  401d36:	46bd      	mov	sp, r7
  401d38:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d3c:	4770      	bx	lr
  401d3e:	bf00      	nop
  401d40:	400e0600 	.word	0x400e0600
  401d44:	400e1810 	.word	0x400e1810
  401d48:	2040000c 	.word	0x2040000c
  401d4c:	00b71b00 	.word	0x00b71b00
  401d50:	003d0900 	.word	0x003d0900
  401d54:	aaaaaaab 	.word	0xaaaaaaab

00401d58 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401d58:	b480      	push	{r7}
  401d5a:	b083      	sub	sp, #12
  401d5c:	af00      	add	r7, sp, #0
  401d5e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401d60:	687b      	ldr	r3, [r7, #4]
  401d62:	4a19      	ldr	r2, [pc, #100]	; (401dc8 <system_init_flash+0x70>)
  401d64:	4293      	cmp	r3, r2
  401d66:	d804      	bhi.n	401d72 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401d68:	4b18      	ldr	r3, [pc, #96]	; (401dcc <system_init_flash+0x74>)
  401d6a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401d6e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401d70:	e023      	b.n	401dba <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401d72:	687b      	ldr	r3, [r7, #4]
  401d74:	4a16      	ldr	r2, [pc, #88]	; (401dd0 <system_init_flash+0x78>)
  401d76:	4293      	cmp	r3, r2
  401d78:	d803      	bhi.n	401d82 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401d7a:	4b14      	ldr	r3, [pc, #80]	; (401dcc <system_init_flash+0x74>)
  401d7c:	4a15      	ldr	r2, [pc, #84]	; (401dd4 <system_init_flash+0x7c>)
  401d7e:	601a      	str	r2, [r3, #0]
}
  401d80:	e01b      	b.n	401dba <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401d82:	687b      	ldr	r3, [r7, #4]
  401d84:	4a14      	ldr	r2, [pc, #80]	; (401dd8 <system_init_flash+0x80>)
  401d86:	4293      	cmp	r3, r2
  401d88:	d803      	bhi.n	401d92 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401d8a:	4b10      	ldr	r3, [pc, #64]	; (401dcc <system_init_flash+0x74>)
  401d8c:	4a13      	ldr	r2, [pc, #76]	; (401ddc <system_init_flash+0x84>)
  401d8e:	601a      	str	r2, [r3, #0]
}
  401d90:	e013      	b.n	401dba <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401d92:	687b      	ldr	r3, [r7, #4]
  401d94:	4a12      	ldr	r2, [pc, #72]	; (401de0 <system_init_flash+0x88>)
  401d96:	4293      	cmp	r3, r2
  401d98:	d803      	bhi.n	401da2 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401d9a:	4b0c      	ldr	r3, [pc, #48]	; (401dcc <system_init_flash+0x74>)
  401d9c:	4a11      	ldr	r2, [pc, #68]	; (401de4 <system_init_flash+0x8c>)
  401d9e:	601a      	str	r2, [r3, #0]
}
  401da0:	e00b      	b.n	401dba <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401da2:	687b      	ldr	r3, [r7, #4]
  401da4:	4a10      	ldr	r2, [pc, #64]	; (401de8 <system_init_flash+0x90>)
  401da6:	4293      	cmp	r3, r2
  401da8:	d804      	bhi.n	401db4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401daa:	4b08      	ldr	r3, [pc, #32]	; (401dcc <system_init_flash+0x74>)
  401dac:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401db0:	601a      	str	r2, [r3, #0]
}
  401db2:	e002      	b.n	401dba <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401db4:	4b05      	ldr	r3, [pc, #20]	; (401dcc <system_init_flash+0x74>)
  401db6:	4a0d      	ldr	r2, [pc, #52]	; (401dec <system_init_flash+0x94>)
  401db8:	601a      	str	r2, [r3, #0]
}
  401dba:	bf00      	nop
  401dbc:	370c      	adds	r7, #12
  401dbe:	46bd      	mov	sp, r7
  401dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dc4:	4770      	bx	lr
  401dc6:	bf00      	nop
  401dc8:	01312cff 	.word	0x01312cff
  401dcc:	400e0c00 	.word	0x400e0c00
  401dd0:	026259ff 	.word	0x026259ff
  401dd4:	04000100 	.word	0x04000100
  401dd8:	039386ff 	.word	0x039386ff
  401ddc:	04000200 	.word	0x04000200
  401de0:	04c4b3ff 	.word	0x04c4b3ff
  401de4:	04000300 	.word	0x04000300
  401de8:	05f5e0ff 	.word	0x05f5e0ff
  401dec:	04000500 	.word	0x04000500

00401df0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401df0:	b480      	push	{r7}
  401df2:	b085      	sub	sp, #20
  401df4:	af00      	add	r7, sp, #0
  401df6:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401df8:	4b10      	ldr	r3, [pc, #64]	; (401e3c <_sbrk+0x4c>)
  401dfa:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401dfc:	4b10      	ldr	r3, [pc, #64]	; (401e40 <_sbrk+0x50>)
  401dfe:	681b      	ldr	r3, [r3, #0]
  401e00:	2b00      	cmp	r3, #0
  401e02:	d102      	bne.n	401e0a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401e04:	4b0e      	ldr	r3, [pc, #56]	; (401e40 <_sbrk+0x50>)
  401e06:	4a0f      	ldr	r2, [pc, #60]	; (401e44 <_sbrk+0x54>)
  401e08:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401e0a:	4b0d      	ldr	r3, [pc, #52]	; (401e40 <_sbrk+0x50>)
  401e0c:	681b      	ldr	r3, [r3, #0]
  401e0e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401e10:	68ba      	ldr	r2, [r7, #8]
  401e12:	687b      	ldr	r3, [r7, #4]
  401e14:	441a      	add	r2, r3
  401e16:	68fb      	ldr	r3, [r7, #12]
  401e18:	429a      	cmp	r2, r3
  401e1a:	dd02      	ble.n	401e22 <_sbrk+0x32>
		return (caddr_t) -1;	
  401e1c:	f04f 33ff 	mov.w	r3, #4294967295
  401e20:	e006      	b.n	401e30 <_sbrk+0x40>
	}

	heap += incr;
  401e22:	4b07      	ldr	r3, [pc, #28]	; (401e40 <_sbrk+0x50>)
  401e24:	681a      	ldr	r2, [r3, #0]
  401e26:	687b      	ldr	r3, [r7, #4]
  401e28:	4413      	add	r3, r2
  401e2a:	4a05      	ldr	r2, [pc, #20]	; (401e40 <_sbrk+0x50>)
  401e2c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401e2e:	68bb      	ldr	r3, [r7, #8]
}
  401e30:	4618      	mov	r0, r3
  401e32:	3714      	adds	r7, #20
  401e34:	46bd      	mov	sp, r7
  401e36:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e3a:	4770      	bx	lr
  401e3c:	2045fffc 	.word	0x2045fffc
  401e40:	20400a50 	.word	0x20400a50
  401e44:	20402cb0 	.word	0x20402cb0

00401e48 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401e48:	b480      	push	{r7}
  401e4a:	b083      	sub	sp, #12
  401e4c:	af00      	add	r7, sp, #0
  401e4e:	6078      	str	r0, [r7, #4]
	return -1;
  401e50:	f04f 33ff 	mov.w	r3, #4294967295
}
  401e54:	4618      	mov	r0, r3
  401e56:	370c      	adds	r7, #12
  401e58:	46bd      	mov	sp, r7
  401e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e5e:	4770      	bx	lr

00401e60 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401e60:	b480      	push	{r7}
  401e62:	b083      	sub	sp, #12
  401e64:	af00      	add	r7, sp, #0
  401e66:	6078      	str	r0, [r7, #4]
  401e68:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401e6a:	683b      	ldr	r3, [r7, #0]
  401e6c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401e70:	605a      	str	r2, [r3, #4]

	return 0;
  401e72:	2300      	movs	r3, #0
}
  401e74:	4618      	mov	r0, r3
  401e76:	370c      	adds	r7, #12
  401e78:	46bd      	mov	sp, r7
  401e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e7e:	4770      	bx	lr

00401e80 <_isatty>:

extern int _isatty(int file)
{
  401e80:	b480      	push	{r7}
  401e82:	b083      	sub	sp, #12
  401e84:	af00      	add	r7, sp, #0
  401e86:	6078      	str	r0, [r7, #4]
	return 1;
  401e88:	2301      	movs	r3, #1
}
  401e8a:	4618      	mov	r0, r3
  401e8c:	370c      	adds	r7, #12
  401e8e:	46bd      	mov	sp, r7
  401e90:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e94:	4770      	bx	lr

00401e96 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  401e96:	b480      	push	{r7}
  401e98:	b085      	sub	sp, #20
  401e9a:	af00      	add	r7, sp, #0
  401e9c:	60f8      	str	r0, [r7, #12]
  401e9e:	60b9      	str	r1, [r7, #8]
  401ea0:	607a      	str	r2, [r7, #4]
	return 0;
  401ea2:	2300      	movs	r3, #0
}
  401ea4:	4618      	mov	r0, r3
  401ea6:	3714      	adds	r7, #20
  401ea8:	46bd      	mov	sp, r7
  401eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401eae:	4770      	bx	lr

00401eb0 <NVIC_EnableIRQ>:
{
  401eb0:	b480      	push	{r7}
  401eb2:	b083      	sub	sp, #12
  401eb4:	af00      	add	r7, sp, #0
  401eb6:	4603      	mov	r3, r0
  401eb8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401eba:	4909      	ldr	r1, [pc, #36]	; (401ee0 <NVIC_EnableIRQ+0x30>)
  401ebc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401ec0:	095b      	lsrs	r3, r3, #5
  401ec2:	79fa      	ldrb	r2, [r7, #7]
  401ec4:	f002 021f 	and.w	r2, r2, #31
  401ec8:	2001      	movs	r0, #1
  401eca:	fa00 f202 	lsl.w	r2, r0, r2
  401ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401ed2:	bf00      	nop
  401ed4:	370c      	adds	r7, #12
  401ed6:	46bd      	mov	sp, r7
  401ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401edc:	4770      	bx	lr
  401ede:	bf00      	nop
  401ee0:	e000e100 	.word	0xe000e100

00401ee4 <NVIC_SetPriority>:
{
  401ee4:	b480      	push	{r7}
  401ee6:	b083      	sub	sp, #12
  401ee8:	af00      	add	r7, sp, #0
  401eea:	4603      	mov	r3, r0
  401eec:	6039      	str	r1, [r7, #0]
  401eee:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401ef4:	2b00      	cmp	r3, #0
  401ef6:	da0b      	bge.n	401f10 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401ef8:	490d      	ldr	r1, [pc, #52]	; (401f30 <NVIC_SetPriority+0x4c>)
  401efa:	79fb      	ldrb	r3, [r7, #7]
  401efc:	f003 030f 	and.w	r3, r3, #15
  401f00:	3b04      	subs	r3, #4
  401f02:	683a      	ldr	r2, [r7, #0]
  401f04:	b2d2      	uxtb	r2, r2
  401f06:	0152      	lsls	r2, r2, #5
  401f08:	b2d2      	uxtb	r2, r2
  401f0a:	440b      	add	r3, r1
  401f0c:	761a      	strb	r2, [r3, #24]
}
  401f0e:	e009      	b.n	401f24 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401f10:	4908      	ldr	r1, [pc, #32]	; (401f34 <NVIC_SetPriority+0x50>)
  401f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401f16:	683a      	ldr	r2, [r7, #0]
  401f18:	b2d2      	uxtb	r2, r2
  401f1a:	0152      	lsls	r2, r2, #5
  401f1c:	b2d2      	uxtb	r2, r2
  401f1e:	440b      	add	r3, r1
  401f20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401f24:	bf00      	nop
  401f26:	370c      	adds	r7, #12
  401f28:	46bd      	mov	sp, r7
  401f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f2e:	4770      	bx	lr
  401f30:	e000ed00 	.word	0xe000ed00
  401f34:	e000e100 	.word	0xe000e100

00401f38 <osc_get_rate>:
{
  401f38:	b480      	push	{r7}
  401f3a:	b083      	sub	sp, #12
  401f3c:	af00      	add	r7, sp, #0
  401f3e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401f40:	687b      	ldr	r3, [r7, #4]
  401f42:	2b07      	cmp	r3, #7
  401f44:	d825      	bhi.n	401f92 <osc_get_rate+0x5a>
  401f46:	a201      	add	r2, pc, #4	; (adr r2, 401f4c <osc_get_rate+0x14>)
  401f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401f4c:	00401f6d 	.word	0x00401f6d
  401f50:	00401f73 	.word	0x00401f73
  401f54:	00401f79 	.word	0x00401f79
  401f58:	00401f7f 	.word	0x00401f7f
  401f5c:	00401f83 	.word	0x00401f83
  401f60:	00401f87 	.word	0x00401f87
  401f64:	00401f8b 	.word	0x00401f8b
  401f68:	00401f8f 	.word	0x00401f8f
		return OSC_SLCK_32K_RC_HZ;
  401f6c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401f70:	e010      	b.n	401f94 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401f72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401f76:	e00d      	b.n	401f94 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401f78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401f7c:	e00a      	b.n	401f94 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401f7e:	4b08      	ldr	r3, [pc, #32]	; (401fa0 <osc_get_rate+0x68>)
  401f80:	e008      	b.n	401f94 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401f82:	4b08      	ldr	r3, [pc, #32]	; (401fa4 <osc_get_rate+0x6c>)
  401f84:	e006      	b.n	401f94 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401f86:	4b08      	ldr	r3, [pc, #32]	; (401fa8 <osc_get_rate+0x70>)
  401f88:	e004      	b.n	401f94 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401f8a:	4b07      	ldr	r3, [pc, #28]	; (401fa8 <osc_get_rate+0x70>)
  401f8c:	e002      	b.n	401f94 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401f8e:	4b06      	ldr	r3, [pc, #24]	; (401fa8 <osc_get_rate+0x70>)
  401f90:	e000      	b.n	401f94 <osc_get_rate+0x5c>
	return 0;
  401f92:	2300      	movs	r3, #0
}
  401f94:	4618      	mov	r0, r3
  401f96:	370c      	adds	r7, #12
  401f98:	46bd      	mov	sp, r7
  401f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f9e:	4770      	bx	lr
  401fa0:	003d0900 	.word	0x003d0900
  401fa4:	007a1200 	.word	0x007a1200
  401fa8:	00b71b00 	.word	0x00b71b00

00401fac <sysclk_get_main_hz>:
{
  401fac:	b580      	push	{r7, lr}
  401fae:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401fb0:	2006      	movs	r0, #6
  401fb2:	4b05      	ldr	r3, [pc, #20]	; (401fc8 <sysclk_get_main_hz+0x1c>)
  401fb4:	4798      	blx	r3
  401fb6:	4602      	mov	r2, r0
  401fb8:	4613      	mov	r3, r2
  401fba:	009b      	lsls	r3, r3, #2
  401fbc:	4413      	add	r3, r2
  401fbe:	009a      	lsls	r2, r3, #2
  401fc0:	4413      	add	r3, r2
}
  401fc2:	4618      	mov	r0, r3
  401fc4:	bd80      	pop	{r7, pc}
  401fc6:	bf00      	nop
  401fc8:	00401f39 	.word	0x00401f39

00401fcc <sysclk_get_cpu_hz>:
{
  401fcc:	b580      	push	{r7, lr}
  401fce:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401fd0:	4b02      	ldr	r3, [pc, #8]	; (401fdc <sysclk_get_cpu_hz+0x10>)
  401fd2:	4798      	blx	r3
  401fd4:	4603      	mov	r3, r0
}
  401fd6:	4618      	mov	r0, r3
  401fd8:	bd80      	pop	{r7, pc}
  401fda:	bf00      	nop
  401fdc:	00401fad 	.word	0x00401fad

00401fe0 <sysclk_get_peripheral_hz>:
{
  401fe0:	b580      	push	{r7, lr}
  401fe2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401fe4:	4b02      	ldr	r3, [pc, #8]	; (401ff0 <sysclk_get_peripheral_hz+0x10>)
  401fe6:	4798      	blx	r3
  401fe8:	4603      	mov	r3, r0
  401fea:	085b      	lsrs	r3, r3, #1
}
  401fec:	4618      	mov	r0, r3
  401fee:	bd80      	pop	{r7, pc}
  401ff0:	00401fad 	.word	0x00401fad

00401ff4 <sysclk_enable_peripheral_clock>:
{
  401ff4:	b580      	push	{r7, lr}
  401ff6:	b082      	sub	sp, #8
  401ff8:	af00      	add	r7, sp, #0
  401ffa:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401ffc:	6878      	ldr	r0, [r7, #4]
  401ffe:	4b03      	ldr	r3, [pc, #12]	; (40200c <sysclk_enable_peripheral_clock+0x18>)
  402000:	4798      	blx	r3
}
  402002:	bf00      	nop
  402004:	3708      	adds	r7, #8
  402006:	46bd      	mov	sp, r7
  402008:	bd80      	pop	{r7, pc}
  40200a:	bf00      	nop
  40200c:	00401335 	.word	0x00401335

00402010 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  402010:	b580      	push	{r7, lr}
  402012:	b08c      	sub	sp, #48	; 0x30
  402014:	af00      	add	r7, sp, #0
  402016:	6078      	str	r0, [r7, #4]
  402018:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40201a:	4b49      	ldr	r3, [pc, #292]	; (402140 <usart_serial_init+0x130>)
  40201c:	4798      	blx	r3
  40201e:	4603      	mov	r3, r0
  402020:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  402022:	683b      	ldr	r3, [r7, #0]
  402024:	681b      	ldr	r3, [r3, #0]
  402026:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  402028:	683b      	ldr	r3, [r7, #0]
  40202a:	689b      	ldr	r3, [r3, #8]
  40202c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40202e:	683b      	ldr	r3, [r7, #0]
  402030:	681b      	ldr	r3, [r3, #0]
  402032:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  402034:	683b      	ldr	r3, [r7, #0]
  402036:	685b      	ldr	r3, [r3, #4]
  402038:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40203a:	683b      	ldr	r3, [r7, #0]
  40203c:	689b      	ldr	r3, [r3, #8]
  40203e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  402040:	683b      	ldr	r3, [r7, #0]
  402042:	68db      	ldr	r3, [r3, #12]
  402044:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402046:	2300      	movs	r3, #0
  402048:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40204a:	687b      	ldr	r3, [r7, #4]
  40204c:	4a3d      	ldr	r2, [pc, #244]	; (402144 <usart_serial_init+0x134>)
  40204e:	4293      	cmp	r3, r2
  402050:	d108      	bne.n	402064 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  402052:	2007      	movs	r0, #7
  402054:	4b3c      	ldr	r3, [pc, #240]	; (402148 <usart_serial_init+0x138>)
  402056:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  402058:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40205c:	4619      	mov	r1, r3
  40205e:	6878      	ldr	r0, [r7, #4]
  402060:	4b3a      	ldr	r3, [pc, #232]	; (40214c <usart_serial_init+0x13c>)
  402062:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402064:	687b      	ldr	r3, [r7, #4]
  402066:	4a3a      	ldr	r2, [pc, #232]	; (402150 <usart_serial_init+0x140>)
  402068:	4293      	cmp	r3, r2
  40206a:	d108      	bne.n	40207e <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  40206c:	2008      	movs	r0, #8
  40206e:	4b36      	ldr	r3, [pc, #216]	; (402148 <usart_serial_init+0x138>)
  402070:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  402072:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402076:	4619      	mov	r1, r3
  402078:	6878      	ldr	r0, [r7, #4]
  40207a:	4b34      	ldr	r3, [pc, #208]	; (40214c <usart_serial_init+0x13c>)
  40207c:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40207e:	687b      	ldr	r3, [r7, #4]
  402080:	4a34      	ldr	r2, [pc, #208]	; (402154 <usart_serial_init+0x144>)
  402082:	4293      	cmp	r3, r2
  402084:	d108      	bne.n	402098 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  402086:	202c      	movs	r0, #44	; 0x2c
  402088:	4b2f      	ldr	r3, [pc, #188]	; (402148 <usart_serial_init+0x138>)
  40208a:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40208c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402090:	4619      	mov	r1, r3
  402092:	6878      	ldr	r0, [r7, #4]
  402094:	4b2d      	ldr	r3, [pc, #180]	; (40214c <usart_serial_init+0x13c>)
  402096:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402098:	687b      	ldr	r3, [r7, #4]
  40209a:	4a2f      	ldr	r2, [pc, #188]	; (402158 <usart_serial_init+0x148>)
  40209c:	4293      	cmp	r3, r2
  40209e:	d108      	bne.n	4020b2 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  4020a0:	202d      	movs	r0, #45	; 0x2d
  4020a2:	4b29      	ldr	r3, [pc, #164]	; (402148 <usart_serial_init+0x138>)
  4020a4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4020a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4020aa:	4619      	mov	r1, r3
  4020ac:	6878      	ldr	r0, [r7, #4]
  4020ae:	4b27      	ldr	r3, [pc, #156]	; (40214c <usart_serial_init+0x13c>)
  4020b0:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4020b2:	687b      	ldr	r3, [r7, #4]
  4020b4:	4a29      	ldr	r2, [pc, #164]	; (40215c <usart_serial_init+0x14c>)
  4020b6:	4293      	cmp	r3, r2
  4020b8:	d111      	bne.n	4020de <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  4020ba:	200d      	movs	r0, #13
  4020bc:	4b22      	ldr	r3, [pc, #136]	; (402148 <usart_serial_init+0x138>)
  4020be:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4020c0:	4b1f      	ldr	r3, [pc, #124]	; (402140 <usart_serial_init+0x130>)
  4020c2:	4798      	blx	r3
  4020c4:	4602      	mov	r2, r0
  4020c6:	f107 030c 	add.w	r3, r7, #12
  4020ca:	4619      	mov	r1, r3
  4020cc:	6878      	ldr	r0, [r7, #4]
  4020ce:	4b24      	ldr	r3, [pc, #144]	; (402160 <usart_serial_init+0x150>)
  4020d0:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4020d2:	6878      	ldr	r0, [r7, #4]
  4020d4:	4b23      	ldr	r3, [pc, #140]	; (402164 <usart_serial_init+0x154>)
  4020d6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4020d8:	6878      	ldr	r0, [r7, #4]
  4020da:	4b23      	ldr	r3, [pc, #140]	; (402168 <usart_serial_init+0x158>)
  4020dc:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4020de:	687b      	ldr	r3, [r7, #4]
  4020e0:	4a22      	ldr	r2, [pc, #136]	; (40216c <usart_serial_init+0x15c>)
  4020e2:	4293      	cmp	r3, r2
  4020e4:	d111      	bne.n	40210a <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  4020e6:	200e      	movs	r0, #14
  4020e8:	4b17      	ldr	r3, [pc, #92]	; (402148 <usart_serial_init+0x138>)
  4020ea:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4020ec:	4b14      	ldr	r3, [pc, #80]	; (402140 <usart_serial_init+0x130>)
  4020ee:	4798      	blx	r3
  4020f0:	4602      	mov	r2, r0
  4020f2:	f107 030c 	add.w	r3, r7, #12
  4020f6:	4619      	mov	r1, r3
  4020f8:	6878      	ldr	r0, [r7, #4]
  4020fa:	4b19      	ldr	r3, [pc, #100]	; (402160 <usart_serial_init+0x150>)
  4020fc:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4020fe:	6878      	ldr	r0, [r7, #4]
  402100:	4b18      	ldr	r3, [pc, #96]	; (402164 <usart_serial_init+0x154>)
  402102:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402104:	6878      	ldr	r0, [r7, #4]
  402106:	4b18      	ldr	r3, [pc, #96]	; (402168 <usart_serial_init+0x158>)
  402108:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40210a:	687b      	ldr	r3, [r7, #4]
  40210c:	4a18      	ldr	r2, [pc, #96]	; (402170 <usart_serial_init+0x160>)
  40210e:	4293      	cmp	r3, r2
  402110:	d111      	bne.n	402136 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  402112:	200f      	movs	r0, #15
  402114:	4b0c      	ldr	r3, [pc, #48]	; (402148 <usart_serial_init+0x138>)
  402116:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  402118:	4b09      	ldr	r3, [pc, #36]	; (402140 <usart_serial_init+0x130>)
  40211a:	4798      	blx	r3
  40211c:	4602      	mov	r2, r0
  40211e:	f107 030c 	add.w	r3, r7, #12
  402122:	4619      	mov	r1, r3
  402124:	6878      	ldr	r0, [r7, #4]
  402126:	4b0e      	ldr	r3, [pc, #56]	; (402160 <usart_serial_init+0x150>)
  402128:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40212a:	6878      	ldr	r0, [r7, #4]
  40212c:	4b0d      	ldr	r3, [pc, #52]	; (402164 <usart_serial_init+0x154>)
  40212e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402130:	6878      	ldr	r0, [r7, #4]
  402132:	4b0d      	ldr	r3, [pc, #52]	; (402168 <usart_serial_init+0x158>)
  402134:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  402136:	bf00      	nop
  402138:	3730      	adds	r7, #48	; 0x30
  40213a:	46bd      	mov	sp, r7
  40213c:	bd80      	pop	{r7, pc}
  40213e:	bf00      	nop
  402140:	00401fe1 	.word	0x00401fe1
  402144:	400e0800 	.word	0x400e0800
  402148:	00401ff5 	.word	0x00401ff5
  40214c:	0040176b 	.word	0x0040176b
  402150:	400e0a00 	.word	0x400e0a00
  402154:	400e1a00 	.word	0x400e1a00
  402158:	400e1c00 	.word	0x400e1c00
  40215c:	40024000 	.word	0x40024000
  402160:	00401905 	.word	0x00401905
  402164:	00401989 	.word	0x00401989
  402168:	004019bd 	.word	0x004019bd
  40216c:	40028000 	.word	0x40028000
  402170:	4002c000 	.word	0x4002c000

00402174 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  402174:	b580      	push	{r7, lr}
  402176:	b082      	sub	sp, #8
  402178:	af00      	add	r7, sp, #0
  40217a:	6078      	str	r0, [r7, #4]
  40217c:	460b      	mov	r3, r1
  40217e:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402180:	687b      	ldr	r3, [r7, #4]
  402182:	4a36      	ldr	r2, [pc, #216]	; (40225c <usart_serial_putchar+0xe8>)
  402184:	4293      	cmp	r3, r2
  402186:	d10a      	bne.n	40219e <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  402188:	bf00      	nop
  40218a:	78fb      	ldrb	r3, [r7, #3]
  40218c:	4619      	mov	r1, r3
  40218e:	6878      	ldr	r0, [r7, #4]
  402190:	4b33      	ldr	r3, [pc, #204]	; (402260 <usart_serial_putchar+0xec>)
  402192:	4798      	blx	r3
  402194:	4603      	mov	r3, r0
  402196:	2b00      	cmp	r3, #0
  402198:	d1f7      	bne.n	40218a <usart_serial_putchar+0x16>
		return 1;
  40219a:	2301      	movs	r3, #1
  40219c:	e05a      	b.n	402254 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40219e:	687b      	ldr	r3, [r7, #4]
  4021a0:	4a30      	ldr	r2, [pc, #192]	; (402264 <usart_serial_putchar+0xf0>)
  4021a2:	4293      	cmp	r3, r2
  4021a4:	d10a      	bne.n	4021bc <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4021a6:	bf00      	nop
  4021a8:	78fb      	ldrb	r3, [r7, #3]
  4021aa:	4619      	mov	r1, r3
  4021ac:	6878      	ldr	r0, [r7, #4]
  4021ae:	4b2c      	ldr	r3, [pc, #176]	; (402260 <usart_serial_putchar+0xec>)
  4021b0:	4798      	blx	r3
  4021b2:	4603      	mov	r3, r0
  4021b4:	2b00      	cmp	r3, #0
  4021b6:	d1f7      	bne.n	4021a8 <usart_serial_putchar+0x34>
		return 1;
  4021b8:	2301      	movs	r3, #1
  4021ba:	e04b      	b.n	402254 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4021bc:	687b      	ldr	r3, [r7, #4]
  4021be:	4a2a      	ldr	r2, [pc, #168]	; (402268 <usart_serial_putchar+0xf4>)
  4021c0:	4293      	cmp	r3, r2
  4021c2:	d10a      	bne.n	4021da <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4021c4:	bf00      	nop
  4021c6:	78fb      	ldrb	r3, [r7, #3]
  4021c8:	4619      	mov	r1, r3
  4021ca:	6878      	ldr	r0, [r7, #4]
  4021cc:	4b24      	ldr	r3, [pc, #144]	; (402260 <usart_serial_putchar+0xec>)
  4021ce:	4798      	blx	r3
  4021d0:	4603      	mov	r3, r0
  4021d2:	2b00      	cmp	r3, #0
  4021d4:	d1f7      	bne.n	4021c6 <usart_serial_putchar+0x52>
		return 1;
  4021d6:	2301      	movs	r3, #1
  4021d8:	e03c      	b.n	402254 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4021da:	687b      	ldr	r3, [r7, #4]
  4021dc:	4a23      	ldr	r2, [pc, #140]	; (40226c <usart_serial_putchar+0xf8>)
  4021de:	4293      	cmp	r3, r2
  4021e0:	d10a      	bne.n	4021f8 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4021e2:	bf00      	nop
  4021e4:	78fb      	ldrb	r3, [r7, #3]
  4021e6:	4619      	mov	r1, r3
  4021e8:	6878      	ldr	r0, [r7, #4]
  4021ea:	4b1d      	ldr	r3, [pc, #116]	; (402260 <usart_serial_putchar+0xec>)
  4021ec:	4798      	blx	r3
  4021ee:	4603      	mov	r3, r0
  4021f0:	2b00      	cmp	r3, #0
  4021f2:	d1f7      	bne.n	4021e4 <usart_serial_putchar+0x70>
		return 1;
  4021f4:	2301      	movs	r3, #1
  4021f6:	e02d      	b.n	402254 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4021f8:	687b      	ldr	r3, [r7, #4]
  4021fa:	4a1d      	ldr	r2, [pc, #116]	; (402270 <usart_serial_putchar+0xfc>)
  4021fc:	4293      	cmp	r3, r2
  4021fe:	d10a      	bne.n	402216 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  402200:	bf00      	nop
  402202:	78fb      	ldrb	r3, [r7, #3]
  402204:	4619      	mov	r1, r3
  402206:	6878      	ldr	r0, [r7, #4]
  402208:	4b1a      	ldr	r3, [pc, #104]	; (402274 <usart_serial_putchar+0x100>)
  40220a:	4798      	blx	r3
  40220c:	4603      	mov	r3, r0
  40220e:	2b00      	cmp	r3, #0
  402210:	d1f7      	bne.n	402202 <usart_serial_putchar+0x8e>
		return 1;
  402212:	2301      	movs	r3, #1
  402214:	e01e      	b.n	402254 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402216:	687b      	ldr	r3, [r7, #4]
  402218:	4a17      	ldr	r2, [pc, #92]	; (402278 <usart_serial_putchar+0x104>)
  40221a:	4293      	cmp	r3, r2
  40221c:	d10a      	bne.n	402234 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40221e:	bf00      	nop
  402220:	78fb      	ldrb	r3, [r7, #3]
  402222:	4619      	mov	r1, r3
  402224:	6878      	ldr	r0, [r7, #4]
  402226:	4b13      	ldr	r3, [pc, #76]	; (402274 <usart_serial_putchar+0x100>)
  402228:	4798      	blx	r3
  40222a:	4603      	mov	r3, r0
  40222c:	2b00      	cmp	r3, #0
  40222e:	d1f7      	bne.n	402220 <usart_serial_putchar+0xac>
		return 1;
  402230:	2301      	movs	r3, #1
  402232:	e00f      	b.n	402254 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402234:	687b      	ldr	r3, [r7, #4]
  402236:	4a11      	ldr	r2, [pc, #68]	; (40227c <usart_serial_putchar+0x108>)
  402238:	4293      	cmp	r3, r2
  40223a:	d10a      	bne.n	402252 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  40223c:	bf00      	nop
  40223e:	78fb      	ldrb	r3, [r7, #3]
  402240:	4619      	mov	r1, r3
  402242:	6878      	ldr	r0, [r7, #4]
  402244:	4b0b      	ldr	r3, [pc, #44]	; (402274 <usart_serial_putchar+0x100>)
  402246:	4798      	blx	r3
  402248:	4603      	mov	r3, r0
  40224a:	2b00      	cmp	r3, #0
  40224c:	d1f7      	bne.n	40223e <usart_serial_putchar+0xca>
		return 1;
  40224e:	2301      	movs	r3, #1
  402250:	e000      	b.n	402254 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  402252:	2300      	movs	r3, #0
}
  402254:	4618      	mov	r0, r3
  402256:	3708      	adds	r7, #8
  402258:	46bd      	mov	sp, r7
  40225a:	bd80      	pop	{r7, pc}
  40225c:	400e0800 	.word	0x400e0800
  402260:	004017c3 	.word	0x004017c3
  402264:	400e0a00 	.word	0x400e0a00
  402268:	400e1a00 	.word	0x400e1a00
  40226c:	400e1c00 	.word	0x400e1c00
  402270:	40024000 	.word	0x40024000
  402274:	00401a29 	.word	0x00401a29
  402278:	40028000 	.word	0x40028000
  40227c:	4002c000 	.word	0x4002c000

00402280 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402280:	b580      	push	{r7, lr}
  402282:	b084      	sub	sp, #16
  402284:	af00      	add	r7, sp, #0
  402286:	6078      	str	r0, [r7, #4]
  402288:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40228a:	2300      	movs	r3, #0
  40228c:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40228e:	687b      	ldr	r3, [r7, #4]
  402290:	4a34      	ldr	r2, [pc, #208]	; (402364 <usart_serial_getchar+0xe4>)
  402292:	4293      	cmp	r3, r2
  402294:	d107      	bne.n	4022a6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  402296:	bf00      	nop
  402298:	6839      	ldr	r1, [r7, #0]
  40229a:	6878      	ldr	r0, [r7, #4]
  40229c:	4b32      	ldr	r3, [pc, #200]	; (402368 <usart_serial_getchar+0xe8>)
  40229e:	4798      	blx	r3
  4022a0:	4603      	mov	r3, r0
  4022a2:	2b00      	cmp	r3, #0
  4022a4:	d1f8      	bne.n	402298 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4022a6:	687b      	ldr	r3, [r7, #4]
  4022a8:	4a30      	ldr	r2, [pc, #192]	; (40236c <usart_serial_getchar+0xec>)
  4022aa:	4293      	cmp	r3, r2
  4022ac:	d107      	bne.n	4022be <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4022ae:	bf00      	nop
  4022b0:	6839      	ldr	r1, [r7, #0]
  4022b2:	6878      	ldr	r0, [r7, #4]
  4022b4:	4b2c      	ldr	r3, [pc, #176]	; (402368 <usart_serial_getchar+0xe8>)
  4022b6:	4798      	blx	r3
  4022b8:	4603      	mov	r3, r0
  4022ba:	2b00      	cmp	r3, #0
  4022bc:	d1f8      	bne.n	4022b0 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4022be:	687b      	ldr	r3, [r7, #4]
  4022c0:	4a2b      	ldr	r2, [pc, #172]	; (402370 <usart_serial_getchar+0xf0>)
  4022c2:	4293      	cmp	r3, r2
  4022c4:	d107      	bne.n	4022d6 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4022c6:	bf00      	nop
  4022c8:	6839      	ldr	r1, [r7, #0]
  4022ca:	6878      	ldr	r0, [r7, #4]
  4022cc:	4b26      	ldr	r3, [pc, #152]	; (402368 <usart_serial_getchar+0xe8>)
  4022ce:	4798      	blx	r3
  4022d0:	4603      	mov	r3, r0
  4022d2:	2b00      	cmp	r3, #0
  4022d4:	d1f8      	bne.n	4022c8 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4022d6:	687b      	ldr	r3, [r7, #4]
  4022d8:	4a26      	ldr	r2, [pc, #152]	; (402374 <usart_serial_getchar+0xf4>)
  4022da:	4293      	cmp	r3, r2
  4022dc:	d107      	bne.n	4022ee <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4022de:	bf00      	nop
  4022e0:	6839      	ldr	r1, [r7, #0]
  4022e2:	6878      	ldr	r0, [r7, #4]
  4022e4:	4b20      	ldr	r3, [pc, #128]	; (402368 <usart_serial_getchar+0xe8>)
  4022e6:	4798      	blx	r3
  4022e8:	4603      	mov	r3, r0
  4022ea:	2b00      	cmp	r3, #0
  4022ec:	d1f8      	bne.n	4022e0 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4022ee:	687b      	ldr	r3, [r7, #4]
  4022f0:	4a21      	ldr	r2, [pc, #132]	; (402378 <usart_serial_getchar+0xf8>)
  4022f2:	4293      	cmp	r3, r2
  4022f4:	d10d      	bne.n	402312 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4022f6:	bf00      	nop
  4022f8:	f107 030c 	add.w	r3, r7, #12
  4022fc:	4619      	mov	r1, r3
  4022fe:	6878      	ldr	r0, [r7, #4]
  402300:	4b1e      	ldr	r3, [pc, #120]	; (40237c <usart_serial_getchar+0xfc>)
  402302:	4798      	blx	r3
  402304:	4603      	mov	r3, r0
  402306:	2b00      	cmp	r3, #0
  402308:	d1f6      	bne.n	4022f8 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  40230a:	68fb      	ldr	r3, [r7, #12]
  40230c:	b2da      	uxtb	r2, r3
  40230e:	683b      	ldr	r3, [r7, #0]
  402310:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402312:	687b      	ldr	r3, [r7, #4]
  402314:	4a1a      	ldr	r2, [pc, #104]	; (402380 <usart_serial_getchar+0x100>)
  402316:	4293      	cmp	r3, r2
  402318:	d10d      	bne.n	402336 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  40231a:	bf00      	nop
  40231c:	f107 030c 	add.w	r3, r7, #12
  402320:	4619      	mov	r1, r3
  402322:	6878      	ldr	r0, [r7, #4]
  402324:	4b15      	ldr	r3, [pc, #84]	; (40237c <usart_serial_getchar+0xfc>)
  402326:	4798      	blx	r3
  402328:	4603      	mov	r3, r0
  40232a:	2b00      	cmp	r3, #0
  40232c:	d1f6      	bne.n	40231c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40232e:	68fb      	ldr	r3, [r7, #12]
  402330:	b2da      	uxtb	r2, r3
  402332:	683b      	ldr	r3, [r7, #0]
  402334:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402336:	687b      	ldr	r3, [r7, #4]
  402338:	4a12      	ldr	r2, [pc, #72]	; (402384 <usart_serial_getchar+0x104>)
  40233a:	4293      	cmp	r3, r2
  40233c:	d10d      	bne.n	40235a <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40233e:	bf00      	nop
  402340:	f107 030c 	add.w	r3, r7, #12
  402344:	4619      	mov	r1, r3
  402346:	6878      	ldr	r0, [r7, #4]
  402348:	4b0c      	ldr	r3, [pc, #48]	; (40237c <usart_serial_getchar+0xfc>)
  40234a:	4798      	blx	r3
  40234c:	4603      	mov	r3, r0
  40234e:	2b00      	cmp	r3, #0
  402350:	d1f6      	bne.n	402340 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  402352:	68fb      	ldr	r3, [r7, #12]
  402354:	b2da      	uxtb	r2, r3
  402356:	683b      	ldr	r3, [r7, #0]
  402358:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40235a:	bf00      	nop
  40235c:	3710      	adds	r7, #16
  40235e:	46bd      	mov	sp, r7
  402360:	bd80      	pop	{r7, pc}
  402362:	bf00      	nop
  402364:	400e0800 	.word	0x400e0800
  402368:	004017f3 	.word	0x004017f3
  40236c:	400e0a00 	.word	0x400e0a00
  402370:	400e1a00 	.word	0x400e1a00
  402374:	400e1c00 	.word	0x400e1c00
  402378:	40024000 	.word	0x40024000
  40237c:	00401a5b 	.word	0x00401a5b
  402380:	40028000 	.word	0x40028000
  402384:	4002c000 	.word	0x4002c000

00402388 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  402388:	b580      	push	{r7, lr}
  40238a:	b082      	sub	sp, #8
  40238c:	af00      	add	r7, sp, #0
  40238e:	6078      	str	r0, [r7, #4]
  402390:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  402392:	4a0f      	ldr	r2, [pc, #60]	; (4023d0 <stdio_serial_init+0x48>)
  402394:	687b      	ldr	r3, [r7, #4]
  402396:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402398:	4b0e      	ldr	r3, [pc, #56]	; (4023d4 <stdio_serial_init+0x4c>)
  40239a:	4a0f      	ldr	r2, [pc, #60]	; (4023d8 <stdio_serial_init+0x50>)
  40239c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40239e:	4b0f      	ldr	r3, [pc, #60]	; (4023dc <stdio_serial_init+0x54>)
  4023a0:	4a0f      	ldr	r2, [pc, #60]	; (4023e0 <stdio_serial_init+0x58>)
  4023a2:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4023a4:	6839      	ldr	r1, [r7, #0]
  4023a6:	6878      	ldr	r0, [r7, #4]
  4023a8:	4b0e      	ldr	r3, [pc, #56]	; (4023e4 <stdio_serial_init+0x5c>)
  4023aa:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4023ac:	4b0e      	ldr	r3, [pc, #56]	; (4023e8 <stdio_serial_init+0x60>)
  4023ae:	681b      	ldr	r3, [r3, #0]
  4023b0:	689b      	ldr	r3, [r3, #8]
  4023b2:	2100      	movs	r1, #0
  4023b4:	4618      	mov	r0, r3
  4023b6:	4b0d      	ldr	r3, [pc, #52]	; (4023ec <stdio_serial_init+0x64>)
  4023b8:	4798      	blx	r3
	setbuf(stdin, NULL);
  4023ba:	4b0b      	ldr	r3, [pc, #44]	; (4023e8 <stdio_serial_init+0x60>)
  4023bc:	681b      	ldr	r3, [r3, #0]
  4023be:	685b      	ldr	r3, [r3, #4]
  4023c0:	2100      	movs	r1, #0
  4023c2:	4618      	mov	r0, r3
  4023c4:	4b09      	ldr	r3, [pc, #36]	; (4023ec <stdio_serial_init+0x64>)
  4023c6:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4023c8:	bf00      	nop
  4023ca:	3708      	adds	r7, #8
  4023cc:	46bd      	mov	sp, r7
  4023ce:	bd80      	pop	{r7, pc}
  4023d0:	20400a90 	.word	0x20400a90
  4023d4:	20400a8c 	.word	0x20400a8c
  4023d8:	00402175 	.word	0x00402175
  4023dc:	20400a88 	.word	0x20400a88
  4023e0:	00402281 	.word	0x00402281
  4023e4:	00402011 	.word	0x00402011
  4023e8:	20400010 	.word	0x20400010
  4023ec:	00402d11 	.word	0x00402d11

004023f0 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4023f0:	b580      	push	{r7, lr}
  4023f2:	b082      	sub	sp, #8
  4023f4:	af00      	add	r7, sp, #0
  4023f6:	6078      	str	r0, [r7, #4]
  4023f8:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  4023fa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4023fe:	4806      	ldr	r0, [pc, #24]	; (402418 <Button1_Handler+0x28>)
  402400:	4b06      	ldr	r3, [pc, #24]	; (40241c <Button1_Handler+0x2c>)
  402402:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  402404:	f44f 7180 	mov.w	r1, #256	; 0x100
  402408:	4805      	ldr	r0, [pc, #20]	; (402420 <Button1_Handler+0x30>)
  40240a:	4b04      	ldr	r3, [pc, #16]	; (40241c <Button1_Handler+0x2c>)
  40240c:	4798      	blx	r3
}
  40240e:	bf00      	nop
  402410:	3708      	adds	r7, #8
  402412:	46bd      	mov	sp, r7
  402414:	bd80      	pop	{r7, pc}
  402416:	bf00      	nop
  402418:	400e1400 	.word	0x400e1400
  40241c:	00402425 	.word	0x00402425
  402420:	400e1200 	.word	0x400e1200

00402424 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  402424:	b580      	push	{r7, lr}
  402426:	b082      	sub	sp, #8
  402428:	af00      	add	r7, sp, #0
  40242a:	6078      	str	r0, [r7, #4]
  40242c:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  40242e:	6839      	ldr	r1, [r7, #0]
  402430:	6878      	ldr	r0, [r7, #4]
  402432:	4b09      	ldr	r3, [pc, #36]	; (402458 <pin_toggle+0x34>)
  402434:	4798      	blx	r3
  402436:	4603      	mov	r3, r0
  402438:	2b00      	cmp	r3, #0
  40243a:	d004      	beq.n	402446 <pin_toggle+0x22>
    pio_clear(pio, mask);
  40243c:	6839      	ldr	r1, [r7, #0]
  40243e:	6878      	ldr	r0, [r7, #4]
  402440:	4b06      	ldr	r3, [pc, #24]	; (40245c <pin_toggle+0x38>)
  402442:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  402444:	e003      	b.n	40244e <pin_toggle+0x2a>
    pio_set(pio,mask);
  402446:	6839      	ldr	r1, [r7, #0]
  402448:	6878      	ldr	r0, [r7, #4]
  40244a:	4b05      	ldr	r3, [pc, #20]	; (402460 <pin_toggle+0x3c>)
  40244c:	4798      	blx	r3
}
  40244e:	bf00      	nop
  402450:	3708      	adds	r7, #8
  402452:	46bd      	mov	sp, r7
  402454:	bd80      	pop	{r7, pc}
  402456:	bf00      	nop
  402458:	00400da9 	.word	0x00400da9
  40245c:	00400b99 	.word	0x00400b99
  402460:	00400b7d 	.word	0x00400b7d

00402464 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  402464:	b590      	push	{r4, r7, lr}
  402466:	b083      	sub	sp, #12
  402468:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  40246a:	200a      	movs	r0, #10
  40246c:	4b10      	ldr	r3, [pc, #64]	; (4024b0 <BUT_init+0x4c>)
  40246e:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402470:	2209      	movs	r2, #9
  402472:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402476:	480f      	ldr	r0, [pc, #60]	; (4024b4 <BUT_init+0x50>)
  402478:	4b0f      	ldr	r3, [pc, #60]	; (4024b8 <BUT_init+0x54>)
  40247a:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  40247c:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402480:	480c      	ldr	r0, [pc, #48]	; (4024b4 <BUT_init+0x50>)
  402482:	4b0e      	ldr	r3, [pc, #56]	; (4024bc <BUT_init+0x58>)
  402484:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  402486:	4b0e      	ldr	r3, [pc, #56]	; (4024c0 <BUT_init+0x5c>)
  402488:	9300      	str	r3, [sp, #0]
  40248a:	2350      	movs	r3, #80	; 0x50
  40248c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402490:	210a      	movs	r1, #10
  402492:	4808      	ldr	r0, [pc, #32]	; (4024b4 <BUT_init+0x50>)
  402494:	4c0b      	ldr	r4, [pc, #44]	; (4024c4 <BUT_init+0x60>)
  402496:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  402498:	200a      	movs	r0, #10
  40249a:	4b0b      	ldr	r3, [pc, #44]	; (4024c8 <BUT_init+0x64>)
  40249c:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  40249e:	2101      	movs	r1, #1
  4024a0:	200a      	movs	r0, #10
  4024a2:	4b0a      	ldr	r3, [pc, #40]	; (4024cc <BUT_init+0x68>)
  4024a4:	4798      	blx	r3
};
  4024a6:	bf00      	nop
  4024a8:	3704      	adds	r7, #4
  4024aa:	46bd      	mov	sp, r7
  4024ac:	bd90      	pop	{r4, r7, pc}
  4024ae:	bf00      	nop
  4024b0:	00401335 	.word	0x00401335
  4024b4:	400e0e00 	.word	0x400e0e00
  4024b8:	00400cc5 	.word	0x00400cc5
  4024bc:	00400e3d 	.word	0x00400e3d
  4024c0:	004023f1 	.word	0x004023f1
  4024c4:	00400f59 	.word	0x00400f59
  4024c8:	00401eb1 	.word	0x00401eb1
  4024cc:	00401ee5 	.word	0x00401ee5

004024d0 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  4024d0:	b590      	push	{r4, r7, lr}
  4024d2:	b085      	sub	sp, #20
  4024d4:	af02      	add	r7, sp, #8
  4024d6:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  4024d8:	200c      	movs	r0, #12
  4024da:	4b07      	ldr	r3, [pc, #28]	; (4024f8 <LED_init+0x28>)
  4024dc:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  4024de:	687a      	ldr	r2, [r7, #4]
  4024e0:	2300      	movs	r3, #0
  4024e2:	9300      	str	r3, [sp, #0]
  4024e4:	2300      	movs	r3, #0
  4024e6:	f44f 7180 	mov.w	r1, #256	; 0x100
  4024ea:	4804      	ldr	r0, [pc, #16]	; (4024fc <LED_init+0x2c>)
  4024ec:	4c04      	ldr	r4, [pc, #16]	; (402500 <LED_init+0x30>)
  4024ee:	47a0      	blx	r4
};
  4024f0:	bf00      	nop
  4024f2:	370c      	adds	r7, #12
  4024f4:	46bd      	mov	sp, r7
  4024f6:	bd90      	pop	{r4, r7, pc}
  4024f8:	00401335 	.word	0x00401335
  4024fc:	400e1200 	.word	0x400e1200
  402500:	00400d45 	.word	0x00400d45

00402504 <configure_console>:
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
static void configure_console(void)
{
  402504:	b590      	push	{r4, r7, lr}
  402506:	b085      	sub	sp, #20
  402508:	af00      	add	r7, sp, #0

  /* Configura USART1 Pinos */
  sysclk_enable_peripheral_clock(ID_PIOB);
  40250a:	200b      	movs	r0, #11
  40250c:	4b15      	ldr	r3, [pc, #84]	; (402564 <configure_console+0x60>)
  40250e:	4798      	blx	r3
  sysclk_enable_peripheral_clock(ID_PIOA);
  402510:	200a      	movs	r0, #10
  402512:	4b14      	ldr	r3, [pc, #80]	; (402564 <configure_console+0x60>)
  402514:	4798      	blx	r3
  pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  402516:	2210      	movs	r2, #16
  402518:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40251c:	4812      	ldr	r0, [pc, #72]	; (402568 <configure_console+0x64>)
  40251e:	4b13      	ldr	r3, [pc, #76]	; (40256c <configure_console+0x68>)
  402520:	4798      	blx	r3
  pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  402522:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402526:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40252a:	4811      	ldr	r0, [pc, #68]	; (402570 <configure_console+0x6c>)
  40252c:	4b0f      	ldr	r3, [pc, #60]	; (40256c <configure_console+0x68>)
  40252e:	4798      	blx	r3
 	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  402530:	4a10      	ldr	r2, [pc, #64]	; (402574 <configure_console+0x70>)
  402532:	4b10      	ldr	r3, [pc, #64]	; (402574 <configure_console+0x70>)
  402534:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  402538:	f043 0310 	orr.w	r3, r3, #16
  40253c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
 
	const usart_serial_options_t uart_serial_options = {
  402540:	4b0d      	ldr	r3, [pc, #52]	; (402578 <configure_console+0x74>)
  402542:	463c      	mov	r4, r7
  402544:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402546:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  40254a:	200e      	movs	r0, #14
  40254c:	4b05      	ldr	r3, [pc, #20]	; (402564 <configure_console+0x60>)
  40254e:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  402550:	463b      	mov	r3, r7
  402552:	4619      	mov	r1, r3
  402554:	4809      	ldr	r0, [pc, #36]	; (40257c <configure_console+0x78>)
  402556:	4b0a      	ldr	r3, [pc, #40]	; (402580 <configure_console+0x7c>)
  402558:	4798      	blx	r3
}
  40255a:	bf00      	nop
  40255c:	3714      	adds	r7, #20
  40255e:	46bd      	mov	sp, r7
  402560:	bd90      	pop	{r4, r7, pc}
  402562:	bf00      	nop
  402564:	00401ff5 	.word	0x00401ff5
  402568:	400e1000 	.word	0x400e1000
  40256c:	00400bb5 	.word	0x00400bb5
  402570:	400e0e00 	.word	0x400e0e00
  402574:	40088000 	.word	0x40088000
  402578:	004056d4 	.word	0x004056d4
  40257c:	40028000 	.word	0x40028000
  402580:	00402389 	.word	0x00402389

00402584 <mcu6050_i2c_bus_init>:
 
/*	
 *  \Brief: The function is used as I2C bus init
 */
void mcu6050_i2c_bus_init(void)
{
  402584:	b580      	push	{r7, lr}
  402586:	b084      	sub	sp, #16
  402588:	af00      	add	r7, sp, #0
	twihs_options_t bno055_option;
	pmc_enable_periph_clk(TWIHS_MCU6050_ID);
  40258a:	2013      	movs	r0, #19
  40258c:	4b08      	ldr	r3, [pc, #32]	; (4025b0 <mcu6050_i2c_bus_init+0x2c>)
  40258e:	4798      	blx	r3

	/* Configure the options of TWI driver */
	bno055_option.master_clk = sysclk_get_cpu_hz();
  402590:	4b08      	ldr	r3, [pc, #32]	; (4025b4 <mcu6050_i2c_bus_init+0x30>)
  402592:	4798      	blx	r3
  402594:	4603      	mov	r3, r0
  402596:	607b      	str	r3, [r7, #4]
	bno055_option.speed      = 40000;
  402598:	f649 4340 	movw	r3, #40000	; 0x9c40
  40259c:	60bb      	str	r3, [r7, #8]
	twihs_master_init(TWIHS_MCU6050, &bno055_option);
  40259e:	1d3b      	adds	r3, r7, #4
  4025a0:	4619      	mov	r1, r3
  4025a2:	4805      	ldr	r0, [pc, #20]	; (4025b8 <mcu6050_i2c_bus_init+0x34>)
  4025a4:	4b05      	ldr	r3, [pc, #20]	; (4025bc <mcu6050_i2c_bus_init+0x38>)
  4025a6:	4798      	blx	r3
}
  4025a8:	bf00      	nop
  4025aa:	3710      	adds	r7, #16
  4025ac:	46bd      	mov	sp, r7
  4025ae:	bd80      	pop	{r7, pc}
  4025b0:	00401335 	.word	0x00401335
  4025b4:	00401fcd 	.word	0x00401fcd
  4025b8:	40018000 	.word	0x40018000
  4025bc:	004013e1 	.word	0x004013e1

004025c0 <mcu6050_i2c_bus_write>:
 *	\param reg_data : It is a value hold in the array,
 *		will be used for write the value into the register
 *	\param cnt : The no of byte of data to be write
 */
int8_t mcu6050_i2c_bus_write(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  4025c0:	b580      	push	{r7, lr}
  4025c2:	b088      	sub	sp, #32
  4025c4:	af00      	add	r7, sp, #0
  4025c6:	603a      	str	r2, [r7, #0]
  4025c8:	461a      	mov	r2, r3
  4025ca:	4603      	mov	r3, r0
  4025cc:	71fb      	strb	r3, [r7, #7]
  4025ce:	460b      	mov	r3, r1
  4025d0:	71bb      	strb	r3, [r7, #6]
  4025d2:	4613      	mov	r3, r2
  4025d4:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  4025d6:	2300      	movs	r3, #0
  4025d8:	61fb      	str	r3, [r7, #28]

	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  4025da:	79fb      	ldrb	r3, [r7, #7]
  4025dc:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  4025de:	79bb      	ldrb	r3, [r7, #6]
  4025e0:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  4025e2:	2301      	movs	r3, #1
  4025e4:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  4025e6:	683b      	ldr	r3, [r7, #0]
  4025e8:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  4025ea:	797b      	ldrb	r3, [r7, #5]
  4025ec:	617b      	str	r3, [r7, #20]
	
	ierror = twihs_master_write(TWIHS_MCU6050, &p_packet);
  4025ee:	f107 0308 	add.w	r3, r7, #8
  4025f2:	4619      	mov	r1, r3
  4025f4:	4805      	ldr	r0, [pc, #20]	; (40260c <mcu6050_i2c_bus_write+0x4c>)
  4025f6:	4b06      	ldr	r3, [pc, #24]	; (402610 <mcu6050_i2c_bus_write+0x50>)
  4025f8:	4798      	blx	r3
  4025fa:	4603      	mov	r3, r0
  4025fc:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  4025fe:	69fb      	ldr	r3, [r7, #28]
  402600:	b25b      	sxtb	r3, r3
}
  402602:	4618      	mov	r0, r3
  402604:	3720      	adds	r7, #32
  402606:	46bd      	mov	sp, r7
  402608:	bd80      	pop	{r7, pc}
  40260a:	bf00      	nop
  40260c:	40018000 	.word	0x40018000
  402610:	00401671 	.word	0x00401671

00402614 <mcu6050_i2c_bus_read>:
 *	\param reg_addr : Address of the first register, will data is going to be read
 *	\param reg_data : This data read from the sensor, which is hold in an array
 *	\param cnt : The no of byte of data to be read
 */
int8_t mcu6050_i2c_bus_read(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  402614:	b580      	push	{r7, lr}
  402616:	b088      	sub	sp, #32
  402618:	af00      	add	r7, sp, #0
  40261a:	603a      	str	r2, [r7, #0]
  40261c:	461a      	mov	r2, r3
  40261e:	4603      	mov	r3, r0
  402620:	71fb      	strb	r3, [r7, #7]
  402622:	460b      	mov	r3, r1
  402624:	71bb      	strb	r3, [r7, #6]
  402626:	4613      	mov	r3, r2
  402628:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  40262a:	2300      	movs	r3, #0
  40262c:	61fb      	str	r3, [r7, #28]
	
	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  40262e:	79fb      	ldrb	r3, [r7, #7]
  402630:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  402632:	79bb      	ldrb	r3, [r7, #6]
  402634:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  402636:	2301      	movs	r3, #1
  402638:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  40263a:	683b      	ldr	r3, [r7, #0]
  40263c:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  40263e:	797b      	ldrb	r3, [r7, #5]
  402640:	617b      	str	r3, [r7, #20]
	
  // TODO: Algum problema no SPI faz com que devemos ler duas vezes o registrador para
  //       conseguirmos pegar o valor correto.
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  402642:	f107 0308 	add.w	r3, r7, #8
  402646:	4619      	mov	r1, r3
  402648:	4809      	ldr	r0, [pc, #36]	; (402670 <mcu6050_i2c_bus_read+0x5c>)
  40264a:	4b0a      	ldr	r3, [pc, #40]	; (402674 <mcu6050_i2c_bus_read+0x60>)
  40264c:	4798      	blx	r3
  40264e:	4603      	mov	r3, r0
  402650:	61fb      	str	r3, [r7, #28]
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  402652:	f107 0308 	add.w	r3, r7, #8
  402656:	4619      	mov	r1, r3
  402658:	4805      	ldr	r0, [pc, #20]	; (402670 <mcu6050_i2c_bus_read+0x5c>)
  40265a:	4b06      	ldr	r3, [pc, #24]	; (402674 <mcu6050_i2c_bus_read+0x60>)
  40265c:	4798      	blx	r3
  40265e:	4603      	mov	r3, r0
  402660:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  402662:	69fb      	ldr	r3, [r7, #28]
  402664:	b25b      	sxtb	r3, r3
}
  402666:	4618      	mov	r0, r3
  402668:	3720      	adds	r7, #32
  40266a:	46bd      	mov	sp, r7
  40266c:	bd80      	pop	{r7, pc}
  40266e:	bf00      	nop
  402670:	40018000 	.word	0x40018000
  402674:	00401589 	.word	0x00401589

00402678 <main>:


/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40267c:	b0b5      	sub	sp, #212	; 0xd4
  40267e:	af00      	add	r7, sp, #0
  uint8_t bufferTX[100];
  
  uint8_t rtn;

  /* Initialize the SAM system */
  sysclk_init();
  402680:	4b7b      	ldr	r3, [pc, #492]	; (402870 <main+0x1f8>)
  402682:	4798      	blx	r3
  board_init();
  402684:	4b7b      	ldr	r3, [pc, #492]	; (402874 <main+0x1fc>)
  402686:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  402688:	4b7b      	ldr	r3, [pc, #492]	; (402878 <main+0x200>)
  40268a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40268e:	605a      	str	r2, [r3, #4]
  
  /* Inicializa com serial com PC*/
  configure_console();
  402690:	4b7a      	ldr	r3, [pc, #488]	; (40287c <main+0x204>)
  402692:	4798      	blx	r3
  
  /* Configura Leds */
  LED_init(1);
  402694:	2001      	movs	r0, #1
  402696:	4b7a      	ldr	r3, [pc, #488]	; (402880 <main+0x208>)
  402698:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  40269a:	4b7a      	ldr	r3, [pc, #488]	; (402884 <main+0x20c>)
  40269c:	4798      	blx	r3
  /************************************************************************/
  /* MPU                                                                  */
  /************************************************************************/
  
  /* Inicializa i2c */
  printf("Inicializando bus i2c \n");
  40269e:	487a      	ldr	r0, [pc, #488]	; (402888 <main+0x210>)
  4026a0:	4b7a      	ldr	r3, [pc, #488]	; (40288c <main+0x214>)
  4026a2:	4798      	blx	r3
  mcu6050_i2c_bus_init();
  4026a4:	4b7a      	ldr	r3, [pc, #488]	; (402890 <main+0x218>)
  4026a6:	4798      	blx	r3
  
  // Verifica MPU
  rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, bufferRX, 1);
  4026a8:	f107 0268 	add.w	r2, r7, #104	; 0x68
  4026ac:	2301      	movs	r3, #1
  4026ae:	2175      	movs	r1, #117	; 0x75
  4026b0:	2068      	movs	r0, #104	; 0x68
  4026b2:	4e78      	ldr	r6, [pc, #480]	; (402894 <main+0x21c>)
  4026b4:	47b0      	blx	r6
  4026b6:	4603      	mov	r3, r0
  4026b8:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
  if(rtn != TWIHS_SUCCESS){
  4026bc:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
  4026c0:	2b00      	cmp	r3, #0
  4026c2:	d002      	beq.n	4026ca <main+0x52>
    printf("[ERRO] [i2c] [read] \n");
  4026c4:	4874      	ldr	r0, [pc, #464]	; (402898 <main+0x220>)
  4026c6:	4b71      	ldr	r3, [pc, #452]	; (40288c <main+0x214>)
  4026c8:	4798      	blx	r3
  }
  
  // Por algum motivo a primeira leitura  errada.
  if(bufferRX[0] != 0x68){
  4026ca:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
  4026ce:	2b68      	cmp	r3, #104	; 0x68
  4026d0:	d005      	beq.n	4026de <main+0x66>
    printf("[ERRO] [mcu] [Wrong device] [0x%2X] \n", bufferRX[0]);
  4026d2:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
  4026d6:	4619      	mov	r1, r3
  4026d8:	4870      	ldr	r0, [pc, #448]	; (40289c <main+0x224>)
  4026da:	4b6c      	ldr	r3, [pc, #432]	; (40288c <main+0x214>)
  4026dc:	4798      	blx	r3
  }
 
  // Set Clock source
  bufferTX[0] = MPU6050_CLOCK_PLL_XGYRO;
  4026de:	2301      	movs	r3, #1
  4026e0:	713b      	strb	r3, [r7, #4]
  rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, bufferTX, 1);
  4026e2:	1d3a      	adds	r2, r7, #4
  4026e4:	2301      	movs	r3, #1
  4026e6:	216b      	movs	r1, #107	; 0x6b
  4026e8:	2068      	movs	r0, #104	; 0x68
  4026ea:	4e6d      	ldr	r6, [pc, #436]	; (4028a0 <main+0x228>)
  4026ec:	47b0      	blx	r6
  4026ee:	4603      	mov	r3, r0
  4026f0:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
  if(rtn != TWIHS_SUCCESS)
  4026f4:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
  4026f8:	2b00      	cmp	r3, #0
  4026fa:	d002      	beq.n	402702 <main+0x8a>
    printf("[ERRO] [i2c] [write] \n");
  4026fc:	4869      	ldr	r0, [pc, #420]	; (4028a4 <main+0x22c>)
  4026fe:	4b63      	ldr	r3, [pc, #396]	; (40288c <main+0x214>)
  402700:	4798      	blx	r3

  // Configura range acelerometro para operar com 2G
  bufferTX[0] = 0x00; // 2G
  402702:	2300      	movs	r3, #0
  402704:	713b      	strb	r3, [r7, #4]
  rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, bufferTX, 1);
  402706:	1d3a      	adds	r2, r7, #4
  402708:	2301      	movs	r3, #1
  40270a:	211c      	movs	r1, #28
  40270c:	2068      	movs	r0, #104	; 0x68
  40270e:	4e64      	ldr	r6, [pc, #400]	; (4028a0 <main+0x228>)
  402710:	47b0      	blx	r6
  402712:	4603      	mov	r3, r0
  402714:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
  rangePerDigit = 0.000061f ; // 2G       
  402718:	4b63      	ldr	r3, [pc, #396]	; (4028a8 <main+0x230>)
  40271a:	4a64      	ldr	r2, [pc, #400]	; (4028ac <main+0x234>)
  40271c:	601a      	str	r2, [r3, #0]
 
	while (1) {
    // Le valor do acc X High e Low
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &accXHigh, 1);
  40271e:	2301      	movs	r3, #1
  402720:	4a63      	ldr	r2, [pc, #396]	; (4028b0 <main+0x238>)
  402722:	213b      	movs	r1, #59	; 0x3b
  402724:	2068      	movs	r0, #104	; 0x68
  402726:	4e5b      	ldr	r6, [pc, #364]	; (402894 <main+0x21c>)
  402728:	47b0      	blx	r6
  40272a:	4603      	mov	r3, r0
  40272c:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, &accXLow,  1);
  402730:	2301      	movs	r3, #1
  402732:	4a60      	ldr	r2, [pc, #384]	; (4028b4 <main+0x23c>)
  402734:	213c      	movs	r1, #60	; 0x3c
  402736:	2068      	movs	r0, #104	; 0x68
  402738:	4e56      	ldr	r6, [pc, #344]	; (402894 <main+0x21c>)
  40273a:	47b0      	blx	r6
  40273c:	4603      	mov	r3, r0
  40273e:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
   
    // Le valor do acc y High e  Low
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, &accYHigh, 1);
  402742:	2301      	movs	r3, #1
  402744:	4a5c      	ldr	r2, [pc, #368]	; (4028b8 <main+0x240>)
  402746:	213d      	movs	r1, #61	; 0x3d
  402748:	2068      	movs	r0, #104	; 0x68
  40274a:	4e52      	ldr	r6, [pc, #328]	; (402894 <main+0x21c>)
  40274c:	47b0      	blx	r6
  40274e:	4603      	mov	r3, r0
  402750:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accYLow,  1);
  402754:	2301      	movs	r3, #1
  402756:	4a59      	ldr	r2, [pc, #356]	; (4028bc <main+0x244>)
  402758:	2140      	movs	r1, #64	; 0x40
  40275a:	2068      	movs	r0, #104	; 0x68
  40275c:	4e4d      	ldr	r6, [pc, #308]	; (402894 <main+0x21c>)
  40275e:	47b0      	blx	r6
  402760:	4603      	mov	r3, r0
  402762:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
    
    // Le valor do acc z HIGH e Low
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, &accZHigh, 1);
  402766:	2301      	movs	r3, #1
  402768:	4a55      	ldr	r2, [pc, #340]	; (4028c0 <main+0x248>)
  40276a:	213f      	movs	r1, #63	; 0x3f
  40276c:	2068      	movs	r0, #104	; 0x68
  40276e:	4e49      	ldr	r6, [pc, #292]	; (402894 <main+0x21c>)
  402770:	47b0      	blx	r6
  402772:	4603      	mov	r3, r0
  402774:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accZLow,  1);
  402778:	2301      	movs	r3, #1
  40277a:	4a52      	ldr	r2, [pc, #328]	; (4028c4 <main+0x24c>)
  40277c:	2140      	movs	r1, #64	; 0x40
  40277e:	2068      	movs	r0, #104	; 0x68
  402780:	4e44      	ldr	r6, [pc, #272]	; (402894 <main+0x21c>)
  402782:	47b0      	blx	r6
  402784:	4603      	mov	r3, r0
  402786:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
     
    // Dados so do tipo complemento de dois
    accX = (accXHigh << 8) | (accXLow << 0);
  40278a:	4b49      	ldr	r3, [pc, #292]	; (4028b0 <main+0x238>)
  40278c:	781b      	ldrb	r3, [r3, #0]
  40278e:	b2db      	uxtb	r3, r3
  402790:	021b      	lsls	r3, r3, #8
  402792:	b21a      	sxth	r2, r3
  402794:	4b47      	ldr	r3, [pc, #284]	; (4028b4 <main+0x23c>)
  402796:	781b      	ldrb	r3, [r3, #0]
  402798:	b2db      	uxtb	r3, r3
  40279a:	b21b      	sxth	r3, r3
  40279c:	4313      	orrs	r3, r2
  40279e:	b21a      	sxth	r2, r3
  4027a0:	4b49      	ldr	r3, [pc, #292]	; (4028c8 <main+0x250>)
  4027a2:	801a      	strh	r2, [r3, #0]
    accY = (accYHigh << 8) | (accYLow << 0);
  4027a4:	4b44      	ldr	r3, [pc, #272]	; (4028b8 <main+0x240>)
  4027a6:	781b      	ldrb	r3, [r3, #0]
  4027a8:	b2db      	uxtb	r3, r3
  4027aa:	021b      	lsls	r3, r3, #8
  4027ac:	b21a      	sxth	r2, r3
  4027ae:	4b43      	ldr	r3, [pc, #268]	; (4028bc <main+0x244>)
  4027b0:	781b      	ldrb	r3, [r3, #0]
  4027b2:	b2db      	uxtb	r3, r3
  4027b4:	b21b      	sxth	r3, r3
  4027b6:	4313      	orrs	r3, r2
  4027b8:	b21a      	sxth	r2, r3
  4027ba:	4b44      	ldr	r3, [pc, #272]	; (4028cc <main+0x254>)
  4027bc:	801a      	strh	r2, [r3, #0]
    accZ = (accZHigh << 8) | (accZLow << 0);
  4027be:	4b40      	ldr	r3, [pc, #256]	; (4028c0 <main+0x248>)
  4027c0:	781b      	ldrb	r3, [r3, #0]
  4027c2:	b2db      	uxtb	r3, r3
  4027c4:	021b      	lsls	r3, r3, #8
  4027c6:	b21a      	sxth	r2, r3
  4027c8:	4b3e      	ldr	r3, [pc, #248]	; (4028c4 <main+0x24c>)
  4027ca:	781b      	ldrb	r3, [r3, #0]
  4027cc:	b2db      	uxtb	r3, r3
  4027ce:	b21b      	sxth	r3, r3
  4027d0:	4313      	orrs	r3, r2
  4027d2:	b21a      	sxth	r2, r3
  4027d4:	4b3e      	ldr	r3, [pc, #248]	; (4028d0 <main+0x258>)
  4027d6:	801a      	strh	r2, [r3, #0]
   
    printf("x/y/z : %d / %d / %d \n", accX, accY, accZ);
  4027d8:	4b3b      	ldr	r3, [pc, #236]	; (4028c8 <main+0x250>)
  4027da:	f9b3 3000 	ldrsh.w	r3, [r3]
  4027de:	4619      	mov	r1, r3
  4027e0:	4b3a      	ldr	r3, [pc, #232]	; (4028cc <main+0x254>)
  4027e2:	f9b3 3000 	ldrsh.w	r3, [r3]
  4027e6:	461a      	mov	r2, r3
  4027e8:	4b39      	ldr	r3, [pc, #228]	; (4028d0 <main+0x258>)
  4027ea:	f9b3 3000 	ldrsh.w	r3, [r3]
  4027ee:	4839      	ldr	r0, [pc, #228]	; (4028d4 <main+0x25c>)
  4027f0:	4e26      	ldr	r6, [pc, #152]	; (40288c <main+0x214>)
  4027f2:	47b0      	blx	r6
   
    pin_toggle(LED_PIO, LED_PIN_MASK);
  4027f4:	f44f 7180 	mov.w	r1, #256	; 0x100
  4027f8:	4837      	ldr	r0, [pc, #220]	; (4028d8 <main+0x260>)
  4027fa:	4b38      	ldr	r3, [pc, #224]	; (4028dc <main+0x264>)
  4027fc:	4798      	blx	r3
    delay_ms(300);
  4027fe:	4b38      	ldr	r3, [pc, #224]	; (4028e0 <main+0x268>)
  402800:	4798      	blx	r3
  402802:	4603      	mov	r3, r0
  402804:	4618      	mov	r0, r3
  402806:	f04f 0100 	mov.w	r1, #0
  40280a:	4602      	mov	r2, r0
  40280c:	460b      	mov	r3, r1
  40280e:	ea4f 0b83 	mov.w	fp, r3, lsl #2
  402812:	ea4b 7b92 	orr.w	fp, fp, r2, lsr #30
  402816:	ea4f 0a82 	mov.w	sl, r2, lsl #2
  40281a:	4652      	mov	r2, sl
  40281c:	465b      	mov	r3, fp
  40281e:	1812      	adds	r2, r2, r0
  402820:	eb43 0301 	adc.w	r3, r3, r1
  402824:	011d      	lsls	r5, r3, #4
  402826:	ea45 7512 	orr.w	r5, r5, r2, lsr #28
  40282a:	0114      	lsls	r4, r2, #4
  40282c:	1aa4      	subs	r4, r4, r2
  40282e:	eb65 0503 	sbc.w	r5, r5, r3
  402832:	ea4f 0985 	mov.w	r9, r5, lsl #2
  402836:	ea49 7994 	orr.w	r9, r9, r4, lsr #30
  40283a:	ea4f 0884 	mov.w	r8, r4, lsl #2
  40283e:	4644      	mov	r4, r8
  402840:	464d      	mov	r5, r9
  402842:	4620      	mov	r0, r4
  402844:	4629      	mov	r1, r5
  402846:	f241 722b 	movw	r2, #5931	; 0x172b
  40284a:	f04f 0300 	mov.w	r3, #0
  40284e:	1880      	adds	r0, r0, r2
  402850:	eb41 0103 	adc.w	r1, r1, r3
  402854:	4e23      	ldr	r6, [pc, #140]	; (4028e4 <main+0x26c>)
  402856:	f241 722c 	movw	r2, #5932	; 0x172c
  40285a:	f04f 0300 	mov.w	r3, #0
  40285e:	47b0      	blx	r6
  402860:	4602      	mov	r2, r0
  402862:	460b      	mov	r3, r1
  402864:	4613      	mov	r3, r2
  402866:	4618      	mov	r0, r3
  402868:	4b1f      	ldr	r3, [pc, #124]	; (4028e8 <main+0x270>)
  40286a:	4798      	blx	r3
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &accXHigh, 1);
  40286c:	e757      	b.n	40271e <main+0xa6>
  40286e:	bf00      	nop
  402870:	004004ad 	.word	0x004004ad
  402874:	00400a7d 	.word	0x00400a7d
  402878:	400e1850 	.word	0x400e1850
  40287c:	00402505 	.word	0x00402505
  402880:	004024d1 	.word	0x004024d1
  402884:	00402465 	.word	0x00402465
  402888:	004056e4 	.word	0x004056e4
  40288c:	00402c4d 	.word	0x00402c4d
  402890:	00402585 	.word	0x00402585
  402894:	00402615 	.word	0x00402615
  402898:	004056fc 	.word	0x004056fc
  40289c:	00405714 	.word	0x00405714
  4028a0:	004025c1 	.word	0x004025c1
  4028a4:	0040573c 	.word	0x0040573c
  4028a8:	20400a98 	.word	0x20400a98
  4028ac:	387fda40 	.word	0x387fda40
  4028b0:	20400aa3 	.word	0x20400aa3
  4028b4:	20400aa1 	.word	0x20400aa1
  4028b8:	20400aa0 	.word	0x20400aa0
  4028bc:	20400a94 	.word	0x20400a94
  4028c0:	20400a9c 	.word	0x20400a9c
  4028c4:	20400aa2 	.word	0x20400aa2
  4028c8:	20400aa6 	.word	0x20400aa6
  4028cc:	20400aa4 	.word	0x20400aa4
  4028d0:	20400a9e 	.word	0x20400a9e
  4028d4:	00405754 	.word	0x00405754
  4028d8:	400e1200 	.word	0x400e1200
  4028dc:	00402425 	.word	0x00402425
  4028e0:	00401fcd 	.word	0x00401fcd
  4028e4:	004028ed 	.word	0x004028ed
  4028e8:	20400001 	.word	0x20400001

004028ec <__aeabi_uldivmod>:
  4028ec:	b953      	cbnz	r3, 402904 <__aeabi_uldivmod+0x18>
  4028ee:	b94a      	cbnz	r2, 402904 <__aeabi_uldivmod+0x18>
  4028f0:	2900      	cmp	r1, #0
  4028f2:	bf08      	it	eq
  4028f4:	2800      	cmpeq	r0, #0
  4028f6:	bf1c      	itt	ne
  4028f8:	f04f 31ff 	movne.w	r1, #4294967295
  4028fc:	f04f 30ff 	movne.w	r0, #4294967295
  402900:	f000 b97a 	b.w	402bf8 <__aeabi_idiv0>
  402904:	f1ad 0c08 	sub.w	ip, sp, #8
  402908:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40290c:	f000 f806 	bl	40291c <__udivmoddi4>
  402910:	f8dd e004 	ldr.w	lr, [sp, #4]
  402914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402918:	b004      	add	sp, #16
  40291a:	4770      	bx	lr

0040291c <__udivmoddi4>:
  40291c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402920:	468c      	mov	ip, r1
  402922:	460d      	mov	r5, r1
  402924:	4604      	mov	r4, r0
  402926:	9e08      	ldr	r6, [sp, #32]
  402928:	2b00      	cmp	r3, #0
  40292a:	d151      	bne.n	4029d0 <__udivmoddi4+0xb4>
  40292c:	428a      	cmp	r2, r1
  40292e:	4617      	mov	r7, r2
  402930:	d96d      	bls.n	402a0e <__udivmoddi4+0xf2>
  402932:	fab2 fe82 	clz	lr, r2
  402936:	f1be 0f00 	cmp.w	lr, #0
  40293a:	d00b      	beq.n	402954 <__udivmoddi4+0x38>
  40293c:	f1ce 0c20 	rsb	ip, lr, #32
  402940:	fa01 f50e 	lsl.w	r5, r1, lr
  402944:	fa20 fc0c 	lsr.w	ip, r0, ip
  402948:	fa02 f70e 	lsl.w	r7, r2, lr
  40294c:	ea4c 0c05 	orr.w	ip, ip, r5
  402950:	fa00 f40e 	lsl.w	r4, r0, lr
  402954:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402958:	0c25      	lsrs	r5, r4, #16
  40295a:	fbbc f8fa 	udiv	r8, ip, sl
  40295e:	fa1f f987 	uxth.w	r9, r7
  402962:	fb0a cc18 	mls	ip, sl, r8, ip
  402966:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40296a:	fb08 f309 	mul.w	r3, r8, r9
  40296e:	42ab      	cmp	r3, r5
  402970:	d90a      	bls.n	402988 <__udivmoddi4+0x6c>
  402972:	19ed      	adds	r5, r5, r7
  402974:	f108 32ff 	add.w	r2, r8, #4294967295
  402978:	f080 8123 	bcs.w	402bc2 <__udivmoddi4+0x2a6>
  40297c:	42ab      	cmp	r3, r5
  40297e:	f240 8120 	bls.w	402bc2 <__udivmoddi4+0x2a6>
  402982:	f1a8 0802 	sub.w	r8, r8, #2
  402986:	443d      	add	r5, r7
  402988:	1aed      	subs	r5, r5, r3
  40298a:	b2a4      	uxth	r4, r4
  40298c:	fbb5 f0fa 	udiv	r0, r5, sl
  402990:	fb0a 5510 	mls	r5, sl, r0, r5
  402994:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402998:	fb00 f909 	mul.w	r9, r0, r9
  40299c:	45a1      	cmp	r9, r4
  40299e:	d909      	bls.n	4029b4 <__udivmoddi4+0x98>
  4029a0:	19e4      	adds	r4, r4, r7
  4029a2:	f100 33ff 	add.w	r3, r0, #4294967295
  4029a6:	f080 810a 	bcs.w	402bbe <__udivmoddi4+0x2a2>
  4029aa:	45a1      	cmp	r9, r4
  4029ac:	f240 8107 	bls.w	402bbe <__udivmoddi4+0x2a2>
  4029b0:	3802      	subs	r0, #2
  4029b2:	443c      	add	r4, r7
  4029b4:	eba4 0409 	sub.w	r4, r4, r9
  4029b8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4029bc:	2100      	movs	r1, #0
  4029be:	2e00      	cmp	r6, #0
  4029c0:	d061      	beq.n	402a86 <__udivmoddi4+0x16a>
  4029c2:	fa24 f40e 	lsr.w	r4, r4, lr
  4029c6:	2300      	movs	r3, #0
  4029c8:	6034      	str	r4, [r6, #0]
  4029ca:	6073      	str	r3, [r6, #4]
  4029cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029d0:	428b      	cmp	r3, r1
  4029d2:	d907      	bls.n	4029e4 <__udivmoddi4+0xc8>
  4029d4:	2e00      	cmp	r6, #0
  4029d6:	d054      	beq.n	402a82 <__udivmoddi4+0x166>
  4029d8:	2100      	movs	r1, #0
  4029da:	e886 0021 	stmia.w	r6, {r0, r5}
  4029de:	4608      	mov	r0, r1
  4029e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029e4:	fab3 f183 	clz	r1, r3
  4029e8:	2900      	cmp	r1, #0
  4029ea:	f040 808e 	bne.w	402b0a <__udivmoddi4+0x1ee>
  4029ee:	42ab      	cmp	r3, r5
  4029f0:	d302      	bcc.n	4029f8 <__udivmoddi4+0xdc>
  4029f2:	4282      	cmp	r2, r0
  4029f4:	f200 80fa 	bhi.w	402bec <__udivmoddi4+0x2d0>
  4029f8:	1a84      	subs	r4, r0, r2
  4029fa:	eb65 0503 	sbc.w	r5, r5, r3
  4029fe:	2001      	movs	r0, #1
  402a00:	46ac      	mov	ip, r5
  402a02:	2e00      	cmp	r6, #0
  402a04:	d03f      	beq.n	402a86 <__udivmoddi4+0x16a>
  402a06:	e886 1010 	stmia.w	r6, {r4, ip}
  402a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a0e:	b912      	cbnz	r2, 402a16 <__udivmoddi4+0xfa>
  402a10:	2701      	movs	r7, #1
  402a12:	fbb7 f7f2 	udiv	r7, r7, r2
  402a16:	fab7 fe87 	clz	lr, r7
  402a1a:	f1be 0f00 	cmp.w	lr, #0
  402a1e:	d134      	bne.n	402a8a <__udivmoddi4+0x16e>
  402a20:	1beb      	subs	r3, r5, r7
  402a22:	0c3a      	lsrs	r2, r7, #16
  402a24:	fa1f fc87 	uxth.w	ip, r7
  402a28:	2101      	movs	r1, #1
  402a2a:	fbb3 f8f2 	udiv	r8, r3, r2
  402a2e:	0c25      	lsrs	r5, r4, #16
  402a30:	fb02 3318 	mls	r3, r2, r8, r3
  402a34:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402a38:	fb0c f308 	mul.w	r3, ip, r8
  402a3c:	42ab      	cmp	r3, r5
  402a3e:	d907      	bls.n	402a50 <__udivmoddi4+0x134>
  402a40:	19ed      	adds	r5, r5, r7
  402a42:	f108 30ff 	add.w	r0, r8, #4294967295
  402a46:	d202      	bcs.n	402a4e <__udivmoddi4+0x132>
  402a48:	42ab      	cmp	r3, r5
  402a4a:	f200 80d1 	bhi.w	402bf0 <__udivmoddi4+0x2d4>
  402a4e:	4680      	mov	r8, r0
  402a50:	1aed      	subs	r5, r5, r3
  402a52:	b2a3      	uxth	r3, r4
  402a54:	fbb5 f0f2 	udiv	r0, r5, r2
  402a58:	fb02 5510 	mls	r5, r2, r0, r5
  402a5c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402a60:	fb0c fc00 	mul.w	ip, ip, r0
  402a64:	45a4      	cmp	ip, r4
  402a66:	d907      	bls.n	402a78 <__udivmoddi4+0x15c>
  402a68:	19e4      	adds	r4, r4, r7
  402a6a:	f100 33ff 	add.w	r3, r0, #4294967295
  402a6e:	d202      	bcs.n	402a76 <__udivmoddi4+0x15a>
  402a70:	45a4      	cmp	ip, r4
  402a72:	f200 80b8 	bhi.w	402be6 <__udivmoddi4+0x2ca>
  402a76:	4618      	mov	r0, r3
  402a78:	eba4 040c 	sub.w	r4, r4, ip
  402a7c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402a80:	e79d      	b.n	4029be <__udivmoddi4+0xa2>
  402a82:	4631      	mov	r1, r6
  402a84:	4630      	mov	r0, r6
  402a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a8a:	f1ce 0420 	rsb	r4, lr, #32
  402a8e:	fa05 f30e 	lsl.w	r3, r5, lr
  402a92:	fa07 f70e 	lsl.w	r7, r7, lr
  402a96:	fa20 f804 	lsr.w	r8, r0, r4
  402a9a:	0c3a      	lsrs	r2, r7, #16
  402a9c:	fa25 f404 	lsr.w	r4, r5, r4
  402aa0:	ea48 0803 	orr.w	r8, r8, r3
  402aa4:	fbb4 f1f2 	udiv	r1, r4, r2
  402aa8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402aac:	fb02 4411 	mls	r4, r2, r1, r4
  402ab0:	fa1f fc87 	uxth.w	ip, r7
  402ab4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402ab8:	fb01 f30c 	mul.w	r3, r1, ip
  402abc:	42ab      	cmp	r3, r5
  402abe:	fa00 f40e 	lsl.w	r4, r0, lr
  402ac2:	d909      	bls.n	402ad8 <__udivmoddi4+0x1bc>
  402ac4:	19ed      	adds	r5, r5, r7
  402ac6:	f101 30ff 	add.w	r0, r1, #4294967295
  402aca:	f080 808a 	bcs.w	402be2 <__udivmoddi4+0x2c6>
  402ace:	42ab      	cmp	r3, r5
  402ad0:	f240 8087 	bls.w	402be2 <__udivmoddi4+0x2c6>
  402ad4:	3902      	subs	r1, #2
  402ad6:	443d      	add	r5, r7
  402ad8:	1aeb      	subs	r3, r5, r3
  402ada:	fa1f f588 	uxth.w	r5, r8
  402ade:	fbb3 f0f2 	udiv	r0, r3, r2
  402ae2:	fb02 3310 	mls	r3, r2, r0, r3
  402ae6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402aea:	fb00 f30c 	mul.w	r3, r0, ip
  402aee:	42ab      	cmp	r3, r5
  402af0:	d907      	bls.n	402b02 <__udivmoddi4+0x1e6>
  402af2:	19ed      	adds	r5, r5, r7
  402af4:	f100 38ff 	add.w	r8, r0, #4294967295
  402af8:	d26f      	bcs.n	402bda <__udivmoddi4+0x2be>
  402afa:	42ab      	cmp	r3, r5
  402afc:	d96d      	bls.n	402bda <__udivmoddi4+0x2be>
  402afe:	3802      	subs	r0, #2
  402b00:	443d      	add	r5, r7
  402b02:	1aeb      	subs	r3, r5, r3
  402b04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402b08:	e78f      	b.n	402a2a <__udivmoddi4+0x10e>
  402b0a:	f1c1 0720 	rsb	r7, r1, #32
  402b0e:	fa22 f807 	lsr.w	r8, r2, r7
  402b12:	408b      	lsls	r3, r1
  402b14:	fa05 f401 	lsl.w	r4, r5, r1
  402b18:	ea48 0303 	orr.w	r3, r8, r3
  402b1c:	fa20 fe07 	lsr.w	lr, r0, r7
  402b20:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402b24:	40fd      	lsrs	r5, r7
  402b26:	ea4e 0e04 	orr.w	lr, lr, r4
  402b2a:	fbb5 f9fc 	udiv	r9, r5, ip
  402b2e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402b32:	fb0c 5519 	mls	r5, ip, r9, r5
  402b36:	fa1f f883 	uxth.w	r8, r3
  402b3a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402b3e:	fb09 f408 	mul.w	r4, r9, r8
  402b42:	42ac      	cmp	r4, r5
  402b44:	fa02 f201 	lsl.w	r2, r2, r1
  402b48:	fa00 fa01 	lsl.w	sl, r0, r1
  402b4c:	d908      	bls.n	402b60 <__udivmoddi4+0x244>
  402b4e:	18ed      	adds	r5, r5, r3
  402b50:	f109 30ff 	add.w	r0, r9, #4294967295
  402b54:	d243      	bcs.n	402bde <__udivmoddi4+0x2c2>
  402b56:	42ac      	cmp	r4, r5
  402b58:	d941      	bls.n	402bde <__udivmoddi4+0x2c2>
  402b5a:	f1a9 0902 	sub.w	r9, r9, #2
  402b5e:	441d      	add	r5, r3
  402b60:	1b2d      	subs	r5, r5, r4
  402b62:	fa1f fe8e 	uxth.w	lr, lr
  402b66:	fbb5 f0fc 	udiv	r0, r5, ip
  402b6a:	fb0c 5510 	mls	r5, ip, r0, r5
  402b6e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402b72:	fb00 f808 	mul.w	r8, r0, r8
  402b76:	45a0      	cmp	r8, r4
  402b78:	d907      	bls.n	402b8a <__udivmoddi4+0x26e>
  402b7a:	18e4      	adds	r4, r4, r3
  402b7c:	f100 35ff 	add.w	r5, r0, #4294967295
  402b80:	d229      	bcs.n	402bd6 <__udivmoddi4+0x2ba>
  402b82:	45a0      	cmp	r8, r4
  402b84:	d927      	bls.n	402bd6 <__udivmoddi4+0x2ba>
  402b86:	3802      	subs	r0, #2
  402b88:	441c      	add	r4, r3
  402b8a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402b8e:	eba4 0408 	sub.w	r4, r4, r8
  402b92:	fba0 8902 	umull	r8, r9, r0, r2
  402b96:	454c      	cmp	r4, r9
  402b98:	46c6      	mov	lr, r8
  402b9a:	464d      	mov	r5, r9
  402b9c:	d315      	bcc.n	402bca <__udivmoddi4+0x2ae>
  402b9e:	d012      	beq.n	402bc6 <__udivmoddi4+0x2aa>
  402ba0:	b156      	cbz	r6, 402bb8 <__udivmoddi4+0x29c>
  402ba2:	ebba 030e 	subs.w	r3, sl, lr
  402ba6:	eb64 0405 	sbc.w	r4, r4, r5
  402baa:	fa04 f707 	lsl.w	r7, r4, r7
  402bae:	40cb      	lsrs	r3, r1
  402bb0:	431f      	orrs	r7, r3
  402bb2:	40cc      	lsrs	r4, r1
  402bb4:	6037      	str	r7, [r6, #0]
  402bb6:	6074      	str	r4, [r6, #4]
  402bb8:	2100      	movs	r1, #0
  402bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402bbe:	4618      	mov	r0, r3
  402bc0:	e6f8      	b.n	4029b4 <__udivmoddi4+0x98>
  402bc2:	4690      	mov	r8, r2
  402bc4:	e6e0      	b.n	402988 <__udivmoddi4+0x6c>
  402bc6:	45c2      	cmp	sl, r8
  402bc8:	d2ea      	bcs.n	402ba0 <__udivmoddi4+0x284>
  402bca:	ebb8 0e02 	subs.w	lr, r8, r2
  402bce:	eb69 0503 	sbc.w	r5, r9, r3
  402bd2:	3801      	subs	r0, #1
  402bd4:	e7e4      	b.n	402ba0 <__udivmoddi4+0x284>
  402bd6:	4628      	mov	r0, r5
  402bd8:	e7d7      	b.n	402b8a <__udivmoddi4+0x26e>
  402bda:	4640      	mov	r0, r8
  402bdc:	e791      	b.n	402b02 <__udivmoddi4+0x1e6>
  402bde:	4681      	mov	r9, r0
  402be0:	e7be      	b.n	402b60 <__udivmoddi4+0x244>
  402be2:	4601      	mov	r1, r0
  402be4:	e778      	b.n	402ad8 <__udivmoddi4+0x1bc>
  402be6:	3802      	subs	r0, #2
  402be8:	443c      	add	r4, r7
  402bea:	e745      	b.n	402a78 <__udivmoddi4+0x15c>
  402bec:	4608      	mov	r0, r1
  402bee:	e708      	b.n	402a02 <__udivmoddi4+0xe6>
  402bf0:	f1a8 0802 	sub.w	r8, r8, #2
  402bf4:	443d      	add	r5, r7
  402bf6:	e72b      	b.n	402a50 <__udivmoddi4+0x134>

00402bf8 <__aeabi_idiv0>:
  402bf8:	4770      	bx	lr
  402bfa:	bf00      	nop

00402bfc <__libc_init_array>:
  402bfc:	b570      	push	{r4, r5, r6, lr}
  402bfe:	4e0f      	ldr	r6, [pc, #60]	; (402c3c <__libc_init_array+0x40>)
  402c00:	4d0f      	ldr	r5, [pc, #60]	; (402c40 <__libc_init_array+0x44>)
  402c02:	1b76      	subs	r6, r6, r5
  402c04:	10b6      	asrs	r6, r6, #2
  402c06:	bf18      	it	ne
  402c08:	2400      	movne	r4, #0
  402c0a:	d005      	beq.n	402c18 <__libc_init_array+0x1c>
  402c0c:	3401      	adds	r4, #1
  402c0e:	f855 3b04 	ldr.w	r3, [r5], #4
  402c12:	4798      	blx	r3
  402c14:	42a6      	cmp	r6, r4
  402c16:	d1f9      	bne.n	402c0c <__libc_init_array+0x10>
  402c18:	4e0a      	ldr	r6, [pc, #40]	; (402c44 <__libc_init_array+0x48>)
  402c1a:	4d0b      	ldr	r5, [pc, #44]	; (402c48 <__libc_init_array+0x4c>)
  402c1c:	1b76      	subs	r6, r6, r5
  402c1e:	f002 fe59 	bl	4058d4 <_init>
  402c22:	10b6      	asrs	r6, r6, #2
  402c24:	bf18      	it	ne
  402c26:	2400      	movne	r4, #0
  402c28:	d006      	beq.n	402c38 <__libc_init_array+0x3c>
  402c2a:	3401      	adds	r4, #1
  402c2c:	f855 3b04 	ldr.w	r3, [r5], #4
  402c30:	4798      	blx	r3
  402c32:	42a6      	cmp	r6, r4
  402c34:	d1f9      	bne.n	402c2a <__libc_init_array+0x2e>
  402c36:	bd70      	pop	{r4, r5, r6, pc}
  402c38:	bd70      	pop	{r4, r5, r6, pc}
  402c3a:	bf00      	nop
  402c3c:	004058e0 	.word	0x004058e0
  402c40:	004058e0 	.word	0x004058e0
  402c44:	004058e8 	.word	0x004058e8
  402c48:	004058e0 	.word	0x004058e0

00402c4c <iprintf>:
  402c4c:	b40f      	push	{r0, r1, r2, r3}
  402c4e:	b500      	push	{lr}
  402c50:	4907      	ldr	r1, [pc, #28]	; (402c70 <iprintf+0x24>)
  402c52:	b083      	sub	sp, #12
  402c54:	ab04      	add	r3, sp, #16
  402c56:	6808      	ldr	r0, [r1, #0]
  402c58:	f853 2b04 	ldr.w	r2, [r3], #4
  402c5c:	6881      	ldr	r1, [r0, #8]
  402c5e:	9301      	str	r3, [sp, #4]
  402c60:	f000 f944 	bl	402eec <_vfiprintf_r>
  402c64:	b003      	add	sp, #12
  402c66:	f85d eb04 	ldr.w	lr, [sp], #4
  402c6a:	b004      	add	sp, #16
  402c6c:	4770      	bx	lr
  402c6e:	bf00      	nop
  402c70:	20400010 	.word	0x20400010

00402c74 <memset>:
  402c74:	b470      	push	{r4, r5, r6}
  402c76:	0786      	lsls	r6, r0, #30
  402c78:	d046      	beq.n	402d08 <memset+0x94>
  402c7a:	1e54      	subs	r4, r2, #1
  402c7c:	2a00      	cmp	r2, #0
  402c7e:	d041      	beq.n	402d04 <memset+0x90>
  402c80:	b2ca      	uxtb	r2, r1
  402c82:	4603      	mov	r3, r0
  402c84:	e002      	b.n	402c8c <memset+0x18>
  402c86:	f114 34ff 	adds.w	r4, r4, #4294967295
  402c8a:	d33b      	bcc.n	402d04 <memset+0x90>
  402c8c:	f803 2b01 	strb.w	r2, [r3], #1
  402c90:	079d      	lsls	r5, r3, #30
  402c92:	d1f8      	bne.n	402c86 <memset+0x12>
  402c94:	2c03      	cmp	r4, #3
  402c96:	d92e      	bls.n	402cf6 <memset+0x82>
  402c98:	b2cd      	uxtb	r5, r1
  402c9a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402c9e:	2c0f      	cmp	r4, #15
  402ca0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402ca4:	d919      	bls.n	402cda <memset+0x66>
  402ca6:	f103 0210 	add.w	r2, r3, #16
  402caa:	4626      	mov	r6, r4
  402cac:	3e10      	subs	r6, #16
  402cae:	2e0f      	cmp	r6, #15
  402cb0:	f842 5c10 	str.w	r5, [r2, #-16]
  402cb4:	f842 5c0c 	str.w	r5, [r2, #-12]
  402cb8:	f842 5c08 	str.w	r5, [r2, #-8]
  402cbc:	f842 5c04 	str.w	r5, [r2, #-4]
  402cc0:	f102 0210 	add.w	r2, r2, #16
  402cc4:	d8f2      	bhi.n	402cac <memset+0x38>
  402cc6:	f1a4 0210 	sub.w	r2, r4, #16
  402cca:	f022 020f 	bic.w	r2, r2, #15
  402cce:	f004 040f 	and.w	r4, r4, #15
  402cd2:	3210      	adds	r2, #16
  402cd4:	2c03      	cmp	r4, #3
  402cd6:	4413      	add	r3, r2
  402cd8:	d90d      	bls.n	402cf6 <memset+0x82>
  402cda:	461e      	mov	r6, r3
  402cdc:	4622      	mov	r2, r4
  402cde:	3a04      	subs	r2, #4
  402ce0:	2a03      	cmp	r2, #3
  402ce2:	f846 5b04 	str.w	r5, [r6], #4
  402ce6:	d8fa      	bhi.n	402cde <memset+0x6a>
  402ce8:	1f22      	subs	r2, r4, #4
  402cea:	f022 0203 	bic.w	r2, r2, #3
  402cee:	3204      	adds	r2, #4
  402cf0:	4413      	add	r3, r2
  402cf2:	f004 0403 	and.w	r4, r4, #3
  402cf6:	b12c      	cbz	r4, 402d04 <memset+0x90>
  402cf8:	b2c9      	uxtb	r1, r1
  402cfa:	441c      	add	r4, r3
  402cfc:	f803 1b01 	strb.w	r1, [r3], #1
  402d00:	429c      	cmp	r4, r3
  402d02:	d1fb      	bne.n	402cfc <memset+0x88>
  402d04:	bc70      	pop	{r4, r5, r6}
  402d06:	4770      	bx	lr
  402d08:	4614      	mov	r4, r2
  402d0a:	4603      	mov	r3, r0
  402d0c:	e7c2      	b.n	402c94 <memset+0x20>
  402d0e:	bf00      	nop

00402d10 <setbuf>:
  402d10:	2900      	cmp	r1, #0
  402d12:	bf0c      	ite	eq
  402d14:	2202      	moveq	r2, #2
  402d16:	2200      	movne	r2, #0
  402d18:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402d1c:	f000 b800 	b.w	402d20 <setvbuf>

00402d20 <setvbuf>:
  402d20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402d24:	4c50      	ldr	r4, [pc, #320]	; (402e68 <setvbuf+0x148>)
  402d26:	6825      	ldr	r5, [r4, #0]
  402d28:	b083      	sub	sp, #12
  402d2a:	4604      	mov	r4, r0
  402d2c:	460f      	mov	r7, r1
  402d2e:	4690      	mov	r8, r2
  402d30:	461e      	mov	r6, r3
  402d32:	b115      	cbz	r5, 402d3a <setvbuf+0x1a>
  402d34:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402d36:	2b00      	cmp	r3, #0
  402d38:	d077      	beq.n	402e2a <setvbuf+0x10a>
  402d3a:	f1b8 0f02 	cmp.w	r8, #2
  402d3e:	d004      	beq.n	402d4a <setvbuf+0x2a>
  402d40:	f1b8 0f01 	cmp.w	r8, #1
  402d44:	d87d      	bhi.n	402e42 <setvbuf+0x122>
  402d46:	2e00      	cmp	r6, #0
  402d48:	db7b      	blt.n	402e42 <setvbuf+0x122>
  402d4a:	4621      	mov	r1, r4
  402d4c:	4628      	mov	r0, r5
  402d4e:	f001 f817 	bl	403d80 <_fflush_r>
  402d52:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402d54:	b141      	cbz	r1, 402d68 <setvbuf+0x48>
  402d56:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402d5a:	4299      	cmp	r1, r3
  402d5c:	d002      	beq.n	402d64 <setvbuf+0x44>
  402d5e:	4628      	mov	r0, r5
  402d60:	f001 f978 	bl	404054 <_free_r>
  402d64:	2300      	movs	r3, #0
  402d66:	6323      	str	r3, [r4, #48]	; 0x30
  402d68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d6c:	2200      	movs	r2, #0
  402d6e:	61a2      	str	r2, [r4, #24]
  402d70:	6062      	str	r2, [r4, #4]
  402d72:	061a      	lsls	r2, r3, #24
  402d74:	d452      	bmi.n	402e1c <setvbuf+0xfc>
  402d76:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402d7a:	f023 0303 	bic.w	r3, r3, #3
  402d7e:	f1b8 0f02 	cmp.w	r8, #2
  402d82:	81a3      	strh	r3, [r4, #12]
  402d84:	d037      	beq.n	402df6 <setvbuf+0xd6>
  402d86:	ab01      	add	r3, sp, #4
  402d88:	466a      	mov	r2, sp
  402d8a:	4621      	mov	r1, r4
  402d8c:	4628      	mov	r0, r5
  402d8e:	f001 fbf7 	bl	404580 <__swhatbuf_r>
  402d92:	89a3      	ldrh	r3, [r4, #12]
  402d94:	4318      	orrs	r0, r3
  402d96:	81a0      	strh	r0, [r4, #12]
  402d98:	b316      	cbz	r6, 402de0 <setvbuf+0xc0>
  402d9a:	b317      	cbz	r7, 402de2 <setvbuf+0xc2>
  402d9c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402d9e:	2b00      	cmp	r3, #0
  402da0:	d04b      	beq.n	402e3a <setvbuf+0x11a>
  402da2:	9b00      	ldr	r3, [sp, #0]
  402da4:	6027      	str	r7, [r4, #0]
  402da6:	429e      	cmp	r6, r3
  402da8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402dac:	6127      	str	r7, [r4, #16]
  402dae:	bf1c      	itt	ne
  402db0:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  402db4:	81a3      	strhne	r3, [r4, #12]
  402db6:	f1b8 0f01 	cmp.w	r8, #1
  402dba:	bf04      	itt	eq
  402dbc:	f043 0301 	orreq.w	r3, r3, #1
  402dc0:	81a3      	strheq	r3, [r4, #12]
  402dc2:	b29b      	uxth	r3, r3
  402dc4:	f013 0008 	ands.w	r0, r3, #8
  402dc8:	6166      	str	r6, [r4, #20]
  402dca:	d023      	beq.n	402e14 <setvbuf+0xf4>
  402dcc:	f013 0001 	ands.w	r0, r3, #1
  402dd0:	d02f      	beq.n	402e32 <setvbuf+0x112>
  402dd2:	2000      	movs	r0, #0
  402dd4:	4276      	negs	r6, r6
  402dd6:	61a6      	str	r6, [r4, #24]
  402dd8:	60a0      	str	r0, [r4, #8]
  402dda:	b003      	add	sp, #12
  402ddc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402de0:	9e00      	ldr	r6, [sp, #0]
  402de2:	4630      	mov	r0, r6
  402de4:	f001 fc3e 	bl	404664 <malloc>
  402de8:	4607      	mov	r7, r0
  402dea:	b368      	cbz	r0, 402e48 <setvbuf+0x128>
  402dec:	89a3      	ldrh	r3, [r4, #12]
  402dee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402df2:	81a3      	strh	r3, [r4, #12]
  402df4:	e7d2      	b.n	402d9c <setvbuf+0x7c>
  402df6:	2000      	movs	r0, #0
  402df8:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402dfc:	f043 0302 	orr.w	r3, r3, #2
  402e00:	2500      	movs	r5, #0
  402e02:	2101      	movs	r1, #1
  402e04:	81a3      	strh	r3, [r4, #12]
  402e06:	60a5      	str	r5, [r4, #8]
  402e08:	6022      	str	r2, [r4, #0]
  402e0a:	6122      	str	r2, [r4, #16]
  402e0c:	6161      	str	r1, [r4, #20]
  402e0e:	b003      	add	sp, #12
  402e10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402e14:	60a0      	str	r0, [r4, #8]
  402e16:	b003      	add	sp, #12
  402e18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402e1c:	6921      	ldr	r1, [r4, #16]
  402e1e:	4628      	mov	r0, r5
  402e20:	f001 f918 	bl	404054 <_free_r>
  402e24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e28:	e7a5      	b.n	402d76 <setvbuf+0x56>
  402e2a:	4628      	mov	r0, r5
  402e2c:	f001 f83c 	bl	403ea8 <__sinit>
  402e30:	e783      	b.n	402d3a <setvbuf+0x1a>
  402e32:	60a6      	str	r6, [r4, #8]
  402e34:	b003      	add	sp, #12
  402e36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402e3a:	4628      	mov	r0, r5
  402e3c:	f001 f834 	bl	403ea8 <__sinit>
  402e40:	e7af      	b.n	402da2 <setvbuf+0x82>
  402e42:	f04f 30ff 	mov.w	r0, #4294967295
  402e46:	e7e2      	b.n	402e0e <setvbuf+0xee>
  402e48:	f8dd 9000 	ldr.w	r9, [sp]
  402e4c:	45b1      	cmp	r9, r6
  402e4e:	d006      	beq.n	402e5e <setvbuf+0x13e>
  402e50:	4648      	mov	r0, r9
  402e52:	f001 fc07 	bl	404664 <malloc>
  402e56:	4607      	mov	r7, r0
  402e58:	b108      	cbz	r0, 402e5e <setvbuf+0x13e>
  402e5a:	464e      	mov	r6, r9
  402e5c:	e7c6      	b.n	402dec <setvbuf+0xcc>
  402e5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e62:	f04f 30ff 	mov.w	r0, #4294967295
  402e66:	e7c7      	b.n	402df8 <setvbuf+0xd8>
  402e68:	20400010 	.word	0x20400010

00402e6c <__sprint_r.part.0>:
  402e6c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e70:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402e72:	049c      	lsls	r4, r3, #18
  402e74:	4693      	mov	fp, r2
  402e76:	d52f      	bpl.n	402ed8 <__sprint_r.part.0+0x6c>
  402e78:	6893      	ldr	r3, [r2, #8]
  402e7a:	6812      	ldr	r2, [r2, #0]
  402e7c:	b353      	cbz	r3, 402ed4 <__sprint_r.part.0+0x68>
  402e7e:	460e      	mov	r6, r1
  402e80:	4607      	mov	r7, r0
  402e82:	f102 0908 	add.w	r9, r2, #8
  402e86:	e919 0420 	ldmdb	r9, {r5, sl}
  402e8a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  402e8e:	d017      	beq.n	402ec0 <__sprint_r.part.0+0x54>
  402e90:	3d04      	subs	r5, #4
  402e92:	2400      	movs	r4, #0
  402e94:	e001      	b.n	402e9a <__sprint_r.part.0+0x2e>
  402e96:	45a0      	cmp	r8, r4
  402e98:	d010      	beq.n	402ebc <__sprint_r.part.0+0x50>
  402e9a:	4632      	mov	r2, r6
  402e9c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402ea0:	4638      	mov	r0, r7
  402ea2:	f001 f875 	bl	403f90 <_fputwc_r>
  402ea6:	1c43      	adds	r3, r0, #1
  402ea8:	f104 0401 	add.w	r4, r4, #1
  402eac:	d1f3      	bne.n	402e96 <__sprint_r.part.0+0x2a>
  402eae:	2300      	movs	r3, #0
  402eb0:	f8cb 3008 	str.w	r3, [fp, #8]
  402eb4:	f8cb 3004 	str.w	r3, [fp, #4]
  402eb8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ebc:	f8db 3008 	ldr.w	r3, [fp, #8]
  402ec0:	f02a 0a03 	bic.w	sl, sl, #3
  402ec4:	eba3 030a 	sub.w	r3, r3, sl
  402ec8:	f8cb 3008 	str.w	r3, [fp, #8]
  402ecc:	f109 0908 	add.w	r9, r9, #8
  402ed0:	2b00      	cmp	r3, #0
  402ed2:	d1d8      	bne.n	402e86 <__sprint_r.part.0+0x1a>
  402ed4:	2000      	movs	r0, #0
  402ed6:	e7ea      	b.n	402eae <__sprint_r.part.0+0x42>
  402ed8:	f001 f9a2 	bl	404220 <__sfvwrite_r>
  402edc:	2300      	movs	r3, #0
  402ede:	f8cb 3008 	str.w	r3, [fp, #8]
  402ee2:	f8cb 3004 	str.w	r3, [fp, #4]
  402ee6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402eea:	bf00      	nop

00402eec <_vfiprintf_r>:
  402eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ef0:	b0ad      	sub	sp, #180	; 0xb4
  402ef2:	461d      	mov	r5, r3
  402ef4:	9101      	str	r1, [sp, #4]
  402ef6:	4691      	mov	r9, r2
  402ef8:	9308      	str	r3, [sp, #32]
  402efa:	9006      	str	r0, [sp, #24]
  402efc:	b118      	cbz	r0, 402f06 <_vfiprintf_r+0x1a>
  402efe:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402f00:	2b00      	cmp	r3, #0
  402f02:	f000 80e0 	beq.w	4030c6 <_vfiprintf_r+0x1da>
  402f06:	9c01      	ldr	r4, [sp, #4]
  402f08:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  402f0c:	b281      	uxth	r1, r0
  402f0e:	048b      	lsls	r3, r1, #18
  402f10:	d407      	bmi.n	402f22 <_vfiprintf_r+0x36>
  402f12:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402f14:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  402f18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402f1c:	81a1      	strh	r1, [r4, #12]
  402f1e:	6663      	str	r3, [r4, #100]	; 0x64
  402f20:	b289      	uxth	r1, r1
  402f22:	070f      	lsls	r7, r1, #28
  402f24:	f140 80b1 	bpl.w	40308a <_vfiprintf_r+0x19e>
  402f28:	9b01      	ldr	r3, [sp, #4]
  402f2a:	691b      	ldr	r3, [r3, #16]
  402f2c:	2b00      	cmp	r3, #0
  402f2e:	f000 80ac 	beq.w	40308a <_vfiprintf_r+0x19e>
  402f32:	f001 011a 	and.w	r1, r1, #26
  402f36:	290a      	cmp	r1, #10
  402f38:	f000 80b5 	beq.w	4030a6 <_vfiprintf_r+0x1ba>
  402f3c:	2300      	movs	r3, #0
  402f3e:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
  402f42:	930b      	str	r3, [sp, #44]	; 0x2c
  402f44:	9311      	str	r3, [sp, #68]	; 0x44
  402f46:	9310      	str	r3, [sp, #64]	; 0x40
  402f48:	9304      	str	r3, [sp, #16]
  402f4a:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  402f4e:	46da      	mov	sl, fp
  402f50:	f899 3000 	ldrb.w	r3, [r9]
  402f54:	464c      	mov	r4, r9
  402f56:	b1fb      	cbz	r3, 402f98 <_vfiprintf_r+0xac>
  402f58:	2b25      	cmp	r3, #37	; 0x25
  402f5a:	d102      	bne.n	402f62 <_vfiprintf_r+0x76>
  402f5c:	e01c      	b.n	402f98 <_vfiprintf_r+0xac>
  402f5e:	2b25      	cmp	r3, #37	; 0x25
  402f60:	d003      	beq.n	402f6a <_vfiprintf_r+0x7e>
  402f62:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402f66:	2b00      	cmp	r3, #0
  402f68:	d1f9      	bne.n	402f5e <_vfiprintf_r+0x72>
  402f6a:	eba4 0509 	sub.w	r5, r4, r9
  402f6e:	b19d      	cbz	r5, 402f98 <_vfiprintf_r+0xac>
  402f70:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402f72:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402f74:	f8ca 9000 	str.w	r9, [sl]
  402f78:	3301      	adds	r3, #1
  402f7a:	442a      	add	r2, r5
  402f7c:	2b07      	cmp	r3, #7
  402f7e:	f8ca 5004 	str.w	r5, [sl, #4]
  402f82:	9211      	str	r2, [sp, #68]	; 0x44
  402f84:	9310      	str	r3, [sp, #64]	; 0x40
  402f86:	dd7a      	ble.n	40307e <_vfiprintf_r+0x192>
  402f88:	2a00      	cmp	r2, #0
  402f8a:	f040 848f 	bne.w	4038ac <_vfiprintf_r+0x9c0>
  402f8e:	9b04      	ldr	r3, [sp, #16]
  402f90:	9210      	str	r2, [sp, #64]	; 0x40
  402f92:	442b      	add	r3, r5
  402f94:	46da      	mov	sl, fp
  402f96:	9304      	str	r3, [sp, #16]
  402f98:	7823      	ldrb	r3, [r4, #0]
  402f9a:	2b00      	cmp	r3, #0
  402f9c:	f000 83b1 	beq.w	403702 <_vfiprintf_r+0x816>
  402fa0:	2000      	movs	r0, #0
  402fa2:	f04f 0300 	mov.w	r3, #0
  402fa6:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  402faa:	f104 0901 	add.w	r9, r4, #1
  402fae:	7862      	ldrb	r2, [r4, #1]
  402fb0:	4605      	mov	r5, r0
  402fb2:	4606      	mov	r6, r0
  402fb4:	4603      	mov	r3, r0
  402fb6:	f04f 34ff 	mov.w	r4, #4294967295
  402fba:	f109 0901 	add.w	r9, r9, #1
  402fbe:	f1a2 0120 	sub.w	r1, r2, #32
  402fc2:	2958      	cmp	r1, #88	; 0x58
  402fc4:	f200 830e 	bhi.w	4035e4 <_vfiprintf_r+0x6f8>
  402fc8:	e8df f011 	tbh	[pc, r1, lsl #1]
  402fcc:	030c0237 	.word	0x030c0237
  402fd0:	02eb030c 	.word	0x02eb030c
  402fd4:	030c030c 	.word	0x030c030c
  402fd8:	030c030c 	.word	0x030c030c
  402fdc:	030c030c 	.word	0x030c030c
  402fe0:	02f0029e 	.word	0x02f0029e
  402fe4:	0082030c 	.word	0x0082030c
  402fe8:	030c0277 	.word	0x030c0277
  402fec:	01d401cf 	.word	0x01d401cf
  402ff0:	01d401d4 	.word	0x01d401d4
  402ff4:	01d401d4 	.word	0x01d401d4
  402ff8:	01d401d4 	.word	0x01d401d4
  402ffc:	01d401d4 	.word	0x01d401d4
  403000:	030c030c 	.word	0x030c030c
  403004:	030c030c 	.word	0x030c030c
  403008:	030c030c 	.word	0x030c030c
  40300c:	030c030c 	.word	0x030c030c
  403010:	030c030c 	.word	0x030c030c
  403014:	030c023f 	.word	0x030c023f
  403018:	030c030c 	.word	0x030c030c
  40301c:	030c030c 	.word	0x030c030c
  403020:	030c030c 	.word	0x030c030c
  403024:	030c030c 	.word	0x030c030c
  403028:	0246030c 	.word	0x0246030c
  40302c:	030c030c 	.word	0x030c030c
  403030:	030c030c 	.word	0x030c030c
  403034:	024a030c 	.word	0x024a030c
  403038:	030c030c 	.word	0x030c030c
  40303c:	030c0252 	.word	0x030c0252
  403040:	030c030c 	.word	0x030c030c
  403044:	030c030c 	.word	0x030c030c
  403048:	030c030c 	.word	0x030c030c
  40304c:	030c030c 	.word	0x030c030c
  403050:	01e2030c 	.word	0x01e2030c
  403054:	030c01f6 	.word	0x030c01f6
  403058:	030c030c 	.word	0x030c030c
  40305c:	01f60307 	.word	0x01f60307
  403060:	030c030c 	.word	0x030c030c
  403064:	030c0291 	.word	0x030c0291
  403068:	008702f5 	.word	0x008702f5
  40306c:	02c302b1 	.word	0x02c302b1
  403070:	02c8030c 	.word	0x02c8030c
  403074:	01bd030c 	.word	0x01bd030c
  403078:	030c030c 	.word	0x030c030c
  40307c:	02aa      	.short	0x02aa
  40307e:	f10a 0a08 	add.w	sl, sl, #8
  403082:	9b04      	ldr	r3, [sp, #16]
  403084:	442b      	add	r3, r5
  403086:	9304      	str	r3, [sp, #16]
  403088:	e786      	b.n	402f98 <_vfiprintf_r+0xac>
  40308a:	9c01      	ldr	r4, [sp, #4]
  40308c:	9806      	ldr	r0, [sp, #24]
  40308e:	4621      	mov	r1, r4
  403090:	f000 fd62 	bl	403b58 <__swsetup_r>
  403094:	2800      	cmp	r0, #0
  403096:	f040 8340 	bne.w	40371a <_vfiprintf_r+0x82e>
  40309a:	89a1      	ldrh	r1, [r4, #12]
  40309c:	f001 011a 	and.w	r1, r1, #26
  4030a0:	290a      	cmp	r1, #10
  4030a2:	f47f af4b 	bne.w	402f3c <_vfiprintf_r+0x50>
  4030a6:	9901      	ldr	r1, [sp, #4]
  4030a8:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  4030ac:	2b00      	cmp	r3, #0
  4030ae:	f6ff af45 	blt.w	402f3c <_vfiprintf_r+0x50>
  4030b2:	462b      	mov	r3, r5
  4030b4:	464a      	mov	r2, r9
  4030b6:	9806      	ldr	r0, [sp, #24]
  4030b8:	f000 fd18 	bl	403aec <__sbprintf>
  4030bc:	9004      	str	r0, [sp, #16]
  4030be:	9804      	ldr	r0, [sp, #16]
  4030c0:	b02d      	add	sp, #180	; 0xb4
  4030c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030c6:	f000 feef 	bl	403ea8 <__sinit>
  4030ca:	e71c      	b.n	402f06 <_vfiprintf_r+0x1a>
  4030cc:	4276      	negs	r6, r6
  4030ce:	9208      	str	r2, [sp, #32]
  4030d0:	f043 0304 	orr.w	r3, r3, #4
  4030d4:	f899 2000 	ldrb.w	r2, [r9]
  4030d8:	e76f      	b.n	402fba <_vfiprintf_r+0xce>
  4030da:	9607      	str	r6, [sp, #28]
  4030dc:	f013 0220 	ands.w	r2, r3, #32
  4030e0:	f040 845a 	bne.w	403998 <_vfiprintf_r+0xaac>
  4030e4:	f013 0110 	ands.w	r1, r3, #16
  4030e8:	f040 83f1 	bne.w	4038ce <_vfiprintf_r+0x9e2>
  4030ec:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4030f0:	f000 83ed 	beq.w	4038ce <_vfiprintf_r+0x9e2>
  4030f4:	9808      	ldr	r0, [sp, #32]
  4030f6:	460a      	mov	r2, r1
  4030f8:	4601      	mov	r1, r0
  4030fa:	3104      	adds	r1, #4
  4030fc:	8806      	ldrh	r6, [r0, #0]
  4030fe:	9108      	str	r1, [sp, #32]
  403100:	2700      	movs	r7, #0
  403102:	f04f 0100 	mov.w	r1, #0
  403106:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40310a:	2500      	movs	r5, #0
  40310c:	1c61      	adds	r1, r4, #1
  40310e:	f000 8175 	beq.w	4033fc <_vfiprintf_r+0x510>
  403112:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  403116:	9103      	str	r1, [sp, #12]
  403118:	ea56 0107 	orrs.w	r1, r6, r7
  40311c:	f040 8173 	bne.w	403406 <_vfiprintf_r+0x51a>
  403120:	2c00      	cmp	r4, #0
  403122:	f040 8356 	bne.w	4037d2 <_vfiprintf_r+0x8e6>
  403126:	2a00      	cmp	r2, #0
  403128:	f040 83b2 	bne.w	403890 <_vfiprintf_r+0x9a4>
  40312c:	f013 0301 	ands.w	r3, r3, #1
  403130:	9305      	str	r3, [sp, #20]
  403132:	f000 8447 	beq.w	4039c4 <_vfiprintf_r+0xad8>
  403136:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  40313a:	2330      	movs	r3, #48	; 0x30
  40313c:	f808 3d41 	strb.w	r3, [r8, #-65]!
  403140:	9b05      	ldr	r3, [sp, #20]
  403142:	42a3      	cmp	r3, r4
  403144:	bfb8      	it	lt
  403146:	4623      	movlt	r3, r4
  403148:	9302      	str	r3, [sp, #8]
  40314a:	b10d      	cbz	r5, 403150 <_vfiprintf_r+0x264>
  40314c:	3301      	adds	r3, #1
  40314e:	9302      	str	r3, [sp, #8]
  403150:	9b03      	ldr	r3, [sp, #12]
  403152:	f013 0302 	ands.w	r3, r3, #2
  403156:	9309      	str	r3, [sp, #36]	; 0x24
  403158:	d002      	beq.n	403160 <_vfiprintf_r+0x274>
  40315a:	9b02      	ldr	r3, [sp, #8]
  40315c:	3302      	adds	r3, #2
  40315e:	9302      	str	r3, [sp, #8]
  403160:	9b03      	ldr	r3, [sp, #12]
  403162:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403166:	930a      	str	r3, [sp, #40]	; 0x28
  403168:	f040 8263 	bne.w	403632 <_vfiprintf_r+0x746>
  40316c:	9b07      	ldr	r3, [sp, #28]
  40316e:	9a02      	ldr	r2, [sp, #8]
  403170:	1a9d      	subs	r5, r3, r2
  403172:	2d00      	cmp	r5, #0
  403174:	f340 825d 	ble.w	403632 <_vfiprintf_r+0x746>
  403178:	2d10      	cmp	r5, #16
  40317a:	f340 8477 	ble.w	403a6c <_vfiprintf_r+0xb80>
  40317e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403180:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403182:	4eb9      	ldr	r6, [pc, #740]	; (403468 <_vfiprintf_r+0x57c>)
  403184:	46d6      	mov	lr, sl
  403186:	2710      	movs	r7, #16
  403188:	46a2      	mov	sl, r4
  40318a:	4619      	mov	r1, r3
  40318c:	9c06      	ldr	r4, [sp, #24]
  40318e:	e007      	b.n	4031a0 <_vfiprintf_r+0x2b4>
  403190:	f101 0c02 	add.w	ip, r1, #2
  403194:	f10e 0e08 	add.w	lr, lr, #8
  403198:	4601      	mov	r1, r0
  40319a:	3d10      	subs	r5, #16
  40319c:	2d10      	cmp	r5, #16
  40319e:	dd11      	ble.n	4031c4 <_vfiprintf_r+0x2d8>
  4031a0:	1c48      	adds	r0, r1, #1
  4031a2:	3210      	adds	r2, #16
  4031a4:	2807      	cmp	r0, #7
  4031a6:	9211      	str	r2, [sp, #68]	; 0x44
  4031a8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4031ac:	9010      	str	r0, [sp, #64]	; 0x40
  4031ae:	ddef      	ble.n	403190 <_vfiprintf_r+0x2a4>
  4031b0:	2a00      	cmp	r2, #0
  4031b2:	f040 8231 	bne.w	403618 <_vfiprintf_r+0x72c>
  4031b6:	3d10      	subs	r5, #16
  4031b8:	2d10      	cmp	r5, #16
  4031ba:	4611      	mov	r1, r2
  4031bc:	f04f 0c01 	mov.w	ip, #1
  4031c0:	46de      	mov	lr, fp
  4031c2:	dced      	bgt.n	4031a0 <_vfiprintf_r+0x2b4>
  4031c4:	4654      	mov	r4, sl
  4031c6:	4661      	mov	r1, ip
  4031c8:	46f2      	mov	sl, lr
  4031ca:	442a      	add	r2, r5
  4031cc:	2907      	cmp	r1, #7
  4031ce:	9211      	str	r2, [sp, #68]	; 0x44
  4031d0:	f8ca 6000 	str.w	r6, [sl]
  4031d4:	f8ca 5004 	str.w	r5, [sl, #4]
  4031d8:	9110      	str	r1, [sp, #64]	; 0x40
  4031da:	f300 82e6 	bgt.w	4037aa <_vfiprintf_r+0x8be>
  4031de:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4031e2:	f10a 0a08 	add.w	sl, sl, #8
  4031e6:	1c48      	adds	r0, r1, #1
  4031e8:	2d00      	cmp	r5, #0
  4031ea:	f040 822a 	bne.w	403642 <_vfiprintf_r+0x756>
  4031ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4031f0:	2b00      	cmp	r3, #0
  4031f2:	f000 8244 	beq.w	40367e <_vfiprintf_r+0x792>
  4031f6:	3202      	adds	r2, #2
  4031f8:	a90e      	add	r1, sp, #56	; 0x38
  4031fa:	2302      	movs	r3, #2
  4031fc:	2807      	cmp	r0, #7
  4031fe:	9211      	str	r2, [sp, #68]	; 0x44
  403200:	9010      	str	r0, [sp, #64]	; 0x40
  403202:	e88a 000a 	stmia.w	sl, {r1, r3}
  403206:	f340 8236 	ble.w	403676 <_vfiprintf_r+0x78a>
  40320a:	2a00      	cmp	r2, #0
  40320c:	f040 838b 	bne.w	403926 <_vfiprintf_r+0xa3a>
  403210:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403212:	2b80      	cmp	r3, #128	; 0x80
  403214:	f04f 0001 	mov.w	r0, #1
  403218:	4611      	mov	r1, r2
  40321a:	46da      	mov	sl, fp
  40321c:	f040 8233 	bne.w	403686 <_vfiprintf_r+0x79a>
  403220:	9b07      	ldr	r3, [sp, #28]
  403222:	9d02      	ldr	r5, [sp, #8]
  403224:	1b5e      	subs	r6, r3, r5
  403226:	2e00      	cmp	r6, #0
  403228:	f340 822d 	ble.w	403686 <_vfiprintf_r+0x79a>
  40322c:	2e10      	cmp	r6, #16
  40322e:	4d8f      	ldr	r5, [pc, #572]	; (40346c <_vfiprintf_r+0x580>)
  403230:	f340 842f 	ble.w	403a92 <_vfiprintf_r+0xba6>
  403234:	46d4      	mov	ip, sl
  403236:	2710      	movs	r7, #16
  403238:	46a2      	mov	sl, r4
  40323a:	9c06      	ldr	r4, [sp, #24]
  40323c:	e007      	b.n	40324e <_vfiprintf_r+0x362>
  40323e:	f101 0e02 	add.w	lr, r1, #2
  403242:	f10c 0c08 	add.w	ip, ip, #8
  403246:	4601      	mov	r1, r0
  403248:	3e10      	subs	r6, #16
  40324a:	2e10      	cmp	r6, #16
  40324c:	dd11      	ble.n	403272 <_vfiprintf_r+0x386>
  40324e:	1c48      	adds	r0, r1, #1
  403250:	3210      	adds	r2, #16
  403252:	2807      	cmp	r0, #7
  403254:	9211      	str	r2, [sp, #68]	; 0x44
  403256:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40325a:	9010      	str	r0, [sp, #64]	; 0x40
  40325c:	ddef      	ble.n	40323e <_vfiprintf_r+0x352>
  40325e:	2a00      	cmp	r2, #0
  403260:	f040 8296 	bne.w	403790 <_vfiprintf_r+0x8a4>
  403264:	3e10      	subs	r6, #16
  403266:	2e10      	cmp	r6, #16
  403268:	f04f 0e01 	mov.w	lr, #1
  40326c:	4611      	mov	r1, r2
  40326e:	46dc      	mov	ip, fp
  403270:	dced      	bgt.n	40324e <_vfiprintf_r+0x362>
  403272:	4654      	mov	r4, sl
  403274:	46e2      	mov	sl, ip
  403276:	4432      	add	r2, r6
  403278:	f1be 0f07 	cmp.w	lr, #7
  40327c:	9211      	str	r2, [sp, #68]	; 0x44
  40327e:	e88a 0060 	stmia.w	sl, {r5, r6}
  403282:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  403286:	f300 835b 	bgt.w	403940 <_vfiprintf_r+0xa54>
  40328a:	9b05      	ldr	r3, [sp, #20]
  40328c:	1ae4      	subs	r4, r4, r3
  40328e:	2c00      	cmp	r4, #0
  403290:	f10a 0a08 	add.w	sl, sl, #8
  403294:	f10e 0001 	add.w	r0, lr, #1
  403298:	4671      	mov	r1, lr
  40329a:	f300 81f9 	bgt.w	403690 <_vfiprintf_r+0x7a4>
  40329e:	9905      	ldr	r1, [sp, #20]
  4032a0:	f8ca 8000 	str.w	r8, [sl]
  4032a4:	440a      	add	r2, r1
  4032a6:	2807      	cmp	r0, #7
  4032a8:	9211      	str	r2, [sp, #68]	; 0x44
  4032aa:	f8ca 1004 	str.w	r1, [sl, #4]
  4032ae:	9010      	str	r0, [sp, #64]	; 0x40
  4032b0:	f340 8255 	ble.w	40375e <_vfiprintf_r+0x872>
  4032b4:	2a00      	cmp	r2, #0
  4032b6:	f040 82ee 	bne.w	403896 <_vfiprintf_r+0x9aa>
  4032ba:	9b03      	ldr	r3, [sp, #12]
  4032bc:	9210      	str	r2, [sp, #64]	; 0x40
  4032be:	0758      	lsls	r0, r3, #29
  4032c0:	d538      	bpl.n	403334 <_vfiprintf_r+0x448>
  4032c2:	9b07      	ldr	r3, [sp, #28]
  4032c4:	9902      	ldr	r1, [sp, #8]
  4032c6:	1a5c      	subs	r4, r3, r1
  4032c8:	2c00      	cmp	r4, #0
  4032ca:	f340 82ba 	ble.w	403842 <_vfiprintf_r+0x956>
  4032ce:	46da      	mov	sl, fp
  4032d0:	2c10      	cmp	r4, #16
  4032d2:	f340 83da 	ble.w	403a8a <_vfiprintf_r+0xb9e>
  4032d6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4032d8:	4e63      	ldr	r6, [pc, #396]	; (403468 <_vfiprintf_r+0x57c>)
  4032da:	9f06      	ldr	r7, [sp, #24]
  4032dc:	f8dd 8004 	ldr.w	r8, [sp, #4]
  4032e0:	2510      	movs	r5, #16
  4032e2:	e006      	b.n	4032f2 <_vfiprintf_r+0x406>
  4032e4:	1c88      	adds	r0, r1, #2
  4032e6:	f10a 0a08 	add.w	sl, sl, #8
  4032ea:	4619      	mov	r1, r3
  4032ec:	3c10      	subs	r4, #16
  4032ee:	2c10      	cmp	r4, #16
  4032f0:	dd13      	ble.n	40331a <_vfiprintf_r+0x42e>
  4032f2:	1c4b      	adds	r3, r1, #1
  4032f4:	3210      	adds	r2, #16
  4032f6:	2b07      	cmp	r3, #7
  4032f8:	9211      	str	r2, [sp, #68]	; 0x44
  4032fa:	f8ca 6000 	str.w	r6, [sl]
  4032fe:	f8ca 5004 	str.w	r5, [sl, #4]
  403302:	9310      	str	r3, [sp, #64]	; 0x40
  403304:	ddee      	ble.n	4032e4 <_vfiprintf_r+0x3f8>
  403306:	2a00      	cmp	r2, #0
  403308:	f040 820b 	bne.w	403722 <_vfiprintf_r+0x836>
  40330c:	3c10      	subs	r4, #16
  40330e:	2c10      	cmp	r4, #16
  403310:	f04f 0001 	mov.w	r0, #1
  403314:	4611      	mov	r1, r2
  403316:	46da      	mov	sl, fp
  403318:	dceb      	bgt.n	4032f2 <_vfiprintf_r+0x406>
  40331a:	4422      	add	r2, r4
  40331c:	2807      	cmp	r0, #7
  40331e:	9211      	str	r2, [sp, #68]	; 0x44
  403320:	f8ca 6000 	str.w	r6, [sl]
  403324:	f8ca 4004 	str.w	r4, [sl, #4]
  403328:	9010      	str	r0, [sp, #64]	; 0x40
  40332a:	f340 8223 	ble.w	403774 <_vfiprintf_r+0x888>
  40332e:	2a00      	cmp	r2, #0
  403330:	f040 8367 	bne.w	403a02 <_vfiprintf_r+0xb16>
  403334:	9b04      	ldr	r3, [sp, #16]
  403336:	9a07      	ldr	r2, [sp, #28]
  403338:	9902      	ldr	r1, [sp, #8]
  40333a:	428a      	cmp	r2, r1
  40333c:	bfac      	ite	ge
  40333e:	189b      	addge	r3, r3, r2
  403340:	185b      	addlt	r3, r3, r1
  403342:	9304      	str	r3, [sp, #16]
  403344:	e21f      	b.n	403786 <_vfiprintf_r+0x89a>
  403346:	9607      	str	r6, [sp, #28]
  403348:	069e      	lsls	r6, r3, #26
  40334a:	f100 8319 	bmi.w	403980 <_vfiprintf_r+0xa94>
  40334e:	9908      	ldr	r1, [sp, #32]
  403350:	06dd      	lsls	r5, r3, #27
  403352:	460a      	mov	r2, r1
  403354:	f100 82b5 	bmi.w	4038c2 <_vfiprintf_r+0x9d6>
  403358:	0658      	lsls	r0, r3, #25
  40335a:	f140 82b2 	bpl.w	4038c2 <_vfiprintf_r+0x9d6>
  40335e:	880e      	ldrh	r6, [r1, #0]
  403360:	3104      	adds	r1, #4
  403362:	2700      	movs	r7, #0
  403364:	2201      	movs	r2, #1
  403366:	9108      	str	r1, [sp, #32]
  403368:	e6cb      	b.n	403102 <_vfiprintf_r+0x216>
  40336a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40336e:	f899 2000 	ldrb.w	r2, [r9]
  403372:	e622      	b.n	402fba <_vfiprintf_r+0xce>
  403374:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403378:	2600      	movs	r6, #0
  40337a:	f819 2b01 	ldrb.w	r2, [r9], #1
  40337e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  403382:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  403386:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40338a:	2909      	cmp	r1, #9
  40338c:	d9f5      	bls.n	40337a <_vfiprintf_r+0x48e>
  40338e:	e616      	b.n	402fbe <_vfiprintf_r+0xd2>
  403390:	9908      	ldr	r1, [sp, #32]
  403392:	9607      	str	r6, [sp, #28]
  403394:	680a      	ldr	r2, [r1, #0]
  403396:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40339a:	f04f 0000 	mov.w	r0, #0
  40339e:	460a      	mov	r2, r1
  4033a0:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4033a4:	3204      	adds	r2, #4
  4033a6:	2001      	movs	r0, #1
  4033a8:	9002      	str	r0, [sp, #8]
  4033aa:	9208      	str	r2, [sp, #32]
  4033ac:	9005      	str	r0, [sp, #20]
  4033ae:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  4033b2:	9303      	str	r3, [sp, #12]
  4033b4:	2400      	movs	r4, #0
  4033b6:	e6cb      	b.n	403150 <_vfiprintf_r+0x264>
  4033b8:	9607      	str	r6, [sp, #28]
  4033ba:	2800      	cmp	r0, #0
  4033bc:	f040 8382 	bne.w	403ac4 <_vfiprintf_r+0xbd8>
  4033c0:	069e      	lsls	r6, r3, #26
  4033c2:	f100 82d1 	bmi.w	403968 <_vfiprintf_r+0xa7c>
  4033c6:	06dd      	lsls	r5, r3, #27
  4033c8:	f100 828d 	bmi.w	4038e6 <_vfiprintf_r+0x9fa>
  4033cc:	0658      	lsls	r0, r3, #25
  4033ce:	f140 828a 	bpl.w	4038e6 <_vfiprintf_r+0x9fa>
  4033d2:	9d08      	ldr	r5, [sp, #32]
  4033d4:	f9b5 6000 	ldrsh.w	r6, [r5]
  4033d8:	462a      	mov	r2, r5
  4033da:	17f7      	asrs	r7, r6, #31
  4033dc:	3204      	adds	r2, #4
  4033de:	4630      	mov	r0, r6
  4033e0:	4639      	mov	r1, r7
  4033e2:	9208      	str	r2, [sp, #32]
  4033e4:	2800      	cmp	r0, #0
  4033e6:	f171 0200 	sbcs.w	r2, r1, #0
  4033ea:	f2c0 82ee 	blt.w	4039ca <_vfiprintf_r+0xade>
  4033ee:	1c61      	adds	r1, r4, #1
  4033f0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4033f4:	f04f 0201 	mov.w	r2, #1
  4033f8:	f47f ae8b 	bne.w	403112 <_vfiprintf_r+0x226>
  4033fc:	ea56 0107 	orrs.w	r1, r6, r7
  403400:	f000 81e8 	beq.w	4037d4 <_vfiprintf_r+0x8e8>
  403404:	9303      	str	r3, [sp, #12]
  403406:	2a01      	cmp	r2, #1
  403408:	f000 8225 	beq.w	403856 <_vfiprintf_r+0x96a>
  40340c:	2a02      	cmp	r2, #2
  40340e:	f040 81f5 	bne.w	4037fc <_vfiprintf_r+0x910>
  403412:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403414:	46d8      	mov	r8, fp
  403416:	0933      	lsrs	r3, r6, #4
  403418:	f006 010f 	and.w	r1, r6, #15
  40341c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  403420:	093a      	lsrs	r2, r7, #4
  403422:	461e      	mov	r6, r3
  403424:	4617      	mov	r7, r2
  403426:	5c43      	ldrb	r3, [r0, r1]
  403428:	f808 3d01 	strb.w	r3, [r8, #-1]!
  40342c:	ea56 0307 	orrs.w	r3, r6, r7
  403430:	d1f1      	bne.n	403416 <_vfiprintf_r+0x52a>
  403432:	ebab 0308 	sub.w	r3, fp, r8
  403436:	9305      	str	r3, [sp, #20]
  403438:	e682      	b.n	403140 <_vfiprintf_r+0x254>
  40343a:	f899 2000 	ldrb.w	r2, [r9]
  40343e:	2d00      	cmp	r5, #0
  403440:	f47f adbb 	bne.w	402fba <_vfiprintf_r+0xce>
  403444:	2001      	movs	r0, #1
  403446:	2520      	movs	r5, #32
  403448:	e5b7      	b.n	402fba <_vfiprintf_r+0xce>
  40344a:	9607      	str	r6, [sp, #28]
  40344c:	2800      	cmp	r0, #0
  40344e:	f040 8336 	bne.w	403abe <_vfiprintf_r+0xbd2>
  403452:	f043 0310 	orr.w	r3, r3, #16
  403456:	e7b3      	b.n	4033c0 <_vfiprintf_r+0x4d4>
  403458:	9607      	str	r6, [sp, #28]
  40345a:	f043 0310 	orr.w	r3, r3, #16
  40345e:	e63d      	b.n	4030dc <_vfiprintf_r+0x1f0>
  403460:	9607      	str	r6, [sp, #28]
  403462:	f043 0310 	orr.w	r3, r3, #16
  403466:	e76f      	b.n	403348 <_vfiprintf_r+0x45c>
  403468:	004057a0 	.word	0x004057a0
  40346c:	004057b0 	.word	0x004057b0
  403470:	9607      	str	r6, [sp, #28]
  403472:	2800      	cmp	r0, #0
  403474:	f040 832c 	bne.w	403ad0 <_vfiprintf_r+0xbe4>
  403478:	49b0      	ldr	r1, [pc, #704]	; (40373c <_vfiprintf_r+0x850>)
  40347a:	910b      	str	r1, [sp, #44]	; 0x2c
  40347c:	069f      	lsls	r7, r3, #26
  40347e:	f100 8297 	bmi.w	4039b0 <_vfiprintf_r+0xac4>
  403482:	9808      	ldr	r0, [sp, #32]
  403484:	06de      	lsls	r6, r3, #27
  403486:	4601      	mov	r1, r0
  403488:	f100 8228 	bmi.w	4038dc <_vfiprintf_r+0x9f0>
  40348c:	065d      	lsls	r5, r3, #25
  40348e:	f140 8225 	bpl.w	4038dc <_vfiprintf_r+0x9f0>
  403492:	3104      	adds	r1, #4
  403494:	8806      	ldrh	r6, [r0, #0]
  403496:	9108      	str	r1, [sp, #32]
  403498:	2700      	movs	r7, #0
  40349a:	07d8      	lsls	r0, r3, #31
  40349c:	f140 81d9 	bpl.w	403852 <_vfiprintf_r+0x966>
  4034a0:	ea56 0107 	orrs.w	r1, r6, r7
  4034a4:	f000 81d5 	beq.w	403852 <_vfiprintf_r+0x966>
  4034a8:	2130      	movs	r1, #48	; 0x30
  4034aa:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4034ae:	f043 0302 	orr.w	r3, r3, #2
  4034b2:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4034b6:	2202      	movs	r2, #2
  4034b8:	e623      	b.n	403102 <_vfiprintf_r+0x216>
  4034ba:	f899 2000 	ldrb.w	r2, [r9]
  4034be:	2a2a      	cmp	r2, #42	; 0x2a
  4034c0:	f109 0701 	add.w	r7, r9, #1
  4034c4:	f000 82f0 	beq.w	403aa8 <_vfiprintf_r+0xbbc>
  4034c8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4034cc:	2909      	cmp	r1, #9
  4034ce:	46b9      	mov	r9, r7
  4034d0:	f04f 0400 	mov.w	r4, #0
  4034d4:	f63f ad73 	bhi.w	402fbe <_vfiprintf_r+0xd2>
  4034d8:	f819 2b01 	ldrb.w	r2, [r9], #1
  4034dc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4034e0:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4034e4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4034e8:	2909      	cmp	r1, #9
  4034ea:	d9f5      	bls.n	4034d8 <_vfiprintf_r+0x5ec>
  4034ec:	e567      	b.n	402fbe <_vfiprintf_r+0xd2>
  4034ee:	f899 2000 	ldrb.w	r2, [r9]
  4034f2:	2a6c      	cmp	r2, #108	; 0x6c
  4034f4:	bf03      	ittte	eq
  4034f6:	f899 2001 	ldrbeq.w	r2, [r9, #1]
  4034fa:	f043 0320 	orreq.w	r3, r3, #32
  4034fe:	f109 0901 	addeq.w	r9, r9, #1
  403502:	f043 0310 	orrne.w	r3, r3, #16
  403506:	e558      	b.n	402fba <_vfiprintf_r+0xce>
  403508:	9908      	ldr	r1, [sp, #32]
  40350a:	680e      	ldr	r6, [r1, #0]
  40350c:	460a      	mov	r2, r1
  40350e:	2e00      	cmp	r6, #0
  403510:	f102 0204 	add.w	r2, r2, #4
  403514:	f6ff adda 	blt.w	4030cc <_vfiprintf_r+0x1e0>
  403518:	9208      	str	r2, [sp, #32]
  40351a:	f899 2000 	ldrb.w	r2, [r9]
  40351e:	e54c      	b.n	402fba <_vfiprintf_r+0xce>
  403520:	9607      	str	r6, [sp, #28]
  403522:	2800      	cmp	r0, #0
  403524:	f040 82da 	bne.w	403adc <_vfiprintf_r+0xbf0>
  403528:	4985      	ldr	r1, [pc, #532]	; (403740 <_vfiprintf_r+0x854>)
  40352a:	910b      	str	r1, [sp, #44]	; 0x2c
  40352c:	e7a6      	b.n	40347c <_vfiprintf_r+0x590>
  40352e:	9808      	ldr	r0, [sp, #32]
  403530:	4a83      	ldr	r2, [pc, #524]	; (403740 <_vfiprintf_r+0x854>)
  403532:	9607      	str	r6, [sp, #28]
  403534:	920b      	str	r2, [sp, #44]	; 0x2c
  403536:	6806      	ldr	r6, [r0, #0]
  403538:	2278      	movs	r2, #120	; 0x78
  40353a:	2130      	movs	r1, #48	; 0x30
  40353c:	3004      	adds	r0, #4
  40353e:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403542:	f043 0302 	orr.w	r3, r3, #2
  403546:	9008      	str	r0, [sp, #32]
  403548:	2700      	movs	r7, #0
  40354a:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40354e:	2202      	movs	r2, #2
  403550:	e5d7      	b.n	403102 <_vfiprintf_r+0x216>
  403552:	f043 0320 	orr.w	r3, r3, #32
  403556:	f899 2000 	ldrb.w	r2, [r9]
  40355a:	e52e      	b.n	402fba <_vfiprintf_r+0xce>
  40355c:	9908      	ldr	r1, [sp, #32]
  40355e:	9607      	str	r6, [sp, #28]
  403560:	f8d1 8000 	ldr.w	r8, [r1]
  403564:	f04f 0200 	mov.w	r2, #0
  403568:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40356c:	1d0e      	adds	r6, r1, #4
  40356e:	f1b8 0f00 	cmp.w	r8, #0
  403572:	f000 8281 	beq.w	403a78 <_vfiprintf_r+0xb8c>
  403576:	1c67      	adds	r7, r4, #1
  403578:	f000 8260 	beq.w	403a3c <_vfiprintf_r+0xb50>
  40357c:	4622      	mov	r2, r4
  40357e:	2100      	movs	r1, #0
  403580:	4640      	mov	r0, r8
  403582:	9302      	str	r3, [sp, #8]
  403584:	f001 fb3c 	bl	404c00 <memchr>
  403588:	9b02      	ldr	r3, [sp, #8]
  40358a:	2800      	cmp	r0, #0
  40358c:	f000 8284 	beq.w	403a98 <_vfiprintf_r+0xbac>
  403590:	eba0 0208 	sub.w	r2, r0, r8
  403594:	9205      	str	r2, [sp, #20]
  403596:	9608      	str	r6, [sp, #32]
  403598:	9303      	str	r3, [sp, #12]
  40359a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40359e:	2400      	movs	r4, #0
  4035a0:	e5ce      	b.n	403140 <_vfiprintf_r+0x254>
  4035a2:	f043 0301 	orr.w	r3, r3, #1
  4035a6:	f899 2000 	ldrb.w	r2, [r9]
  4035aa:	e506      	b.n	402fba <_vfiprintf_r+0xce>
  4035ac:	f899 2000 	ldrb.w	r2, [r9]
  4035b0:	2001      	movs	r0, #1
  4035b2:	252b      	movs	r5, #43	; 0x2b
  4035b4:	e501      	b.n	402fba <_vfiprintf_r+0xce>
  4035b6:	2800      	cmp	r0, #0
  4035b8:	f040 8287 	bne.w	403aca <_vfiprintf_r+0xbde>
  4035bc:	0699      	lsls	r1, r3, #26
  4035be:	f100 8231 	bmi.w	403a24 <_vfiprintf_r+0xb38>
  4035c2:	06da      	lsls	r2, r3, #27
  4035c4:	d421      	bmi.n	40360a <_vfiprintf_r+0x71e>
  4035c6:	065b      	lsls	r3, r3, #25
  4035c8:	d51f      	bpl.n	40360a <_vfiprintf_r+0x71e>
  4035ca:	9a08      	ldr	r2, [sp, #32]
  4035cc:	6813      	ldr	r3, [r2, #0]
  4035ce:	3204      	adds	r2, #4
  4035d0:	9208      	str	r2, [sp, #32]
  4035d2:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  4035d6:	801a      	strh	r2, [r3, #0]
  4035d8:	e4ba      	b.n	402f50 <_vfiprintf_r+0x64>
  4035da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4035de:	f899 2000 	ldrb.w	r2, [r9]
  4035e2:	e4ea      	b.n	402fba <_vfiprintf_r+0xce>
  4035e4:	9607      	str	r6, [sp, #28]
  4035e6:	2800      	cmp	r0, #0
  4035e8:	f040 8275 	bne.w	403ad6 <_vfiprintf_r+0xbea>
  4035ec:	2a00      	cmp	r2, #0
  4035ee:	f000 8088 	beq.w	403702 <_vfiprintf_r+0x816>
  4035f2:	2101      	movs	r1, #1
  4035f4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4035f8:	f04f 0200 	mov.w	r2, #0
  4035fc:	9102      	str	r1, [sp, #8]
  4035fe:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403602:	9105      	str	r1, [sp, #20]
  403604:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  403608:	e6d3      	b.n	4033b2 <_vfiprintf_r+0x4c6>
  40360a:	9a08      	ldr	r2, [sp, #32]
  40360c:	6813      	ldr	r3, [r2, #0]
  40360e:	3204      	adds	r2, #4
  403610:	9208      	str	r2, [sp, #32]
  403612:	9a04      	ldr	r2, [sp, #16]
  403614:	601a      	str	r2, [r3, #0]
  403616:	e49b      	b.n	402f50 <_vfiprintf_r+0x64>
  403618:	aa0f      	add	r2, sp, #60	; 0x3c
  40361a:	9901      	ldr	r1, [sp, #4]
  40361c:	4620      	mov	r0, r4
  40361e:	f7ff fc25 	bl	402e6c <__sprint_r.part.0>
  403622:	2800      	cmp	r0, #0
  403624:	d174      	bne.n	403710 <_vfiprintf_r+0x824>
  403626:	9910      	ldr	r1, [sp, #64]	; 0x40
  403628:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40362a:	f101 0c01 	add.w	ip, r1, #1
  40362e:	46de      	mov	lr, fp
  403630:	e5b3      	b.n	40319a <_vfiprintf_r+0x2ae>
  403632:	9910      	ldr	r1, [sp, #64]	; 0x40
  403634:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403636:	1c48      	adds	r0, r1, #1
  403638:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40363c:	2d00      	cmp	r5, #0
  40363e:	f43f add6 	beq.w	4031ee <_vfiprintf_r+0x302>
  403642:	3201      	adds	r2, #1
  403644:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403648:	2101      	movs	r1, #1
  40364a:	2807      	cmp	r0, #7
  40364c:	9211      	str	r2, [sp, #68]	; 0x44
  40364e:	9010      	str	r0, [sp, #64]	; 0x40
  403650:	f8ca 5000 	str.w	r5, [sl]
  403654:	f8ca 1004 	str.w	r1, [sl, #4]
  403658:	f340 80b6 	ble.w	4037c8 <_vfiprintf_r+0x8dc>
  40365c:	2a00      	cmp	r2, #0
  40365e:	f040 8155 	bne.w	40390c <_vfiprintf_r+0xa20>
  403662:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403664:	2b00      	cmp	r3, #0
  403666:	f43f add3 	beq.w	403210 <_vfiprintf_r+0x324>
  40366a:	ab0e      	add	r3, sp, #56	; 0x38
  40366c:	2202      	movs	r2, #2
  40366e:	4608      	mov	r0, r1
  403670:	931c      	str	r3, [sp, #112]	; 0x70
  403672:	921d      	str	r2, [sp, #116]	; 0x74
  403674:	46da      	mov	sl, fp
  403676:	4601      	mov	r1, r0
  403678:	f10a 0a08 	add.w	sl, sl, #8
  40367c:	3001      	adds	r0, #1
  40367e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403680:	2b80      	cmp	r3, #128	; 0x80
  403682:	f43f adcd 	beq.w	403220 <_vfiprintf_r+0x334>
  403686:	9b05      	ldr	r3, [sp, #20]
  403688:	1ae4      	subs	r4, r4, r3
  40368a:	2c00      	cmp	r4, #0
  40368c:	f77f ae07 	ble.w	40329e <_vfiprintf_r+0x3b2>
  403690:	2c10      	cmp	r4, #16
  403692:	4d2c      	ldr	r5, [pc, #176]	; (403744 <_vfiprintf_r+0x858>)
  403694:	dd1d      	ble.n	4036d2 <_vfiprintf_r+0x7e6>
  403696:	46d6      	mov	lr, sl
  403698:	2610      	movs	r6, #16
  40369a:	9f06      	ldr	r7, [sp, #24]
  40369c:	f8dd a004 	ldr.w	sl, [sp, #4]
  4036a0:	e006      	b.n	4036b0 <_vfiprintf_r+0x7c4>
  4036a2:	1c88      	adds	r0, r1, #2
  4036a4:	f10e 0e08 	add.w	lr, lr, #8
  4036a8:	4619      	mov	r1, r3
  4036aa:	3c10      	subs	r4, #16
  4036ac:	2c10      	cmp	r4, #16
  4036ae:	dd0f      	ble.n	4036d0 <_vfiprintf_r+0x7e4>
  4036b0:	1c4b      	adds	r3, r1, #1
  4036b2:	3210      	adds	r2, #16
  4036b4:	2b07      	cmp	r3, #7
  4036b6:	9211      	str	r2, [sp, #68]	; 0x44
  4036b8:	e88e 0060 	stmia.w	lr, {r5, r6}
  4036bc:	9310      	str	r3, [sp, #64]	; 0x40
  4036be:	ddf0      	ble.n	4036a2 <_vfiprintf_r+0x7b6>
  4036c0:	b9a2      	cbnz	r2, 4036ec <_vfiprintf_r+0x800>
  4036c2:	3c10      	subs	r4, #16
  4036c4:	2c10      	cmp	r4, #16
  4036c6:	f04f 0001 	mov.w	r0, #1
  4036ca:	4611      	mov	r1, r2
  4036cc:	46de      	mov	lr, fp
  4036ce:	dcef      	bgt.n	4036b0 <_vfiprintf_r+0x7c4>
  4036d0:	46f2      	mov	sl, lr
  4036d2:	4422      	add	r2, r4
  4036d4:	2807      	cmp	r0, #7
  4036d6:	9211      	str	r2, [sp, #68]	; 0x44
  4036d8:	f8ca 5000 	str.w	r5, [sl]
  4036dc:	f8ca 4004 	str.w	r4, [sl, #4]
  4036e0:	9010      	str	r0, [sp, #64]	; 0x40
  4036e2:	dc31      	bgt.n	403748 <_vfiprintf_r+0x85c>
  4036e4:	f10a 0a08 	add.w	sl, sl, #8
  4036e8:	3001      	adds	r0, #1
  4036ea:	e5d8      	b.n	40329e <_vfiprintf_r+0x3b2>
  4036ec:	aa0f      	add	r2, sp, #60	; 0x3c
  4036ee:	4651      	mov	r1, sl
  4036f0:	4638      	mov	r0, r7
  4036f2:	f7ff fbbb 	bl	402e6c <__sprint_r.part.0>
  4036f6:	b958      	cbnz	r0, 403710 <_vfiprintf_r+0x824>
  4036f8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4036fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4036fc:	1c48      	adds	r0, r1, #1
  4036fe:	46de      	mov	lr, fp
  403700:	e7d3      	b.n	4036aa <_vfiprintf_r+0x7be>
  403702:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403704:	b123      	cbz	r3, 403710 <_vfiprintf_r+0x824>
  403706:	9806      	ldr	r0, [sp, #24]
  403708:	9901      	ldr	r1, [sp, #4]
  40370a:	aa0f      	add	r2, sp, #60	; 0x3c
  40370c:	f7ff fbae 	bl	402e6c <__sprint_r.part.0>
  403710:	9b01      	ldr	r3, [sp, #4]
  403712:	899b      	ldrh	r3, [r3, #12]
  403714:	065b      	lsls	r3, r3, #25
  403716:	f57f acd2 	bpl.w	4030be <_vfiprintf_r+0x1d2>
  40371a:	f04f 33ff 	mov.w	r3, #4294967295
  40371e:	9304      	str	r3, [sp, #16]
  403720:	e4cd      	b.n	4030be <_vfiprintf_r+0x1d2>
  403722:	aa0f      	add	r2, sp, #60	; 0x3c
  403724:	4641      	mov	r1, r8
  403726:	4638      	mov	r0, r7
  403728:	f7ff fba0 	bl	402e6c <__sprint_r.part.0>
  40372c:	2800      	cmp	r0, #0
  40372e:	d1ef      	bne.n	403710 <_vfiprintf_r+0x824>
  403730:	9910      	ldr	r1, [sp, #64]	; 0x40
  403732:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403734:	1c48      	adds	r0, r1, #1
  403736:	46da      	mov	sl, fp
  403738:	e5d8      	b.n	4032ec <_vfiprintf_r+0x400>
  40373a:	bf00      	nop
  40373c:	00405770 	.word	0x00405770
  403740:	00405784 	.word	0x00405784
  403744:	004057b0 	.word	0x004057b0
  403748:	2a00      	cmp	r2, #0
  40374a:	f040 8100 	bne.w	40394e <_vfiprintf_r+0xa62>
  40374e:	9a05      	ldr	r2, [sp, #20]
  403750:	921d      	str	r2, [sp, #116]	; 0x74
  403752:	2301      	movs	r3, #1
  403754:	9211      	str	r2, [sp, #68]	; 0x44
  403756:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  40375a:	9310      	str	r3, [sp, #64]	; 0x40
  40375c:	46da      	mov	sl, fp
  40375e:	f10a 0a08 	add.w	sl, sl, #8
  403762:	9b03      	ldr	r3, [sp, #12]
  403764:	0759      	lsls	r1, r3, #29
  403766:	d505      	bpl.n	403774 <_vfiprintf_r+0x888>
  403768:	9b07      	ldr	r3, [sp, #28]
  40376a:	9902      	ldr	r1, [sp, #8]
  40376c:	1a5c      	subs	r4, r3, r1
  40376e:	2c00      	cmp	r4, #0
  403770:	f73f adae 	bgt.w	4032d0 <_vfiprintf_r+0x3e4>
  403774:	9b04      	ldr	r3, [sp, #16]
  403776:	9907      	ldr	r1, [sp, #28]
  403778:	9802      	ldr	r0, [sp, #8]
  40377a:	4281      	cmp	r1, r0
  40377c:	bfac      	ite	ge
  40377e:	185b      	addge	r3, r3, r1
  403780:	181b      	addlt	r3, r3, r0
  403782:	9304      	str	r3, [sp, #16]
  403784:	bb7a      	cbnz	r2, 4037e6 <_vfiprintf_r+0x8fa>
  403786:	2300      	movs	r3, #0
  403788:	9310      	str	r3, [sp, #64]	; 0x40
  40378a:	46da      	mov	sl, fp
  40378c:	f7ff bbe0 	b.w	402f50 <_vfiprintf_r+0x64>
  403790:	aa0f      	add	r2, sp, #60	; 0x3c
  403792:	9901      	ldr	r1, [sp, #4]
  403794:	4620      	mov	r0, r4
  403796:	f7ff fb69 	bl	402e6c <__sprint_r.part.0>
  40379a:	2800      	cmp	r0, #0
  40379c:	d1b8      	bne.n	403710 <_vfiprintf_r+0x824>
  40379e:	9910      	ldr	r1, [sp, #64]	; 0x40
  4037a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4037a2:	f101 0e01 	add.w	lr, r1, #1
  4037a6:	46dc      	mov	ip, fp
  4037a8:	e54e      	b.n	403248 <_vfiprintf_r+0x35c>
  4037aa:	2a00      	cmp	r2, #0
  4037ac:	f040 811c 	bne.w	4039e8 <_vfiprintf_r+0xafc>
  4037b0:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4037b4:	2900      	cmp	r1, #0
  4037b6:	f000 8111 	beq.w	4039dc <_vfiprintf_r+0xaf0>
  4037ba:	2201      	movs	r2, #1
  4037bc:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4037c0:	4610      	mov	r0, r2
  4037c2:	921d      	str	r2, [sp, #116]	; 0x74
  4037c4:	911c      	str	r1, [sp, #112]	; 0x70
  4037c6:	46da      	mov	sl, fp
  4037c8:	4601      	mov	r1, r0
  4037ca:	f10a 0a08 	add.w	sl, sl, #8
  4037ce:	3001      	adds	r0, #1
  4037d0:	e50d      	b.n	4031ee <_vfiprintf_r+0x302>
  4037d2:	9b03      	ldr	r3, [sp, #12]
  4037d4:	2a01      	cmp	r2, #1
  4037d6:	f000 8090 	beq.w	4038fa <_vfiprintf_r+0xa0e>
  4037da:	2a02      	cmp	r2, #2
  4037dc:	d10b      	bne.n	4037f6 <_vfiprintf_r+0x90a>
  4037de:	9303      	str	r3, [sp, #12]
  4037e0:	2600      	movs	r6, #0
  4037e2:	2700      	movs	r7, #0
  4037e4:	e615      	b.n	403412 <_vfiprintf_r+0x526>
  4037e6:	aa0f      	add	r2, sp, #60	; 0x3c
  4037e8:	9901      	ldr	r1, [sp, #4]
  4037ea:	9806      	ldr	r0, [sp, #24]
  4037ec:	f7ff fb3e 	bl	402e6c <__sprint_r.part.0>
  4037f0:	2800      	cmp	r0, #0
  4037f2:	d0c8      	beq.n	403786 <_vfiprintf_r+0x89a>
  4037f4:	e78c      	b.n	403710 <_vfiprintf_r+0x824>
  4037f6:	9303      	str	r3, [sp, #12]
  4037f8:	2600      	movs	r6, #0
  4037fa:	2700      	movs	r7, #0
  4037fc:	4659      	mov	r1, fp
  4037fe:	e000      	b.n	403802 <_vfiprintf_r+0x916>
  403800:	4641      	mov	r1, r8
  403802:	08f2      	lsrs	r2, r6, #3
  403804:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  403808:	08f8      	lsrs	r0, r7, #3
  40380a:	f006 0307 	and.w	r3, r6, #7
  40380e:	4607      	mov	r7, r0
  403810:	4616      	mov	r6, r2
  403812:	3330      	adds	r3, #48	; 0x30
  403814:	ea56 0207 	orrs.w	r2, r6, r7
  403818:	f801 3c01 	strb.w	r3, [r1, #-1]
  40381c:	f101 38ff 	add.w	r8, r1, #4294967295
  403820:	d1ee      	bne.n	403800 <_vfiprintf_r+0x914>
  403822:	9a03      	ldr	r2, [sp, #12]
  403824:	07d6      	lsls	r6, r2, #31
  403826:	f57f ae04 	bpl.w	403432 <_vfiprintf_r+0x546>
  40382a:	2b30      	cmp	r3, #48	; 0x30
  40382c:	f43f ae01 	beq.w	403432 <_vfiprintf_r+0x546>
  403830:	3902      	subs	r1, #2
  403832:	2330      	movs	r3, #48	; 0x30
  403834:	f808 3c01 	strb.w	r3, [r8, #-1]
  403838:	ebab 0301 	sub.w	r3, fp, r1
  40383c:	9305      	str	r3, [sp, #20]
  40383e:	4688      	mov	r8, r1
  403840:	e47e      	b.n	403140 <_vfiprintf_r+0x254>
  403842:	9b04      	ldr	r3, [sp, #16]
  403844:	9a07      	ldr	r2, [sp, #28]
  403846:	428a      	cmp	r2, r1
  403848:	bfac      	ite	ge
  40384a:	189b      	addge	r3, r3, r2
  40384c:	185b      	addlt	r3, r3, r1
  40384e:	9304      	str	r3, [sp, #16]
  403850:	e799      	b.n	403786 <_vfiprintf_r+0x89a>
  403852:	2202      	movs	r2, #2
  403854:	e455      	b.n	403102 <_vfiprintf_r+0x216>
  403856:	2f00      	cmp	r7, #0
  403858:	bf08      	it	eq
  40385a:	2e0a      	cmpeq	r6, #10
  40385c:	d34c      	bcc.n	4038f8 <_vfiprintf_r+0xa0c>
  40385e:	46d8      	mov	r8, fp
  403860:	4630      	mov	r0, r6
  403862:	4639      	mov	r1, r7
  403864:	220a      	movs	r2, #10
  403866:	2300      	movs	r3, #0
  403868:	f7ff f840 	bl	4028ec <__aeabi_uldivmod>
  40386c:	3230      	adds	r2, #48	; 0x30
  40386e:	f808 2d01 	strb.w	r2, [r8, #-1]!
  403872:	4630      	mov	r0, r6
  403874:	4639      	mov	r1, r7
  403876:	2300      	movs	r3, #0
  403878:	220a      	movs	r2, #10
  40387a:	f7ff f837 	bl	4028ec <__aeabi_uldivmod>
  40387e:	4606      	mov	r6, r0
  403880:	460f      	mov	r7, r1
  403882:	ea56 0307 	orrs.w	r3, r6, r7
  403886:	d1eb      	bne.n	403860 <_vfiprintf_r+0x974>
  403888:	ebab 0308 	sub.w	r3, fp, r8
  40388c:	9305      	str	r3, [sp, #20]
  40388e:	e457      	b.n	403140 <_vfiprintf_r+0x254>
  403890:	9405      	str	r4, [sp, #20]
  403892:	46d8      	mov	r8, fp
  403894:	e454      	b.n	403140 <_vfiprintf_r+0x254>
  403896:	aa0f      	add	r2, sp, #60	; 0x3c
  403898:	9901      	ldr	r1, [sp, #4]
  40389a:	9806      	ldr	r0, [sp, #24]
  40389c:	f7ff fae6 	bl	402e6c <__sprint_r.part.0>
  4038a0:	2800      	cmp	r0, #0
  4038a2:	f47f af35 	bne.w	403710 <_vfiprintf_r+0x824>
  4038a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4038a8:	46da      	mov	sl, fp
  4038aa:	e75a      	b.n	403762 <_vfiprintf_r+0x876>
  4038ac:	aa0f      	add	r2, sp, #60	; 0x3c
  4038ae:	9901      	ldr	r1, [sp, #4]
  4038b0:	9806      	ldr	r0, [sp, #24]
  4038b2:	f7ff fadb 	bl	402e6c <__sprint_r.part.0>
  4038b6:	2800      	cmp	r0, #0
  4038b8:	f47f af2a 	bne.w	403710 <_vfiprintf_r+0x824>
  4038bc:	46da      	mov	sl, fp
  4038be:	f7ff bbe0 	b.w	403082 <_vfiprintf_r+0x196>
  4038c2:	3104      	adds	r1, #4
  4038c4:	6816      	ldr	r6, [r2, #0]
  4038c6:	9108      	str	r1, [sp, #32]
  4038c8:	2201      	movs	r2, #1
  4038ca:	2700      	movs	r7, #0
  4038cc:	e419      	b.n	403102 <_vfiprintf_r+0x216>
  4038ce:	9808      	ldr	r0, [sp, #32]
  4038d0:	4601      	mov	r1, r0
  4038d2:	3104      	adds	r1, #4
  4038d4:	6806      	ldr	r6, [r0, #0]
  4038d6:	9108      	str	r1, [sp, #32]
  4038d8:	2700      	movs	r7, #0
  4038da:	e412      	b.n	403102 <_vfiprintf_r+0x216>
  4038dc:	680e      	ldr	r6, [r1, #0]
  4038de:	3104      	adds	r1, #4
  4038e0:	9108      	str	r1, [sp, #32]
  4038e2:	2700      	movs	r7, #0
  4038e4:	e5d9      	b.n	40349a <_vfiprintf_r+0x5ae>
  4038e6:	9908      	ldr	r1, [sp, #32]
  4038e8:	680e      	ldr	r6, [r1, #0]
  4038ea:	460a      	mov	r2, r1
  4038ec:	17f7      	asrs	r7, r6, #31
  4038ee:	3204      	adds	r2, #4
  4038f0:	9208      	str	r2, [sp, #32]
  4038f2:	4630      	mov	r0, r6
  4038f4:	4639      	mov	r1, r7
  4038f6:	e575      	b.n	4033e4 <_vfiprintf_r+0x4f8>
  4038f8:	9b03      	ldr	r3, [sp, #12]
  4038fa:	9303      	str	r3, [sp, #12]
  4038fc:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  403900:	3630      	adds	r6, #48	; 0x30
  403902:	2301      	movs	r3, #1
  403904:	f808 6d41 	strb.w	r6, [r8, #-65]!
  403908:	9305      	str	r3, [sp, #20]
  40390a:	e419      	b.n	403140 <_vfiprintf_r+0x254>
  40390c:	aa0f      	add	r2, sp, #60	; 0x3c
  40390e:	9901      	ldr	r1, [sp, #4]
  403910:	9806      	ldr	r0, [sp, #24]
  403912:	f7ff faab 	bl	402e6c <__sprint_r.part.0>
  403916:	2800      	cmp	r0, #0
  403918:	f47f aefa 	bne.w	403710 <_vfiprintf_r+0x824>
  40391c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40391e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403920:	1c48      	adds	r0, r1, #1
  403922:	46da      	mov	sl, fp
  403924:	e463      	b.n	4031ee <_vfiprintf_r+0x302>
  403926:	aa0f      	add	r2, sp, #60	; 0x3c
  403928:	9901      	ldr	r1, [sp, #4]
  40392a:	9806      	ldr	r0, [sp, #24]
  40392c:	f7ff fa9e 	bl	402e6c <__sprint_r.part.0>
  403930:	2800      	cmp	r0, #0
  403932:	f47f aeed 	bne.w	403710 <_vfiprintf_r+0x824>
  403936:	9910      	ldr	r1, [sp, #64]	; 0x40
  403938:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40393a:	1c48      	adds	r0, r1, #1
  40393c:	46da      	mov	sl, fp
  40393e:	e69e      	b.n	40367e <_vfiprintf_r+0x792>
  403940:	2a00      	cmp	r2, #0
  403942:	f040 8086 	bne.w	403a52 <_vfiprintf_r+0xb66>
  403946:	2001      	movs	r0, #1
  403948:	4611      	mov	r1, r2
  40394a:	46da      	mov	sl, fp
  40394c:	e69b      	b.n	403686 <_vfiprintf_r+0x79a>
  40394e:	aa0f      	add	r2, sp, #60	; 0x3c
  403950:	9901      	ldr	r1, [sp, #4]
  403952:	9806      	ldr	r0, [sp, #24]
  403954:	f7ff fa8a 	bl	402e6c <__sprint_r.part.0>
  403958:	2800      	cmp	r0, #0
  40395a:	f47f aed9 	bne.w	403710 <_vfiprintf_r+0x824>
  40395e:	9810      	ldr	r0, [sp, #64]	; 0x40
  403960:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403962:	3001      	adds	r0, #1
  403964:	46da      	mov	sl, fp
  403966:	e49a      	b.n	40329e <_vfiprintf_r+0x3b2>
  403968:	9e08      	ldr	r6, [sp, #32]
  40396a:	3607      	adds	r6, #7
  40396c:	f026 0607 	bic.w	r6, r6, #7
  403970:	e9d6 0100 	ldrd	r0, r1, [r6]
  403974:	f106 0208 	add.w	r2, r6, #8
  403978:	9208      	str	r2, [sp, #32]
  40397a:	4606      	mov	r6, r0
  40397c:	460f      	mov	r7, r1
  40397e:	e531      	b.n	4033e4 <_vfiprintf_r+0x4f8>
  403980:	9e08      	ldr	r6, [sp, #32]
  403982:	3607      	adds	r6, #7
  403984:	f026 0207 	bic.w	r2, r6, #7
  403988:	f102 0108 	add.w	r1, r2, #8
  40398c:	e9d2 6700 	ldrd	r6, r7, [r2]
  403990:	9108      	str	r1, [sp, #32]
  403992:	2201      	movs	r2, #1
  403994:	f7ff bbb5 	b.w	403102 <_vfiprintf_r+0x216>
  403998:	9e08      	ldr	r6, [sp, #32]
  40399a:	3607      	adds	r6, #7
  40399c:	f026 0207 	bic.w	r2, r6, #7
  4039a0:	f102 0108 	add.w	r1, r2, #8
  4039a4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4039a8:	9108      	str	r1, [sp, #32]
  4039aa:	2200      	movs	r2, #0
  4039ac:	f7ff bba9 	b.w	403102 <_vfiprintf_r+0x216>
  4039b0:	9e08      	ldr	r6, [sp, #32]
  4039b2:	3607      	adds	r6, #7
  4039b4:	f026 0107 	bic.w	r1, r6, #7
  4039b8:	f101 0008 	add.w	r0, r1, #8
  4039bc:	9008      	str	r0, [sp, #32]
  4039be:	e9d1 6700 	ldrd	r6, r7, [r1]
  4039c2:	e56a      	b.n	40349a <_vfiprintf_r+0x5ae>
  4039c4:	46d8      	mov	r8, fp
  4039c6:	f7ff bbbb 	b.w	403140 <_vfiprintf_r+0x254>
  4039ca:	252d      	movs	r5, #45	; 0x2d
  4039cc:	4276      	negs	r6, r6
  4039ce:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4039d2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4039d6:	2201      	movs	r2, #1
  4039d8:	f7ff bb98 	b.w	40310c <_vfiprintf_r+0x220>
  4039dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4039de:	b9d3      	cbnz	r3, 403a16 <_vfiprintf_r+0xb2a>
  4039e0:	4611      	mov	r1, r2
  4039e2:	2001      	movs	r0, #1
  4039e4:	46da      	mov	sl, fp
  4039e6:	e64e      	b.n	403686 <_vfiprintf_r+0x79a>
  4039e8:	aa0f      	add	r2, sp, #60	; 0x3c
  4039ea:	9901      	ldr	r1, [sp, #4]
  4039ec:	9806      	ldr	r0, [sp, #24]
  4039ee:	f7ff fa3d 	bl	402e6c <__sprint_r.part.0>
  4039f2:	2800      	cmp	r0, #0
  4039f4:	f47f ae8c 	bne.w	403710 <_vfiprintf_r+0x824>
  4039f8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4039fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4039fc:	1c48      	adds	r0, r1, #1
  4039fe:	46da      	mov	sl, fp
  403a00:	e61a      	b.n	403638 <_vfiprintf_r+0x74c>
  403a02:	aa0f      	add	r2, sp, #60	; 0x3c
  403a04:	9901      	ldr	r1, [sp, #4]
  403a06:	9806      	ldr	r0, [sp, #24]
  403a08:	f7ff fa30 	bl	402e6c <__sprint_r.part.0>
  403a0c:	2800      	cmp	r0, #0
  403a0e:	f47f ae7f 	bne.w	403710 <_vfiprintf_r+0x824>
  403a12:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a14:	e6ae      	b.n	403774 <_vfiprintf_r+0x888>
  403a16:	ab0e      	add	r3, sp, #56	; 0x38
  403a18:	2202      	movs	r2, #2
  403a1a:	931c      	str	r3, [sp, #112]	; 0x70
  403a1c:	921d      	str	r2, [sp, #116]	; 0x74
  403a1e:	2001      	movs	r0, #1
  403a20:	46da      	mov	sl, fp
  403a22:	e628      	b.n	403676 <_vfiprintf_r+0x78a>
  403a24:	9a08      	ldr	r2, [sp, #32]
  403a26:	9904      	ldr	r1, [sp, #16]
  403a28:	6813      	ldr	r3, [r2, #0]
  403a2a:	17cd      	asrs	r5, r1, #31
  403a2c:	4608      	mov	r0, r1
  403a2e:	3204      	adds	r2, #4
  403a30:	4629      	mov	r1, r5
  403a32:	9208      	str	r2, [sp, #32]
  403a34:	e9c3 0100 	strd	r0, r1, [r3]
  403a38:	f7ff ba8a 	b.w	402f50 <_vfiprintf_r+0x64>
  403a3c:	4640      	mov	r0, r8
  403a3e:	9608      	str	r6, [sp, #32]
  403a40:	9303      	str	r3, [sp, #12]
  403a42:	f001 fc3d 	bl	4052c0 <strlen>
  403a46:	2400      	movs	r4, #0
  403a48:	9005      	str	r0, [sp, #20]
  403a4a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403a4e:	f7ff bb77 	b.w	403140 <_vfiprintf_r+0x254>
  403a52:	aa0f      	add	r2, sp, #60	; 0x3c
  403a54:	9901      	ldr	r1, [sp, #4]
  403a56:	9806      	ldr	r0, [sp, #24]
  403a58:	f7ff fa08 	bl	402e6c <__sprint_r.part.0>
  403a5c:	2800      	cmp	r0, #0
  403a5e:	f47f ae57 	bne.w	403710 <_vfiprintf_r+0x824>
  403a62:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a66:	1c48      	adds	r0, r1, #1
  403a68:	46da      	mov	sl, fp
  403a6a:	e60c      	b.n	403686 <_vfiprintf_r+0x79a>
  403a6c:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a70:	4e1c      	ldr	r6, [pc, #112]	; (403ae4 <_vfiprintf_r+0xbf8>)
  403a72:	3101      	adds	r1, #1
  403a74:	f7ff bba9 	b.w	4031ca <_vfiprintf_r+0x2de>
  403a78:	2c06      	cmp	r4, #6
  403a7a:	bf28      	it	cs
  403a7c:	2406      	movcs	r4, #6
  403a7e:	9405      	str	r4, [sp, #20]
  403a80:	9608      	str	r6, [sp, #32]
  403a82:	9402      	str	r4, [sp, #8]
  403a84:	f8df 8060 	ldr.w	r8, [pc, #96]	; 403ae8 <_vfiprintf_r+0xbfc>
  403a88:	e493      	b.n	4033b2 <_vfiprintf_r+0x4c6>
  403a8a:	9810      	ldr	r0, [sp, #64]	; 0x40
  403a8c:	4e15      	ldr	r6, [pc, #84]	; (403ae4 <_vfiprintf_r+0xbf8>)
  403a8e:	3001      	adds	r0, #1
  403a90:	e443      	b.n	40331a <_vfiprintf_r+0x42e>
  403a92:	4686      	mov	lr, r0
  403a94:	f7ff bbef 	b.w	403276 <_vfiprintf_r+0x38a>
  403a98:	9405      	str	r4, [sp, #20]
  403a9a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403a9e:	9608      	str	r6, [sp, #32]
  403aa0:	9303      	str	r3, [sp, #12]
  403aa2:	4604      	mov	r4, r0
  403aa4:	f7ff bb4c 	b.w	403140 <_vfiprintf_r+0x254>
  403aa8:	9908      	ldr	r1, [sp, #32]
  403aaa:	f899 2001 	ldrb.w	r2, [r9, #1]
  403aae:	680c      	ldr	r4, [r1, #0]
  403ab0:	3104      	adds	r1, #4
  403ab2:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  403ab6:	46b9      	mov	r9, r7
  403ab8:	9108      	str	r1, [sp, #32]
  403aba:	f7ff ba7e 	b.w	402fba <_vfiprintf_r+0xce>
  403abe:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ac2:	e4c6      	b.n	403452 <_vfiprintf_r+0x566>
  403ac4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ac8:	e47a      	b.n	4033c0 <_vfiprintf_r+0x4d4>
  403aca:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ace:	e575      	b.n	4035bc <_vfiprintf_r+0x6d0>
  403ad0:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ad4:	e4d0      	b.n	403478 <_vfiprintf_r+0x58c>
  403ad6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ada:	e587      	b.n	4035ec <_vfiprintf_r+0x700>
  403adc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ae0:	e522      	b.n	403528 <_vfiprintf_r+0x63c>
  403ae2:	bf00      	nop
  403ae4:	004057a0 	.word	0x004057a0
  403ae8:	00405798 	.word	0x00405798

00403aec <__sbprintf>:
  403aec:	b5f0      	push	{r4, r5, r6, r7, lr}
  403aee:	460c      	mov	r4, r1
  403af0:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  403af4:	8989      	ldrh	r1, [r1, #12]
  403af6:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403af8:	89e5      	ldrh	r5, [r4, #14]
  403afa:	9619      	str	r6, [sp, #100]	; 0x64
  403afc:	f021 0102 	bic.w	r1, r1, #2
  403b00:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403b02:	f8ad 500e 	strh.w	r5, [sp, #14]
  403b06:	2500      	movs	r5, #0
  403b08:	69e7      	ldr	r7, [r4, #28]
  403b0a:	f8ad 100c 	strh.w	r1, [sp, #12]
  403b0e:	9609      	str	r6, [sp, #36]	; 0x24
  403b10:	9506      	str	r5, [sp, #24]
  403b12:	ae1a      	add	r6, sp, #104	; 0x68
  403b14:	f44f 6580 	mov.w	r5, #1024	; 0x400
  403b18:	4669      	mov	r1, sp
  403b1a:	9600      	str	r6, [sp, #0]
  403b1c:	9604      	str	r6, [sp, #16]
  403b1e:	9502      	str	r5, [sp, #8]
  403b20:	9505      	str	r5, [sp, #20]
  403b22:	9707      	str	r7, [sp, #28]
  403b24:	4606      	mov	r6, r0
  403b26:	f7ff f9e1 	bl	402eec <_vfiprintf_r>
  403b2a:	1e05      	subs	r5, r0, #0
  403b2c:	db07      	blt.n	403b3e <__sbprintf+0x52>
  403b2e:	4630      	mov	r0, r6
  403b30:	4669      	mov	r1, sp
  403b32:	f000 f925 	bl	403d80 <_fflush_r>
  403b36:	2800      	cmp	r0, #0
  403b38:	bf18      	it	ne
  403b3a:	f04f 35ff 	movne.w	r5, #4294967295
  403b3e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403b42:	065b      	lsls	r3, r3, #25
  403b44:	d503      	bpl.n	403b4e <__sbprintf+0x62>
  403b46:	89a3      	ldrh	r3, [r4, #12]
  403b48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403b4c:	81a3      	strh	r3, [r4, #12]
  403b4e:	4628      	mov	r0, r5
  403b50:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  403b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403b56:	bf00      	nop

00403b58 <__swsetup_r>:
  403b58:	b538      	push	{r3, r4, r5, lr}
  403b5a:	4b30      	ldr	r3, [pc, #192]	; (403c1c <__swsetup_r+0xc4>)
  403b5c:	681b      	ldr	r3, [r3, #0]
  403b5e:	4605      	mov	r5, r0
  403b60:	460c      	mov	r4, r1
  403b62:	b113      	cbz	r3, 403b6a <__swsetup_r+0x12>
  403b64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403b66:	2a00      	cmp	r2, #0
  403b68:	d038      	beq.n	403bdc <__swsetup_r+0x84>
  403b6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403b6e:	b293      	uxth	r3, r2
  403b70:	0718      	lsls	r0, r3, #28
  403b72:	d50c      	bpl.n	403b8e <__swsetup_r+0x36>
  403b74:	6920      	ldr	r0, [r4, #16]
  403b76:	b1a8      	cbz	r0, 403ba4 <__swsetup_r+0x4c>
  403b78:	f013 0201 	ands.w	r2, r3, #1
  403b7c:	d01e      	beq.n	403bbc <__swsetup_r+0x64>
  403b7e:	6963      	ldr	r3, [r4, #20]
  403b80:	2200      	movs	r2, #0
  403b82:	425b      	negs	r3, r3
  403b84:	61a3      	str	r3, [r4, #24]
  403b86:	60a2      	str	r2, [r4, #8]
  403b88:	b1f0      	cbz	r0, 403bc8 <__swsetup_r+0x70>
  403b8a:	2000      	movs	r0, #0
  403b8c:	bd38      	pop	{r3, r4, r5, pc}
  403b8e:	06d9      	lsls	r1, r3, #27
  403b90:	d53c      	bpl.n	403c0c <__swsetup_r+0xb4>
  403b92:	0758      	lsls	r0, r3, #29
  403b94:	d426      	bmi.n	403be4 <__swsetup_r+0x8c>
  403b96:	6920      	ldr	r0, [r4, #16]
  403b98:	f042 0308 	orr.w	r3, r2, #8
  403b9c:	81a3      	strh	r3, [r4, #12]
  403b9e:	b29b      	uxth	r3, r3
  403ba0:	2800      	cmp	r0, #0
  403ba2:	d1e9      	bne.n	403b78 <__swsetup_r+0x20>
  403ba4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403ba8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403bac:	d0e4      	beq.n	403b78 <__swsetup_r+0x20>
  403bae:	4628      	mov	r0, r5
  403bb0:	4621      	mov	r1, r4
  403bb2:	f000 fd13 	bl	4045dc <__smakebuf_r>
  403bb6:	89a3      	ldrh	r3, [r4, #12]
  403bb8:	6920      	ldr	r0, [r4, #16]
  403bba:	e7dd      	b.n	403b78 <__swsetup_r+0x20>
  403bbc:	0799      	lsls	r1, r3, #30
  403bbe:	bf58      	it	pl
  403bc0:	6962      	ldrpl	r2, [r4, #20]
  403bc2:	60a2      	str	r2, [r4, #8]
  403bc4:	2800      	cmp	r0, #0
  403bc6:	d1e0      	bne.n	403b8a <__swsetup_r+0x32>
  403bc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403bcc:	061a      	lsls	r2, r3, #24
  403bce:	d5dd      	bpl.n	403b8c <__swsetup_r+0x34>
  403bd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403bd4:	81a3      	strh	r3, [r4, #12]
  403bd6:	f04f 30ff 	mov.w	r0, #4294967295
  403bda:	bd38      	pop	{r3, r4, r5, pc}
  403bdc:	4618      	mov	r0, r3
  403bde:	f000 f963 	bl	403ea8 <__sinit>
  403be2:	e7c2      	b.n	403b6a <__swsetup_r+0x12>
  403be4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403be6:	b151      	cbz	r1, 403bfe <__swsetup_r+0xa6>
  403be8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403bec:	4299      	cmp	r1, r3
  403bee:	d004      	beq.n	403bfa <__swsetup_r+0xa2>
  403bf0:	4628      	mov	r0, r5
  403bf2:	f000 fa2f 	bl	404054 <_free_r>
  403bf6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403bfa:	2300      	movs	r3, #0
  403bfc:	6323      	str	r3, [r4, #48]	; 0x30
  403bfe:	2300      	movs	r3, #0
  403c00:	6920      	ldr	r0, [r4, #16]
  403c02:	6063      	str	r3, [r4, #4]
  403c04:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403c08:	6020      	str	r0, [r4, #0]
  403c0a:	e7c5      	b.n	403b98 <__swsetup_r+0x40>
  403c0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403c10:	2309      	movs	r3, #9
  403c12:	602b      	str	r3, [r5, #0]
  403c14:	f04f 30ff 	mov.w	r0, #4294967295
  403c18:	81a2      	strh	r2, [r4, #12]
  403c1a:	bd38      	pop	{r3, r4, r5, pc}
  403c1c:	20400010 	.word	0x20400010

00403c20 <register_fini>:
  403c20:	4b02      	ldr	r3, [pc, #8]	; (403c2c <register_fini+0xc>)
  403c22:	b113      	cbz	r3, 403c2a <register_fini+0xa>
  403c24:	4802      	ldr	r0, [pc, #8]	; (403c30 <register_fini+0x10>)
  403c26:	f000 b805 	b.w	403c34 <atexit>
  403c2a:	4770      	bx	lr
  403c2c:	00000000 	.word	0x00000000
  403c30:	00403ebd 	.word	0x00403ebd

00403c34 <atexit>:
  403c34:	2300      	movs	r3, #0
  403c36:	4601      	mov	r1, r0
  403c38:	461a      	mov	r2, r3
  403c3a:	4618      	mov	r0, r3
  403c3c:	f001 bc54 	b.w	4054e8 <__register_exitproc>

00403c40 <__sflush_r>:
  403c40:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403c44:	b29a      	uxth	r2, r3
  403c46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403c4a:	460d      	mov	r5, r1
  403c4c:	0711      	lsls	r1, r2, #28
  403c4e:	4680      	mov	r8, r0
  403c50:	d43a      	bmi.n	403cc8 <__sflush_r+0x88>
  403c52:	686a      	ldr	r2, [r5, #4]
  403c54:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403c58:	2a00      	cmp	r2, #0
  403c5a:	81ab      	strh	r3, [r5, #12]
  403c5c:	dd6f      	ble.n	403d3e <__sflush_r+0xfe>
  403c5e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403c60:	2c00      	cmp	r4, #0
  403c62:	d049      	beq.n	403cf8 <__sflush_r+0xb8>
  403c64:	2200      	movs	r2, #0
  403c66:	b29b      	uxth	r3, r3
  403c68:	f8d8 6000 	ldr.w	r6, [r8]
  403c6c:	f8c8 2000 	str.w	r2, [r8]
  403c70:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  403c74:	d067      	beq.n	403d46 <__sflush_r+0x106>
  403c76:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  403c78:	075f      	lsls	r7, r3, #29
  403c7a:	d505      	bpl.n	403c88 <__sflush_r+0x48>
  403c7c:	6869      	ldr	r1, [r5, #4]
  403c7e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  403c80:	1a52      	subs	r2, r2, r1
  403c82:	b10b      	cbz	r3, 403c88 <__sflush_r+0x48>
  403c84:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  403c86:	1ad2      	subs	r2, r2, r3
  403c88:	2300      	movs	r3, #0
  403c8a:	69e9      	ldr	r1, [r5, #28]
  403c8c:	4640      	mov	r0, r8
  403c8e:	47a0      	blx	r4
  403c90:	1c44      	adds	r4, r0, #1
  403c92:	d03c      	beq.n	403d0e <__sflush_r+0xce>
  403c94:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403c98:	692a      	ldr	r2, [r5, #16]
  403c9a:	602a      	str	r2, [r5, #0]
  403c9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403ca0:	2200      	movs	r2, #0
  403ca2:	81ab      	strh	r3, [r5, #12]
  403ca4:	04db      	lsls	r3, r3, #19
  403ca6:	606a      	str	r2, [r5, #4]
  403ca8:	d447      	bmi.n	403d3a <__sflush_r+0xfa>
  403caa:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403cac:	f8c8 6000 	str.w	r6, [r8]
  403cb0:	b311      	cbz	r1, 403cf8 <__sflush_r+0xb8>
  403cb2:	f105 0340 	add.w	r3, r5, #64	; 0x40
  403cb6:	4299      	cmp	r1, r3
  403cb8:	d002      	beq.n	403cc0 <__sflush_r+0x80>
  403cba:	4640      	mov	r0, r8
  403cbc:	f000 f9ca 	bl	404054 <_free_r>
  403cc0:	2000      	movs	r0, #0
  403cc2:	6328      	str	r0, [r5, #48]	; 0x30
  403cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403cc8:	692e      	ldr	r6, [r5, #16]
  403cca:	b1ae      	cbz	r6, 403cf8 <__sflush_r+0xb8>
  403ccc:	682c      	ldr	r4, [r5, #0]
  403cce:	602e      	str	r6, [r5, #0]
  403cd0:	0791      	lsls	r1, r2, #30
  403cd2:	bf0c      	ite	eq
  403cd4:	696b      	ldreq	r3, [r5, #20]
  403cd6:	2300      	movne	r3, #0
  403cd8:	1ba4      	subs	r4, r4, r6
  403cda:	60ab      	str	r3, [r5, #8]
  403cdc:	e00a      	b.n	403cf4 <__sflush_r+0xb4>
  403cde:	4623      	mov	r3, r4
  403ce0:	4632      	mov	r2, r6
  403ce2:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403ce4:	69e9      	ldr	r1, [r5, #28]
  403ce6:	4640      	mov	r0, r8
  403ce8:	47b8      	blx	r7
  403cea:	2800      	cmp	r0, #0
  403cec:	eba4 0400 	sub.w	r4, r4, r0
  403cf0:	4406      	add	r6, r0
  403cf2:	dd04      	ble.n	403cfe <__sflush_r+0xbe>
  403cf4:	2c00      	cmp	r4, #0
  403cf6:	dcf2      	bgt.n	403cde <__sflush_r+0x9e>
  403cf8:	2000      	movs	r0, #0
  403cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403cfe:	89ab      	ldrh	r3, [r5, #12]
  403d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d04:	81ab      	strh	r3, [r5, #12]
  403d06:	f04f 30ff 	mov.w	r0, #4294967295
  403d0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d0e:	f8d8 4000 	ldr.w	r4, [r8]
  403d12:	2c1d      	cmp	r4, #29
  403d14:	d8f3      	bhi.n	403cfe <__sflush_r+0xbe>
  403d16:	4b19      	ldr	r3, [pc, #100]	; (403d7c <__sflush_r+0x13c>)
  403d18:	40e3      	lsrs	r3, r4
  403d1a:	43db      	mvns	r3, r3
  403d1c:	f013 0301 	ands.w	r3, r3, #1
  403d20:	d1ed      	bne.n	403cfe <__sflush_r+0xbe>
  403d22:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  403d26:	606b      	str	r3, [r5, #4]
  403d28:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  403d2c:	6929      	ldr	r1, [r5, #16]
  403d2e:	81ab      	strh	r3, [r5, #12]
  403d30:	04da      	lsls	r2, r3, #19
  403d32:	6029      	str	r1, [r5, #0]
  403d34:	d5b9      	bpl.n	403caa <__sflush_r+0x6a>
  403d36:	2c00      	cmp	r4, #0
  403d38:	d1b7      	bne.n	403caa <__sflush_r+0x6a>
  403d3a:	6528      	str	r0, [r5, #80]	; 0x50
  403d3c:	e7b5      	b.n	403caa <__sflush_r+0x6a>
  403d3e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  403d40:	2a00      	cmp	r2, #0
  403d42:	dc8c      	bgt.n	403c5e <__sflush_r+0x1e>
  403d44:	e7d8      	b.n	403cf8 <__sflush_r+0xb8>
  403d46:	2301      	movs	r3, #1
  403d48:	69e9      	ldr	r1, [r5, #28]
  403d4a:	4640      	mov	r0, r8
  403d4c:	47a0      	blx	r4
  403d4e:	1c43      	adds	r3, r0, #1
  403d50:	4602      	mov	r2, r0
  403d52:	d002      	beq.n	403d5a <__sflush_r+0x11a>
  403d54:	89ab      	ldrh	r3, [r5, #12]
  403d56:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403d58:	e78e      	b.n	403c78 <__sflush_r+0x38>
  403d5a:	f8d8 3000 	ldr.w	r3, [r8]
  403d5e:	2b00      	cmp	r3, #0
  403d60:	d0f8      	beq.n	403d54 <__sflush_r+0x114>
  403d62:	2b1d      	cmp	r3, #29
  403d64:	d001      	beq.n	403d6a <__sflush_r+0x12a>
  403d66:	2b16      	cmp	r3, #22
  403d68:	d102      	bne.n	403d70 <__sflush_r+0x130>
  403d6a:	f8c8 6000 	str.w	r6, [r8]
  403d6e:	e7c3      	b.n	403cf8 <__sflush_r+0xb8>
  403d70:	89ab      	ldrh	r3, [r5, #12]
  403d72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d76:	81ab      	strh	r3, [r5, #12]
  403d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d7c:	20400001 	.word	0x20400001

00403d80 <_fflush_r>:
  403d80:	b510      	push	{r4, lr}
  403d82:	4604      	mov	r4, r0
  403d84:	b082      	sub	sp, #8
  403d86:	b108      	cbz	r0, 403d8c <_fflush_r+0xc>
  403d88:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403d8a:	b153      	cbz	r3, 403da2 <_fflush_r+0x22>
  403d8c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  403d90:	b908      	cbnz	r0, 403d96 <_fflush_r+0x16>
  403d92:	b002      	add	sp, #8
  403d94:	bd10      	pop	{r4, pc}
  403d96:	4620      	mov	r0, r4
  403d98:	b002      	add	sp, #8
  403d9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403d9e:	f7ff bf4f 	b.w	403c40 <__sflush_r>
  403da2:	9101      	str	r1, [sp, #4]
  403da4:	f000 f880 	bl	403ea8 <__sinit>
  403da8:	9901      	ldr	r1, [sp, #4]
  403daa:	e7ef      	b.n	403d8c <_fflush_r+0xc>

00403dac <_cleanup_r>:
  403dac:	4901      	ldr	r1, [pc, #4]	; (403db4 <_cleanup_r+0x8>)
  403dae:	f000 bbaf 	b.w	404510 <_fwalk_reent>
  403db2:	bf00      	nop
  403db4:	004055b1 	.word	0x004055b1

00403db8 <__sinit.part.1>:
  403db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403dbc:	4b35      	ldr	r3, [pc, #212]	; (403e94 <__sinit.part.1+0xdc>)
  403dbe:	6845      	ldr	r5, [r0, #4]
  403dc0:	63c3      	str	r3, [r0, #60]	; 0x3c
  403dc2:	2400      	movs	r4, #0
  403dc4:	4607      	mov	r7, r0
  403dc6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  403dca:	2304      	movs	r3, #4
  403dcc:	2103      	movs	r1, #3
  403dce:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  403dd2:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  403dd6:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  403dda:	b083      	sub	sp, #12
  403ddc:	602c      	str	r4, [r5, #0]
  403dde:	606c      	str	r4, [r5, #4]
  403de0:	60ac      	str	r4, [r5, #8]
  403de2:	666c      	str	r4, [r5, #100]	; 0x64
  403de4:	81ec      	strh	r4, [r5, #14]
  403de6:	612c      	str	r4, [r5, #16]
  403de8:	616c      	str	r4, [r5, #20]
  403dea:	61ac      	str	r4, [r5, #24]
  403dec:	81ab      	strh	r3, [r5, #12]
  403dee:	4621      	mov	r1, r4
  403df0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  403df4:	2208      	movs	r2, #8
  403df6:	f7fe ff3d 	bl	402c74 <memset>
  403dfa:	68be      	ldr	r6, [r7, #8]
  403dfc:	f8df b098 	ldr.w	fp, [pc, #152]	; 403e98 <__sinit.part.1+0xe0>
  403e00:	f8df a098 	ldr.w	sl, [pc, #152]	; 403e9c <__sinit.part.1+0xe4>
  403e04:	f8df 9098 	ldr.w	r9, [pc, #152]	; 403ea0 <__sinit.part.1+0xe8>
  403e08:	f8df 8098 	ldr.w	r8, [pc, #152]	; 403ea4 <__sinit.part.1+0xec>
  403e0c:	f8c5 b020 	str.w	fp, [r5, #32]
  403e10:	2301      	movs	r3, #1
  403e12:	2209      	movs	r2, #9
  403e14:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403e18:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403e1c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403e20:	61ed      	str	r5, [r5, #28]
  403e22:	4621      	mov	r1, r4
  403e24:	81f3      	strh	r3, [r6, #14]
  403e26:	81b2      	strh	r2, [r6, #12]
  403e28:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  403e2c:	6034      	str	r4, [r6, #0]
  403e2e:	6074      	str	r4, [r6, #4]
  403e30:	60b4      	str	r4, [r6, #8]
  403e32:	6674      	str	r4, [r6, #100]	; 0x64
  403e34:	6134      	str	r4, [r6, #16]
  403e36:	6174      	str	r4, [r6, #20]
  403e38:	61b4      	str	r4, [r6, #24]
  403e3a:	2208      	movs	r2, #8
  403e3c:	9301      	str	r3, [sp, #4]
  403e3e:	f7fe ff19 	bl	402c74 <memset>
  403e42:	68fd      	ldr	r5, [r7, #12]
  403e44:	61f6      	str	r6, [r6, #28]
  403e46:	2012      	movs	r0, #18
  403e48:	2202      	movs	r2, #2
  403e4a:	f8c6 b020 	str.w	fp, [r6, #32]
  403e4e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  403e52:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  403e56:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  403e5a:	4621      	mov	r1, r4
  403e5c:	81a8      	strh	r0, [r5, #12]
  403e5e:	81ea      	strh	r2, [r5, #14]
  403e60:	602c      	str	r4, [r5, #0]
  403e62:	606c      	str	r4, [r5, #4]
  403e64:	60ac      	str	r4, [r5, #8]
  403e66:	666c      	str	r4, [r5, #100]	; 0x64
  403e68:	612c      	str	r4, [r5, #16]
  403e6a:	616c      	str	r4, [r5, #20]
  403e6c:	61ac      	str	r4, [r5, #24]
  403e6e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  403e72:	2208      	movs	r2, #8
  403e74:	f7fe fefe 	bl	402c74 <memset>
  403e78:	9b01      	ldr	r3, [sp, #4]
  403e7a:	61ed      	str	r5, [r5, #28]
  403e7c:	f8c5 b020 	str.w	fp, [r5, #32]
  403e80:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403e84:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403e88:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403e8c:	63bb      	str	r3, [r7, #56]	; 0x38
  403e8e:	b003      	add	sp, #12
  403e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e94:	00403dad 	.word	0x00403dad
  403e98:	00405215 	.word	0x00405215
  403e9c:	00405239 	.word	0x00405239
  403ea0:	00405275 	.word	0x00405275
  403ea4:	00405295 	.word	0x00405295

00403ea8 <__sinit>:
  403ea8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403eaa:	b103      	cbz	r3, 403eae <__sinit+0x6>
  403eac:	4770      	bx	lr
  403eae:	f7ff bf83 	b.w	403db8 <__sinit.part.1>
  403eb2:	bf00      	nop

00403eb4 <__sfp_lock_acquire>:
  403eb4:	4770      	bx	lr
  403eb6:	bf00      	nop

00403eb8 <__sfp_lock_release>:
  403eb8:	4770      	bx	lr
  403eba:	bf00      	nop

00403ebc <__libc_fini_array>:
  403ebc:	b538      	push	{r3, r4, r5, lr}
  403ebe:	4c0a      	ldr	r4, [pc, #40]	; (403ee8 <__libc_fini_array+0x2c>)
  403ec0:	4d0a      	ldr	r5, [pc, #40]	; (403eec <__libc_fini_array+0x30>)
  403ec2:	1b64      	subs	r4, r4, r5
  403ec4:	10a4      	asrs	r4, r4, #2
  403ec6:	d00a      	beq.n	403ede <__libc_fini_array+0x22>
  403ec8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403ecc:	3b01      	subs	r3, #1
  403ece:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403ed2:	3c01      	subs	r4, #1
  403ed4:	f855 3904 	ldr.w	r3, [r5], #-4
  403ed8:	4798      	blx	r3
  403eda:	2c00      	cmp	r4, #0
  403edc:	d1f9      	bne.n	403ed2 <__libc_fini_array+0x16>
  403ede:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403ee2:	f001 bd01 	b.w	4058e8 <_fini>
  403ee6:	bf00      	nop
  403ee8:	004058f8 	.word	0x004058f8
  403eec:	004058f4 	.word	0x004058f4

00403ef0 <__fputwc>:
  403ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403ef4:	b082      	sub	sp, #8
  403ef6:	4680      	mov	r8, r0
  403ef8:	4689      	mov	r9, r1
  403efa:	4614      	mov	r4, r2
  403efc:	f000 fb32 	bl	404564 <__locale_mb_cur_max>
  403f00:	2801      	cmp	r0, #1
  403f02:	d036      	beq.n	403f72 <__fputwc+0x82>
  403f04:	464a      	mov	r2, r9
  403f06:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  403f0a:	a901      	add	r1, sp, #4
  403f0c:	4640      	mov	r0, r8
  403f0e:	f001 fa9d 	bl	40544c <_wcrtomb_r>
  403f12:	1c42      	adds	r2, r0, #1
  403f14:	4606      	mov	r6, r0
  403f16:	d025      	beq.n	403f64 <__fputwc+0x74>
  403f18:	b3a8      	cbz	r0, 403f86 <__fputwc+0x96>
  403f1a:	f89d e004 	ldrb.w	lr, [sp, #4]
  403f1e:	2500      	movs	r5, #0
  403f20:	f10d 0a04 	add.w	sl, sp, #4
  403f24:	e009      	b.n	403f3a <__fputwc+0x4a>
  403f26:	6823      	ldr	r3, [r4, #0]
  403f28:	1c5a      	adds	r2, r3, #1
  403f2a:	6022      	str	r2, [r4, #0]
  403f2c:	f883 e000 	strb.w	lr, [r3]
  403f30:	3501      	adds	r5, #1
  403f32:	42b5      	cmp	r5, r6
  403f34:	d227      	bcs.n	403f86 <__fputwc+0x96>
  403f36:	f815 e00a 	ldrb.w	lr, [r5, sl]
  403f3a:	68a3      	ldr	r3, [r4, #8]
  403f3c:	3b01      	subs	r3, #1
  403f3e:	2b00      	cmp	r3, #0
  403f40:	60a3      	str	r3, [r4, #8]
  403f42:	daf0      	bge.n	403f26 <__fputwc+0x36>
  403f44:	69a7      	ldr	r7, [r4, #24]
  403f46:	42bb      	cmp	r3, r7
  403f48:	4671      	mov	r1, lr
  403f4a:	4622      	mov	r2, r4
  403f4c:	4640      	mov	r0, r8
  403f4e:	db02      	blt.n	403f56 <__fputwc+0x66>
  403f50:	f1be 0f0a 	cmp.w	lr, #10
  403f54:	d1e7      	bne.n	403f26 <__fputwc+0x36>
  403f56:	f001 fa21 	bl	40539c <__swbuf_r>
  403f5a:	1c43      	adds	r3, r0, #1
  403f5c:	d1e8      	bne.n	403f30 <__fputwc+0x40>
  403f5e:	b002      	add	sp, #8
  403f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f64:	89a3      	ldrh	r3, [r4, #12]
  403f66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403f6a:	81a3      	strh	r3, [r4, #12]
  403f6c:	b002      	add	sp, #8
  403f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f72:	f109 33ff 	add.w	r3, r9, #4294967295
  403f76:	2bfe      	cmp	r3, #254	; 0xfe
  403f78:	d8c4      	bhi.n	403f04 <__fputwc+0x14>
  403f7a:	fa5f fe89 	uxtb.w	lr, r9
  403f7e:	4606      	mov	r6, r0
  403f80:	f88d e004 	strb.w	lr, [sp, #4]
  403f84:	e7cb      	b.n	403f1e <__fputwc+0x2e>
  403f86:	4648      	mov	r0, r9
  403f88:	b002      	add	sp, #8
  403f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f8e:	bf00      	nop

00403f90 <_fputwc_r>:
  403f90:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  403f94:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  403f98:	d10a      	bne.n	403fb0 <_fputwc_r+0x20>
  403f9a:	b410      	push	{r4}
  403f9c:	6e54      	ldr	r4, [r2, #100]	; 0x64
  403f9e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403fa2:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  403fa6:	6654      	str	r4, [r2, #100]	; 0x64
  403fa8:	8193      	strh	r3, [r2, #12]
  403faa:	bc10      	pop	{r4}
  403fac:	f7ff bfa0 	b.w	403ef0 <__fputwc>
  403fb0:	f7ff bf9e 	b.w	403ef0 <__fputwc>

00403fb4 <_malloc_trim_r>:
  403fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403fb6:	4f24      	ldr	r7, [pc, #144]	; (404048 <_malloc_trim_r+0x94>)
  403fb8:	460c      	mov	r4, r1
  403fba:	4606      	mov	r6, r0
  403fbc:	f000 ff6e 	bl	404e9c <__malloc_lock>
  403fc0:	68bb      	ldr	r3, [r7, #8]
  403fc2:	685d      	ldr	r5, [r3, #4]
  403fc4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  403fc8:	310f      	adds	r1, #15
  403fca:	f025 0503 	bic.w	r5, r5, #3
  403fce:	4429      	add	r1, r5
  403fd0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403fd4:	f021 010f 	bic.w	r1, r1, #15
  403fd8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403fdc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403fe0:	db07      	blt.n	403ff2 <_malloc_trim_r+0x3e>
  403fe2:	2100      	movs	r1, #0
  403fe4:	4630      	mov	r0, r6
  403fe6:	f001 f903 	bl	4051f0 <_sbrk_r>
  403fea:	68bb      	ldr	r3, [r7, #8]
  403fec:	442b      	add	r3, r5
  403fee:	4298      	cmp	r0, r3
  403ff0:	d004      	beq.n	403ffc <_malloc_trim_r+0x48>
  403ff2:	4630      	mov	r0, r6
  403ff4:	f000 ff54 	bl	404ea0 <__malloc_unlock>
  403ff8:	2000      	movs	r0, #0
  403ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ffc:	4261      	negs	r1, r4
  403ffe:	4630      	mov	r0, r6
  404000:	f001 f8f6 	bl	4051f0 <_sbrk_r>
  404004:	3001      	adds	r0, #1
  404006:	d00d      	beq.n	404024 <_malloc_trim_r+0x70>
  404008:	4b10      	ldr	r3, [pc, #64]	; (40404c <_malloc_trim_r+0x98>)
  40400a:	68ba      	ldr	r2, [r7, #8]
  40400c:	6819      	ldr	r1, [r3, #0]
  40400e:	1b2d      	subs	r5, r5, r4
  404010:	f045 0501 	orr.w	r5, r5, #1
  404014:	4630      	mov	r0, r6
  404016:	1b09      	subs	r1, r1, r4
  404018:	6055      	str	r5, [r2, #4]
  40401a:	6019      	str	r1, [r3, #0]
  40401c:	f000 ff40 	bl	404ea0 <__malloc_unlock>
  404020:	2001      	movs	r0, #1
  404022:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404024:	2100      	movs	r1, #0
  404026:	4630      	mov	r0, r6
  404028:	f001 f8e2 	bl	4051f0 <_sbrk_r>
  40402c:	68ba      	ldr	r2, [r7, #8]
  40402e:	1a83      	subs	r3, r0, r2
  404030:	2b0f      	cmp	r3, #15
  404032:	ddde      	ble.n	403ff2 <_malloc_trim_r+0x3e>
  404034:	4c06      	ldr	r4, [pc, #24]	; (404050 <_malloc_trim_r+0x9c>)
  404036:	4905      	ldr	r1, [pc, #20]	; (40404c <_malloc_trim_r+0x98>)
  404038:	6824      	ldr	r4, [r4, #0]
  40403a:	f043 0301 	orr.w	r3, r3, #1
  40403e:	1b00      	subs	r0, r0, r4
  404040:	6053      	str	r3, [r2, #4]
  404042:	6008      	str	r0, [r1, #0]
  404044:	e7d5      	b.n	403ff2 <_malloc_trim_r+0x3e>
  404046:	bf00      	nop
  404048:	204005ac 	.word	0x204005ac
  40404c:	20400a54 	.word	0x20400a54
  404050:	204009b4 	.word	0x204009b4

00404054 <_free_r>:
  404054:	2900      	cmp	r1, #0
  404056:	d044      	beq.n	4040e2 <_free_r+0x8e>
  404058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40405c:	460d      	mov	r5, r1
  40405e:	4680      	mov	r8, r0
  404060:	f000 ff1c 	bl	404e9c <__malloc_lock>
  404064:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404068:	4969      	ldr	r1, [pc, #420]	; (404210 <_free_r+0x1bc>)
  40406a:	f027 0301 	bic.w	r3, r7, #1
  40406e:	f1a5 0408 	sub.w	r4, r5, #8
  404072:	18e2      	adds	r2, r4, r3
  404074:	688e      	ldr	r6, [r1, #8]
  404076:	6850      	ldr	r0, [r2, #4]
  404078:	42b2      	cmp	r2, r6
  40407a:	f020 0003 	bic.w	r0, r0, #3
  40407e:	d05e      	beq.n	40413e <_free_r+0xea>
  404080:	07fe      	lsls	r6, r7, #31
  404082:	6050      	str	r0, [r2, #4]
  404084:	d40b      	bmi.n	40409e <_free_r+0x4a>
  404086:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40408a:	1be4      	subs	r4, r4, r7
  40408c:	f101 0e08 	add.w	lr, r1, #8
  404090:	68a5      	ldr	r5, [r4, #8]
  404092:	4575      	cmp	r5, lr
  404094:	443b      	add	r3, r7
  404096:	d06d      	beq.n	404174 <_free_r+0x120>
  404098:	68e7      	ldr	r7, [r4, #12]
  40409a:	60ef      	str	r7, [r5, #12]
  40409c:	60bd      	str	r5, [r7, #8]
  40409e:	1815      	adds	r5, r2, r0
  4040a0:	686d      	ldr	r5, [r5, #4]
  4040a2:	07ed      	lsls	r5, r5, #31
  4040a4:	d53e      	bpl.n	404124 <_free_r+0xd0>
  4040a6:	f043 0201 	orr.w	r2, r3, #1
  4040aa:	6062      	str	r2, [r4, #4]
  4040ac:	50e3      	str	r3, [r4, r3]
  4040ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4040b2:	d217      	bcs.n	4040e4 <_free_r+0x90>
  4040b4:	08db      	lsrs	r3, r3, #3
  4040b6:	1c58      	adds	r0, r3, #1
  4040b8:	109a      	asrs	r2, r3, #2
  4040ba:	684d      	ldr	r5, [r1, #4]
  4040bc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4040c0:	60a7      	str	r7, [r4, #8]
  4040c2:	2301      	movs	r3, #1
  4040c4:	4093      	lsls	r3, r2
  4040c6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4040ca:	432b      	orrs	r3, r5
  4040cc:	3a08      	subs	r2, #8
  4040ce:	60e2      	str	r2, [r4, #12]
  4040d0:	604b      	str	r3, [r1, #4]
  4040d2:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4040d6:	60fc      	str	r4, [r7, #12]
  4040d8:	4640      	mov	r0, r8
  4040da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4040de:	f000 bedf 	b.w	404ea0 <__malloc_unlock>
  4040e2:	4770      	bx	lr
  4040e4:	0a5a      	lsrs	r2, r3, #9
  4040e6:	2a04      	cmp	r2, #4
  4040e8:	d852      	bhi.n	404190 <_free_r+0x13c>
  4040ea:	099a      	lsrs	r2, r3, #6
  4040ec:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4040f0:	00ff      	lsls	r7, r7, #3
  4040f2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4040f6:	19c8      	adds	r0, r1, r7
  4040f8:	59ca      	ldr	r2, [r1, r7]
  4040fa:	3808      	subs	r0, #8
  4040fc:	4290      	cmp	r0, r2
  4040fe:	d04f      	beq.n	4041a0 <_free_r+0x14c>
  404100:	6851      	ldr	r1, [r2, #4]
  404102:	f021 0103 	bic.w	r1, r1, #3
  404106:	428b      	cmp	r3, r1
  404108:	d232      	bcs.n	404170 <_free_r+0x11c>
  40410a:	6892      	ldr	r2, [r2, #8]
  40410c:	4290      	cmp	r0, r2
  40410e:	d1f7      	bne.n	404100 <_free_r+0xac>
  404110:	68c3      	ldr	r3, [r0, #12]
  404112:	60a0      	str	r0, [r4, #8]
  404114:	60e3      	str	r3, [r4, #12]
  404116:	609c      	str	r4, [r3, #8]
  404118:	60c4      	str	r4, [r0, #12]
  40411a:	4640      	mov	r0, r8
  40411c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404120:	f000 bebe 	b.w	404ea0 <__malloc_unlock>
  404124:	6895      	ldr	r5, [r2, #8]
  404126:	4f3b      	ldr	r7, [pc, #236]	; (404214 <_free_r+0x1c0>)
  404128:	42bd      	cmp	r5, r7
  40412a:	4403      	add	r3, r0
  40412c:	d040      	beq.n	4041b0 <_free_r+0x15c>
  40412e:	68d0      	ldr	r0, [r2, #12]
  404130:	60e8      	str	r0, [r5, #12]
  404132:	f043 0201 	orr.w	r2, r3, #1
  404136:	6085      	str	r5, [r0, #8]
  404138:	6062      	str	r2, [r4, #4]
  40413a:	50e3      	str	r3, [r4, r3]
  40413c:	e7b7      	b.n	4040ae <_free_r+0x5a>
  40413e:	07ff      	lsls	r7, r7, #31
  404140:	4403      	add	r3, r0
  404142:	d407      	bmi.n	404154 <_free_r+0x100>
  404144:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404148:	1aa4      	subs	r4, r4, r2
  40414a:	4413      	add	r3, r2
  40414c:	68a0      	ldr	r0, [r4, #8]
  40414e:	68e2      	ldr	r2, [r4, #12]
  404150:	60c2      	str	r2, [r0, #12]
  404152:	6090      	str	r0, [r2, #8]
  404154:	4a30      	ldr	r2, [pc, #192]	; (404218 <_free_r+0x1c4>)
  404156:	6812      	ldr	r2, [r2, #0]
  404158:	f043 0001 	orr.w	r0, r3, #1
  40415c:	4293      	cmp	r3, r2
  40415e:	6060      	str	r0, [r4, #4]
  404160:	608c      	str	r4, [r1, #8]
  404162:	d3b9      	bcc.n	4040d8 <_free_r+0x84>
  404164:	4b2d      	ldr	r3, [pc, #180]	; (40421c <_free_r+0x1c8>)
  404166:	4640      	mov	r0, r8
  404168:	6819      	ldr	r1, [r3, #0]
  40416a:	f7ff ff23 	bl	403fb4 <_malloc_trim_r>
  40416e:	e7b3      	b.n	4040d8 <_free_r+0x84>
  404170:	4610      	mov	r0, r2
  404172:	e7cd      	b.n	404110 <_free_r+0xbc>
  404174:	1811      	adds	r1, r2, r0
  404176:	6849      	ldr	r1, [r1, #4]
  404178:	07c9      	lsls	r1, r1, #31
  40417a:	d444      	bmi.n	404206 <_free_r+0x1b2>
  40417c:	6891      	ldr	r1, [r2, #8]
  40417e:	68d2      	ldr	r2, [r2, #12]
  404180:	60ca      	str	r2, [r1, #12]
  404182:	4403      	add	r3, r0
  404184:	f043 0001 	orr.w	r0, r3, #1
  404188:	6091      	str	r1, [r2, #8]
  40418a:	6060      	str	r0, [r4, #4]
  40418c:	50e3      	str	r3, [r4, r3]
  40418e:	e7a3      	b.n	4040d8 <_free_r+0x84>
  404190:	2a14      	cmp	r2, #20
  404192:	d816      	bhi.n	4041c2 <_free_r+0x16e>
  404194:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404198:	00ff      	lsls	r7, r7, #3
  40419a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40419e:	e7aa      	b.n	4040f6 <_free_r+0xa2>
  4041a0:	10aa      	asrs	r2, r5, #2
  4041a2:	2301      	movs	r3, #1
  4041a4:	684d      	ldr	r5, [r1, #4]
  4041a6:	4093      	lsls	r3, r2
  4041a8:	432b      	orrs	r3, r5
  4041aa:	604b      	str	r3, [r1, #4]
  4041ac:	4603      	mov	r3, r0
  4041ae:	e7b0      	b.n	404112 <_free_r+0xbe>
  4041b0:	f043 0201 	orr.w	r2, r3, #1
  4041b4:	614c      	str	r4, [r1, #20]
  4041b6:	610c      	str	r4, [r1, #16]
  4041b8:	60e5      	str	r5, [r4, #12]
  4041ba:	60a5      	str	r5, [r4, #8]
  4041bc:	6062      	str	r2, [r4, #4]
  4041be:	50e3      	str	r3, [r4, r3]
  4041c0:	e78a      	b.n	4040d8 <_free_r+0x84>
  4041c2:	2a54      	cmp	r2, #84	; 0x54
  4041c4:	d806      	bhi.n	4041d4 <_free_r+0x180>
  4041c6:	0b1a      	lsrs	r2, r3, #12
  4041c8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4041cc:	00ff      	lsls	r7, r7, #3
  4041ce:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4041d2:	e790      	b.n	4040f6 <_free_r+0xa2>
  4041d4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4041d8:	d806      	bhi.n	4041e8 <_free_r+0x194>
  4041da:	0bda      	lsrs	r2, r3, #15
  4041dc:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4041e0:	00ff      	lsls	r7, r7, #3
  4041e2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4041e6:	e786      	b.n	4040f6 <_free_r+0xa2>
  4041e8:	f240 5054 	movw	r0, #1364	; 0x554
  4041ec:	4282      	cmp	r2, r0
  4041ee:	d806      	bhi.n	4041fe <_free_r+0x1aa>
  4041f0:	0c9a      	lsrs	r2, r3, #18
  4041f2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4041f6:	00ff      	lsls	r7, r7, #3
  4041f8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4041fc:	e77b      	b.n	4040f6 <_free_r+0xa2>
  4041fe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404202:	257e      	movs	r5, #126	; 0x7e
  404204:	e777      	b.n	4040f6 <_free_r+0xa2>
  404206:	f043 0101 	orr.w	r1, r3, #1
  40420a:	6061      	str	r1, [r4, #4]
  40420c:	6013      	str	r3, [r2, #0]
  40420e:	e763      	b.n	4040d8 <_free_r+0x84>
  404210:	204005ac 	.word	0x204005ac
  404214:	204005b4 	.word	0x204005b4
  404218:	204009b8 	.word	0x204009b8
  40421c:	20400a84 	.word	0x20400a84

00404220 <__sfvwrite_r>:
  404220:	6893      	ldr	r3, [r2, #8]
  404222:	2b00      	cmp	r3, #0
  404224:	d073      	beq.n	40430e <__sfvwrite_r+0xee>
  404226:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40422a:	898b      	ldrh	r3, [r1, #12]
  40422c:	b083      	sub	sp, #12
  40422e:	460c      	mov	r4, r1
  404230:	0719      	lsls	r1, r3, #28
  404232:	9000      	str	r0, [sp, #0]
  404234:	4616      	mov	r6, r2
  404236:	d526      	bpl.n	404286 <__sfvwrite_r+0x66>
  404238:	6922      	ldr	r2, [r4, #16]
  40423a:	b322      	cbz	r2, 404286 <__sfvwrite_r+0x66>
  40423c:	f013 0002 	ands.w	r0, r3, #2
  404240:	6835      	ldr	r5, [r6, #0]
  404242:	d02c      	beq.n	40429e <__sfvwrite_r+0x7e>
  404244:	f04f 0900 	mov.w	r9, #0
  404248:	4fb0      	ldr	r7, [pc, #704]	; (40450c <__sfvwrite_r+0x2ec>)
  40424a:	46c8      	mov	r8, r9
  40424c:	46b2      	mov	sl, r6
  40424e:	45b8      	cmp	r8, r7
  404250:	4643      	mov	r3, r8
  404252:	464a      	mov	r2, r9
  404254:	bf28      	it	cs
  404256:	463b      	movcs	r3, r7
  404258:	9800      	ldr	r0, [sp, #0]
  40425a:	f1b8 0f00 	cmp.w	r8, #0
  40425e:	d050      	beq.n	404302 <__sfvwrite_r+0xe2>
  404260:	69e1      	ldr	r1, [r4, #28]
  404262:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404264:	47b0      	blx	r6
  404266:	2800      	cmp	r0, #0
  404268:	dd58      	ble.n	40431c <__sfvwrite_r+0xfc>
  40426a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40426e:	1a1b      	subs	r3, r3, r0
  404270:	4481      	add	r9, r0
  404272:	eba8 0800 	sub.w	r8, r8, r0
  404276:	f8ca 3008 	str.w	r3, [sl, #8]
  40427a:	2b00      	cmp	r3, #0
  40427c:	d1e7      	bne.n	40424e <__sfvwrite_r+0x2e>
  40427e:	2000      	movs	r0, #0
  404280:	b003      	add	sp, #12
  404282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404286:	4621      	mov	r1, r4
  404288:	9800      	ldr	r0, [sp, #0]
  40428a:	f7ff fc65 	bl	403b58 <__swsetup_r>
  40428e:	2800      	cmp	r0, #0
  404290:	f040 8133 	bne.w	4044fa <__sfvwrite_r+0x2da>
  404294:	89a3      	ldrh	r3, [r4, #12]
  404296:	6835      	ldr	r5, [r6, #0]
  404298:	f013 0002 	ands.w	r0, r3, #2
  40429c:	d1d2      	bne.n	404244 <__sfvwrite_r+0x24>
  40429e:	f013 0901 	ands.w	r9, r3, #1
  4042a2:	d145      	bne.n	404330 <__sfvwrite_r+0x110>
  4042a4:	464f      	mov	r7, r9
  4042a6:	9601      	str	r6, [sp, #4]
  4042a8:	b337      	cbz	r7, 4042f8 <__sfvwrite_r+0xd8>
  4042aa:	059a      	lsls	r2, r3, #22
  4042ac:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4042b0:	f140 8083 	bpl.w	4043ba <__sfvwrite_r+0x19a>
  4042b4:	4547      	cmp	r7, r8
  4042b6:	46c3      	mov	fp, r8
  4042b8:	f0c0 80ab 	bcc.w	404412 <__sfvwrite_r+0x1f2>
  4042bc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4042c0:	f040 80ac 	bne.w	40441c <__sfvwrite_r+0x1fc>
  4042c4:	6820      	ldr	r0, [r4, #0]
  4042c6:	46ba      	mov	sl, r7
  4042c8:	465a      	mov	r2, fp
  4042ca:	4649      	mov	r1, r9
  4042cc:	f000 fd82 	bl	404dd4 <memmove>
  4042d0:	68a2      	ldr	r2, [r4, #8]
  4042d2:	6823      	ldr	r3, [r4, #0]
  4042d4:	eba2 0208 	sub.w	r2, r2, r8
  4042d8:	445b      	add	r3, fp
  4042da:	60a2      	str	r2, [r4, #8]
  4042dc:	6023      	str	r3, [r4, #0]
  4042de:	9a01      	ldr	r2, [sp, #4]
  4042e0:	6893      	ldr	r3, [r2, #8]
  4042e2:	eba3 030a 	sub.w	r3, r3, sl
  4042e6:	44d1      	add	r9, sl
  4042e8:	eba7 070a 	sub.w	r7, r7, sl
  4042ec:	6093      	str	r3, [r2, #8]
  4042ee:	2b00      	cmp	r3, #0
  4042f0:	d0c5      	beq.n	40427e <__sfvwrite_r+0x5e>
  4042f2:	89a3      	ldrh	r3, [r4, #12]
  4042f4:	2f00      	cmp	r7, #0
  4042f6:	d1d8      	bne.n	4042aa <__sfvwrite_r+0x8a>
  4042f8:	f8d5 9000 	ldr.w	r9, [r5]
  4042fc:	686f      	ldr	r7, [r5, #4]
  4042fe:	3508      	adds	r5, #8
  404300:	e7d2      	b.n	4042a8 <__sfvwrite_r+0x88>
  404302:	f8d5 9000 	ldr.w	r9, [r5]
  404306:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40430a:	3508      	adds	r5, #8
  40430c:	e79f      	b.n	40424e <__sfvwrite_r+0x2e>
  40430e:	2000      	movs	r0, #0
  404310:	4770      	bx	lr
  404312:	4621      	mov	r1, r4
  404314:	9800      	ldr	r0, [sp, #0]
  404316:	f7ff fd33 	bl	403d80 <_fflush_r>
  40431a:	b370      	cbz	r0, 40437a <__sfvwrite_r+0x15a>
  40431c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404320:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404324:	f04f 30ff 	mov.w	r0, #4294967295
  404328:	81a3      	strh	r3, [r4, #12]
  40432a:	b003      	add	sp, #12
  40432c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404330:	4681      	mov	r9, r0
  404332:	4633      	mov	r3, r6
  404334:	464e      	mov	r6, r9
  404336:	46a8      	mov	r8, r5
  404338:	469a      	mov	sl, r3
  40433a:	464d      	mov	r5, r9
  40433c:	b34e      	cbz	r6, 404392 <__sfvwrite_r+0x172>
  40433e:	b380      	cbz	r0, 4043a2 <__sfvwrite_r+0x182>
  404340:	6820      	ldr	r0, [r4, #0]
  404342:	6923      	ldr	r3, [r4, #16]
  404344:	6962      	ldr	r2, [r4, #20]
  404346:	45b1      	cmp	r9, r6
  404348:	46cb      	mov	fp, r9
  40434a:	bf28      	it	cs
  40434c:	46b3      	movcs	fp, r6
  40434e:	4298      	cmp	r0, r3
  404350:	465f      	mov	r7, fp
  404352:	d904      	bls.n	40435e <__sfvwrite_r+0x13e>
  404354:	68a3      	ldr	r3, [r4, #8]
  404356:	4413      	add	r3, r2
  404358:	459b      	cmp	fp, r3
  40435a:	f300 80a6 	bgt.w	4044aa <__sfvwrite_r+0x28a>
  40435e:	4593      	cmp	fp, r2
  404360:	db4b      	blt.n	4043fa <__sfvwrite_r+0x1da>
  404362:	4613      	mov	r3, r2
  404364:	6a67      	ldr	r7, [r4, #36]	; 0x24
  404366:	69e1      	ldr	r1, [r4, #28]
  404368:	9800      	ldr	r0, [sp, #0]
  40436a:	462a      	mov	r2, r5
  40436c:	47b8      	blx	r7
  40436e:	1e07      	subs	r7, r0, #0
  404370:	ddd4      	ble.n	40431c <__sfvwrite_r+0xfc>
  404372:	ebb9 0907 	subs.w	r9, r9, r7
  404376:	d0cc      	beq.n	404312 <__sfvwrite_r+0xf2>
  404378:	2001      	movs	r0, #1
  40437a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40437e:	1bdb      	subs	r3, r3, r7
  404380:	443d      	add	r5, r7
  404382:	1bf6      	subs	r6, r6, r7
  404384:	f8ca 3008 	str.w	r3, [sl, #8]
  404388:	2b00      	cmp	r3, #0
  40438a:	f43f af78 	beq.w	40427e <__sfvwrite_r+0x5e>
  40438e:	2e00      	cmp	r6, #0
  404390:	d1d5      	bne.n	40433e <__sfvwrite_r+0x11e>
  404392:	f108 0308 	add.w	r3, r8, #8
  404396:	e913 0060 	ldmdb	r3, {r5, r6}
  40439a:	4698      	mov	r8, r3
  40439c:	3308      	adds	r3, #8
  40439e:	2e00      	cmp	r6, #0
  4043a0:	d0f9      	beq.n	404396 <__sfvwrite_r+0x176>
  4043a2:	4632      	mov	r2, r6
  4043a4:	210a      	movs	r1, #10
  4043a6:	4628      	mov	r0, r5
  4043a8:	f000 fc2a 	bl	404c00 <memchr>
  4043ac:	2800      	cmp	r0, #0
  4043ae:	f000 80a1 	beq.w	4044f4 <__sfvwrite_r+0x2d4>
  4043b2:	3001      	adds	r0, #1
  4043b4:	eba0 0905 	sub.w	r9, r0, r5
  4043b8:	e7c2      	b.n	404340 <__sfvwrite_r+0x120>
  4043ba:	6820      	ldr	r0, [r4, #0]
  4043bc:	6923      	ldr	r3, [r4, #16]
  4043be:	4298      	cmp	r0, r3
  4043c0:	d802      	bhi.n	4043c8 <__sfvwrite_r+0x1a8>
  4043c2:	6963      	ldr	r3, [r4, #20]
  4043c4:	429f      	cmp	r7, r3
  4043c6:	d25d      	bcs.n	404484 <__sfvwrite_r+0x264>
  4043c8:	45b8      	cmp	r8, r7
  4043ca:	bf28      	it	cs
  4043cc:	46b8      	movcs	r8, r7
  4043ce:	4642      	mov	r2, r8
  4043d0:	4649      	mov	r1, r9
  4043d2:	f000 fcff 	bl	404dd4 <memmove>
  4043d6:	68a3      	ldr	r3, [r4, #8]
  4043d8:	6822      	ldr	r2, [r4, #0]
  4043da:	eba3 0308 	sub.w	r3, r3, r8
  4043de:	4442      	add	r2, r8
  4043e0:	60a3      	str	r3, [r4, #8]
  4043e2:	6022      	str	r2, [r4, #0]
  4043e4:	b10b      	cbz	r3, 4043ea <__sfvwrite_r+0x1ca>
  4043e6:	46c2      	mov	sl, r8
  4043e8:	e779      	b.n	4042de <__sfvwrite_r+0xbe>
  4043ea:	4621      	mov	r1, r4
  4043ec:	9800      	ldr	r0, [sp, #0]
  4043ee:	f7ff fcc7 	bl	403d80 <_fflush_r>
  4043f2:	2800      	cmp	r0, #0
  4043f4:	d192      	bne.n	40431c <__sfvwrite_r+0xfc>
  4043f6:	46c2      	mov	sl, r8
  4043f8:	e771      	b.n	4042de <__sfvwrite_r+0xbe>
  4043fa:	465a      	mov	r2, fp
  4043fc:	4629      	mov	r1, r5
  4043fe:	f000 fce9 	bl	404dd4 <memmove>
  404402:	68a2      	ldr	r2, [r4, #8]
  404404:	6823      	ldr	r3, [r4, #0]
  404406:	eba2 020b 	sub.w	r2, r2, fp
  40440a:	445b      	add	r3, fp
  40440c:	60a2      	str	r2, [r4, #8]
  40440e:	6023      	str	r3, [r4, #0]
  404410:	e7af      	b.n	404372 <__sfvwrite_r+0x152>
  404412:	6820      	ldr	r0, [r4, #0]
  404414:	46b8      	mov	r8, r7
  404416:	46ba      	mov	sl, r7
  404418:	46bb      	mov	fp, r7
  40441a:	e755      	b.n	4042c8 <__sfvwrite_r+0xa8>
  40441c:	6962      	ldr	r2, [r4, #20]
  40441e:	6820      	ldr	r0, [r4, #0]
  404420:	6921      	ldr	r1, [r4, #16]
  404422:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  404426:	eba0 0a01 	sub.w	sl, r0, r1
  40442a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40442e:	f10a 0001 	add.w	r0, sl, #1
  404432:	ea4f 0868 	mov.w	r8, r8, asr #1
  404436:	4438      	add	r0, r7
  404438:	4540      	cmp	r0, r8
  40443a:	4642      	mov	r2, r8
  40443c:	bf84      	itt	hi
  40443e:	4680      	movhi	r8, r0
  404440:	4642      	movhi	r2, r8
  404442:	055b      	lsls	r3, r3, #21
  404444:	d544      	bpl.n	4044d0 <__sfvwrite_r+0x2b0>
  404446:	4611      	mov	r1, r2
  404448:	9800      	ldr	r0, [sp, #0]
  40444a:	f000 f913 	bl	404674 <_malloc_r>
  40444e:	4683      	mov	fp, r0
  404450:	2800      	cmp	r0, #0
  404452:	d055      	beq.n	404500 <__sfvwrite_r+0x2e0>
  404454:	4652      	mov	r2, sl
  404456:	6921      	ldr	r1, [r4, #16]
  404458:	f000 fc22 	bl	404ca0 <memcpy>
  40445c:	89a3      	ldrh	r3, [r4, #12]
  40445e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  404462:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404466:	81a3      	strh	r3, [r4, #12]
  404468:	eb0b 000a 	add.w	r0, fp, sl
  40446c:	eba8 030a 	sub.w	r3, r8, sl
  404470:	f8c4 b010 	str.w	fp, [r4, #16]
  404474:	f8c4 8014 	str.w	r8, [r4, #20]
  404478:	6020      	str	r0, [r4, #0]
  40447a:	60a3      	str	r3, [r4, #8]
  40447c:	46b8      	mov	r8, r7
  40447e:	46ba      	mov	sl, r7
  404480:	46bb      	mov	fp, r7
  404482:	e721      	b.n	4042c8 <__sfvwrite_r+0xa8>
  404484:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  404488:	42b9      	cmp	r1, r7
  40448a:	bf28      	it	cs
  40448c:	4639      	movcs	r1, r7
  40448e:	464a      	mov	r2, r9
  404490:	fb91 f1f3 	sdiv	r1, r1, r3
  404494:	9800      	ldr	r0, [sp, #0]
  404496:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404498:	fb03 f301 	mul.w	r3, r3, r1
  40449c:	69e1      	ldr	r1, [r4, #28]
  40449e:	47b0      	blx	r6
  4044a0:	f1b0 0a00 	subs.w	sl, r0, #0
  4044a4:	f73f af1b 	bgt.w	4042de <__sfvwrite_r+0xbe>
  4044a8:	e738      	b.n	40431c <__sfvwrite_r+0xfc>
  4044aa:	461a      	mov	r2, r3
  4044ac:	4629      	mov	r1, r5
  4044ae:	9301      	str	r3, [sp, #4]
  4044b0:	f000 fc90 	bl	404dd4 <memmove>
  4044b4:	6822      	ldr	r2, [r4, #0]
  4044b6:	9b01      	ldr	r3, [sp, #4]
  4044b8:	9800      	ldr	r0, [sp, #0]
  4044ba:	441a      	add	r2, r3
  4044bc:	6022      	str	r2, [r4, #0]
  4044be:	4621      	mov	r1, r4
  4044c0:	f7ff fc5e 	bl	403d80 <_fflush_r>
  4044c4:	9b01      	ldr	r3, [sp, #4]
  4044c6:	2800      	cmp	r0, #0
  4044c8:	f47f af28 	bne.w	40431c <__sfvwrite_r+0xfc>
  4044cc:	461f      	mov	r7, r3
  4044ce:	e750      	b.n	404372 <__sfvwrite_r+0x152>
  4044d0:	9800      	ldr	r0, [sp, #0]
  4044d2:	f000 fce7 	bl	404ea4 <_realloc_r>
  4044d6:	4683      	mov	fp, r0
  4044d8:	2800      	cmp	r0, #0
  4044da:	d1c5      	bne.n	404468 <__sfvwrite_r+0x248>
  4044dc:	9d00      	ldr	r5, [sp, #0]
  4044de:	6921      	ldr	r1, [r4, #16]
  4044e0:	4628      	mov	r0, r5
  4044e2:	f7ff fdb7 	bl	404054 <_free_r>
  4044e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4044ea:	220c      	movs	r2, #12
  4044ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4044f0:	602a      	str	r2, [r5, #0]
  4044f2:	e715      	b.n	404320 <__sfvwrite_r+0x100>
  4044f4:	f106 0901 	add.w	r9, r6, #1
  4044f8:	e722      	b.n	404340 <__sfvwrite_r+0x120>
  4044fa:	f04f 30ff 	mov.w	r0, #4294967295
  4044fe:	e6bf      	b.n	404280 <__sfvwrite_r+0x60>
  404500:	9a00      	ldr	r2, [sp, #0]
  404502:	230c      	movs	r3, #12
  404504:	6013      	str	r3, [r2, #0]
  404506:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40450a:	e709      	b.n	404320 <__sfvwrite_r+0x100>
  40450c:	7ffffc00 	.word	0x7ffffc00

00404510 <_fwalk_reent>:
  404510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404514:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404518:	d01f      	beq.n	40455a <_fwalk_reent+0x4a>
  40451a:	4688      	mov	r8, r1
  40451c:	4606      	mov	r6, r0
  40451e:	f04f 0900 	mov.w	r9, #0
  404522:	687d      	ldr	r5, [r7, #4]
  404524:	68bc      	ldr	r4, [r7, #8]
  404526:	3d01      	subs	r5, #1
  404528:	d411      	bmi.n	40454e <_fwalk_reent+0x3e>
  40452a:	89a3      	ldrh	r3, [r4, #12]
  40452c:	2b01      	cmp	r3, #1
  40452e:	f105 35ff 	add.w	r5, r5, #4294967295
  404532:	d908      	bls.n	404546 <_fwalk_reent+0x36>
  404534:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404538:	3301      	adds	r3, #1
  40453a:	4621      	mov	r1, r4
  40453c:	4630      	mov	r0, r6
  40453e:	d002      	beq.n	404546 <_fwalk_reent+0x36>
  404540:	47c0      	blx	r8
  404542:	ea49 0900 	orr.w	r9, r9, r0
  404546:	1c6b      	adds	r3, r5, #1
  404548:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40454c:	d1ed      	bne.n	40452a <_fwalk_reent+0x1a>
  40454e:	683f      	ldr	r7, [r7, #0]
  404550:	2f00      	cmp	r7, #0
  404552:	d1e6      	bne.n	404522 <_fwalk_reent+0x12>
  404554:	4648      	mov	r0, r9
  404556:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40455a:	46b9      	mov	r9, r7
  40455c:	4648      	mov	r0, r9
  40455e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404562:	bf00      	nop

00404564 <__locale_mb_cur_max>:
  404564:	4b04      	ldr	r3, [pc, #16]	; (404578 <__locale_mb_cur_max+0x14>)
  404566:	4a05      	ldr	r2, [pc, #20]	; (40457c <__locale_mb_cur_max+0x18>)
  404568:	681b      	ldr	r3, [r3, #0]
  40456a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40456c:	2b00      	cmp	r3, #0
  40456e:	bf08      	it	eq
  404570:	4613      	moveq	r3, r2
  404572:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  404576:	4770      	bx	lr
  404578:	20400010 	.word	0x20400010
  40457c:	20400440 	.word	0x20400440

00404580 <__swhatbuf_r>:
  404580:	b570      	push	{r4, r5, r6, lr}
  404582:	460c      	mov	r4, r1
  404584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404588:	2900      	cmp	r1, #0
  40458a:	b090      	sub	sp, #64	; 0x40
  40458c:	4615      	mov	r5, r2
  40458e:	461e      	mov	r6, r3
  404590:	db14      	blt.n	4045bc <__swhatbuf_r+0x3c>
  404592:	aa01      	add	r2, sp, #4
  404594:	f001 f84c 	bl	405630 <_fstat_r>
  404598:	2800      	cmp	r0, #0
  40459a:	db0f      	blt.n	4045bc <__swhatbuf_r+0x3c>
  40459c:	9a02      	ldr	r2, [sp, #8]
  40459e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4045a2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4045a6:	fab2 f282 	clz	r2, r2
  4045aa:	0952      	lsrs	r2, r2, #5
  4045ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4045b0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4045b4:	6032      	str	r2, [r6, #0]
  4045b6:	602b      	str	r3, [r5, #0]
  4045b8:	b010      	add	sp, #64	; 0x40
  4045ba:	bd70      	pop	{r4, r5, r6, pc}
  4045bc:	89a2      	ldrh	r2, [r4, #12]
  4045be:	2300      	movs	r3, #0
  4045c0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4045c4:	6033      	str	r3, [r6, #0]
  4045c6:	d004      	beq.n	4045d2 <__swhatbuf_r+0x52>
  4045c8:	2240      	movs	r2, #64	; 0x40
  4045ca:	4618      	mov	r0, r3
  4045cc:	602a      	str	r2, [r5, #0]
  4045ce:	b010      	add	sp, #64	; 0x40
  4045d0:	bd70      	pop	{r4, r5, r6, pc}
  4045d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4045d6:	602b      	str	r3, [r5, #0]
  4045d8:	b010      	add	sp, #64	; 0x40
  4045da:	bd70      	pop	{r4, r5, r6, pc}

004045dc <__smakebuf_r>:
  4045dc:	898a      	ldrh	r2, [r1, #12]
  4045de:	0792      	lsls	r2, r2, #30
  4045e0:	460b      	mov	r3, r1
  4045e2:	d506      	bpl.n	4045f2 <__smakebuf_r+0x16>
  4045e4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4045e8:	2101      	movs	r1, #1
  4045ea:	601a      	str	r2, [r3, #0]
  4045ec:	611a      	str	r2, [r3, #16]
  4045ee:	6159      	str	r1, [r3, #20]
  4045f0:	4770      	bx	lr
  4045f2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4045f4:	b083      	sub	sp, #12
  4045f6:	ab01      	add	r3, sp, #4
  4045f8:	466a      	mov	r2, sp
  4045fa:	460c      	mov	r4, r1
  4045fc:	4605      	mov	r5, r0
  4045fe:	f7ff ffbf 	bl	404580 <__swhatbuf_r>
  404602:	9900      	ldr	r1, [sp, #0]
  404604:	4606      	mov	r6, r0
  404606:	4628      	mov	r0, r5
  404608:	f000 f834 	bl	404674 <_malloc_r>
  40460c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404610:	b1d0      	cbz	r0, 404648 <__smakebuf_r+0x6c>
  404612:	9a01      	ldr	r2, [sp, #4]
  404614:	4f12      	ldr	r7, [pc, #72]	; (404660 <__smakebuf_r+0x84>)
  404616:	9900      	ldr	r1, [sp, #0]
  404618:	63ef      	str	r7, [r5, #60]	; 0x3c
  40461a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40461e:	81a3      	strh	r3, [r4, #12]
  404620:	6020      	str	r0, [r4, #0]
  404622:	6120      	str	r0, [r4, #16]
  404624:	6161      	str	r1, [r4, #20]
  404626:	b91a      	cbnz	r2, 404630 <__smakebuf_r+0x54>
  404628:	4333      	orrs	r3, r6
  40462a:	81a3      	strh	r3, [r4, #12]
  40462c:	b003      	add	sp, #12
  40462e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404630:	4628      	mov	r0, r5
  404632:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404636:	f001 f80f 	bl	405658 <_isatty_r>
  40463a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40463e:	2800      	cmp	r0, #0
  404640:	d0f2      	beq.n	404628 <__smakebuf_r+0x4c>
  404642:	f043 0301 	orr.w	r3, r3, #1
  404646:	e7ef      	b.n	404628 <__smakebuf_r+0x4c>
  404648:	059a      	lsls	r2, r3, #22
  40464a:	d4ef      	bmi.n	40462c <__smakebuf_r+0x50>
  40464c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404650:	f043 0302 	orr.w	r3, r3, #2
  404654:	2101      	movs	r1, #1
  404656:	81a3      	strh	r3, [r4, #12]
  404658:	6022      	str	r2, [r4, #0]
  40465a:	6122      	str	r2, [r4, #16]
  40465c:	6161      	str	r1, [r4, #20]
  40465e:	e7e5      	b.n	40462c <__smakebuf_r+0x50>
  404660:	00403dad 	.word	0x00403dad

00404664 <malloc>:
  404664:	4b02      	ldr	r3, [pc, #8]	; (404670 <malloc+0xc>)
  404666:	4601      	mov	r1, r0
  404668:	6818      	ldr	r0, [r3, #0]
  40466a:	f000 b803 	b.w	404674 <_malloc_r>
  40466e:	bf00      	nop
  404670:	20400010 	.word	0x20400010

00404674 <_malloc_r>:
  404674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404678:	f101 060b 	add.w	r6, r1, #11
  40467c:	2e16      	cmp	r6, #22
  40467e:	b083      	sub	sp, #12
  404680:	4605      	mov	r5, r0
  404682:	f240 809e 	bls.w	4047c2 <_malloc_r+0x14e>
  404686:	f036 0607 	bics.w	r6, r6, #7
  40468a:	f100 80bd 	bmi.w	404808 <_malloc_r+0x194>
  40468e:	42b1      	cmp	r1, r6
  404690:	f200 80ba 	bhi.w	404808 <_malloc_r+0x194>
  404694:	f000 fc02 	bl	404e9c <__malloc_lock>
  404698:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40469c:	f0c0 8293 	bcc.w	404bc6 <_malloc_r+0x552>
  4046a0:	0a73      	lsrs	r3, r6, #9
  4046a2:	f000 80b8 	beq.w	404816 <_malloc_r+0x1a2>
  4046a6:	2b04      	cmp	r3, #4
  4046a8:	f200 8179 	bhi.w	40499e <_malloc_r+0x32a>
  4046ac:	09b3      	lsrs	r3, r6, #6
  4046ae:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4046b2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4046b6:	00c3      	lsls	r3, r0, #3
  4046b8:	4fbf      	ldr	r7, [pc, #764]	; (4049b8 <_malloc_r+0x344>)
  4046ba:	443b      	add	r3, r7
  4046bc:	f1a3 0108 	sub.w	r1, r3, #8
  4046c0:	685c      	ldr	r4, [r3, #4]
  4046c2:	42a1      	cmp	r1, r4
  4046c4:	d106      	bne.n	4046d4 <_malloc_r+0x60>
  4046c6:	e00c      	b.n	4046e2 <_malloc_r+0x6e>
  4046c8:	2a00      	cmp	r2, #0
  4046ca:	f280 80aa 	bge.w	404822 <_malloc_r+0x1ae>
  4046ce:	68e4      	ldr	r4, [r4, #12]
  4046d0:	42a1      	cmp	r1, r4
  4046d2:	d006      	beq.n	4046e2 <_malloc_r+0x6e>
  4046d4:	6863      	ldr	r3, [r4, #4]
  4046d6:	f023 0303 	bic.w	r3, r3, #3
  4046da:	1b9a      	subs	r2, r3, r6
  4046dc:	2a0f      	cmp	r2, #15
  4046de:	ddf3      	ble.n	4046c8 <_malloc_r+0x54>
  4046e0:	4670      	mov	r0, lr
  4046e2:	693c      	ldr	r4, [r7, #16]
  4046e4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4049cc <_malloc_r+0x358>
  4046e8:	4574      	cmp	r4, lr
  4046ea:	f000 81ab 	beq.w	404a44 <_malloc_r+0x3d0>
  4046ee:	6863      	ldr	r3, [r4, #4]
  4046f0:	f023 0303 	bic.w	r3, r3, #3
  4046f4:	1b9a      	subs	r2, r3, r6
  4046f6:	2a0f      	cmp	r2, #15
  4046f8:	f300 8190 	bgt.w	404a1c <_malloc_r+0x3a8>
  4046fc:	2a00      	cmp	r2, #0
  4046fe:	f8c7 e014 	str.w	lr, [r7, #20]
  404702:	f8c7 e010 	str.w	lr, [r7, #16]
  404706:	f280 809d 	bge.w	404844 <_malloc_r+0x1d0>
  40470a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40470e:	f080 8161 	bcs.w	4049d4 <_malloc_r+0x360>
  404712:	08db      	lsrs	r3, r3, #3
  404714:	f103 0c01 	add.w	ip, r3, #1
  404718:	1099      	asrs	r1, r3, #2
  40471a:	687a      	ldr	r2, [r7, #4]
  40471c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404720:	f8c4 8008 	str.w	r8, [r4, #8]
  404724:	2301      	movs	r3, #1
  404726:	408b      	lsls	r3, r1
  404728:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40472c:	4313      	orrs	r3, r2
  40472e:	3908      	subs	r1, #8
  404730:	60e1      	str	r1, [r4, #12]
  404732:	607b      	str	r3, [r7, #4]
  404734:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404738:	f8c8 400c 	str.w	r4, [r8, #12]
  40473c:	1082      	asrs	r2, r0, #2
  40473e:	2401      	movs	r4, #1
  404740:	4094      	lsls	r4, r2
  404742:	429c      	cmp	r4, r3
  404744:	f200 808b 	bhi.w	40485e <_malloc_r+0x1ea>
  404748:	421c      	tst	r4, r3
  40474a:	d106      	bne.n	40475a <_malloc_r+0xe6>
  40474c:	f020 0003 	bic.w	r0, r0, #3
  404750:	0064      	lsls	r4, r4, #1
  404752:	421c      	tst	r4, r3
  404754:	f100 0004 	add.w	r0, r0, #4
  404758:	d0fa      	beq.n	404750 <_malloc_r+0xdc>
  40475a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40475e:	46cc      	mov	ip, r9
  404760:	4680      	mov	r8, r0
  404762:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404766:	459c      	cmp	ip, r3
  404768:	d107      	bne.n	40477a <_malloc_r+0x106>
  40476a:	e16d      	b.n	404a48 <_malloc_r+0x3d4>
  40476c:	2a00      	cmp	r2, #0
  40476e:	f280 817b 	bge.w	404a68 <_malloc_r+0x3f4>
  404772:	68db      	ldr	r3, [r3, #12]
  404774:	459c      	cmp	ip, r3
  404776:	f000 8167 	beq.w	404a48 <_malloc_r+0x3d4>
  40477a:	6859      	ldr	r1, [r3, #4]
  40477c:	f021 0103 	bic.w	r1, r1, #3
  404780:	1b8a      	subs	r2, r1, r6
  404782:	2a0f      	cmp	r2, #15
  404784:	ddf2      	ble.n	40476c <_malloc_r+0xf8>
  404786:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40478a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40478e:	9300      	str	r3, [sp, #0]
  404790:	199c      	adds	r4, r3, r6
  404792:	4628      	mov	r0, r5
  404794:	f046 0601 	orr.w	r6, r6, #1
  404798:	f042 0501 	orr.w	r5, r2, #1
  40479c:	605e      	str	r6, [r3, #4]
  40479e:	f8c8 c00c 	str.w	ip, [r8, #12]
  4047a2:	f8cc 8008 	str.w	r8, [ip, #8]
  4047a6:	617c      	str	r4, [r7, #20]
  4047a8:	613c      	str	r4, [r7, #16]
  4047aa:	f8c4 e00c 	str.w	lr, [r4, #12]
  4047ae:	f8c4 e008 	str.w	lr, [r4, #8]
  4047b2:	6065      	str	r5, [r4, #4]
  4047b4:	505a      	str	r2, [r3, r1]
  4047b6:	f000 fb73 	bl	404ea0 <__malloc_unlock>
  4047ba:	9b00      	ldr	r3, [sp, #0]
  4047bc:	f103 0408 	add.w	r4, r3, #8
  4047c0:	e01e      	b.n	404800 <_malloc_r+0x18c>
  4047c2:	2910      	cmp	r1, #16
  4047c4:	d820      	bhi.n	404808 <_malloc_r+0x194>
  4047c6:	f000 fb69 	bl	404e9c <__malloc_lock>
  4047ca:	2610      	movs	r6, #16
  4047cc:	2318      	movs	r3, #24
  4047ce:	2002      	movs	r0, #2
  4047d0:	4f79      	ldr	r7, [pc, #484]	; (4049b8 <_malloc_r+0x344>)
  4047d2:	443b      	add	r3, r7
  4047d4:	f1a3 0208 	sub.w	r2, r3, #8
  4047d8:	685c      	ldr	r4, [r3, #4]
  4047da:	4294      	cmp	r4, r2
  4047dc:	f000 813d 	beq.w	404a5a <_malloc_r+0x3e6>
  4047e0:	6863      	ldr	r3, [r4, #4]
  4047e2:	68e1      	ldr	r1, [r4, #12]
  4047e4:	68a6      	ldr	r6, [r4, #8]
  4047e6:	f023 0303 	bic.w	r3, r3, #3
  4047ea:	4423      	add	r3, r4
  4047ec:	4628      	mov	r0, r5
  4047ee:	685a      	ldr	r2, [r3, #4]
  4047f0:	60f1      	str	r1, [r6, #12]
  4047f2:	f042 0201 	orr.w	r2, r2, #1
  4047f6:	608e      	str	r6, [r1, #8]
  4047f8:	605a      	str	r2, [r3, #4]
  4047fa:	f000 fb51 	bl	404ea0 <__malloc_unlock>
  4047fe:	3408      	adds	r4, #8
  404800:	4620      	mov	r0, r4
  404802:	b003      	add	sp, #12
  404804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404808:	2400      	movs	r4, #0
  40480a:	230c      	movs	r3, #12
  40480c:	4620      	mov	r0, r4
  40480e:	602b      	str	r3, [r5, #0]
  404810:	b003      	add	sp, #12
  404812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404816:	2040      	movs	r0, #64	; 0x40
  404818:	f44f 7300 	mov.w	r3, #512	; 0x200
  40481c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404820:	e74a      	b.n	4046b8 <_malloc_r+0x44>
  404822:	4423      	add	r3, r4
  404824:	68e1      	ldr	r1, [r4, #12]
  404826:	685a      	ldr	r2, [r3, #4]
  404828:	68a6      	ldr	r6, [r4, #8]
  40482a:	f042 0201 	orr.w	r2, r2, #1
  40482e:	60f1      	str	r1, [r6, #12]
  404830:	4628      	mov	r0, r5
  404832:	608e      	str	r6, [r1, #8]
  404834:	605a      	str	r2, [r3, #4]
  404836:	f000 fb33 	bl	404ea0 <__malloc_unlock>
  40483a:	3408      	adds	r4, #8
  40483c:	4620      	mov	r0, r4
  40483e:	b003      	add	sp, #12
  404840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404844:	4423      	add	r3, r4
  404846:	4628      	mov	r0, r5
  404848:	685a      	ldr	r2, [r3, #4]
  40484a:	f042 0201 	orr.w	r2, r2, #1
  40484e:	605a      	str	r2, [r3, #4]
  404850:	f000 fb26 	bl	404ea0 <__malloc_unlock>
  404854:	3408      	adds	r4, #8
  404856:	4620      	mov	r0, r4
  404858:	b003      	add	sp, #12
  40485a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40485e:	68bc      	ldr	r4, [r7, #8]
  404860:	6863      	ldr	r3, [r4, #4]
  404862:	f023 0803 	bic.w	r8, r3, #3
  404866:	45b0      	cmp	r8, r6
  404868:	d304      	bcc.n	404874 <_malloc_r+0x200>
  40486a:	eba8 0306 	sub.w	r3, r8, r6
  40486e:	2b0f      	cmp	r3, #15
  404870:	f300 8085 	bgt.w	40497e <_malloc_r+0x30a>
  404874:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4049d0 <_malloc_r+0x35c>
  404878:	4b50      	ldr	r3, [pc, #320]	; (4049bc <_malloc_r+0x348>)
  40487a:	f8d9 2000 	ldr.w	r2, [r9]
  40487e:	681b      	ldr	r3, [r3, #0]
  404880:	3201      	adds	r2, #1
  404882:	4433      	add	r3, r6
  404884:	eb04 0a08 	add.w	sl, r4, r8
  404888:	f000 8155 	beq.w	404b36 <_malloc_r+0x4c2>
  40488c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404890:	330f      	adds	r3, #15
  404892:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404896:	f02b 0b0f 	bic.w	fp, fp, #15
  40489a:	4659      	mov	r1, fp
  40489c:	4628      	mov	r0, r5
  40489e:	f000 fca7 	bl	4051f0 <_sbrk_r>
  4048a2:	1c41      	adds	r1, r0, #1
  4048a4:	4602      	mov	r2, r0
  4048a6:	f000 80fc 	beq.w	404aa2 <_malloc_r+0x42e>
  4048aa:	4582      	cmp	sl, r0
  4048ac:	f200 80f7 	bhi.w	404a9e <_malloc_r+0x42a>
  4048b0:	4b43      	ldr	r3, [pc, #268]	; (4049c0 <_malloc_r+0x34c>)
  4048b2:	6819      	ldr	r1, [r3, #0]
  4048b4:	4459      	add	r1, fp
  4048b6:	6019      	str	r1, [r3, #0]
  4048b8:	f000 814d 	beq.w	404b56 <_malloc_r+0x4e2>
  4048bc:	f8d9 0000 	ldr.w	r0, [r9]
  4048c0:	3001      	adds	r0, #1
  4048c2:	bf1b      	ittet	ne
  4048c4:	eba2 0a0a 	subne.w	sl, r2, sl
  4048c8:	4451      	addne	r1, sl
  4048ca:	f8c9 2000 	streq.w	r2, [r9]
  4048ce:	6019      	strne	r1, [r3, #0]
  4048d0:	f012 0107 	ands.w	r1, r2, #7
  4048d4:	f000 8115 	beq.w	404b02 <_malloc_r+0x48e>
  4048d8:	f1c1 0008 	rsb	r0, r1, #8
  4048dc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4048e0:	4402      	add	r2, r0
  4048e2:	3108      	adds	r1, #8
  4048e4:	eb02 090b 	add.w	r9, r2, fp
  4048e8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4048ec:	eba1 0909 	sub.w	r9, r1, r9
  4048f0:	4649      	mov	r1, r9
  4048f2:	4628      	mov	r0, r5
  4048f4:	9301      	str	r3, [sp, #4]
  4048f6:	9200      	str	r2, [sp, #0]
  4048f8:	f000 fc7a 	bl	4051f0 <_sbrk_r>
  4048fc:	1c43      	adds	r3, r0, #1
  4048fe:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404902:	f000 8143 	beq.w	404b8c <_malloc_r+0x518>
  404906:	1a80      	subs	r0, r0, r2
  404908:	4448      	add	r0, r9
  40490a:	f040 0001 	orr.w	r0, r0, #1
  40490e:	6819      	ldr	r1, [r3, #0]
  404910:	60ba      	str	r2, [r7, #8]
  404912:	4449      	add	r1, r9
  404914:	42bc      	cmp	r4, r7
  404916:	6050      	str	r0, [r2, #4]
  404918:	6019      	str	r1, [r3, #0]
  40491a:	d017      	beq.n	40494c <_malloc_r+0x2d8>
  40491c:	f1b8 0f0f 	cmp.w	r8, #15
  404920:	f240 80fb 	bls.w	404b1a <_malloc_r+0x4a6>
  404924:	6860      	ldr	r0, [r4, #4]
  404926:	f1a8 020c 	sub.w	r2, r8, #12
  40492a:	f022 0207 	bic.w	r2, r2, #7
  40492e:	eb04 0e02 	add.w	lr, r4, r2
  404932:	f000 0001 	and.w	r0, r0, #1
  404936:	f04f 0c05 	mov.w	ip, #5
  40493a:	4310      	orrs	r0, r2
  40493c:	2a0f      	cmp	r2, #15
  40493e:	6060      	str	r0, [r4, #4]
  404940:	f8ce c004 	str.w	ip, [lr, #4]
  404944:	f8ce c008 	str.w	ip, [lr, #8]
  404948:	f200 8117 	bhi.w	404b7a <_malloc_r+0x506>
  40494c:	4b1d      	ldr	r3, [pc, #116]	; (4049c4 <_malloc_r+0x350>)
  40494e:	68bc      	ldr	r4, [r7, #8]
  404950:	681a      	ldr	r2, [r3, #0]
  404952:	4291      	cmp	r1, r2
  404954:	bf88      	it	hi
  404956:	6019      	strhi	r1, [r3, #0]
  404958:	4b1b      	ldr	r3, [pc, #108]	; (4049c8 <_malloc_r+0x354>)
  40495a:	681a      	ldr	r2, [r3, #0]
  40495c:	4291      	cmp	r1, r2
  40495e:	6862      	ldr	r2, [r4, #4]
  404960:	bf88      	it	hi
  404962:	6019      	strhi	r1, [r3, #0]
  404964:	f022 0203 	bic.w	r2, r2, #3
  404968:	4296      	cmp	r6, r2
  40496a:	eba2 0306 	sub.w	r3, r2, r6
  40496e:	d801      	bhi.n	404974 <_malloc_r+0x300>
  404970:	2b0f      	cmp	r3, #15
  404972:	dc04      	bgt.n	40497e <_malloc_r+0x30a>
  404974:	4628      	mov	r0, r5
  404976:	f000 fa93 	bl	404ea0 <__malloc_unlock>
  40497a:	2400      	movs	r4, #0
  40497c:	e740      	b.n	404800 <_malloc_r+0x18c>
  40497e:	19a2      	adds	r2, r4, r6
  404980:	f043 0301 	orr.w	r3, r3, #1
  404984:	f046 0601 	orr.w	r6, r6, #1
  404988:	6066      	str	r6, [r4, #4]
  40498a:	4628      	mov	r0, r5
  40498c:	60ba      	str	r2, [r7, #8]
  40498e:	6053      	str	r3, [r2, #4]
  404990:	f000 fa86 	bl	404ea0 <__malloc_unlock>
  404994:	3408      	adds	r4, #8
  404996:	4620      	mov	r0, r4
  404998:	b003      	add	sp, #12
  40499a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40499e:	2b14      	cmp	r3, #20
  4049a0:	d971      	bls.n	404a86 <_malloc_r+0x412>
  4049a2:	2b54      	cmp	r3, #84	; 0x54
  4049a4:	f200 80a3 	bhi.w	404aee <_malloc_r+0x47a>
  4049a8:	0b33      	lsrs	r3, r6, #12
  4049aa:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4049ae:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4049b2:	00c3      	lsls	r3, r0, #3
  4049b4:	e680      	b.n	4046b8 <_malloc_r+0x44>
  4049b6:	bf00      	nop
  4049b8:	204005ac 	.word	0x204005ac
  4049bc:	20400a84 	.word	0x20400a84
  4049c0:	20400a54 	.word	0x20400a54
  4049c4:	20400a7c 	.word	0x20400a7c
  4049c8:	20400a80 	.word	0x20400a80
  4049cc:	204005b4 	.word	0x204005b4
  4049d0:	204009b4 	.word	0x204009b4
  4049d4:	0a5a      	lsrs	r2, r3, #9
  4049d6:	2a04      	cmp	r2, #4
  4049d8:	d95b      	bls.n	404a92 <_malloc_r+0x41e>
  4049da:	2a14      	cmp	r2, #20
  4049dc:	f200 80ae 	bhi.w	404b3c <_malloc_r+0x4c8>
  4049e0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4049e4:	00c9      	lsls	r1, r1, #3
  4049e6:	325b      	adds	r2, #91	; 0x5b
  4049e8:	eb07 0c01 	add.w	ip, r7, r1
  4049ec:	5879      	ldr	r1, [r7, r1]
  4049ee:	f1ac 0c08 	sub.w	ip, ip, #8
  4049f2:	458c      	cmp	ip, r1
  4049f4:	f000 8088 	beq.w	404b08 <_malloc_r+0x494>
  4049f8:	684a      	ldr	r2, [r1, #4]
  4049fa:	f022 0203 	bic.w	r2, r2, #3
  4049fe:	4293      	cmp	r3, r2
  404a00:	d273      	bcs.n	404aea <_malloc_r+0x476>
  404a02:	6889      	ldr	r1, [r1, #8]
  404a04:	458c      	cmp	ip, r1
  404a06:	d1f7      	bne.n	4049f8 <_malloc_r+0x384>
  404a08:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404a0c:	687b      	ldr	r3, [r7, #4]
  404a0e:	60e2      	str	r2, [r4, #12]
  404a10:	f8c4 c008 	str.w	ip, [r4, #8]
  404a14:	6094      	str	r4, [r2, #8]
  404a16:	f8cc 400c 	str.w	r4, [ip, #12]
  404a1a:	e68f      	b.n	40473c <_malloc_r+0xc8>
  404a1c:	19a1      	adds	r1, r4, r6
  404a1e:	f046 0c01 	orr.w	ip, r6, #1
  404a22:	f042 0601 	orr.w	r6, r2, #1
  404a26:	f8c4 c004 	str.w	ip, [r4, #4]
  404a2a:	4628      	mov	r0, r5
  404a2c:	6179      	str	r1, [r7, #20]
  404a2e:	6139      	str	r1, [r7, #16]
  404a30:	f8c1 e00c 	str.w	lr, [r1, #12]
  404a34:	f8c1 e008 	str.w	lr, [r1, #8]
  404a38:	604e      	str	r6, [r1, #4]
  404a3a:	50e2      	str	r2, [r4, r3]
  404a3c:	f000 fa30 	bl	404ea0 <__malloc_unlock>
  404a40:	3408      	adds	r4, #8
  404a42:	e6dd      	b.n	404800 <_malloc_r+0x18c>
  404a44:	687b      	ldr	r3, [r7, #4]
  404a46:	e679      	b.n	40473c <_malloc_r+0xc8>
  404a48:	f108 0801 	add.w	r8, r8, #1
  404a4c:	f018 0f03 	tst.w	r8, #3
  404a50:	f10c 0c08 	add.w	ip, ip, #8
  404a54:	f47f ae85 	bne.w	404762 <_malloc_r+0xee>
  404a58:	e02d      	b.n	404ab6 <_malloc_r+0x442>
  404a5a:	68dc      	ldr	r4, [r3, #12]
  404a5c:	42a3      	cmp	r3, r4
  404a5e:	bf08      	it	eq
  404a60:	3002      	addeq	r0, #2
  404a62:	f43f ae3e 	beq.w	4046e2 <_malloc_r+0x6e>
  404a66:	e6bb      	b.n	4047e0 <_malloc_r+0x16c>
  404a68:	4419      	add	r1, r3
  404a6a:	461c      	mov	r4, r3
  404a6c:	684a      	ldr	r2, [r1, #4]
  404a6e:	68db      	ldr	r3, [r3, #12]
  404a70:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404a74:	f042 0201 	orr.w	r2, r2, #1
  404a78:	604a      	str	r2, [r1, #4]
  404a7a:	4628      	mov	r0, r5
  404a7c:	60f3      	str	r3, [r6, #12]
  404a7e:	609e      	str	r6, [r3, #8]
  404a80:	f000 fa0e 	bl	404ea0 <__malloc_unlock>
  404a84:	e6bc      	b.n	404800 <_malloc_r+0x18c>
  404a86:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404a8a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404a8e:	00c3      	lsls	r3, r0, #3
  404a90:	e612      	b.n	4046b8 <_malloc_r+0x44>
  404a92:	099a      	lsrs	r2, r3, #6
  404a94:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404a98:	00c9      	lsls	r1, r1, #3
  404a9a:	3238      	adds	r2, #56	; 0x38
  404a9c:	e7a4      	b.n	4049e8 <_malloc_r+0x374>
  404a9e:	42bc      	cmp	r4, r7
  404aa0:	d054      	beq.n	404b4c <_malloc_r+0x4d8>
  404aa2:	68bc      	ldr	r4, [r7, #8]
  404aa4:	6862      	ldr	r2, [r4, #4]
  404aa6:	f022 0203 	bic.w	r2, r2, #3
  404aaa:	e75d      	b.n	404968 <_malloc_r+0x2f4>
  404aac:	f859 3908 	ldr.w	r3, [r9], #-8
  404ab0:	4599      	cmp	r9, r3
  404ab2:	f040 8086 	bne.w	404bc2 <_malloc_r+0x54e>
  404ab6:	f010 0f03 	tst.w	r0, #3
  404aba:	f100 30ff 	add.w	r0, r0, #4294967295
  404abe:	d1f5      	bne.n	404aac <_malloc_r+0x438>
  404ac0:	687b      	ldr	r3, [r7, #4]
  404ac2:	ea23 0304 	bic.w	r3, r3, r4
  404ac6:	607b      	str	r3, [r7, #4]
  404ac8:	0064      	lsls	r4, r4, #1
  404aca:	429c      	cmp	r4, r3
  404acc:	f63f aec7 	bhi.w	40485e <_malloc_r+0x1ea>
  404ad0:	2c00      	cmp	r4, #0
  404ad2:	f43f aec4 	beq.w	40485e <_malloc_r+0x1ea>
  404ad6:	421c      	tst	r4, r3
  404ad8:	4640      	mov	r0, r8
  404ada:	f47f ae3e 	bne.w	40475a <_malloc_r+0xe6>
  404ade:	0064      	lsls	r4, r4, #1
  404ae0:	421c      	tst	r4, r3
  404ae2:	f100 0004 	add.w	r0, r0, #4
  404ae6:	d0fa      	beq.n	404ade <_malloc_r+0x46a>
  404ae8:	e637      	b.n	40475a <_malloc_r+0xe6>
  404aea:	468c      	mov	ip, r1
  404aec:	e78c      	b.n	404a08 <_malloc_r+0x394>
  404aee:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404af2:	d815      	bhi.n	404b20 <_malloc_r+0x4ac>
  404af4:	0bf3      	lsrs	r3, r6, #15
  404af6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404afa:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404afe:	00c3      	lsls	r3, r0, #3
  404b00:	e5da      	b.n	4046b8 <_malloc_r+0x44>
  404b02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404b06:	e6ed      	b.n	4048e4 <_malloc_r+0x270>
  404b08:	687b      	ldr	r3, [r7, #4]
  404b0a:	1092      	asrs	r2, r2, #2
  404b0c:	2101      	movs	r1, #1
  404b0e:	fa01 f202 	lsl.w	r2, r1, r2
  404b12:	4313      	orrs	r3, r2
  404b14:	607b      	str	r3, [r7, #4]
  404b16:	4662      	mov	r2, ip
  404b18:	e779      	b.n	404a0e <_malloc_r+0x39a>
  404b1a:	2301      	movs	r3, #1
  404b1c:	6053      	str	r3, [r2, #4]
  404b1e:	e729      	b.n	404974 <_malloc_r+0x300>
  404b20:	f240 5254 	movw	r2, #1364	; 0x554
  404b24:	4293      	cmp	r3, r2
  404b26:	d822      	bhi.n	404b6e <_malloc_r+0x4fa>
  404b28:	0cb3      	lsrs	r3, r6, #18
  404b2a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404b2e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404b32:	00c3      	lsls	r3, r0, #3
  404b34:	e5c0      	b.n	4046b8 <_malloc_r+0x44>
  404b36:	f103 0b10 	add.w	fp, r3, #16
  404b3a:	e6ae      	b.n	40489a <_malloc_r+0x226>
  404b3c:	2a54      	cmp	r2, #84	; 0x54
  404b3e:	d829      	bhi.n	404b94 <_malloc_r+0x520>
  404b40:	0b1a      	lsrs	r2, r3, #12
  404b42:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404b46:	00c9      	lsls	r1, r1, #3
  404b48:	326e      	adds	r2, #110	; 0x6e
  404b4a:	e74d      	b.n	4049e8 <_malloc_r+0x374>
  404b4c:	4b20      	ldr	r3, [pc, #128]	; (404bd0 <_malloc_r+0x55c>)
  404b4e:	6819      	ldr	r1, [r3, #0]
  404b50:	4459      	add	r1, fp
  404b52:	6019      	str	r1, [r3, #0]
  404b54:	e6b2      	b.n	4048bc <_malloc_r+0x248>
  404b56:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404b5a:	2800      	cmp	r0, #0
  404b5c:	f47f aeae 	bne.w	4048bc <_malloc_r+0x248>
  404b60:	eb08 030b 	add.w	r3, r8, fp
  404b64:	68ba      	ldr	r2, [r7, #8]
  404b66:	f043 0301 	orr.w	r3, r3, #1
  404b6a:	6053      	str	r3, [r2, #4]
  404b6c:	e6ee      	b.n	40494c <_malloc_r+0x2d8>
  404b6e:	207f      	movs	r0, #127	; 0x7f
  404b70:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404b74:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404b78:	e59e      	b.n	4046b8 <_malloc_r+0x44>
  404b7a:	f104 0108 	add.w	r1, r4, #8
  404b7e:	4628      	mov	r0, r5
  404b80:	9300      	str	r3, [sp, #0]
  404b82:	f7ff fa67 	bl	404054 <_free_r>
  404b86:	9b00      	ldr	r3, [sp, #0]
  404b88:	6819      	ldr	r1, [r3, #0]
  404b8a:	e6df      	b.n	40494c <_malloc_r+0x2d8>
  404b8c:	2001      	movs	r0, #1
  404b8e:	f04f 0900 	mov.w	r9, #0
  404b92:	e6bc      	b.n	40490e <_malloc_r+0x29a>
  404b94:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404b98:	d805      	bhi.n	404ba6 <_malloc_r+0x532>
  404b9a:	0bda      	lsrs	r2, r3, #15
  404b9c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404ba0:	00c9      	lsls	r1, r1, #3
  404ba2:	3277      	adds	r2, #119	; 0x77
  404ba4:	e720      	b.n	4049e8 <_malloc_r+0x374>
  404ba6:	f240 5154 	movw	r1, #1364	; 0x554
  404baa:	428a      	cmp	r2, r1
  404bac:	d805      	bhi.n	404bba <_malloc_r+0x546>
  404bae:	0c9a      	lsrs	r2, r3, #18
  404bb0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404bb4:	00c9      	lsls	r1, r1, #3
  404bb6:	327c      	adds	r2, #124	; 0x7c
  404bb8:	e716      	b.n	4049e8 <_malloc_r+0x374>
  404bba:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404bbe:	227e      	movs	r2, #126	; 0x7e
  404bc0:	e712      	b.n	4049e8 <_malloc_r+0x374>
  404bc2:	687b      	ldr	r3, [r7, #4]
  404bc4:	e780      	b.n	404ac8 <_malloc_r+0x454>
  404bc6:	08f0      	lsrs	r0, r6, #3
  404bc8:	f106 0308 	add.w	r3, r6, #8
  404bcc:	e600      	b.n	4047d0 <_malloc_r+0x15c>
  404bce:	bf00      	nop
  404bd0:	20400a54 	.word	0x20400a54

00404bd4 <__ascii_mbtowc>:
  404bd4:	b082      	sub	sp, #8
  404bd6:	b149      	cbz	r1, 404bec <__ascii_mbtowc+0x18>
  404bd8:	b15a      	cbz	r2, 404bf2 <__ascii_mbtowc+0x1e>
  404bda:	b16b      	cbz	r3, 404bf8 <__ascii_mbtowc+0x24>
  404bdc:	7813      	ldrb	r3, [r2, #0]
  404bde:	600b      	str	r3, [r1, #0]
  404be0:	7812      	ldrb	r2, [r2, #0]
  404be2:	1c10      	adds	r0, r2, #0
  404be4:	bf18      	it	ne
  404be6:	2001      	movne	r0, #1
  404be8:	b002      	add	sp, #8
  404bea:	4770      	bx	lr
  404bec:	a901      	add	r1, sp, #4
  404bee:	2a00      	cmp	r2, #0
  404bf0:	d1f3      	bne.n	404bda <__ascii_mbtowc+0x6>
  404bf2:	4610      	mov	r0, r2
  404bf4:	b002      	add	sp, #8
  404bf6:	4770      	bx	lr
  404bf8:	f06f 0001 	mvn.w	r0, #1
  404bfc:	e7f4      	b.n	404be8 <__ascii_mbtowc+0x14>
  404bfe:	bf00      	nop

00404c00 <memchr>:
  404c00:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404c04:	2a10      	cmp	r2, #16
  404c06:	db2b      	blt.n	404c60 <memchr+0x60>
  404c08:	f010 0f07 	tst.w	r0, #7
  404c0c:	d008      	beq.n	404c20 <memchr+0x20>
  404c0e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404c12:	3a01      	subs	r2, #1
  404c14:	428b      	cmp	r3, r1
  404c16:	d02d      	beq.n	404c74 <memchr+0x74>
  404c18:	f010 0f07 	tst.w	r0, #7
  404c1c:	b342      	cbz	r2, 404c70 <memchr+0x70>
  404c1e:	d1f6      	bne.n	404c0e <memchr+0xe>
  404c20:	b4f0      	push	{r4, r5, r6, r7}
  404c22:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404c26:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404c2a:	f022 0407 	bic.w	r4, r2, #7
  404c2e:	f07f 0700 	mvns.w	r7, #0
  404c32:	2300      	movs	r3, #0
  404c34:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404c38:	3c08      	subs	r4, #8
  404c3a:	ea85 0501 	eor.w	r5, r5, r1
  404c3e:	ea86 0601 	eor.w	r6, r6, r1
  404c42:	fa85 f547 	uadd8	r5, r5, r7
  404c46:	faa3 f587 	sel	r5, r3, r7
  404c4a:	fa86 f647 	uadd8	r6, r6, r7
  404c4e:	faa5 f687 	sel	r6, r5, r7
  404c52:	b98e      	cbnz	r6, 404c78 <memchr+0x78>
  404c54:	d1ee      	bne.n	404c34 <memchr+0x34>
  404c56:	bcf0      	pop	{r4, r5, r6, r7}
  404c58:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404c5c:	f002 0207 	and.w	r2, r2, #7
  404c60:	b132      	cbz	r2, 404c70 <memchr+0x70>
  404c62:	f810 3b01 	ldrb.w	r3, [r0], #1
  404c66:	3a01      	subs	r2, #1
  404c68:	ea83 0301 	eor.w	r3, r3, r1
  404c6c:	b113      	cbz	r3, 404c74 <memchr+0x74>
  404c6e:	d1f8      	bne.n	404c62 <memchr+0x62>
  404c70:	2000      	movs	r0, #0
  404c72:	4770      	bx	lr
  404c74:	3801      	subs	r0, #1
  404c76:	4770      	bx	lr
  404c78:	2d00      	cmp	r5, #0
  404c7a:	bf06      	itte	eq
  404c7c:	4635      	moveq	r5, r6
  404c7e:	3803      	subeq	r0, #3
  404c80:	3807      	subne	r0, #7
  404c82:	f015 0f01 	tst.w	r5, #1
  404c86:	d107      	bne.n	404c98 <memchr+0x98>
  404c88:	3001      	adds	r0, #1
  404c8a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404c8e:	bf02      	ittt	eq
  404c90:	3001      	addeq	r0, #1
  404c92:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404c96:	3001      	addeq	r0, #1
  404c98:	bcf0      	pop	{r4, r5, r6, r7}
  404c9a:	3801      	subs	r0, #1
  404c9c:	4770      	bx	lr
  404c9e:	bf00      	nop

00404ca0 <memcpy>:
  404ca0:	4684      	mov	ip, r0
  404ca2:	ea41 0300 	orr.w	r3, r1, r0
  404ca6:	f013 0303 	ands.w	r3, r3, #3
  404caa:	d16d      	bne.n	404d88 <memcpy+0xe8>
  404cac:	3a40      	subs	r2, #64	; 0x40
  404cae:	d341      	bcc.n	404d34 <memcpy+0x94>
  404cb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404cb4:	f840 3b04 	str.w	r3, [r0], #4
  404cb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cbc:	f840 3b04 	str.w	r3, [r0], #4
  404cc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404cc4:	f840 3b04 	str.w	r3, [r0], #4
  404cc8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ccc:	f840 3b04 	str.w	r3, [r0], #4
  404cd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404cd4:	f840 3b04 	str.w	r3, [r0], #4
  404cd8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cdc:	f840 3b04 	str.w	r3, [r0], #4
  404ce0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ce4:	f840 3b04 	str.w	r3, [r0], #4
  404ce8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cec:	f840 3b04 	str.w	r3, [r0], #4
  404cf0:	f851 3b04 	ldr.w	r3, [r1], #4
  404cf4:	f840 3b04 	str.w	r3, [r0], #4
  404cf8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cfc:	f840 3b04 	str.w	r3, [r0], #4
  404d00:	f851 3b04 	ldr.w	r3, [r1], #4
  404d04:	f840 3b04 	str.w	r3, [r0], #4
  404d08:	f851 3b04 	ldr.w	r3, [r1], #4
  404d0c:	f840 3b04 	str.w	r3, [r0], #4
  404d10:	f851 3b04 	ldr.w	r3, [r1], #4
  404d14:	f840 3b04 	str.w	r3, [r0], #4
  404d18:	f851 3b04 	ldr.w	r3, [r1], #4
  404d1c:	f840 3b04 	str.w	r3, [r0], #4
  404d20:	f851 3b04 	ldr.w	r3, [r1], #4
  404d24:	f840 3b04 	str.w	r3, [r0], #4
  404d28:	f851 3b04 	ldr.w	r3, [r1], #4
  404d2c:	f840 3b04 	str.w	r3, [r0], #4
  404d30:	3a40      	subs	r2, #64	; 0x40
  404d32:	d2bd      	bcs.n	404cb0 <memcpy+0x10>
  404d34:	3230      	adds	r2, #48	; 0x30
  404d36:	d311      	bcc.n	404d5c <memcpy+0xbc>
  404d38:	f851 3b04 	ldr.w	r3, [r1], #4
  404d3c:	f840 3b04 	str.w	r3, [r0], #4
  404d40:	f851 3b04 	ldr.w	r3, [r1], #4
  404d44:	f840 3b04 	str.w	r3, [r0], #4
  404d48:	f851 3b04 	ldr.w	r3, [r1], #4
  404d4c:	f840 3b04 	str.w	r3, [r0], #4
  404d50:	f851 3b04 	ldr.w	r3, [r1], #4
  404d54:	f840 3b04 	str.w	r3, [r0], #4
  404d58:	3a10      	subs	r2, #16
  404d5a:	d2ed      	bcs.n	404d38 <memcpy+0x98>
  404d5c:	320c      	adds	r2, #12
  404d5e:	d305      	bcc.n	404d6c <memcpy+0xcc>
  404d60:	f851 3b04 	ldr.w	r3, [r1], #4
  404d64:	f840 3b04 	str.w	r3, [r0], #4
  404d68:	3a04      	subs	r2, #4
  404d6a:	d2f9      	bcs.n	404d60 <memcpy+0xc0>
  404d6c:	3204      	adds	r2, #4
  404d6e:	d008      	beq.n	404d82 <memcpy+0xe2>
  404d70:	07d2      	lsls	r2, r2, #31
  404d72:	bf1c      	itt	ne
  404d74:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404d78:	f800 3b01 	strbne.w	r3, [r0], #1
  404d7c:	d301      	bcc.n	404d82 <memcpy+0xe2>
  404d7e:	880b      	ldrh	r3, [r1, #0]
  404d80:	8003      	strh	r3, [r0, #0]
  404d82:	4660      	mov	r0, ip
  404d84:	4770      	bx	lr
  404d86:	bf00      	nop
  404d88:	2a08      	cmp	r2, #8
  404d8a:	d313      	bcc.n	404db4 <memcpy+0x114>
  404d8c:	078b      	lsls	r3, r1, #30
  404d8e:	d08d      	beq.n	404cac <memcpy+0xc>
  404d90:	f010 0303 	ands.w	r3, r0, #3
  404d94:	d08a      	beq.n	404cac <memcpy+0xc>
  404d96:	f1c3 0304 	rsb	r3, r3, #4
  404d9a:	1ad2      	subs	r2, r2, r3
  404d9c:	07db      	lsls	r3, r3, #31
  404d9e:	bf1c      	itt	ne
  404da0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404da4:	f800 3b01 	strbne.w	r3, [r0], #1
  404da8:	d380      	bcc.n	404cac <memcpy+0xc>
  404daa:	f831 3b02 	ldrh.w	r3, [r1], #2
  404dae:	f820 3b02 	strh.w	r3, [r0], #2
  404db2:	e77b      	b.n	404cac <memcpy+0xc>
  404db4:	3a04      	subs	r2, #4
  404db6:	d3d9      	bcc.n	404d6c <memcpy+0xcc>
  404db8:	3a01      	subs	r2, #1
  404dba:	f811 3b01 	ldrb.w	r3, [r1], #1
  404dbe:	f800 3b01 	strb.w	r3, [r0], #1
  404dc2:	d2f9      	bcs.n	404db8 <memcpy+0x118>
  404dc4:	780b      	ldrb	r3, [r1, #0]
  404dc6:	7003      	strb	r3, [r0, #0]
  404dc8:	784b      	ldrb	r3, [r1, #1]
  404dca:	7043      	strb	r3, [r0, #1]
  404dcc:	788b      	ldrb	r3, [r1, #2]
  404dce:	7083      	strb	r3, [r0, #2]
  404dd0:	4660      	mov	r0, ip
  404dd2:	4770      	bx	lr

00404dd4 <memmove>:
  404dd4:	4288      	cmp	r0, r1
  404dd6:	b5f0      	push	{r4, r5, r6, r7, lr}
  404dd8:	d90d      	bls.n	404df6 <memmove+0x22>
  404dda:	188b      	adds	r3, r1, r2
  404ddc:	4298      	cmp	r0, r3
  404dde:	d20a      	bcs.n	404df6 <memmove+0x22>
  404de0:	1884      	adds	r4, r0, r2
  404de2:	2a00      	cmp	r2, #0
  404de4:	d051      	beq.n	404e8a <memmove+0xb6>
  404de6:	4622      	mov	r2, r4
  404de8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404dec:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404df0:	4299      	cmp	r1, r3
  404df2:	d1f9      	bne.n	404de8 <memmove+0x14>
  404df4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404df6:	2a0f      	cmp	r2, #15
  404df8:	d948      	bls.n	404e8c <memmove+0xb8>
  404dfa:	ea41 0300 	orr.w	r3, r1, r0
  404dfe:	079b      	lsls	r3, r3, #30
  404e00:	d146      	bne.n	404e90 <memmove+0xbc>
  404e02:	f100 0410 	add.w	r4, r0, #16
  404e06:	f101 0310 	add.w	r3, r1, #16
  404e0a:	4615      	mov	r5, r2
  404e0c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404e10:	f844 6c10 	str.w	r6, [r4, #-16]
  404e14:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404e18:	f844 6c0c 	str.w	r6, [r4, #-12]
  404e1c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404e20:	f844 6c08 	str.w	r6, [r4, #-8]
  404e24:	3d10      	subs	r5, #16
  404e26:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404e2a:	f844 6c04 	str.w	r6, [r4, #-4]
  404e2e:	2d0f      	cmp	r5, #15
  404e30:	f103 0310 	add.w	r3, r3, #16
  404e34:	f104 0410 	add.w	r4, r4, #16
  404e38:	d8e8      	bhi.n	404e0c <memmove+0x38>
  404e3a:	f1a2 0310 	sub.w	r3, r2, #16
  404e3e:	f023 030f 	bic.w	r3, r3, #15
  404e42:	f002 0e0f 	and.w	lr, r2, #15
  404e46:	3310      	adds	r3, #16
  404e48:	f1be 0f03 	cmp.w	lr, #3
  404e4c:	4419      	add	r1, r3
  404e4e:	4403      	add	r3, r0
  404e50:	d921      	bls.n	404e96 <memmove+0xc2>
  404e52:	1f1e      	subs	r6, r3, #4
  404e54:	460d      	mov	r5, r1
  404e56:	4674      	mov	r4, lr
  404e58:	3c04      	subs	r4, #4
  404e5a:	f855 7b04 	ldr.w	r7, [r5], #4
  404e5e:	f846 7f04 	str.w	r7, [r6, #4]!
  404e62:	2c03      	cmp	r4, #3
  404e64:	d8f8      	bhi.n	404e58 <memmove+0x84>
  404e66:	f1ae 0404 	sub.w	r4, lr, #4
  404e6a:	f024 0403 	bic.w	r4, r4, #3
  404e6e:	3404      	adds	r4, #4
  404e70:	4421      	add	r1, r4
  404e72:	4423      	add	r3, r4
  404e74:	f002 0203 	and.w	r2, r2, #3
  404e78:	b162      	cbz	r2, 404e94 <memmove+0xc0>
  404e7a:	3b01      	subs	r3, #1
  404e7c:	440a      	add	r2, r1
  404e7e:	f811 4b01 	ldrb.w	r4, [r1], #1
  404e82:	f803 4f01 	strb.w	r4, [r3, #1]!
  404e86:	428a      	cmp	r2, r1
  404e88:	d1f9      	bne.n	404e7e <memmove+0xaa>
  404e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404e8c:	4603      	mov	r3, r0
  404e8e:	e7f3      	b.n	404e78 <memmove+0xa4>
  404e90:	4603      	mov	r3, r0
  404e92:	e7f2      	b.n	404e7a <memmove+0xa6>
  404e94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404e96:	4672      	mov	r2, lr
  404e98:	e7ee      	b.n	404e78 <memmove+0xa4>
  404e9a:	bf00      	nop

00404e9c <__malloc_lock>:
  404e9c:	4770      	bx	lr
  404e9e:	bf00      	nop

00404ea0 <__malloc_unlock>:
  404ea0:	4770      	bx	lr
  404ea2:	bf00      	nop

00404ea4 <_realloc_r>:
  404ea4:	2900      	cmp	r1, #0
  404ea6:	f000 8095 	beq.w	404fd4 <_realloc_r+0x130>
  404eaa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404eae:	460d      	mov	r5, r1
  404eb0:	4616      	mov	r6, r2
  404eb2:	b083      	sub	sp, #12
  404eb4:	4680      	mov	r8, r0
  404eb6:	f106 070b 	add.w	r7, r6, #11
  404eba:	f7ff ffef 	bl	404e9c <__malloc_lock>
  404ebe:	f855 ec04 	ldr.w	lr, [r5, #-4]
  404ec2:	2f16      	cmp	r7, #22
  404ec4:	f02e 0403 	bic.w	r4, lr, #3
  404ec8:	f1a5 0908 	sub.w	r9, r5, #8
  404ecc:	d83c      	bhi.n	404f48 <_realloc_r+0xa4>
  404ece:	2210      	movs	r2, #16
  404ed0:	4617      	mov	r7, r2
  404ed2:	42be      	cmp	r6, r7
  404ed4:	d83d      	bhi.n	404f52 <_realloc_r+0xae>
  404ed6:	4294      	cmp	r4, r2
  404ed8:	da43      	bge.n	404f62 <_realloc_r+0xbe>
  404eda:	4bc4      	ldr	r3, [pc, #784]	; (4051ec <_realloc_r+0x348>)
  404edc:	6899      	ldr	r1, [r3, #8]
  404ede:	eb09 0004 	add.w	r0, r9, r4
  404ee2:	4288      	cmp	r0, r1
  404ee4:	f000 80b4 	beq.w	405050 <_realloc_r+0x1ac>
  404ee8:	6843      	ldr	r3, [r0, #4]
  404eea:	f023 0101 	bic.w	r1, r3, #1
  404eee:	4401      	add	r1, r0
  404ef0:	6849      	ldr	r1, [r1, #4]
  404ef2:	07c9      	lsls	r1, r1, #31
  404ef4:	d54c      	bpl.n	404f90 <_realloc_r+0xec>
  404ef6:	f01e 0f01 	tst.w	lr, #1
  404efa:	f000 809b 	beq.w	405034 <_realloc_r+0x190>
  404efe:	4631      	mov	r1, r6
  404f00:	4640      	mov	r0, r8
  404f02:	f7ff fbb7 	bl	404674 <_malloc_r>
  404f06:	4606      	mov	r6, r0
  404f08:	2800      	cmp	r0, #0
  404f0a:	d03a      	beq.n	404f82 <_realloc_r+0xde>
  404f0c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404f10:	f023 0301 	bic.w	r3, r3, #1
  404f14:	444b      	add	r3, r9
  404f16:	f1a0 0208 	sub.w	r2, r0, #8
  404f1a:	429a      	cmp	r2, r3
  404f1c:	f000 8121 	beq.w	405162 <_realloc_r+0x2be>
  404f20:	1f22      	subs	r2, r4, #4
  404f22:	2a24      	cmp	r2, #36	; 0x24
  404f24:	f200 8107 	bhi.w	405136 <_realloc_r+0x292>
  404f28:	2a13      	cmp	r2, #19
  404f2a:	f200 80db 	bhi.w	4050e4 <_realloc_r+0x240>
  404f2e:	4603      	mov	r3, r0
  404f30:	462a      	mov	r2, r5
  404f32:	6811      	ldr	r1, [r2, #0]
  404f34:	6019      	str	r1, [r3, #0]
  404f36:	6851      	ldr	r1, [r2, #4]
  404f38:	6059      	str	r1, [r3, #4]
  404f3a:	6892      	ldr	r2, [r2, #8]
  404f3c:	609a      	str	r2, [r3, #8]
  404f3e:	4629      	mov	r1, r5
  404f40:	4640      	mov	r0, r8
  404f42:	f7ff f887 	bl	404054 <_free_r>
  404f46:	e01c      	b.n	404f82 <_realloc_r+0xde>
  404f48:	f027 0707 	bic.w	r7, r7, #7
  404f4c:	2f00      	cmp	r7, #0
  404f4e:	463a      	mov	r2, r7
  404f50:	dabf      	bge.n	404ed2 <_realloc_r+0x2e>
  404f52:	2600      	movs	r6, #0
  404f54:	230c      	movs	r3, #12
  404f56:	4630      	mov	r0, r6
  404f58:	f8c8 3000 	str.w	r3, [r8]
  404f5c:	b003      	add	sp, #12
  404f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f62:	462e      	mov	r6, r5
  404f64:	1be3      	subs	r3, r4, r7
  404f66:	2b0f      	cmp	r3, #15
  404f68:	d81e      	bhi.n	404fa8 <_realloc_r+0x104>
  404f6a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  404f6e:	f003 0301 	and.w	r3, r3, #1
  404f72:	4323      	orrs	r3, r4
  404f74:	444c      	add	r4, r9
  404f76:	f8c9 3004 	str.w	r3, [r9, #4]
  404f7a:	6863      	ldr	r3, [r4, #4]
  404f7c:	f043 0301 	orr.w	r3, r3, #1
  404f80:	6063      	str	r3, [r4, #4]
  404f82:	4640      	mov	r0, r8
  404f84:	f7ff ff8c 	bl	404ea0 <__malloc_unlock>
  404f88:	4630      	mov	r0, r6
  404f8a:	b003      	add	sp, #12
  404f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f90:	f023 0303 	bic.w	r3, r3, #3
  404f94:	18e1      	adds	r1, r4, r3
  404f96:	4291      	cmp	r1, r2
  404f98:	db1f      	blt.n	404fda <_realloc_r+0x136>
  404f9a:	68c3      	ldr	r3, [r0, #12]
  404f9c:	6882      	ldr	r2, [r0, #8]
  404f9e:	462e      	mov	r6, r5
  404fa0:	60d3      	str	r3, [r2, #12]
  404fa2:	460c      	mov	r4, r1
  404fa4:	609a      	str	r2, [r3, #8]
  404fa6:	e7dd      	b.n	404f64 <_realloc_r+0xc0>
  404fa8:	f8d9 2004 	ldr.w	r2, [r9, #4]
  404fac:	eb09 0107 	add.w	r1, r9, r7
  404fb0:	f002 0201 	and.w	r2, r2, #1
  404fb4:	444c      	add	r4, r9
  404fb6:	f043 0301 	orr.w	r3, r3, #1
  404fba:	4317      	orrs	r7, r2
  404fbc:	f8c9 7004 	str.w	r7, [r9, #4]
  404fc0:	604b      	str	r3, [r1, #4]
  404fc2:	6863      	ldr	r3, [r4, #4]
  404fc4:	f043 0301 	orr.w	r3, r3, #1
  404fc8:	3108      	adds	r1, #8
  404fca:	6063      	str	r3, [r4, #4]
  404fcc:	4640      	mov	r0, r8
  404fce:	f7ff f841 	bl	404054 <_free_r>
  404fd2:	e7d6      	b.n	404f82 <_realloc_r+0xde>
  404fd4:	4611      	mov	r1, r2
  404fd6:	f7ff bb4d 	b.w	404674 <_malloc_r>
  404fda:	f01e 0f01 	tst.w	lr, #1
  404fde:	d18e      	bne.n	404efe <_realloc_r+0x5a>
  404fe0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404fe4:	eba9 0a01 	sub.w	sl, r9, r1
  404fe8:	f8da 1004 	ldr.w	r1, [sl, #4]
  404fec:	f021 0103 	bic.w	r1, r1, #3
  404ff0:	440b      	add	r3, r1
  404ff2:	4423      	add	r3, r4
  404ff4:	4293      	cmp	r3, r2
  404ff6:	db25      	blt.n	405044 <_realloc_r+0x1a0>
  404ff8:	68c2      	ldr	r2, [r0, #12]
  404ffa:	6881      	ldr	r1, [r0, #8]
  404ffc:	4656      	mov	r6, sl
  404ffe:	60ca      	str	r2, [r1, #12]
  405000:	6091      	str	r1, [r2, #8]
  405002:	f8da 100c 	ldr.w	r1, [sl, #12]
  405006:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40500a:	1f22      	subs	r2, r4, #4
  40500c:	2a24      	cmp	r2, #36	; 0x24
  40500e:	60c1      	str	r1, [r0, #12]
  405010:	6088      	str	r0, [r1, #8]
  405012:	f200 8094 	bhi.w	40513e <_realloc_r+0x29a>
  405016:	2a13      	cmp	r2, #19
  405018:	d96f      	bls.n	4050fa <_realloc_r+0x256>
  40501a:	6829      	ldr	r1, [r5, #0]
  40501c:	f8ca 1008 	str.w	r1, [sl, #8]
  405020:	6869      	ldr	r1, [r5, #4]
  405022:	f8ca 100c 	str.w	r1, [sl, #12]
  405026:	2a1b      	cmp	r2, #27
  405028:	f200 80a2 	bhi.w	405170 <_realloc_r+0x2cc>
  40502c:	3508      	adds	r5, #8
  40502e:	f10a 0210 	add.w	r2, sl, #16
  405032:	e063      	b.n	4050fc <_realloc_r+0x258>
  405034:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405038:	eba9 0a03 	sub.w	sl, r9, r3
  40503c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405040:	f021 0103 	bic.w	r1, r1, #3
  405044:	1863      	adds	r3, r4, r1
  405046:	4293      	cmp	r3, r2
  405048:	f6ff af59 	blt.w	404efe <_realloc_r+0x5a>
  40504c:	4656      	mov	r6, sl
  40504e:	e7d8      	b.n	405002 <_realloc_r+0x15e>
  405050:	6841      	ldr	r1, [r0, #4]
  405052:	f021 0b03 	bic.w	fp, r1, #3
  405056:	44a3      	add	fp, r4
  405058:	f107 0010 	add.w	r0, r7, #16
  40505c:	4583      	cmp	fp, r0
  40505e:	da56      	bge.n	40510e <_realloc_r+0x26a>
  405060:	f01e 0f01 	tst.w	lr, #1
  405064:	f47f af4b 	bne.w	404efe <_realloc_r+0x5a>
  405068:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40506c:	eba9 0a01 	sub.w	sl, r9, r1
  405070:	f8da 1004 	ldr.w	r1, [sl, #4]
  405074:	f021 0103 	bic.w	r1, r1, #3
  405078:	448b      	add	fp, r1
  40507a:	4558      	cmp	r0, fp
  40507c:	dce2      	bgt.n	405044 <_realloc_r+0x1a0>
  40507e:	4656      	mov	r6, sl
  405080:	f8da 100c 	ldr.w	r1, [sl, #12]
  405084:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405088:	1f22      	subs	r2, r4, #4
  40508a:	2a24      	cmp	r2, #36	; 0x24
  40508c:	60c1      	str	r1, [r0, #12]
  40508e:	6088      	str	r0, [r1, #8]
  405090:	f200 808f 	bhi.w	4051b2 <_realloc_r+0x30e>
  405094:	2a13      	cmp	r2, #19
  405096:	f240 808a 	bls.w	4051ae <_realloc_r+0x30a>
  40509a:	6829      	ldr	r1, [r5, #0]
  40509c:	f8ca 1008 	str.w	r1, [sl, #8]
  4050a0:	6869      	ldr	r1, [r5, #4]
  4050a2:	f8ca 100c 	str.w	r1, [sl, #12]
  4050a6:	2a1b      	cmp	r2, #27
  4050a8:	f200 808a 	bhi.w	4051c0 <_realloc_r+0x31c>
  4050ac:	3508      	adds	r5, #8
  4050ae:	f10a 0210 	add.w	r2, sl, #16
  4050b2:	6829      	ldr	r1, [r5, #0]
  4050b4:	6011      	str	r1, [r2, #0]
  4050b6:	6869      	ldr	r1, [r5, #4]
  4050b8:	6051      	str	r1, [r2, #4]
  4050ba:	68a9      	ldr	r1, [r5, #8]
  4050bc:	6091      	str	r1, [r2, #8]
  4050be:	eb0a 0107 	add.w	r1, sl, r7
  4050c2:	ebab 0207 	sub.w	r2, fp, r7
  4050c6:	f042 0201 	orr.w	r2, r2, #1
  4050ca:	6099      	str	r1, [r3, #8]
  4050cc:	604a      	str	r2, [r1, #4]
  4050ce:	f8da 3004 	ldr.w	r3, [sl, #4]
  4050d2:	f003 0301 	and.w	r3, r3, #1
  4050d6:	431f      	orrs	r7, r3
  4050d8:	4640      	mov	r0, r8
  4050da:	f8ca 7004 	str.w	r7, [sl, #4]
  4050de:	f7ff fedf 	bl	404ea0 <__malloc_unlock>
  4050e2:	e751      	b.n	404f88 <_realloc_r+0xe4>
  4050e4:	682b      	ldr	r3, [r5, #0]
  4050e6:	6003      	str	r3, [r0, #0]
  4050e8:	686b      	ldr	r3, [r5, #4]
  4050ea:	6043      	str	r3, [r0, #4]
  4050ec:	2a1b      	cmp	r2, #27
  4050ee:	d82d      	bhi.n	40514c <_realloc_r+0x2a8>
  4050f0:	f100 0308 	add.w	r3, r0, #8
  4050f4:	f105 0208 	add.w	r2, r5, #8
  4050f8:	e71b      	b.n	404f32 <_realloc_r+0x8e>
  4050fa:	4632      	mov	r2, r6
  4050fc:	6829      	ldr	r1, [r5, #0]
  4050fe:	6011      	str	r1, [r2, #0]
  405100:	6869      	ldr	r1, [r5, #4]
  405102:	6051      	str	r1, [r2, #4]
  405104:	68a9      	ldr	r1, [r5, #8]
  405106:	6091      	str	r1, [r2, #8]
  405108:	461c      	mov	r4, r3
  40510a:	46d1      	mov	r9, sl
  40510c:	e72a      	b.n	404f64 <_realloc_r+0xc0>
  40510e:	eb09 0107 	add.w	r1, r9, r7
  405112:	ebab 0b07 	sub.w	fp, fp, r7
  405116:	f04b 0201 	orr.w	r2, fp, #1
  40511a:	6099      	str	r1, [r3, #8]
  40511c:	604a      	str	r2, [r1, #4]
  40511e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405122:	f003 0301 	and.w	r3, r3, #1
  405126:	431f      	orrs	r7, r3
  405128:	4640      	mov	r0, r8
  40512a:	f845 7c04 	str.w	r7, [r5, #-4]
  40512e:	f7ff feb7 	bl	404ea0 <__malloc_unlock>
  405132:	462e      	mov	r6, r5
  405134:	e728      	b.n	404f88 <_realloc_r+0xe4>
  405136:	4629      	mov	r1, r5
  405138:	f7ff fe4c 	bl	404dd4 <memmove>
  40513c:	e6ff      	b.n	404f3e <_realloc_r+0x9a>
  40513e:	4629      	mov	r1, r5
  405140:	4630      	mov	r0, r6
  405142:	461c      	mov	r4, r3
  405144:	46d1      	mov	r9, sl
  405146:	f7ff fe45 	bl	404dd4 <memmove>
  40514a:	e70b      	b.n	404f64 <_realloc_r+0xc0>
  40514c:	68ab      	ldr	r3, [r5, #8]
  40514e:	6083      	str	r3, [r0, #8]
  405150:	68eb      	ldr	r3, [r5, #12]
  405152:	60c3      	str	r3, [r0, #12]
  405154:	2a24      	cmp	r2, #36	; 0x24
  405156:	d017      	beq.n	405188 <_realloc_r+0x2e4>
  405158:	f100 0310 	add.w	r3, r0, #16
  40515c:	f105 0210 	add.w	r2, r5, #16
  405160:	e6e7      	b.n	404f32 <_realloc_r+0x8e>
  405162:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405166:	f023 0303 	bic.w	r3, r3, #3
  40516a:	441c      	add	r4, r3
  40516c:	462e      	mov	r6, r5
  40516e:	e6f9      	b.n	404f64 <_realloc_r+0xc0>
  405170:	68a9      	ldr	r1, [r5, #8]
  405172:	f8ca 1010 	str.w	r1, [sl, #16]
  405176:	68e9      	ldr	r1, [r5, #12]
  405178:	f8ca 1014 	str.w	r1, [sl, #20]
  40517c:	2a24      	cmp	r2, #36	; 0x24
  40517e:	d00c      	beq.n	40519a <_realloc_r+0x2f6>
  405180:	3510      	adds	r5, #16
  405182:	f10a 0218 	add.w	r2, sl, #24
  405186:	e7b9      	b.n	4050fc <_realloc_r+0x258>
  405188:	692b      	ldr	r3, [r5, #16]
  40518a:	6103      	str	r3, [r0, #16]
  40518c:	696b      	ldr	r3, [r5, #20]
  40518e:	6143      	str	r3, [r0, #20]
  405190:	f105 0218 	add.w	r2, r5, #24
  405194:	f100 0318 	add.w	r3, r0, #24
  405198:	e6cb      	b.n	404f32 <_realloc_r+0x8e>
  40519a:	692a      	ldr	r2, [r5, #16]
  40519c:	f8ca 2018 	str.w	r2, [sl, #24]
  4051a0:	696a      	ldr	r2, [r5, #20]
  4051a2:	f8ca 201c 	str.w	r2, [sl, #28]
  4051a6:	3518      	adds	r5, #24
  4051a8:	f10a 0220 	add.w	r2, sl, #32
  4051ac:	e7a6      	b.n	4050fc <_realloc_r+0x258>
  4051ae:	4632      	mov	r2, r6
  4051b0:	e77f      	b.n	4050b2 <_realloc_r+0x20e>
  4051b2:	4629      	mov	r1, r5
  4051b4:	4630      	mov	r0, r6
  4051b6:	9301      	str	r3, [sp, #4]
  4051b8:	f7ff fe0c 	bl	404dd4 <memmove>
  4051bc:	9b01      	ldr	r3, [sp, #4]
  4051be:	e77e      	b.n	4050be <_realloc_r+0x21a>
  4051c0:	68a9      	ldr	r1, [r5, #8]
  4051c2:	f8ca 1010 	str.w	r1, [sl, #16]
  4051c6:	68e9      	ldr	r1, [r5, #12]
  4051c8:	f8ca 1014 	str.w	r1, [sl, #20]
  4051cc:	2a24      	cmp	r2, #36	; 0x24
  4051ce:	d003      	beq.n	4051d8 <_realloc_r+0x334>
  4051d0:	3510      	adds	r5, #16
  4051d2:	f10a 0218 	add.w	r2, sl, #24
  4051d6:	e76c      	b.n	4050b2 <_realloc_r+0x20e>
  4051d8:	692a      	ldr	r2, [r5, #16]
  4051da:	f8ca 2018 	str.w	r2, [sl, #24]
  4051de:	696a      	ldr	r2, [r5, #20]
  4051e0:	f8ca 201c 	str.w	r2, [sl, #28]
  4051e4:	3518      	adds	r5, #24
  4051e6:	f10a 0220 	add.w	r2, sl, #32
  4051ea:	e762      	b.n	4050b2 <_realloc_r+0x20e>
  4051ec:	204005ac 	.word	0x204005ac

004051f0 <_sbrk_r>:
  4051f0:	b538      	push	{r3, r4, r5, lr}
  4051f2:	4c07      	ldr	r4, [pc, #28]	; (405210 <_sbrk_r+0x20>)
  4051f4:	2300      	movs	r3, #0
  4051f6:	4605      	mov	r5, r0
  4051f8:	4608      	mov	r0, r1
  4051fa:	6023      	str	r3, [r4, #0]
  4051fc:	f7fc fdf8 	bl	401df0 <_sbrk>
  405200:	1c43      	adds	r3, r0, #1
  405202:	d000      	beq.n	405206 <_sbrk_r+0x16>
  405204:	bd38      	pop	{r3, r4, r5, pc}
  405206:	6823      	ldr	r3, [r4, #0]
  405208:	2b00      	cmp	r3, #0
  40520a:	d0fb      	beq.n	405204 <_sbrk_r+0x14>
  40520c:	602b      	str	r3, [r5, #0]
  40520e:	bd38      	pop	{r3, r4, r5, pc}
  405210:	20400aa8 	.word	0x20400aa8

00405214 <__sread>:
  405214:	b510      	push	{r4, lr}
  405216:	460c      	mov	r4, r1
  405218:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40521c:	f000 fa44 	bl	4056a8 <_read_r>
  405220:	2800      	cmp	r0, #0
  405222:	db03      	blt.n	40522c <__sread+0x18>
  405224:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405226:	4403      	add	r3, r0
  405228:	6523      	str	r3, [r4, #80]	; 0x50
  40522a:	bd10      	pop	{r4, pc}
  40522c:	89a3      	ldrh	r3, [r4, #12]
  40522e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405232:	81a3      	strh	r3, [r4, #12]
  405234:	bd10      	pop	{r4, pc}
  405236:	bf00      	nop

00405238 <__swrite>:
  405238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40523c:	4616      	mov	r6, r2
  40523e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  405242:	461f      	mov	r7, r3
  405244:	05d3      	lsls	r3, r2, #23
  405246:	460c      	mov	r4, r1
  405248:	4605      	mov	r5, r0
  40524a:	d507      	bpl.n	40525c <__swrite+0x24>
  40524c:	2200      	movs	r2, #0
  40524e:	2302      	movs	r3, #2
  405250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405254:	f000 fa12 	bl	40567c <_lseek_r>
  405258:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40525c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405260:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405264:	81a2      	strh	r2, [r4, #12]
  405266:	463b      	mov	r3, r7
  405268:	4632      	mov	r2, r6
  40526a:	4628      	mov	r0, r5
  40526c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405270:	f000 b924 	b.w	4054bc <_write_r>

00405274 <__sseek>:
  405274:	b510      	push	{r4, lr}
  405276:	460c      	mov	r4, r1
  405278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40527c:	f000 f9fe 	bl	40567c <_lseek_r>
  405280:	89a3      	ldrh	r3, [r4, #12]
  405282:	1c42      	adds	r2, r0, #1
  405284:	bf0e      	itee	eq
  405286:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40528a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40528e:	6520      	strne	r0, [r4, #80]	; 0x50
  405290:	81a3      	strh	r3, [r4, #12]
  405292:	bd10      	pop	{r4, pc}

00405294 <__sclose>:
  405294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405298:	f000 b978 	b.w	40558c <_close_r>
	...

004052c0 <strlen>:
  4052c0:	f890 f000 	pld	[r0]
  4052c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4052c8:	f020 0107 	bic.w	r1, r0, #7
  4052cc:	f06f 0c00 	mvn.w	ip, #0
  4052d0:	f010 0407 	ands.w	r4, r0, #7
  4052d4:	f891 f020 	pld	[r1, #32]
  4052d8:	f040 8049 	bne.w	40536e <strlen+0xae>
  4052dc:	f04f 0400 	mov.w	r4, #0
  4052e0:	f06f 0007 	mvn.w	r0, #7
  4052e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4052e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4052ec:	f100 0008 	add.w	r0, r0, #8
  4052f0:	fa82 f24c 	uadd8	r2, r2, ip
  4052f4:	faa4 f28c 	sel	r2, r4, ip
  4052f8:	fa83 f34c 	uadd8	r3, r3, ip
  4052fc:	faa2 f38c 	sel	r3, r2, ip
  405300:	bb4b      	cbnz	r3, 405356 <strlen+0x96>
  405302:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405306:	fa82 f24c 	uadd8	r2, r2, ip
  40530a:	f100 0008 	add.w	r0, r0, #8
  40530e:	faa4 f28c 	sel	r2, r4, ip
  405312:	fa83 f34c 	uadd8	r3, r3, ip
  405316:	faa2 f38c 	sel	r3, r2, ip
  40531a:	b9e3      	cbnz	r3, 405356 <strlen+0x96>
  40531c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405320:	fa82 f24c 	uadd8	r2, r2, ip
  405324:	f100 0008 	add.w	r0, r0, #8
  405328:	faa4 f28c 	sel	r2, r4, ip
  40532c:	fa83 f34c 	uadd8	r3, r3, ip
  405330:	faa2 f38c 	sel	r3, r2, ip
  405334:	b97b      	cbnz	r3, 405356 <strlen+0x96>
  405336:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40533a:	f101 0120 	add.w	r1, r1, #32
  40533e:	fa82 f24c 	uadd8	r2, r2, ip
  405342:	f100 0008 	add.w	r0, r0, #8
  405346:	faa4 f28c 	sel	r2, r4, ip
  40534a:	fa83 f34c 	uadd8	r3, r3, ip
  40534e:	faa2 f38c 	sel	r3, r2, ip
  405352:	2b00      	cmp	r3, #0
  405354:	d0c6      	beq.n	4052e4 <strlen+0x24>
  405356:	2a00      	cmp	r2, #0
  405358:	bf04      	itt	eq
  40535a:	3004      	addeq	r0, #4
  40535c:	461a      	moveq	r2, r3
  40535e:	ba12      	rev	r2, r2
  405360:	fab2 f282 	clz	r2, r2
  405364:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405368:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40536c:	4770      	bx	lr
  40536e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405372:	f004 0503 	and.w	r5, r4, #3
  405376:	f1c4 0000 	rsb	r0, r4, #0
  40537a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40537e:	f014 0f04 	tst.w	r4, #4
  405382:	f891 f040 	pld	[r1, #64]	; 0x40
  405386:	fa0c f505 	lsl.w	r5, ip, r5
  40538a:	ea62 0205 	orn	r2, r2, r5
  40538e:	bf1c      	itt	ne
  405390:	ea63 0305 	ornne	r3, r3, r5
  405394:	4662      	movne	r2, ip
  405396:	f04f 0400 	mov.w	r4, #0
  40539a:	e7a9      	b.n	4052f0 <strlen+0x30>

0040539c <__swbuf_r>:
  40539c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40539e:	460d      	mov	r5, r1
  4053a0:	4614      	mov	r4, r2
  4053a2:	4606      	mov	r6, r0
  4053a4:	b110      	cbz	r0, 4053ac <__swbuf_r+0x10>
  4053a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4053a8:	2b00      	cmp	r3, #0
  4053aa:	d04b      	beq.n	405444 <__swbuf_r+0xa8>
  4053ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4053b0:	69a3      	ldr	r3, [r4, #24]
  4053b2:	60a3      	str	r3, [r4, #8]
  4053b4:	b291      	uxth	r1, r2
  4053b6:	0708      	lsls	r0, r1, #28
  4053b8:	d539      	bpl.n	40542e <__swbuf_r+0x92>
  4053ba:	6923      	ldr	r3, [r4, #16]
  4053bc:	2b00      	cmp	r3, #0
  4053be:	d036      	beq.n	40542e <__swbuf_r+0x92>
  4053c0:	b2ed      	uxtb	r5, r5
  4053c2:	0489      	lsls	r1, r1, #18
  4053c4:	462f      	mov	r7, r5
  4053c6:	d515      	bpl.n	4053f4 <__swbuf_r+0x58>
  4053c8:	6822      	ldr	r2, [r4, #0]
  4053ca:	6961      	ldr	r1, [r4, #20]
  4053cc:	1ad3      	subs	r3, r2, r3
  4053ce:	428b      	cmp	r3, r1
  4053d0:	da1c      	bge.n	40540c <__swbuf_r+0x70>
  4053d2:	3301      	adds	r3, #1
  4053d4:	68a1      	ldr	r1, [r4, #8]
  4053d6:	1c50      	adds	r0, r2, #1
  4053d8:	3901      	subs	r1, #1
  4053da:	60a1      	str	r1, [r4, #8]
  4053dc:	6020      	str	r0, [r4, #0]
  4053de:	7015      	strb	r5, [r2, #0]
  4053e0:	6962      	ldr	r2, [r4, #20]
  4053e2:	429a      	cmp	r2, r3
  4053e4:	d01a      	beq.n	40541c <__swbuf_r+0x80>
  4053e6:	89a3      	ldrh	r3, [r4, #12]
  4053e8:	07db      	lsls	r3, r3, #31
  4053ea:	d501      	bpl.n	4053f0 <__swbuf_r+0x54>
  4053ec:	2d0a      	cmp	r5, #10
  4053ee:	d015      	beq.n	40541c <__swbuf_r+0x80>
  4053f0:	4638      	mov	r0, r7
  4053f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4053f4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4053f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4053fa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4053fe:	81a2      	strh	r2, [r4, #12]
  405400:	6822      	ldr	r2, [r4, #0]
  405402:	6661      	str	r1, [r4, #100]	; 0x64
  405404:	6961      	ldr	r1, [r4, #20]
  405406:	1ad3      	subs	r3, r2, r3
  405408:	428b      	cmp	r3, r1
  40540a:	dbe2      	blt.n	4053d2 <__swbuf_r+0x36>
  40540c:	4621      	mov	r1, r4
  40540e:	4630      	mov	r0, r6
  405410:	f7fe fcb6 	bl	403d80 <_fflush_r>
  405414:	b940      	cbnz	r0, 405428 <__swbuf_r+0x8c>
  405416:	6822      	ldr	r2, [r4, #0]
  405418:	2301      	movs	r3, #1
  40541a:	e7db      	b.n	4053d4 <__swbuf_r+0x38>
  40541c:	4621      	mov	r1, r4
  40541e:	4630      	mov	r0, r6
  405420:	f7fe fcae 	bl	403d80 <_fflush_r>
  405424:	2800      	cmp	r0, #0
  405426:	d0e3      	beq.n	4053f0 <__swbuf_r+0x54>
  405428:	f04f 37ff 	mov.w	r7, #4294967295
  40542c:	e7e0      	b.n	4053f0 <__swbuf_r+0x54>
  40542e:	4621      	mov	r1, r4
  405430:	4630      	mov	r0, r6
  405432:	f7fe fb91 	bl	403b58 <__swsetup_r>
  405436:	2800      	cmp	r0, #0
  405438:	d1f6      	bne.n	405428 <__swbuf_r+0x8c>
  40543a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40543e:	6923      	ldr	r3, [r4, #16]
  405440:	b291      	uxth	r1, r2
  405442:	e7bd      	b.n	4053c0 <__swbuf_r+0x24>
  405444:	f7fe fd30 	bl	403ea8 <__sinit>
  405448:	e7b0      	b.n	4053ac <__swbuf_r+0x10>
  40544a:	bf00      	nop

0040544c <_wcrtomb_r>:
  40544c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40544e:	4606      	mov	r6, r0
  405450:	b085      	sub	sp, #20
  405452:	461f      	mov	r7, r3
  405454:	b189      	cbz	r1, 40547a <_wcrtomb_r+0x2e>
  405456:	4c10      	ldr	r4, [pc, #64]	; (405498 <_wcrtomb_r+0x4c>)
  405458:	4d10      	ldr	r5, [pc, #64]	; (40549c <_wcrtomb_r+0x50>)
  40545a:	6824      	ldr	r4, [r4, #0]
  40545c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40545e:	2c00      	cmp	r4, #0
  405460:	bf08      	it	eq
  405462:	462c      	moveq	r4, r5
  405464:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  405468:	47a0      	blx	r4
  40546a:	1c43      	adds	r3, r0, #1
  40546c:	d103      	bne.n	405476 <_wcrtomb_r+0x2a>
  40546e:	2200      	movs	r2, #0
  405470:	238a      	movs	r3, #138	; 0x8a
  405472:	603a      	str	r2, [r7, #0]
  405474:	6033      	str	r3, [r6, #0]
  405476:	b005      	add	sp, #20
  405478:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40547a:	460c      	mov	r4, r1
  40547c:	4906      	ldr	r1, [pc, #24]	; (405498 <_wcrtomb_r+0x4c>)
  40547e:	4a07      	ldr	r2, [pc, #28]	; (40549c <_wcrtomb_r+0x50>)
  405480:	6809      	ldr	r1, [r1, #0]
  405482:	6b49      	ldr	r1, [r1, #52]	; 0x34
  405484:	2900      	cmp	r1, #0
  405486:	bf08      	it	eq
  405488:	4611      	moveq	r1, r2
  40548a:	4622      	mov	r2, r4
  40548c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  405490:	a901      	add	r1, sp, #4
  405492:	47a0      	blx	r4
  405494:	e7e9      	b.n	40546a <_wcrtomb_r+0x1e>
  405496:	bf00      	nop
  405498:	20400010 	.word	0x20400010
  40549c:	20400440 	.word	0x20400440

004054a0 <__ascii_wctomb>:
  4054a0:	b121      	cbz	r1, 4054ac <__ascii_wctomb+0xc>
  4054a2:	2aff      	cmp	r2, #255	; 0xff
  4054a4:	d804      	bhi.n	4054b0 <__ascii_wctomb+0x10>
  4054a6:	700a      	strb	r2, [r1, #0]
  4054a8:	2001      	movs	r0, #1
  4054aa:	4770      	bx	lr
  4054ac:	4608      	mov	r0, r1
  4054ae:	4770      	bx	lr
  4054b0:	238a      	movs	r3, #138	; 0x8a
  4054b2:	6003      	str	r3, [r0, #0]
  4054b4:	f04f 30ff 	mov.w	r0, #4294967295
  4054b8:	4770      	bx	lr
  4054ba:	bf00      	nop

004054bc <_write_r>:
  4054bc:	b570      	push	{r4, r5, r6, lr}
  4054be:	460d      	mov	r5, r1
  4054c0:	4c08      	ldr	r4, [pc, #32]	; (4054e4 <_write_r+0x28>)
  4054c2:	4611      	mov	r1, r2
  4054c4:	4606      	mov	r6, r0
  4054c6:	461a      	mov	r2, r3
  4054c8:	4628      	mov	r0, r5
  4054ca:	2300      	movs	r3, #0
  4054cc:	6023      	str	r3, [r4, #0]
  4054ce:	f7fb f855 	bl	40057c <_write>
  4054d2:	1c43      	adds	r3, r0, #1
  4054d4:	d000      	beq.n	4054d8 <_write_r+0x1c>
  4054d6:	bd70      	pop	{r4, r5, r6, pc}
  4054d8:	6823      	ldr	r3, [r4, #0]
  4054da:	2b00      	cmp	r3, #0
  4054dc:	d0fb      	beq.n	4054d6 <_write_r+0x1a>
  4054de:	6033      	str	r3, [r6, #0]
  4054e0:	bd70      	pop	{r4, r5, r6, pc}
  4054e2:	bf00      	nop
  4054e4:	20400aa8 	.word	0x20400aa8

004054e8 <__register_exitproc>:
  4054e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4054ec:	4c25      	ldr	r4, [pc, #148]	; (405584 <__register_exitproc+0x9c>)
  4054ee:	6825      	ldr	r5, [r4, #0]
  4054f0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4054f4:	4606      	mov	r6, r0
  4054f6:	4688      	mov	r8, r1
  4054f8:	4692      	mov	sl, r2
  4054fa:	4699      	mov	r9, r3
  4054fc:	b3c4      	cbz	r4, 405570 <__register_exitproc+0x88>
  4054fe:	6860      	ldr	r0, [r4, #4]
  405500:	281f      	cmp	r0, #31
  405502:	dc17      	bgt.n	405534 <__register_exitproc+0x4c>
  405504:	1c43      	adds	r3, r0, #1
  405506:	b176      	cbz	r6, 405526 <__register_exitproc+0x3e>
  405508:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40550c:	2201      	movs	r2, #1
  40550e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405512:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  405516:	4082      	lsls	r2, r0
  405518:	4311      	orrs	r1, r2
  40551a:	2e02      	cmp	r6, #2
  40551c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  405520:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405524:	d01e      	beq.n	405564 <__register_exitproc+0x7c>
  405526:	3002      	adds	r0, #2
  405528:	6063      	str	r3, [r4, #4]
  40552a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40552e:	2000      	movs	r0, #0
  405530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405534:	4b14      	ldr	r3, [pc, #80]	; (405588 <__register_exitproc+0xa0>)
  405536:	b303      	cbz	r3, 40557a <__register_exitproc+0x92>
  405538:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40553c:	f7ff f892 	bl	404664 <malloc>
  405540:	4604      	mov	r4, r0
  405542:	b1d0      	cbz	r0, 40557a <__register_exitproc+0x92>
  405544:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405548:	2700      	movs	r7, #0
  40554a:	e880 0088 	stmia.w	r0, {r3, r7}
  40554e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405552:	4638      	mov	r0, r7
  405554:	2301      	movs	r3, #1
  405556:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40555a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40555e:	2e00      	cmp	r6, #0
  405560:	d0e1      	beq.n	405526 <__register_exitproc+0x3e>
  405562:	e7d1      	b.n	405508 <__register_exitproc+0x20>
  405564:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  405568:	430a      	orrs	r2, r1
  40556a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40556e:	e7da      	b.n	405526 <__register_exitproc+0x3e>
  405570:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405574:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405578:	e7c1      	b.n	4054fe <__register_exitproc+0x16>
  40557a:	f04f 30ff 	mov.w	r0, #4294967295
  40557e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405582:	bf00      	nop
  405584:	0040576c 	.word	0x0040576c
  405588:	00404665 	.word	0x00404665

0040558c <_close_r>:
  40558c:	b538      	push	{r3, r4, r5, lr}
  40558e:	4c07      	ldr	r4, [pc, #28]	; (4055ac <_close_r+0x20>)
  405590:	2300      	movs	r3, #0
  405592:	4605      	mov	r5, r0
  405594:	4608      	mov	r0, r1
  405596:	6023      	str	r3, [r4, #0]
  405598:	f7fc fc56 	bl	401e48 <_close>
  40559c:	1c43      	adds	r3, r0, #1
  40559e:	d000      	beq.n	4055a2 <_close_r+0x16>
  4055a0:	bd38      	pop	{r3, r4, r5, pc}
  4055a2:	6823      	ldr	r3, [r4, #0]
  4055a4:	2b00      	cmp	r3, #0
  4055a6:	d0fb      	beq.n	4055a0 <_close_r+0x14>
  4055a8:	602b      	str	r3, [r5, #0]
  4055aa:	bd38      	pop	{r3, r4, r5, pc}
  4055ac:	20400aa8 	.word	0x20400aa8

004055b0 <_fclose_r>:
  4055b0:	b570      	push	{r4, r5, r6, lr}
  4055b2:	b139      	cbz	r1, 4055c4 <_fclose_r+0x14>
  4055b4:	4605      	mov	r5, r0
  4055b6:	460c      	mov	r4, r1
  4055b8:	b108      	cbz	r0, 4055be <_fclose_r+0xe>
  4055ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4055bc:	b383      	cbz	r3, 405620 <_fclose_r+0x70>
  4055be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4055c2:	b913      	cbnz	r3, 4055ca <_fclose_r+0x1a>
  4055c4:	2600      	movs	r6, #0
  4055c6:	4630      	mov	r0, r6
  4055c8:	bd70      	pop	{r4, r5, r6, pc}
  4055ca:	4621      	mov	r1, r4
  4055cc:	4628      	mov	r0, r5
  4055ce:	f7fe fb37 	bl	403c40 <__sflush_r>
  4055d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4055d4:	4606      	mov	r6, r0
  4055d6:	b133      	cbz	r3, 4055e6 <_fclose_r+0x36>
  4055d8:	69e1      	ldr	r1, [r4, #28]
  4055da:	4628      	mov	r0, r5
  4055dc:	4798      	blx	r3
  4055de:	2800      	cmp	r0, #0
  4055e0:	bfb8      	it	lt
  4055e2:	f04f 36ff 	movlt.w	r6, #4294967295
  4055e6:	89a3      	ldrh	r3, [r4, #12]
  4055e8:	061b      	lsls	r3, r3, #24
  4055ea:	d41c      	bmi.n	405626 <_fclose_r+0x76>
  4055ec:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4055ee:	b141      	cbz	r1, 405602 <_fclose_r+0x52>
  4055f0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4055f4:	4299      	cmp	r1, r3
  4055f6:	d002      	beq.n	4055fe <_fclose_r+0x4e>
  4055f8:	4628      	mov	r0, r5
  4055fa:	f7fe fd2b 	bl	404054 <_free_r>
  4055fe:	2300      	movs	r3, #0
  405600:	6323      	str	r3, [r4, #48]	; 0x30
  405602:	6c61      	ldr	r1, [r4, #68]	; 0x44
  405604:	b121      	cbz	r1, 405610 <_fclose_r+0x60>
  405606:	4628      	mov	r0, r5
  405608:	f7fe fd24 	bl	404054 <_free_r>
  40560c:	2300      	movs	r3, #0
  40560e:	6463      	str	r3, [r4, #68]	; 0x44
  405610:	f7fe fc50 	bl	403eb4 <__sfp_lock_acquire>
  405614:	2300      	movs	r3, #0
  405616:	81a3      	strh	r3, [r4, #12]
  405618:	f7fe fc4e 	bl	403eb8 <__sfp_lock_release>
  40561c:	4630      	mov	r0, r6
  40561e:	bd70      	pop	{r4, r5, r6, pc}
  405620:	f7fe fc42 	bl	403ea8 <__sinit>
  405624:	e7cb      	b.n	4055be <_fclose_r+0xe>
  405626:	6921      	ldr	r1, [r4, #16]
  405628:	4628      	mov	r0, r5
  40562a:	f7fe fd13 	bl	404054 <_free_r>
  40562e:	e7dd      	b.n	4055ec <_fclose_r+0x3c>

00405630 <_fstat_r>:
  405630:	b538      	push	{r3, r4, r5, lr}
  405632:	460b      	mov	r3, r1
  405634:	4c07      	ldr	r4, [pc, #28]	; (405654 <_fstat_r+0x24>)
  405636:	4605      	mov	r5, r0
  405638:	4611      	mov	r1, r2
  40563a:	4618      	mov	r0, r3
  40563c:	2300      	movs	r3, #0
  40563e:	6023      	str	r3, [r4, #0]
  405640:	f7fc fc0e 	bl	401e60 <_fstat>
  405644:	1c43      	adds	r3, r0, #1
  405646:	d000      	beq.n	40564a <_fstat_r+0x1a>
  405648:	bd38      	pop	{r3, r4, r5, pc}
  40564a:	6823      	ldr	r3, [r4, #0]
  40564c:	2b00      	cmp	r3, #0
  40564e:	d0fb      	beq.n	405648 <_fstat_r+0x18>
  405650:	602b      	str	r3, [r5, #0]
  405652:	bd38      	pop	{r3, r4, r5, pc}
  405654:	20400aa8 	.word	0x20400aa8

00405658 <_isatty_r>:
  405658:	b538      	push	{r3, r4, r5, lr}
  40565a:	4c07      	ldr	r4, [pc, #28]	; (405678 <_isatty_r+0x20>)
  40565c:	2300      	movs	r3, #0
  40565e:	4605      	mov	r5, r0
  405660:	4608      	mov	r0, r1
  405662:	6023      	str	r3, [r4, #0]
  405664:	f7fc fc0c 	bl	401e80 <_isatty>
  405668:	1c43      	adds	r3, r0, #1
  40566a:	d000      	beq.n	40566e <_isatty_r+0x16>
  40566c:	bd38      	pop	{r3, r4, r5, pc}
  40566e:	6823      	ldr	r3, [r4, #0]
  405670:	2b00      	cmp	r3, #0
  405672:	d0fb      	beq.n	40566c <_isatty_r+0x14>
  405674:	602b      	str	r3, [r5, #0]
  405676:	bd38      	pop	{r3, r4, r5, pc}
  405678:	20400aa8 	.word	0x20400aa8

0040567c <_lseek_r>:
  40567c:	b570      	push	{r4, r5, r6, lr}
  40567e:	460d      	mov	r5, r1
  405680:	4c08      	ldr	r4, [pc, #32]	; (4056a4 <_lseek_r+0x28>)
  405682:	4611      	mov	r1, r2
  405684:	4606      	mov	r6, r0
  405686:	461a      	mov	r2, r3
  405688:	4628      	mov	r0, r5
  40568a:	2300      	movs	r3, #0
  40568c:	6023      	str	r3, [r4, #0]
  40568e:	f7fc fc02 	bl	401e96 <_lseek>
  405692:	1c43      	adds	r3, r0, #1
  405694:	d000      	beq.n	405698 <_lseek_r+0x1c>
  405696:	bd70      	pop	{r4, r5, r6, pc}
  405698:	6823      	ldr	r3, [r4, #0]
  40569a:	2b00      	cmp	r3, #0
  40569c:	d0fb      	beq.n	405696 <_lseek_r+0x1a>
  40569e:	6033      	str	r3, [r6, #0]
  4056a0:	bd70      	pop	{r4, r5, r6, pc}
  4056a2:	bf00      	nop
  4056a4:	20400aa8 	.word	0x20400aa8

004056a8 <_read_r>:
  4056a8:	b570      	push	{r4, r5, r6, lr}
  4056aa:	460d      	mov	r5, r1
  4056ac:	4c08      	ldr	r4, [pc, #32]	; (4056d0 <_read_r+0x28>)
  4056ae:	4611      	mov	r1, r2
  4056b0:	4606      	mov	r6, r0
  4056b2:	461a      	mov	r2, r3
  4056b4:	4628      	mov	r0, r5
  4056b6:	2300      	movs	r3, #0
  4056b8:	6023      	str	r3, [r4, #0]
  4056ba:	f7fa ff35 	bl	400528 <_read>
  4056be:	1c43      	adds	r3, r0, #1
  4056c0:	d000      	beq.n	4056c4 <_read_r+0x1c>
  4056c2:	bd70      	pop	{r4, r5, r6, pc}
  4056c4:	6823      	ldr	r3, [r4, #0]
  4056c6:	2b00      	cmp	r3, #0
  4056c8:	d0fb      	beq.n	4056c2 <_read_r+0x1a>
  4056ca:	6033      	str	r3, [r6, #0]
  4056cc:	bd70      	pop	{r4, r5, r6, pc}
  4056ce:	bf00      	nop
  4056d0:	20400aa8 	.word	0x20400aa8
  4056d4:	0001c200 	.word	0x0001c200
  4056d8:	000000c0 	.word	0x000000c0
  4056dc:	00000800 	.word	0x00000800
  4056e0:	00000000 	.word	0x00000000
  4056e4:	63696e49 	.word	0x63696e49
  4056e8:	696c6169 	.word	0x696c6169
  4056ec:	646e617a 	.word	0x646e617a
  4056f0:	7562206f 	.word	0x7562206f
  4056f4:	32692073 	.word	0x32692073
  4056f8:	000a2063 	.word	0x000a2063
  4056fc:	5252455b 	.word	0x5252455b
  405700:	5b205d4f 	.word	0x5b205d4f
  405704:	5d633269 	.word	0x5d633269
  405708:	65725b20 	.word	0x65725b20
  40570c:	205d6461 	.word	0x205d6461
  405710:	0000000a 	.word	0x0000000a
  405714:	5252455b 	.word	0x5252455b
  405718:	5b205d4f 	.word	0x5b205d4f
  40571c:	5d75636d 	.word	0x5d75636d
  405720:	72575b20 	.word	0x72575b20
  405724:	20676e6f 	.word	0x20676e6f
  405728:	69766564 	.word	0x69766564
  40572c:	205d6563 	.word	0x205d6563
  405730:	2578305b 	.word	0x2578305b
  405734:	205d5832 	.word	0x205d5832
  405738:	0000000a 	.word	0x0000000a
  40573c:	5252455b 	.word	0x5252455b
  405740:	5b205d4f 	.word	0x5b205d4f
  405744:	5d633269 	.word	0x5d633269
  405748:	72775b20 	.word	0x72775b20
  40574c:	5d657469 	.word	0x5d657469
  405750:	00000a20 	.word	0x00000a20
  405754:	2f792f78 	.word	0x2f792f78
  405758:	203a207a 	.word	0x203a207a
  40575c:	2f206425 	.word	0x2f206425
  405760:	20642520 	.word	0x20642520
  405764:	6425202f 	.word	0x6425202f
  405768:	00000a20 	.word	0x00000a20

0040576c <_global_impure_ptr>:
  40576c:	20400018 33323130 37363534 42413938     ..@ 0123456789AB
  40577c:	46454443 00000000 33323130 37363534     CDEF....01234567
  40578c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40579c:	0000296c                                l)..

004057a0 <blanks.7202>:
  4057a0:	20202020 20202020 20202020 20202020                     

004057b0 <zeroes.7203>:
  4057b0:	30303030 30303030 30303030 30303030     0000000000000000
  4057c0:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004057d0 <_ctype_>:
  4057d0:	20202000 20202020 28282020 20282828     .         ((((( 
  4057e0:	20202020 20202020 20202020 20202020                     
  4057f0:	10108820 10101010 10101010 10101010      ...............
  405800:	04040410 04040404 10040404 10101010     ................
  405810:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405820:	01010101 01010101 01010101 10101010     ................
  405830:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405840:	02020202 02020202 02020202 10101010     ................
  405850:	00000020 00000000 00000000 00000000      ...............
	...

004058d4 <_init>:
  4058d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4058d6:	bf00      	nop
  4058d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4058da:	bc08      	pop	{r3}
  4058dc:	469e      	mov	lr, r3
  4058de:	4770      	bx	lr

004058e0 <__init_array_start>:
  4058e0:	00403c21 	.word	0x00403c21

004058e4 <__frame_dummy_init_array_entry>:
  4058e4:	00400165                                e.@.

004058e8 <_fini>:
  4058e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4058ea:	bf00      	nop
  4058ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4058ee:	bc08      	pop	{r3}
  4058f0:	469e      	mov	lr, r3
  4058f2:	4770      	bx	lr

004058f4 <__fini_array_start>:
  4058f4:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__global_locale>:
20400440:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400460:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400480:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400500:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400520:	54a1 0040 4bd5 0040 0000 0000 57d0 0040     .T@..K@......W@.
20400530:	57cc 0040 5780 0040 5780 0040 5780 0040     .W@..W@..W@..W@.
20400540:	5780 0040 5780 0040 5780 0040 5780 0040     .W@..W@..W@..W@.
20400550:	5780 0040 5780 0040 ffff ffff ffff ffff     .W@..W@.........
20400560:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20400588:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005ac <__malloc_av_>:
	...
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 
20400864:	085c 2040 085c 2040 0864 2040 0864 2040     \.@ \.@ d.@ d.@ 
20400874:	086c 2040 086c 2040 0874 2040 0874 2040     l.@ l.@ t.@ t.@ 
20400884:	087c 2040 087c 2040 0884 2040 0884 2040     |.@ |.@ ..@ ..@ 
20400894:	088c 2040 088c 2040 0894 2040 0894 2040     ..@ ..@ ..@ ..@ 
204008a4:	089c 2040 089c 2040 08a4 2040 08a4 2040     ..@ ..@ ..@ ..@ 
204008b4:	08ac 2040 08ac 2040 08b4 2040 08b4 2040     ..@ ..@ ..@ ..@ 
204008c4:	08bc 2040 08bc 2040 08c4 2040 08c4 2040     ..@ ..@ ..@ ..@ 
204008d4:	08cc 2040 08cc 2040 08d4 2040 08d4 2040     ..@ ..@ ..@ ..@ 
204008e4:	08dc 2040 08dc 2040 08e4 2040 08e4 2040     ..@ ..@ ..@ ..@ 
204008f4:	08ec 2040 08ec 2040 08f4 2040 08f4 2040     ..@ ..@ ..@ ..@ 
20400904:	08fc 2040 08fc 2040 0904 2040 0904 2040     ..@ ..@ ..@ ..@ 
20400914:	090c 2040 090c 2040 0914 2040 0914 2040     ..@ ..@ ..@ ..@ 
20400924:	091c 2040 091c 2040 0924 2040 0924 2040     ..@ ..@ $.@ $.@ 
20400934:	092c 2040 092c 2040 0934 2040 0934 2040     ,.@ ,.@ 4.@ 4.@ 
20400944:	093c 2040 093c 2040 0944 2040 0944 2040     <.@ <.@ D.@ D.@ 
20400954:	094c 2040 094c 2040 0954 2040 0954 2040     L.@ L.@ T.@ T.@ 
20400964:	095c 2040 095c 2040 0964 2040 0964 2040     \.@ \.@ d.@ d.@ 
20400974:	096c 2040 096c 2040 0974 2040 0974 2040     l.@ l.@ t.@ t.@ 
20400984:	097c 2040 097c 2040 0984 2040 0984 2040     |.@ |.@ ..@ ..@ 
20400994:	098c 2040 098c 2040 0994 2040 0994 2040     ..@ ..@ ..@ ..@ 
204009a4:	099c 2040 099c 2040 09a4 2040 09a4 2040     ..@ ..@ ..@ ..@ 

204009b4 <__malloc_sbrk_base>:
204009b4:	ffff ffff                                   ....

204009b8 <__malloc_trim_threshold>:
204009b8:	0000 0002                                   ....
