Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/server_011.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3202081 heartbeat IPC: 3.12297 cumulative IPC: 3.12297 (Simulation time: 0 hr 0 min 32 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6409350 heartbeat IPC: 3.11792 cumulative IPC: 3.12044 (Simulation time: 0 hr 1 min 3 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9660462 heartbeat IPC: 3.07587 cumulative IPC: 3.10544 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 12859951 heartbeat IPC: 3.1255 cumulative IPC: 3.11043 (Simulation time: 0 hr 2 min 4 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16066811 heartbeat IPC: 3.11831 cumulative IPC: 3.11201 (Simulation time: 0 hr 2 min 35 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16066812 (Simulation time: 0 hr 2 min 35 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 23480223 heartbeat IPC: 1.34891 cumulative IPC: 1.34891 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 31340914 heartbeat IPC: 1.27215 cumulative IPC: 1.30941 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 40598669 heartbeat IPC: 1.08018 cumulative IPC: 1.2229 (Simulation time: 0 hr 4 min 2 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 48273068 heartbeat IPC: 1.30303 cumulative IPC: 1.24199 (Simulation time: 0 hr 4 min 32 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 55678554 heartbeat IPC: 1.35035 cumulative IPC: 1.26225 (Simulation time: 0 hr 5 min 2 sec) 
Finished CPU 0 instructions: 50000003 cycles: 39611754 cumulative IPC: 1.26225 (Simulation time: 0 hr 5 min 2 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.26225 instructions: 50000003 cycles: 39611754
L1D TOTAL     ACCESS:   18184499  HIT:   17153427  MISS:    1031072
L1D LOAD      ACCESS:    6794579  HIT:    6313367  MISS:     481212
L1D RFO       ACCESS:    4834142  HIT:    4752198  MISS:      81944
L1D PREFETCH  ACCESS:    6555778  HIT:    6087862  MISS:     467916
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6831224  ISSUED:    6738635  USEFUL:     137680  USELESS:     330231
L1D AVERAGE MISS LATENCY: 40.6973 cycles
L1I TOTAL     ACCESS:   15484653  HIT:   13749898  MISS:    1734755
L1I LOAD      ACCESS:    8884328  HIT:    8766875  MISS:     117453
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    6600325  HIT:    4983023  MISS:    1617302
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    7123862  ISSUED:    6882471  USEFUL:    1203446  USELESS:     413819
L1I AVERAGE MISS LATENCY: 31.4559 cycles
L2C TOTAL     ACCESS:    3668928  HIT:    2527033  MISS:    1141895
L2C LOAD      ACCESS:     541197  HIT:     286204  MISS:     254993
L2C RFO       ACCESS:      80158  HIT:      34175  MISS:      45983
L2C PREFETCH  ACCESS:    2779458  HIT:    1940465  MISS:     838993
L2C WRITEBACK ACCESS:     268115  HIT:     266189  MISS:       1926
L2C PREFETCH  REQUESTED:    2681438  ISSUED:    2678809  USEFUL:      30678  USELESS:     808521
L2C AVERAGE MISS LATENCY: 49.6027 cycles
LLC TOTAL     ACCESS:    2109888  HIT:    1931894  MISS:     177994
LLC LOAD      ACCESS:     254867  HIT:     223511  MISS:      31356
LLC RFO       ACCESS:      45979  HIT:      32366  MISS:      13613
LLC PREFETCH  ACCESS:    1655987  HIT:    1523348  MISS:     132639
LLC WRITEBACK ACCESS:     153055  HIT:     152669  MISS:        386
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      19723  USELESS:     113334
LLC AVERAGE MISS LATENCY: 172.234 cycles
Major fault: 0 Minor fault: 6982
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      31969  ROW_BUFFER_MISS:     145620
 DBUS_CONGESTED:      75191
 WQ ROW_BUFFER_HIT:      13115  ROW_BUFFER_MISS:      48536  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 97.5565% MPKI: 4.59006 Average ROB Occupancy at Mispredict: 60.877

Branch types
NOT_BRANCH: 40607199 81.2144%
BRANCH_DIRECT_JUMP: 451601 0.903202%
BRANCH_INDIRECT: 151580 0.30316%
BRANCH_CONDITIONAL: 7041635 14.0833%
BRANCH_DIRECT_CALL: 647827 1.29565%
BRANCH_INDIRECT_CALL: 211373 0.422746%
BRANCH_RETURN: 888439 1.77688%
BRANCH_OTHER: 0 0%

