
USB_OTG_FS_Deneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cba8  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d0  0800cd30  0800cd30  0000dd30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d200  0800d200  0000f16c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d200  0800d200  0000e200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d208  0800d208  0000f16c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d208  0800d208  0000e208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d20c  0800d20c  0000e20c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000016c  20000000  0800d210  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f16c  2**0
                  CONTENTS
 10 .bss          000068e0  2000016c  2000016c  0000f16c  2**2
                  ALLOC
 11 ._user_heap_stack 00002004  20006a4c  20006a4c  0000f16c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f16c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001aa4e  00000000  00000000  0000f19c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000481a  00000000  00000000  00029bea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016c8  00000000  00000000  0002e408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001152  00000000  00000000  0002fad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026c94  00000000  00000000  00030c22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001eec2  00000000  00000000  000578b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dadcf  00000000  00000000  00076778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00151547  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000060f8  00000000  00000000  0015158c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  00157684  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000016c 	.word	0x2000016c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800cd18 	.word	0x0800cd18

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000170 	.word	0x20000170
 80001c4:	0800cd18 	.word	0x0800cd18

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_uldivmod>:
 8000b14:	b953      	cbnz	r3, 8000b2c <__aeabi_uldivmod+0x18>
 8000b16:	b94a      	cbnz	r2, 8000b2c <__aeabi_uldivmod+0x18>
 8000b18:	2900      	cmp	r1, #0
 8000b1a:	bf08      	it	eq
 8000b1c:	2800      	cmpeq	r0, #0
 8000b1e:	bf1c      	itt	ne
 8000b20:	f04f 31ff 	movne.w	r1, #4294967295
 8000b24:	f04f 30ff 	movne.w	r0, #4294967295
 8000b28:	f000 b988 	b.w	8000e3c <__aeabi_idiv0>
 8000b2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b34:	f000 f806 	bl	8000b44 <__udivmoddi4>
 8000b38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b40:	b004      	add	sp, #16
 8000b42:	4770      	bx	lr

08000b44 <__udivmoddi4>:
 8000b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b48:	9d08      	ldr	r5, [sp, #32]
 8000b4a:	468e      	mov	lr, r1
 8000b4c:	4604      	mov	r4, r0
 8000b4e:	4688      	mov	r8, r1
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d14a      	bne.n	8000bea <__udivmoddi4+0xa6>
 8000b54:	428a      	cmp	r2, r1
 8000b56:	4617      	mov	r7, r2
 8000b58:	d962      	bls.n	8000c20 <__udivmoddi4+0xdc>
 8000b5a:	fab2 f682 	clz	r6, r2
 8000b5e:	b14e      	cbz	r6, 8000b74 <__udivmoddi4+0x30>
 8000b60:	f1c6 0320 	rsb	r3, r6, #32
 8000b64:	fa01 f806 	lsl.w	r8, r1, r6
 8000b68:	fa20 f303 	lsr.w	r3, r0, r3
 8000b6c:	40b7      	lsls	r7, r6
 8000b6e:	ea43 0808 	orr.w	r8, r3, r8
 8000b72:	40b4      	lsls	r4, r6
 8000b74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b78:	fa1f fc87 	uxth.w	ip, r7
 8000b7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b80:	0c23      	lsrs	r3, r4, #16
 8000b82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d909      	bls.n	8000ba6 <__udivmoddi4+0x62>
 8000b92:	18fb      	adds	r3, r7, r3
 8000b94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b98:	f080 80ea 	bcs.w	8000d70 <__udivmoddi4+0x22c>
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	f240 80e7 	bls.w	8000d70 <__udivmoddi4+0x22c>
 8000ba2:	3902      	subs	r1, #2
 8000ba4:	443b      	add	r3, r7
 8000ba6:	1a9a      	subs	r2, r3, r2
 8000ba8:	b2a3      	uxth	r3, r4
 8000baa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bb6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bba:	459c      	cmp	ip, r3
 8000bbc:	d909      	bls.n	8000bd2 <__udivmoddi4+0x8e>
 8000bbe:	18fb      	adds	r3, r7, r3
 8000bc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bc4:	f080 80d6 	bcs.w	8000d74 <__udivmoddi4+0x230>
 8000bc8:	459c      	cmp	ip, r3
 8000bca:	f240 80d3 	bls.w	8000d74 <__udivmoddi4+0x230>
 8000bce:	443b      	add	r3, r7
 8000bd0:	3802      	subs	r0, #2
 8000bd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bd6:	eba3 030c 	sub.w	r3, r3, ip
 8000bda:	2100      	movs	r1, #0
 8000bdc:	b11d      	cbz	r5, 8000be6 <__udivmoddi4+0xa2>
 8000bde:	40f3      	lsrs	r3, r6
 8000be0:	2200      	movs	r2, #0
 8000be2:	e9c5 3200 	strd	r3, r2, [r5]
 8000be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bea:	428b      	cmp	r3, r1
 8000bec:	d905      	bls.n	8000bfa <__udivmoddi4+0xb6>
 8000bee:	b10d      	cbz	r5, 8000bf4 <__udivmoddi4+0xb0>
 8000bf0:	e9c5 0100 	strd	r0, r1, [r5]
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4608      	mov	r0, r1
 8000bf8:	e7f5      	b.n	8000be6 <__udivmoddi4+0xa2>
 8000bfa:	fab3 f183 	clz	r1, r3
 8000bfe:	2900      	cmp	r1, #0
 8000c00:	d146      	bne.n	8000c90 <__udivmoddi4+0x14c>
 8000c02:	4573      	cmp	r3, lr
 8000c04:	d302      	bcc.n	8000c0c <__udivmoddi4+0xc8>
 8000c06:	4282      	cmp	r2, r0
 8000c08:	f200 8105 	bhi.w	8000e16 <__udivmoddi4+0x2d2>
 8000c0c:	1a84      	subs	r4, r0, r2
 8000c0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c12:	2001      	movs	r0, #1
 8000c14:	4690      	mov	r8, r2
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	d0e5      	beq.n	8000be6 <__udivmoddi4+0xa2>
 8000c1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c1e:	e7e2      	b.n	8000be6 <__udivmoddi4+0xa2>
 8000c20:	2a00      	cmp	r2, #0
 8000c22:	f000 8090 	beq.w	8000d46 <__udivmoddi4+0x202>
 8000c26:	fab2 f682 	clz	r6, r2
 8000c2a:	2e00      	cmp	r6, #0
 8000c2c:	f040 80a4 	bne.w	8000d78 <__udivmoddi4+0x234>
 8000c30:	1a8a      	subs	r2, r1, r2
 8000c32:	0c03      	lsrs	r3, r0, #16
 8000c34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c38:	b280      	uxth	r0, r0
 8000c3a:	b2bc      	uxth	r4, r7
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d907      	bls.n	8000c62 <__udivmoddi4+0x11e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c58:	d202      	bcs.n	8000c60 <__udivmoddi4+0x11c>
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	f200 80e0 	bhi.w	8000e20 <__udivmoddi4+0x2dc>
 8000c60:	46c4      	mov	ip, r8
 8000c62:	1a9b      	subs	r3, r3, r2
 8000c64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c70:	fb02 f404 	mul.w	r4, r2, r4
 8000c74:	429c      	cmp	r4, r3
 8000c76:	d907      	bls.n	8000c88 <__udivmoddi4+0x144>
 8000c78:	18fb      	adds	r3, r7, r3
 8000c7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c7e:	d202      	bcs.n	8000c86 <__udivmoddi4+0x142>
 8000c80:	429c      	cmp	r4, r3
 8000c82:	f200 80ca 	bhi.w	8000e1a <__udivmoddi4+0x2d6>
 8000c86:	4602      	mov	r2, r0
 8000c88:	1b1b      	subs	r3, r3, r4
 8000c8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c8e:	e7a5      	b.n	8000bdc <__udivmoddi4+0x98>
 8000c90:	f1c1 0620 	rsb	r6, r1, #32
 8000c94:	408b      	lsls	r3, r1
 8000c96:	fa22 f706 	lsr.w	r7, r2, r6
 8000c9a:	431f      	orrs	r7, r3
 8000c9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ca0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ca4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ca8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cac:	4323      	orrs	r3, r4
 8000cae:	fa00 f801 	lsl.w	r8, r0, r1
 8000cb2:	fa1f fc87 	uxth.w	ip, r7
 8000cb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000cba:	0c1c      	lsrs	r4, r3, #16
 8000cbc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cc0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cc4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cc8:	45a6      	cmp	lr, r4
 8000cca:	fa02 f201 	lsl.w	r2, r2, r1
 8000cce:	d909      	bls.n	8000ce4 <__udivmoddi4+0x1a0>
 8000cd0:	193c      	adds	r4, r7, r4
 8000cd2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cd6:	f080 809c 	bcs.w	8000e12 <__udivmoddi4+0x2ce>
 8000cda:	45a6      	cmp	lr, r4
 8000cdc:	f240 8099 	bls.w	8000e12 <__udivmoddi4+0x2ce>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	443c      	add	r4, r7
 8000ce4:	eba4 040e 	sub.w	r4, r4, lr
 8000ce8:	fa1f fe83 	uxth.w	lr, r3
 8000cec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cf0:	fb09 4413 	mls	r4, r9, r3, r4
 8000cf4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cf8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d908      	bls.n	8000d12 <__udivmoddi4+0x1ce>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d06:	f080 8082 	bcs.w	8000e0e <__udivmoddi4+0x2ca>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	d97f      	bls.n	8000e0e <__udivmoddi4+0x2ca>
 8000d0e:	3b02      	subs	r3, #2
 8000d10:	443c      	add	r4, r7
 8000d12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d16:	eba4 040c 	sub.w	r4, r4, ip
 8000d1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d1e:	4564      	cmp	r4, ip
 8000d20:	4673      	mov	r3, lr
 8000d22:	46e1      	mov	r9, ip
 8000d24:	d362      	bcc.n	8000dec <__udivmoddi4+0x2a8>
 8000d26:	d05f      	beq.n	8000de8 <__udivmoddi4+0x2a4>
 8000d28:	b15d      	cbz	r5, 8000d42 <__udivmoddi4+0x1fe>
 8000d2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000d2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000d32:	fa04 f606 	lsl.w	r6, r4, r6
 8000d36:	fa22 f301 	lsr.w	r3, r2, r1
 8000d3a:	431e      	orrs	r6, r3
 8000d3c:	40cc      	lsrs	r4, r1
 8000d3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000d42:	2100      	movs	r1, #0
 8000d44:	e74f      	b.n	8000be6 <__udivmoddi4+0xa2>
 8000d46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d4a:	0c01      	lsrs	r1, r0, #16
 8000d4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d50:	b280      	uxth	r0, r0
 8000d52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d56:	463b      	mov	r3, r7
 8000d58:	4638      	mov	r0, r7
 8000d5a:	463c      	mov	r4, r7
 8000d5c:	46b8      	mov	r8, r7
 8000d5e:	46be      	mov	lr, r7
 8000d60:	2620      	movs	r6, #32
 8000d62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d66:	eba2 0208 	sub.w	r2, r2, r8
 8000d6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d6e:	e766      	b.n	8000c3e <__udivmoddi4+0xfa>
 8000d70:	4601      	mov	r1, r0
 8000d72:	e718      	b.n	8000ba6 <__udivmoddi4+0x62>
 8000d74:	4610      	mov	r0, r2
 8000d76:	e72c      	b.n	8000bd2 <__udivmoddi4+0x8e>
 8000d78:	f1c6 0220 	rsb	r2, r6, #32
 8000d7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000d80:	40b7      	lsls	r7, r6
 8000d82:	40b1      	lsls	r1, r6
 8000d84:	fa20 f202 	lsr.w	r2, r0, r2
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d92:	b2bc      	uxth	r4, r7
 8000d94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d98:	0c11      	lsrs	r1, r2, #16
 8000d9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d9e:	fb08 f904 	mul.w	r9, r8, r4
 8000da2:	40b0      	lsls	r0, r6
 8000da4:	4589      	cmp	r9, r1
 8000da6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000daa:	b280      	uxth	r0, r0
 8000dac:	d93e      	bls.n	8000e2c <__udivmoddi4+0x2e8>
 8000dae:	1879      	adds	r1, r7, r1
 8000db0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000db4:	d201      	bcs.n	8000dba <__udivmoddi4+0x276>
 8000db6:	4589      	cmp	r9, r1
 8000db8:	d81f      	bhi.n	8000dfa <__udivmoddi4+0x2b6>
 8000dba:	eba1 0109 	sub.w	r1, r1, r9
 8000dbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dc2:	fb09 f804 	mul.w	r8, r9, r4
 8000dc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dca:	b292      	uxth	r2, r2
 8000dcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dd0:	4542      	cmp	r2, r8
 8000dd2:	d229      	bcs.n	8000e28 <__udivmoddi4+0x2e4>
 8000dd4:	18ba      	adds	r2, r7, r2
 8000dd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dda:	d2c4      	bcs.n	8000d66 <__udivmoddi4+0x222>
 8000ddc:	4542      	cmp	r2, r8
 8000dde:	d2c2      	bcs.n	8000d66 <__udivmoddi4+0x222>
 8000de0:	f1a9 0102 	sub.w	r1, r9, #2
 8000de4:	443a      	add	r2, r7
 8000de6:	e7be      	b.n	8000d66 <__udivmoddi4+0x222>
 8000de8:	45f0      	cmp	r8, lr
 8000dea:	d29d      	bcs.n	8000d28 <__udivmoddi4+0x1e4>
 8000dec:	ebbe 0302 	subs.w	r3, lr, r2
 8000df0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000df4:	3801      	subs	r0, #1
 8000df6:	46e1      	mov	r9, ip
 8000df8:	e796      	b.n	8000d28 <__udivmoddi4+0x1e4>
 8000dfa:	eba7 0909 	sub.w	r9, r7, r9
 8000dfe:	4449      	add	r1, r9
 8000e00:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e04:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e08:	fb09 f804 	mul.w	r8, r9, r4
 8000e0c:	e7db      	b.n	8000dc6 <__udivmoddi4+0x282>
 8000e0e:	4673      	mov	r3, lr
 8000e10:	e77f      	b.n	8000d12 <__udivmoddi4+0x1ce>
 8000e12:	4650      	mov	r0, sl
 8000e14:	e766      	b.n	8000ce4 <__udivmoddi4+0x1a0>
 8000e16:	4608      	mov	r0, r1
 8000e18:	e6fd      	b.n	8000c16 <__udivmoddi4+0xd2>
 8000e1a:	443b      	add	r3, r7
 8000e1c:	3a02      	subs	r2, #2
 8000e1e:	e733      	b.n	8000c88 <__udivmoddi4+0x144>
 8000e20:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e24:	443b      	add	r3, r7
 8000e26:	e71c      	b.n	8000c62 <__udivmoddi4+0x11e>
 8000e28:	4649      	mov	r1, r9
 8000e2a:	e79c      	b.n	8000d66 <__udivmoddi4+0x222>
 8000e2c:	eba1 0109 	sub.w	r1, r1, r9
 8000e30:	46c4      	mov	ip, r8
 8000e32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e36:	fb09 f804 	mul.w	r8, r9, r4
 8000e3a:	e7c4      	b.n	8000dc6 <__udivmoddi4+0x282>

08000e3c <__aeabi_idiv0>:
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop

08000e40 <filter_apply_volume>:
#define M_PI 3.14159265358979323846f
#endif

// --- Volume (Ses Seviyesi) Filtresi ---
// BU DOSYA DONANIMDAN HABERSİZDİR. SADECE MATEMATİK YAPAR.
void filter_apply_volume(int16_t *input_buf, int16_t *output_buf, uint32_t length, float volume) {
 8000e40:	b480      	push	{r7}
 8000e42:	b087      	sub	sp, #28
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
 8000e4c:	ed87 0a00 	vstr	s0, [r7]
    for (uint32_t i = 0; i < length; i++) {
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]
 8000e54:	e01a      	b.n	8000e8c <filter_apply_volume+0x4c>
        // Giriş sinyalini (input_buf) parametre olarak gelen volume ile çarpıp
        // Çıkış sinyaline (output_buf) yazar.
        output_buf[i] = (int16_t)((float)input_buf[i] * volume);
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	68fa      	ldr	r2, [r7, #12]
 8000e5c:	4413      	add	r3, r2
 8000e5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e62:	ee07 3a90 	vmov	s15, r3
 8000e66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e6a:	edd7 7a00 	vldr	s15, [r7]
 8000e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	68ba      	ldr	r2, [r7, #8]
 8000e78:	4413      	add	r3, r2
 8000e7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e7e:	ee17 2a90 	vmov	r2, s15
 8000e82:	b212      	sxth	r2, r2
 8000e84:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < length; i++) {
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	617b      	str	r3, [r7, #20]
 8000e8c:	697a      	ldr	r2, [r7, #20]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d3e0      	bcc.n	8000e56 <filter_apply_volume+0x16>
    }
}
 8000e94:	bf00      	nop
 8000e96:	bf00      	nop
 8000e98:	371c      	adds	r7, #28
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
	...

08000ea4 <Smart_Delay_With_ADC>:
/*
 * Bu fonksiyon HAL_Delay yerine geçer.
 * Bekleme süresi boyunca boş durmaz, sürekli ADC (Pot) okur.
 * Böylece melodi çalarken volüm takılmadan değişir.
 */
void Smart_Delay_With_ADC(uint32_t delay_ms) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
    uint32_t start_tick = HAL_GetTick();
 8000eac:	f002 f9ec 	bl	8003288 <HAL_GetTick>
 8000eb0:	6178      	str	r0, [r7, #20]

    while ((HAL_GetTick() - start_tick) < delay_ms) {
 8000eb2:	e030      	b.n	8000f16 <Smart_Delay_With_ADC+0x72>
        // 1. ADC Başlat
        HAL_ADC_Start(&hadc1);
 8000eb4:	481e      	ldr	r0, [pc, #120]	@ (8000f30 <Smart_Delay_With_ADC+0x8c>)
 8000eb6:	f001 fb31 	bl	800251c <HAL_ADC_Start>

        // 2. Çevrimi Bekle (Kısa timeout)
        if (HAL_ADC_PollForConversion(&hadc1, 1) == HAL_OK) {
 8000eba:	2101      	movs	r1, #1
 8000ebc:	481c      	ldr	r0, [pc, #112]	@ (8000f30 <Smart_Delay_With_ADC+0x8c>)
 8000ebe:	f001 fc32 	bl	8002726 <HAL_ADC_PollForConversion>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d120      	bne.n	8000f0a <Smart_Delay_With_ADC+0x66>
            uint32_t raw_val = HAL_ADC_GetValue(&hadc1);
 8000ec8:	4819      	ldr	r0, [pc, #100]	@ (8000f30 <Smart_Delay_With_ADC+0x8c>)
 8000eca:	f001 fcb7 	bl	800283c <HAL_ADC_GetValue>
 8000ece:	6138      	str	r0, [r7, #16]

            // 3. Değeri Normalize Et (0.0 - 1.0)
            float instant_vol = (float)raw_val / 4095.0f;
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	ee07 3a90 	vmov	s15, r3
 8000ed6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000eda:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8000f34 <Smart_Delay_With_ADC+0x90>
 8000ede:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ee2:	edc7 7a03 	vstr	s15, [r7, #12]

            // 4. Yumuşatma (Smoothing) - Main içinde yapıldığı için sorun yok
            global_volume = (global_volume * 0.9f) + (instant_vol * 0.1f);
 8000ee6:	4b14      	ldr	r3, [pc, #80]	@ (8000f38 <Smart_Delay_With_ADC+0x94>)
 8000ee8:	edd3 7a00 	vldr	s15, [r3]
 8000eec:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000f3c <Smart_Delay_With_ADC+0x98>
 8000ef0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ef4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ef8:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000f40 <Smart_Delay_With_ADC+0x9c>
 8000efc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f04:	4b0c      	ldr	r3, [pc, #48]	@ (8000f38 <Smart_Delay_With_ADC+0x94>)
 8000f06:	edc3 7a00 	vstr	s15, [r3]
        }
        HAL_ADC_Stop(&hadc1);
 8000f0a:	4809      	ldr	r0, [pc, #36]	@ (8000f30 <Smart_Delay_With_ADC+0x8c>)
 8000f0c:	f001 fbd8 	bl	80026c0 <HAL_ADC_Stop>

        // Çok sık okumamak için minik bir bekleme (opsiyonel)
        HAL_Delay(1);
 8000f10:	2001      	movs	r0, #1
 8000f12:	f002 f9c5 	bl	80032a0 <HAL_Delay>
    while ((HAL_GetTick() - start_tick) < delay_ms) {
 8000f16:	f002 f9b7 	bl	8003288 <HAL_GetTick>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	1ad3      	subs	r3, r2, r3
 8000f20:	687a      	ldr	r2, [r7, #4]
 8000f22:	429a      	cmp	r2, r3
 8000f24:	d8c6      	bhi.n	8000eb4 <Smart_Delay_With_ADC+0x10>
    }
}
 8000f26:	bf00      	nop
 8000f28:	bf00      	nop
 8000f2a:	3718      	adds	r7, #24
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20002194 	.word	0x20002194
 8000f34:	457ff000 	.word	0x457ff000
 8000f38:	20000000 	.word	0x20000000
 8000f3c:	3f666666 	.word	0x3f666666
 8000f40:	3dcccccd 	.word	0x3dcccccd
 8000f44:	00000000 	.word	0x00000000

08000f48 <Generate_Sine_Segment>:

/* --- DSP Fonksiyonu 1: Ham Ses Üretimi --- */
void Generate_Sine_Segment(int16_t *buffer, uint32_t start_index, uint32_t length, float freq) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b088      	sub	sp, #32
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	607a      	str	r2, [r7, #4]
 8000f54:	ed87 0a00 	vstr	s0, [r7]
    float phase_increment = (2.0f * M_PI * freq) / (float)SAMPLING_FREQ;
 8000f58:	6838      	ldr	r0, [r7, #0]
 8000f5a:	f7ff fa99 	bl	8000490 <__aeabi_f2d>
 8000f5e:	a33e      	add	r3, pc, #248	@ (adr r3, 8001058 <Generate_Sine_Segment+0x110>)
 8000f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f64:	f7ff faec 	bl	8000540 <__aeabi_dmul>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	4619      	mov	r1, r3
 8000f70:	a33d      	add	r3, pc, #244	@ (adr r3, 8001068 <Generate_Sine_Segment+0x120>)
 8000f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f76:	f7ff fc0d 	bl	8000794 <__aeabi_ddiv>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	4610      	mov	r0, r2
 8000f80:	4619      	mov	r1, r3
 8000f82:	f7ff fd77 	bl	8000a74 <__aeabi_d2f>
 8000f86:	4603      	mov	r3, r0
 8000f88:	61bb      	str	r3, [r7, #24]

    for (uint32_t i = start_index; i < start_index + length; i += 2) {
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	61fb      	str	r3, [r7, #28]
 8000f8e:	e055      	b.n	800103c <Generate_Sine_Segment+0xf4>
        current_phase += phase_increment;
 8000f90:	4b33      	ldr	r3, [pc, #204]	@ (8001060 <Generate_Sine_Segment+0x118>)
 8000f92:	ed93 7a00 	vldr	s14, [r3]
 8000f96:	edd7 7a06 	vldr	s15, [r7, #24]
 8000f9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f9e:	4b30      	ldr	r3, [pc, #192]	@ (8001060 <Generate_Sine_Segment+0x118>)
 8000fa0:	edc3 7a00 	vstr	s15, [r3]
        if (current_phase >= 2.0f * M_PI) current_phase -= 2.0f * M_PI;
 8000fa4:	4b2e      	ldr	r3, [pc, #184]	@ (8001060 <Generate_Sine_Segment+0x118>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff fa71 	bl	8000490 <__aeabi_f2d>
 8000fae:	a32a      	add	r3, pc, #168	@ (adr r3, 8001058 <Generate_Sine_Segment+0x110>)
 8000fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb4:	f7ff fd4a 	bl	8000a4c <__aeabi_dcmpge>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d012      	beq.n	8000fe4 <Generate_Sine_Segment+0x9c>
 8000fbe:	4b28      	ldr	r3, [pc, #160]	@ (8001060 <Generate_Sine_Segment+0x118>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fa64 	bl	8000490 <__aeabi_f2d>
 8000fc8:	a323      	add	r3, pc, #140	@ (adr r3, 8001058 <Generate_Sine_Segment+0x110>)
 8000fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fce:	f7ff f8ff 	bl	80001d0 <__aeabi_dsub>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	4610      	mov	r0, r2
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f7ff fd4b 	bl	8000a74 <__aeabi_d2f>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	4a1f      	ldr	r2, [pc, #124]	@ (8001060 <Generate_Sine_Segment+0x118>)
 8000fe2:	6013      	str	r3, [r2, #0]

        // Ses maksimum genlikte (20000) üretilir. Volüm burada yok!
        int16_t val = (freq == 0) ? 0 : (int16_t)(20000.0f * sinf(current_phase));
 8000fe4:	edd7 7a00 	vldr	s15, [r7]
 8000fe8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff0:	d012      	beq.n	8001018 <Generate_Sine_Segment+0xd0>
 8000ff2:	4b1b      	ldr	r3, [pc, #108]	@ (8001060 <Generate_Sine_Segment+0x118>)
 8000ff4:	edd3 7a00 	vldr	s15, [r3]
 8000ff8:	eeb0 0a67 	vmov.f32	s0, s15
 8000ffc:	f00b f95c 	bl	800c2b8 <sinf>
 8001000:	eef0 7a40 	vmov.f32	s15, s0
 8001004:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001064 <Generate_Sine_Segment+0x11c>
 8001008:	ee67 7a87 	vmul.f32	s15, s15, s14
 800100c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001010:	ee17 3a90 	vmov	r3, s15
 8001014:	b21b      	sxth	r3, r3
 8001016:	e000      	b.n	800101a <Generate_Sine_Segment+0xd2>
 8001018:	2300      	movs	r3, #0
 800101a:	82fb      	strh	r3, [r7, #22]

        buffer[i]     = val;
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	4413      	add	r3, r2
 8001024:	8afa      	ldrh	r2, [r7, #22]
 8001026:	801a      	strh	r2, [r3, #0]
        buffer[i + 1] = val;
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	3301      	adds	r3, #1
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	68fa      	ldr	r2, [r7, #12]
 8001030:	4413      	add	r3, r2
 8001032:	8afa      	ldrh	r2, [r7, #22]
 8001034:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = start_index; i < start_index + length; i += 2) {
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	3302      	adds	r3, #2
 800103a:	61fb      	str	r3, [r7, #28]
 800103c:	68ba      	ldr	r2, [r7, #8]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4413      	add	r3, r2
 8001042:	69fa      	ldr	r2, [r7, #28]
 8001044:	429a      	cmp	r2, r3
 8001046:	d3a3      	bcc.n	8000f90 <Generate_Sine_Segment+0x48>
    }
}
 8001048:	bf00      	nop
 800104a:	bf00      	nop
 800104c:	3720      	adds	r7, #32
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	f3af 8000 	nop.w
 8001058:	54442d18 	.word	0x54442d18
 800105c:	401921fb 	.word	0x401921fb
 8001060:	20002188 	.word	0x20002188
 8001064:	469c4000 	.word	0x469c4000
 8001068:	00000000 	.word	0x00000000
 800106c:	40e77000 	.word	0x40e77000

08001070 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

/* --- DMA Callbacks (Çok Hızlı Çalışmalı) --- */
void BSP_AUDIO_OUT_HalfTransfer_CallBack(void) {
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
    // ADC okuma YOK. Sadece global değişkeni kullan.
    // filter.c dosyasındaki fonksiyonu çağırıyoruz
    filter_apply_volume(Audio_Ring_Buffer, Filter_Ring_Buffer, RING_BUFFER_SIZE / 2, global_volume);
 8001074:	4b0b      	ldr	r3, [pc, #44]	@ (80010a4 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x34>)
 8001076:	edd3 7a00 	vldr	s15, [r3]
 800107a:	eeb0 0a67 	vmov.f32	s0, s15
 800107e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001082:	4909      	ldr	r1, [pc, #36]	@ (80010a8 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x38>)
 8001084:	4809      	ldr	r0, [pc, #36]	@ (80010ac <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x3c>)
 8001086:	f7ff fedb 	bl	8000e40 <filter_apply_volume>

    Generate_Sine_Segment(Audio_Ring_Buffer, 0, RING_BUFFER_SIZE / 2, target_frequency);
 800108a:	4b09      	ldr	r3, [pc, #36]	@ (80010b0 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x40>)
 800108c:	edd3 7a00 	vldr	s15, [r3]
 8001090:	eeb0 0a67 	vmov.f32	s0, s15
 8001094:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001098:	2100      	movs	r1, #0
 800109a:	4804      	ldr	r0, [pc, #16]	@ (80010ac <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x3c>)
 800109c:	f7ff ff54 	bl	8000f48 <Generate_Sine_Segment>
}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20000000 	.word	0x20000000
 80010a8:	20001188 	.word	0x20001188
 80010ac:	20000188 	.word	0x20000188
 80010b0:	2000218c 	.word	0x2000218c

080010b4 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

void BSP_AUDIO_OUT_TransferComplete_CallBack(void) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
    // Pointer aritmetiği ile tamponun ikinci yarısını gönderiyoruz
    filter_apply_volume(&Audio_Ring_Buffer[RING_BUFFER_SIZE / 2],
 80010b8:	4b0c      	ldr	r3, [pc, #48]	@ (80010ec <BSP_AUDIO_OUT_TransferComplete_CallBack+0x38>)
 80010ba:	edd3 7a00 	vldr	s15, [r3]
 80010be:	eeb0 0a67 	vmov.f32	s0, s15
 80010c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010c6:	490a      	ldr	r1, [pc, #40]	@ (80010f0 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x3c>)
 80010c8:	480a      	ldr	r0, [pc, #40]	@ (80010f4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x40>)
 80010ca:	f7ff feb9 	bl	8000e40 <filter_apply_volume>
                        &Filter_Ring_Buffer[RING_BUFFER_SIZE / 2],
                        RING_BUFFER_SIZE / 2,
                        global_volume);

    Generate_Sine_Segment(Audio_Ring_Buffer, RING_BUFFER_SIZE / 2, RING_BUFFER_SIZE / 2, target_frequency);
 80010ce:	4b0a      	ldr	r3, [pc, #40]	@ (80010f8 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x44>)
 80010d0:	edd3 7a00 	vldr	s15, [r3]
 80010d4:	eeb0 0a67 	vmov.f32	s0, s15
 80010d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010e0:	4806      	ldr	r0, [pc, #24]	@ (80010fc <BSP_AUDIO_OUT_TransferComplete_CallBack+0x48>)
 80010e2:	f7ff ff31 	bl	8000f48 <Generate_Sine_Segment>
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000000 	.word	0x20000000
 80010f0:	20001988 	.word	0x20001988
 80010f4:	20000988 	.word	0x20000988
 80010f8:	2000218c 	.word	0x2000218c
 80010fc:	20000188 	.word	0x20000188

08001100 <App_Init>:

/* --- Uygulama Başlatma --- */
void App_Init(void) {
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8001104:	2200      	movs	r2, #0
 8001106:	2110      	movs	r1, #16
 8001108:	4813      	ldr	r0, [pc, #76]	@ (8001158 <App_Init+0x58>)
 800110a:	f003 f8d5 	bl	80042b8 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800110e:	2032      	movs	r0, #50	@ 0x32
 8001110:	f002 f8c6 	bl	80032a0 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 8001114:	2201      	movs	r2, #1
 8001116:	2110      	movs	r1, #16
 8001118:	480f      	ldr	r0, [pc, #60]	@ (8001158 <App_Init+0x58>)
 800111a:	f003 f8cd 	bl	80042b8 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800111e:	2032      	movs	r0, #50	@ 0x32
 8001120:	f002 f8be 	bl	80032a0 <HAL_Delay>

    if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 150, SAMPLING_FREQ) != AUDIO_OK) {
 8001124:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001128:	2196      	movs	r1, #150	@ 0x96
 800112a:	2002      	movs	r0, #2
 800112c:	f000 ff8a 	bl	8002044 <BSP_AUDIO_OUT_Init>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <App_Init+0x3a>
        Error_Handler();
 8001136:	f000 fe35 	bl	8001da4 <Error_Handler>
    }

    Generate_Sine_Segment(Audio_Ring_Buffer, 0, RING_BUFFER_SIZE, 0);
 800113a:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800115c <App_Init+0x5c>
 800113e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001142:	2100      	movs	r1, #0
 8001144:	4806      	ldr	r0, [pc, #24]	@ (8001160 <App_Init+0x60>)
 8001146:	f7ff feff 	bl	8000f48 <Generate_Sine_Segment>
    BSP_AUDIO_OUT_Play((uint16_t*)Filter_Ring_Buffer, RING_BUFFER_SIZE * sizeof(int16_t));
 800114a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800114e:	4805      	ldr	r0, [pc, #20]	@ (8001164 <App_Init+0x64>)
 8001150:	f000 ffc6 	bl	80020e0 <BSP_AUDIO_OUT_Play>
}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40020c00 	.word	0x40020c00
 800115c:	00000000 	.word	0x00000000
 8001160:	20000188 	.word	0x20000188
 8001164:	20001188 	.word	0x20001188

08001168 <App_Loop>:

/* --- Ana Melodi Döngüsü --- */
void App_Loop(void) {
 8001168:	b5b0      	push	{r4, r5, r7, lr}
 800116a:	b092      	sub	sp, #72	@ 0x48
 800116c:	af00      	add	r7, sp, #0
    // --- İLK 3 TEKRAR ---
    for(int i=0; i<2; i++) {
 800116e:	2300      	movs	r3, #0
 8001170:	647b      	str	r3, [r7, #68]	@ 0x44
 8001172:	e021      	b.n	80011b8 <App_Loop+0x50>
        float verse[] = {NOTE_CS4, NOTE_CS4, NOTE_D4, NOTE_D4, NOTE_E4, NOTE_E4, NOTE_E4};
 8001174:	4b2c      	ldr	r3, [pc, #176]	@ (8001228 <App_Loop+0xc0>)
 8001176:	1d3c      	adds	r4, r7, #4
 8001178:	461d      	mov	r5, r3
 800117a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800117c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800117e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001182:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        for(int j=0; j<7; j++) {
 8001186:	2300      	movs	r3, #0
 8001188:	643b      	str	r3, [r7, #64]	@ 0x40
 800118a:	e00f      	b.n	80011ac <App_Loop+0x44>
            target_frequency = verse[j];
 800118c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	3348      	adds	r3, #72	@ 0x48
 8001192:	443b      	add	r3, r7
 8001194:	3b44      	subs	r3, #68	@ 0x44
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a24      	ldr	r2, [pc, #144]	@ (800122c <App_Loop+0xc4>)
 800119a:	6013      	str	r3, [r2, #0]
            // HAL_Delay yerine Smart_Delay kullanıyoruz ki pot çalışsın
            Smart_Delay_With_ADC(t_short);
 800119c:	4b24      	ldr	r3, [pc, #144]	@ (8001230 <App_Loop+0xc8>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fe7f 	bl	8000ea4 <Smart_Delay_With_ADC>
        for(int j=0; j<7; j++) {
 80011a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011a8:	3301      	adds	r3, #1
 80011aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80011ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011ae:	2b06      	cmp	r3, #6
 80011b0:	ddec      	ble.n	800118c <App_Loop+0x24>
    for(int i=0; i<2; i++) {
 80011b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011b4:	3301      	adds	r3, #1
 80011b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80011b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	ddda      	ble.n	8001174 <App_Loop+0xc>
        }
    }

    // --- SON SATIR ---
    float chorus_end[] = {NOTE_CS4, NOTE_CS4, NOTE_D4, NOTE_D4, NOTE_E4, NOTE_D4, NOTE_CS4};
 80011be:	4b1d      	ldr	r3, [pc, #116]	@ (8001234 <App_Loop+0xcc>)
 80011c0:	f107 0420 	add.w	r4, r7, #32
 80011c4:	461d      	mov	r5, r3
 80011c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    for(int j=0; j<7; j++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80011d6:	e00f      	b.n	80011f8 <App_Loop+0x90>
        target_frequency = chorus_end[j];
 80011d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	3348      	adds	r3, #72	@ 0x48
 80011de:	443b      	add	r3, r7
 80011e0:	3b28      	subs	r3, #40	@ 0x28
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a11      	ldr	r2, [pc, #68]	@ (800122c <App_Loop+0xc4>)
 80011e6:	6013      	str	r3, [r2, #0]
        Smart_Delay_With_ADC(t_short);
 80011e8:	4b11      	ldr	r3, [pc, #68]	@ (8001230 <App_Loop+0xc8>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff fe59 	bl	8000ea4 <Smart_Delay_With_ADC>
    for(int j=0; j<7; j++) {
 80011f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011f4:	3301      	adds	r3, #1
 80011f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80011f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011fa:	2b06      	cmp	r3, #6
 80011fc:	ddec      	ble.n	80011d8 <App_Loop+0x70>
    }

    target_frequency = NOTE_B3;
 80011fe:	4b0b      	ldr	r3, [pc, #44]	@ (800122c <App_Loop+0xc4>)
 8001200:	4a0d      	ldr	r2, [pc, #52]	@ (8001238 <App_Loop+0xd0>)
 8001202:	601a      	str	r2, [r3, #0]
    Smart_Delay_With_ADC(t_short * 2);
 8001204:	4b0a      	ldr	r3, [pc, #40]	@ (8001230 <App_Loop+0xc8>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff fe4a 	bl	8000ea4 <Smart_Delay_With_ADC>

    target_frequency = 0;
 8001210:	4b06      	ldr	r3, [pc, #24]	@ (800122c <App_Loop+0xc4>)
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
    Smart_Delay_With_ADC(1000);
 8001218:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800121c:	f7ff fe42 	bl	8000ea4 <Smart_Delay_With_ADC>
}
 8001220:	bf00      	nop
 8001222:	3748      	adds	r7, #72	@ 0x48
 8001224:	46bd      	mov	sp, r7
 8001226:	bdb0      	pop	{r4, r5, r7, pc}
 8001228:	0800cd30 	.word	0x0800cd30
 800122c:	2000218c 	.word	0x2000218c
 8001230:	20000004 	.word	0x20000004
 8001234:	0800cd4c 	.word	0x0800cd4c
 8001238:	4376f0a4 	.word	0x4376f0a4

0800123c <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	4603      	mov	r3, r0
 8001246:	81fb      	strh	r3, [r7, #14]
 8001248:	460b      	mov	r3, r1
 800124a:	81bb      	strh	r3, [r7, #12]
 800124c:	4613      	mov	r3, r2
 800124e:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8001254:	f000 fe90 	bl	8001f78 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8001258:	89fb      	ldrh	r3, [r7, #14]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	2201      	movs	r2, #1
 800125e:	2102      	movs	r1, #2
 8001260:	4618      	mov	r0, r3
 8001262:	f000 fb01 	bl	8001868 <CODEC_IO_Write>
 8001266:	4603      	mov	r3, r0
 8001268:	461a      	mov	r2, r3
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	4413      	add	r3, r2
 800126e:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8001270:	89bb      	ldrh	r3, [r7, #12]
 8001272:	3b01      	subs	r3, #1
 8001274:	2b03      	cmp	r3, #3
 8001276:	d81b      	bhi.n	80012b0 <cs43l22_Init+0x74>
 8001278:	a201      	add	r2, pc, #4	@ (adr r2, 8001280 <cs43l22_Init+0x44>)
 800127a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800127e:	bf00      	nop
 8001280:	08001291 	.word	0x08001291
 8001284:	08001299 	.word	0x08001299
 8001288:	080012a1 	.word	0x080012a1
 800128c:	080012a9 	.word	0x080012a9
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8001290:	4b5b      	ldr	r3, [pc, #364]	@ (8001400 <cs43l22_Init+0x1c4>)
 8001292:	22fa      	movs	r2, #250	@ 0xfa
 8001294:	701a      	strb	r2, [r3, #0]
    break;
 8001296:	e00f      	b.n	80012b8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8001298:	4b59      	ldr	r3, [pc, #356]	@ (8001400 <cs43l22_Init+0x1c4>)
 800129a:	22af      	movs	r2, #175	@ 0xaf
 800129c:	701a      	strb	r2, [r3, #0]
    break;
 800129e:	e00b      	b.n	80012b8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 80012a0:	4b57      	ldr	r3, [pc, #348]	@ (8001400 <cs43l22_Init+0x1c4>)
 80012a2:	22aa      	movs	r2, #170	@ 0xaa
 80012a4:	701a      	strb	r2, [r3, #0]
    break;
 80012a6:	e007      	b.n	80012b8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 80012a8:	4b55      	ldr	r3, [pc, #340]	@ (8001400 <cs43l22_Init+0x1c4>)
 80012aa:	2205      	movs	r2, #5
 80012ac:	701a      	strb	r2, [r3, #0]
    break;    
 80012ae:	e003      	b.n	80012b8 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 80012b0:	4b53      	ldr	r3, [pc, #332]	@ (8001400 <cs43l22_Init+0x1c4>)
 80012b2:	2205      	movs	r2, #5
 80012b4:	701a      	strb	r2, [r3, #0]
    break;    
 80012b6:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80012b8:	89fb      	ldrh	r3, [r7, #14]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	4a50      	ldr	r2, [pc, #320]	@ (8001400 <cs43l22_Init+0x1c4>)
 80012be:	7812      	ldrb	r2, [r2, #0]
 80012c0:	b2d2      	uxtb	r2, r2
 80012c2:	2104      	movs	r1, #4
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 facf 	bl	8001868 <CODEC_IO_Write>
 80012ca:	4603      	mov	r3, r0
 80012cc:	461a      	mov	r2, r3
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	4413      	add	r3, r2
 80012d2:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 80012d4:	89fb      	ldrh	r3, [r7, #14]
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	2281      	movs	r2, #129	@ 0x81
 80012da:	2105      	movs	r1, #5
 80012dc:	4618      	mov	r0, r3
 80012de:	f000 fac3 	bl	8001868 <CODEC_IO_Write>
 80012e2:	4603      	mov	r3, r0
 80012e4:	461a      	mov	r2, r3
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	4413      	add	r3, r2
 80012ea:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 80012ec:	89fb      	ldrh	r3, [r7, #14]
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	2204      	movs	r2, #4
 80012f2:	2106      	movs	r1, #6
 80012f4:	4618      	mov	r0, r3
 80012f6:	f000 fab7 	bl	8001868 <CODEC_IO_Write>
 80012fa:	4603      	mov	r3, r0
 80012fc:	461a      	mov	r2, r3
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	4413      	add	r3, r2
 8001302:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8001304:	7afa      	ldrb	r2, [r7, #11]
 8001306:	89fb      	ldrh	r3, [r7, #14]
 8001308:	4611      	mov	r1, r2
 800130a:	4618      	mov	r0, r3
 800130c:	f000 f964 	bl	80015d8 <cs43l22_SetVolume>
 8001310:	4602      	mov	r2, r0
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	4413      	add	r3, r2
 8001316:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8001318:	89bb      	ldrh	r3, [r7, #12]
 800131a:	2b02      	cmp	r3, #2
 800131c:	d023      	beq.n	8001366 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 800131e:	89fb      	ldrh	r3, [r7, #14]
 8001320:	b2db      	uxtb	r3, r3
 8001322:	2206      	movs	r2, #6
 8001324:	210f      	movs	r1, #15
 8001326:	4618      	mov	r0, r3
 8001328:	f000 fa9e 	bl	8001868 <CODEC_IO_Write>
 800132c:	4603      	mov	r3, r0
 800132e:	461a      	mov	r2, r3
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	4413      	add	r3, r2
 8001334:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8001336:	89fb      	ldrh	r3, [r7, #14]
 8001338:	b2db      	uxtb	r3, r3
 800133a:	2200      	movs	r2, #0
 800133c:	2124      	movs	r1, #36	@ 0x24
 800133e:	4618      	mov	r0, r3
 8001340:	f000 fa92 	bl	8001868 <CODEC_IO_Write>
 8001344:	4603      	mov	r3, r0
 8001346:	461a      	mov	r2, r3
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	4413      	add	r3, r2
 800134c:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 800134e:	89fb      	ldrh	r3, [r7, #14]
 8001350:	b2db      	uxtb	r3, r3
 8001352:	2200      	movs	r2, #0
 8001354:	2125      	movs	r1, #37	@ 0x25
 8001356:	4618      	mov	r0, r3
 8001358:	f000 fa86 	bl	8001868 <CODEC_IO_Write>
 800135c:	4603      	mov	r3, r0
 800135e:	461a      	mov	r2, r3
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	4413      	add	r3, r2
 8001364:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8001366:	89fb      	ldrh	r3, [r7, #14]
 8001368:	b2db      	uxtb	r3, r3
 800136a:	2200      	movs	r2, #0
 800136c:	210a      	movs	r1, #10
 800136e:	4618      	mov	r0, r3
 8001370:	f000 fa7a 	bl	8001868 <CODEC_IO_Write>
 8001374:	4603      	mov	r3, r0
 8001376:	461a      	mov	r2, r3
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	4413      	add	r3, r2
 800137c:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800137e:	89fb      	ldrh	r3, [r7, #14]
 8001380:	b2db      	uxtb	r3, r3
 8001382:	2204      	movs	r2, #4
 8001384:	210e      	movs	r1, #14
 8001386:	4618      	mov	r0, r3
 8001388:	f000 fa6e 	bl	8001868 <CODEC_IO_Write>
 800138c:	4603      	mov	r3, r0
 800138e:	461a      	mov	r2, r3
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	4413      	add	r3, r2
 8001394:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8001396:	89fb      	ldrh	r3, [r7, #14]
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2200      	movs	r2, #0
 800139c:	2127      	movs	r1, #39	@ 0x27
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 fa62 	bl	8001868 <CODEC_IO_Write>
 80013a4:	4603      	mov	r3, r0
 80013a6:	461a      	mov	r2, r3
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	4413      	add	r3, r2
 80013ac:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 80013ae:	89fb      	ldrh	r3, [r7, #14]
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	220f      	movs	r2, #15
 80013b4:	211f      	movs	r1, #31
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 fa56 	bl	8001868 <CODEC_IO_Write>
 80013bc:	4603      	mov	r3, r0
 80013be:	461a      	mov	r2, r3
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	4413      	add	r3, r2
 80013c4:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 80013c6:	89fb      	ldrh	r3, [r7, #14]
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	220a      	movs	r2, #10
 80013cc:	211a      	movs	r1, #26
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 fa4a 	bl	8001868 <CODEC_IO_Write>
 80013d4:	4603      	mov	r3, r0
 80013d6:	461a      	mov	r2, r3
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	4413      	add	r3, r2
 80013dc:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 80013de:	89fb      	ldrh	r3, [r7, #14]
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	220a      	movs	r2, #10
 80013e4:	211b      	movs	r1, #27
 80013e6:	4618      	mov	r0, r3
 80013e8:	f000 fa3e 	bl	8001868 <CODEC_IO_Write>
 80013ec:	4603      	mov	r3, r0
 80013ee:	461a      	mov	r2, r3
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	4413      	add	r3, r2
 80013f4:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 80013f6:	697b      	ldr	r3, [r7, #20]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3718      	adds	r7, #24
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20002190 	.word	0x20002190

08001404 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001408:	f000 fdee 	bl	8001fe8 <AUDIO_IO_DeInit>
}
 800140c:	bf00      	nop
 800140e:	bd80      	pop	{r7, pc}

08001410 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800141a:	f000 fdad 	bl	8001f78 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 800141e:	88fb      	ldrh	r3, [r7, #6]
 8001420:	b2db      	uxtb	r3, r3
 8001422:	2101      	movs	r1, #1
 8001424:	4618      	mov	r0, r3
 8001426:	f000 fdf9 	bl	800201c <AUDIO_IO_Read>
 800142a:	4603      	mov	r3, r0
 800142c:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	f023 0307 	bic.w	r3, r3, #7
 8001434:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8001436:	7bfb      	ldrb	r3, [r7, #15]
}
 8001438:	4618      	mov	r0, r3
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	6039      	str	r1, [r7, #0]
 800144a:	80fb      	strh	r3, [r7, #6]
 800144c:	4613      	mov	r3, r2
 800144e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001454:	4b16      	ldr	r3, [pc, #88]	@ (80014b0 <cs43l22_Play+0x70>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d123      	bne.n	80014a4 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 800145c:	88fb      	ldrh	r3, [r7, #6]
 800145e:	b2db      	uxtb	r3, r3
 8001460:	2206      	movs	r2, #6
 8001462:	210e      	movs	r1, #14
 8001464:	4618      	mov	r0, r3
 8001466:	f000 f9ff 	bl	8001868 <CODEC_IO_Write>
 800146a:	4603      	mov	r3, r0
 800146c:	461a      	mov	r2, r3
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	4413      	add	r3, r2
 8001472:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001474:	88fb      	ldrh	r3, [r7, #6]
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f000 f919 	bl	80016b0 <cs43l22_SetMute>
 800147e:	4602      	mov	r2, r0
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	4413      	add	r3, r2
 8001484:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8001486:	88fb      	ldrh	r3, [r7, #6]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	229e      	movs	r2, #158	@ 0x9e
 800148c:	2102      	movs	r1, #2
 800148e:	4618      	mov	r0, r3
 8001490:	f000 f9ea 	bl	8001868 <CODEC_IO_Write>
 8001494:	4603      	mov	r3, r0
 8001496:	461a      	mov	r2, r3
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	4413      	add	r3, r2
 800149c:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 800149e:	4b04      	ldr	r3, [pc, #16]	@ (80014b0 <cs43l22_Play+0x70>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 80014a4:	68fb      	ldr	r3, [r7, #12]
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	20000038 	.word	0x20000038

080014b4 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80014c2:	88fb      	ldrh	r3, [r7, #6]
 80014c4:	2101      	movs	r1, #1
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 f8f2 	bl	80016b0 <cs43l22_SetMute>
 80014cc:	4602      	mov	r2, r0
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	4413      	add	r3, r2
 80014d2:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 80014d4:	88fb      	ldrh	r3, [r7, #6]
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	2201      	movs	r2, #1
 80014da:	2102      	movs	r1, #2
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 f9c3 	bl	8001868 <CODEC_IO_Write>
 80014e2:	4603      	mov	r3, r0
 80014e4:	461a      	mov	r2, r3
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	4413      	add	r3, r2
 80014ea:	60fb      	str	r3, [r7, #12]
 
  return counter;
 80014ec:	68fb      	ldr	r3, [r7, #12]
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001506:	2300      	movs	r3, #0
 8001508:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800150a:	88fb      	ldrh	r3, [r7, #6]
 800150c:	2100      	movs	r1, #0
 800150e:	4618      	mov	r0, r3
 8001510:	f000 f8ce 	bl	80016b0 <cs43l22_SetMute>
 8001514:	4602      	mov	r2, r0
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	4413      	add	r3, r2
 800151a:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 800151c:	2300      	movs	r3, #0
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	e002      	b.n	8001528 <cs43l22_Resume+0x30>
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	3301      	adds	r3, #1
 8001526:	60bb      	str	r3, [r7, #8]
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	2bfe      	cmp	r3, #254	@ 0xfe
 800152c:	d9f9      	bls.n	8001522 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800152e:	88fb      	ldrh	r3, [r7, #6]
 8001530:	b2db      	uxtb	r3, r3
 8001532:	4a0e      	ldr	r2, [pc, #56]	@ (800156c <cs43l22_Resume+0x74>)
 8001534:	7812      	ldrb	r2, [r2, #0]
 8001536:	b2d2      	uxtb	r2, r2
 8001538:	2104      	movs	r1, #4
 800153a:	4618      	mov	r0, r3
 800153c:	f000 f994 	bl	8001868 <CODEC_IO_Write>
 8001540:	4603      	mov	r3, r0
 8001542:	461a      	mov	r2, r3
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	4413      	add	r3, r2
 8001548:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 800154a:	88fb      	ldrh	r3, [r7, #6]
 800154c:	b2db      	uxtb	r3, r3
 800154e:	229e      	movs	r2, #158	@ 0x9e
 8001550:	2102      	movs	r1, #2
 8001552:	4618      	mov	r0, r3
 8001554:	f000 f988 	bl	8001868 <CODEC_IO_Write>
 8001558:	4603      	mov	r3, r0
 800155a:	461a      	mov	r2, r3
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4413      	add	r3, r2
 8001560:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001562:	68fb      	ldr	r3, [r7, #12]
}
 8001564:	4618      	mov	r0, r3
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20002190 	.word	0x20002190

08001570 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	6039      	str	r1, [r7, #0]
 800157a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001580:	88fb      	ldrh	r3, [r7, #6]
 8001582:	2101      	movs	r1, #1
 8001584:	4618      	mov	r0, r3
 8001586:	f000 f893 	bl	80016b0 <cs43l22_SetMute>
 800158a:	4602      	mov	r2, r0
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	4413      	add	r3, r2
 8001590:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001592:	88fb      	ldrh	r3, [r7, #6]
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2204      	movs	r2, #4
 8001598:	210e      	movs	r1, #14
 800159a:	4618      	mov	r0, r3
 800159c:	f000 f964 	bl	8001868 <CODEC_IO_Write>
 80015a0:	4603      	mov	r3, r0
 80015a2:	461a      	mov	r2, r3
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4413      	add	r3, r2
 80015a8:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 80015aa:	88fb      	ldrh	r3, [r7, #6]
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	229f      	movs	r2, #159	@ 0x9f
 80015b0:	2102      	movs	r1, #2
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 f958 	bl	8001868 <CODEC_IO_Write>
 80015b8:	4603      	mov	r3, r0
 80015ba:	461a      	mov	r2, r3
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	4413      	add	r3, r2
 80015c0:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 80015c2:	4b04      	ldr	r3, [pc, #16]	@ (80015d4 <cs43l22_Stop+0x64>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	701a      	strb	r2, [r3, #0]
  return counter;    
 80015c8:	68fb      	ldr	r3, [r7, #12]
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000038 	.word	0x20000038

080015d8 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	460a      	mov	r2, r1
 80015e2:	80fb      	strh	r3, [r7, #6]
 80015e4:	4613      	mov	r3, r2
 80015e6:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80015ec:	797b      	ldrb	r3, [r7, #5]
 80015ee:	2b64      	cmp	r3, #100	@ 0x64
 80015f0:	d80b      	bhi.n	800160a <cs43l22_SetVolume+0x32>
 80015f2:	797a      	ldrb	r2, [r7, #5]
 80015f4:	4613      	mov	r3, r2
 80015f6:	021b      	lsls	r3, r3, #8
 80015f8:	1a9b      	subs	r3, r3, r2
 80015fa:	4a25      	ldr	r2, [pc, #148]	@ (8001690 <cs43l22_SetVolume+0xb8>)
 80015fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001600:	1152      	asrs	r2, r2, #5
 8001602:	17db      	asrs	r3, r3, #31
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	b2db      	uxtb	r3, r3
 8001608:	e000      	b.n	800160c <cs43l22_SetVolume+0x34>
 800160a:	23ff      	movs	r3, #255	@ 0xff
 800160c:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 800160e:	7afb      	ldrb	r3, [r7, #11]
 8001610:	2be6      	cmp	r3, #230	@ 0xe6
 8001612:	d91c      	bls.n	800164e <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001614:	88fb      	ldrh	r3, [r7, #6]
 8001616:	b2d8      	uxtb	r0, r3
 8001618:	7afb      	ldrb	r3, [r7, #11]
 800161a:	3319      	adds	r3, #25
 800161c:	b2db      	uxtb	r3, r3
 800161e:	461a      	mov	r2, r3
 8001620:	2120      	movs	r1, #32
 8001622:	f000 f921 	bl	8001868 <CODEC_IO_Write>
 8001626:	4603      	mov	r3, r0
 8001628:	461a      	mov	r2, r3
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	4413      	add	r3, r2
 800162e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001630:	88fb      	ldrh	r3, [r7, #6]
 8001632:	b2d8      	uxtb	r0, r3
 8001634:	7afb      	ldrb	r3, [r7, #11]
 8001636:	3319      	adds	r3, #25
 8001638:	b2db      	uxtb	r3, r3
 800163a:	461a      	mov	r2, r3
 800163c:	2121      	movs	r1, #33	@ 0x21
 800163e:	f000 f913 	bl	8001868 <CODEC_IO_Write>
 8001642:	4603      	mov	r3, r0
 8001644:	461a      	mov	r2, r3
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	4413      	add	r3, r2
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	e01b      	b.n	8001686 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 800164e:	88fb      	ldrh	r3, [r7, #6]
 8001650:	b2d8      	uxtb	r0, r3
 8001652:	7afb      	ldrb	r3, [r7, #11]
 8001654:	3319      	adds	r3, #25
 8001656:	b2db      	uxtb	r3, r3
 8001658:	461a      	mov	r2, r3
 800165a:	2120      	movs	r1, #32
 800165c:	f000 f904 	bl	8001868 <CODEC_IO_Write>
 8001660:	4603      	mov	r3, r0
 8001662:	461a      	mov	r2, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	4413      	add	r3, r2
 8001668:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 800166a:	88fb      	ldrh	r3, [r7, #6]
 800166c:	b2d8      	uxtb	r0, r3
 800166e:	7afb      	ldrb	r3, [r7, #11]
 8001670:	3319      	adds	r3, #25
 8001672:	b2db      	uxtb	r3, r3
 8001674:	461a      	mov	r2, r3
 8001676:	2121      	movs	r1, #33	@ 0x21
 8001678:	f000 f8f6 	bl	8001868 <CODEC_IO_Write>
 800167c:	4603      	mov	r3, r0
 800167e:	461a      	mov	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4413      	add	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001686:	68fb      	ldr	r3, [r7, #12]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	51eb851f 	.word	0x51eb851f

08001694 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	6039      	str	r1, [r7, #0]
 800169e:	80fb      	strh	r3, [r7, #6]
  return 0;
 80016a0:	2300      	movs	r3, #0
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
	...

080016b0 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	6039      	str	r1, [r7, #0]
 80016ba:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d124      	bne.n	8001710 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 80016c6:	88fb      	ldrh	r3, [r7, #6]
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	22ff      	movs	r2, #255	@ 0xff
 80016cc:	2104      	movs	r1, #4
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f8ca 	bl	8001868 <CODEC_IO_Write>
 80016d4:	4603      	mov	r3, r0
 80016d6:	461a      	mov	r2, r3
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	4413      	add	r3, r2
 80016dc:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 80016de:	88fb      	ldrh	r3, [r7, #6]
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2201      	movs	r2, #1
 80016e4:	2122      	movs	r1, #34	@ 0x22
 80016e6:	4618      	mov	r0, r3
 80016e8:	f000 f8be 	bl	8001868 <CODEC_IO_Write>
 80016ec:	4603      	mov	r3, r0
 80016ee:	461a      	mov	r2, r3
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4413      	add	r3, r2
 80016f4:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 80016f6:	88fb      	ldrh	r3, [r7, #6]
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2201      	movs	r2, #1
 80016fc:	2123      	movs	r1, #35	@ 0x23
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 f8b2 	bl	8001868 <CODEC_IO_Write>
 8001704:	4603      	mov	r3, r0
 8001706:	461a      	mov	r2, r3
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	4413      	add	r3, r2
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	e025      	b.n	800175c <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001710:	88fb      	ldrh	r3, [r7, #6]
 8001712:	b2db      	uxtb	r3, r3
 8001714:	2200      	movs	r2, #0
 8001716:	2122      	movs	r1, #34	@ 0x22
 8001718:	4618      	mov	r0, r3
 800171a:	f000 f8a5 	bl	8001868 <CODEC_IO_Write>
 800171e:	4603      	mov	r3, r0
 8001720:	461a      	mov	r2, r3
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	4413      	add	r3, r2
 8001726:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8001728:	88fb      	ldrh	r3, [r7, #6]
 800172a:	b2db      	uxtb	r3, r3
 800172c:	2200      	movs	r2, #0
 800172e:	2123      	movs	r1, #35	@ 0x23
 8001730:	4618      	mov	r0, r3
 8001732:	f000 f899 	bl	8001868 <CODEC_IO_Write>
 8001736:	4603      	mov	r3, r0
 8001738:	461a      	mov	r2, r3
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	4413      	add	r3, r2
 800173e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001740:	88fb      	ldrh	r3, [r7, #6]
 8001742:	b2db      	uxtb	r3, r3
 8001744:	4a08      	ldr	r2, [pc, #32]	@ (8001768 <cs43l22_SetMute+0xb8>)
 8001746:	7812      	ldrb	r2, [r2, #0]
 8001748:	b2d2      	uxtb	r2, r2
 800174a:	2104      	movs	r1, #4
 800174c:	4618      	mov	r0, r3
 800174e:	f000 f88b 	bl	8001868 <CODEC_IO_Write>
 8001752:	4603      	mov	r3, r0
 8001754:	461a      	mov	r2, r3
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	4413      	add	r3, r2
 800175a:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 800175c:	68fb      	ldr	r3, [r7, #12]
}
 800175e:	4618      	mov	r0, r3
 8001760:	3710      	adds	r7, #16
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20002190 	.word	0x20002190

0800176c <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	460a      	mov	r2, r1
 8001776:	80fb      	strh	r3, [r7, #6]
 8001778:	4613      	mov	r3, r2
 800177a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 800177c:	2300      	movs	r3, #0
 800177e:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001780:	797b      	ldrb	r3, [r7, #5]
 8001782:	3b01      	subs	r3, #1
 8001784:	2b03      	cmp	r3, #3
 8001786:	d84b      	bhi.n	8001820 <cs43l22_SetOutputMode+0xb4>
 8001788:	a201      	add	r2, pc, #4	@ (adr r2, 8001790 <cs43l22_SetOutputMode+0x24>)
 800178a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800178e:	bf00      	nop
 8001790:	080017a1 	.word	0x080017a1
 8001794:	080017c1 	.word	0x080017c1
 8001798:	080017e1 	.word	0x080017e1
 800179c:	08001801 	.word	0x08001801
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 80017a0:	88fb      	ldrh	r3, [r7, #6]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	22fa      	movs	r2, #250	@ 0xfa
 80017a6:	2104      	movs	r1, #4
 80017a8:	4618      	mov	r0, r3
 80017aa:	f000 f85d 	bl	8001868 <CODEC_IO_Write>
 80017ae:	4603      	mov	r3, r0
 80017b0:	461a      	mov	r2, r3
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	4413      	add	r3, r2
 80017b6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 80017b8:	4b24      	ldr	r3, [pc, #144]	@ (800184c <cs43l22_SetOutputMode+0xe0>)
 80017ba:	22fa      	movs	r2, #250	@ 0xfa
 80017bc:	701a      	strb	r2, [r3, #0]
      break;
 80017be:	e03f      	b.n	8001840 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 80017c0:	88fb      	ldrh	r3, [r7, #6]
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	22af      	movs	r2, #175	@ 0xaf
 80017c6:	2104      	movs	r1, #4
 80017c8:	4618      	mov	r0, r3
 80017ca:	f000 f84d 	bl	8001868 <CODEC_IO_Write>
 80017ce:	4603      	mov	r3, r0
 80017d0:	461a      	mov	r2, r3
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	4413      	add	r3, r2
 80017d6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 80017d8:	4b1c      	ldr	r3, [pc, #112]	@ (800184c <cs43l22_SetOutputMode+0xe0>)
 80017da:	22af      	movs	r2, #175	@ 0xaf
 80017dc:	701a      	strb	r2, [r3, #0]
      break;
 80017de:	e02f      	b.n	8001840 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 80017e0:	88fb      	ldrh	r3, [r7, #6]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	22aa      	movs	r2, #170	@ 0xaa
 80017e6:	2104      	movs	r1, #4
 80017e8:	4618      	mov	r0, r3
 80017ea:	f000 f83d 	bl	8001868 <CODEC_IO_Write>
 80017ee:	4603      	mov	r3, r0
 80017f0:	461a      	mov	r2, r3
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	4413      	add	r3, r2
 80017f6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 80017f8:	4b14      	ldr	r3, [pc, #80]	@ (800184c <cs43l22_SetOutputMode+0xe0>)
 80017fa:	22aa      	movs	r2, #170	@ 0xaa
 80017fc:	701a      	strb	r2, [r3, #0]
      break;
 80017fe:	e01f      	b.n	8001840 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001800:	88fb      	ldrh	r3, [r7, #6]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2205      	movs	r2, #5
 8001806:	2104      	movs	r1, #4
 8001808:	4618      	mov	r0, r3
 800180a:	f000 f82d 	bl	8001868 <CODEC_IO_Write>
 800180e:	4603      	mov	r3, r0
 8001810:	461a      	mov	r2, r3
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	4413      	add	r3, r2
 8001816:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001818:	4b0c      	ldr	r3, [pc, #48]	@ (800184c <cs43l22_SetOutputMode+0xe0>)
 800181a:	2205      	movs	r2, #5
 800181c:	701a      	strb	r2, [r3, #0]
      break;    
 800181e:	e00f      	b.n	8001840 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001820:	88fb      	ldrh	r3, [r7, #6]
 8001822:	b2db      	uxtb	r3, r3
 8001824:	2205      	movs	r2, #5
 8001826:	2104      	movs	r1, #4
 8001828:	4618      	mov	r0, r3
 800182a:	f000 f81d 	bl	8001868 <CODEC_IO_Write>
 800182e:	4603      	mov	r3, r0
 8001830:	461a      	mov	r2, r3
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	4413      	add	r3, r2
 8001836:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001838:	4b04      	ldr	r3, [pc, #16]	@ (800184c <cs43l22_SetOutputMode+0xe0>)
 800183a:	2205      	movs	r2, #5
 800183c:	701a      	strb	r2, [r3, #0]
      break;
 800183e:	bf00      	nop
  }  
  return counter;
 8001840:	68fb      	ldr	r3, [r7, #12]
}
 8001842:	4618      	mov	r0, r3
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	20002190 	.word	0x20002190

08001850 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	80fb      	strh	r3, [r7, #6]
  return 0;
 800185a:	2300      	movs	r3, #0
}
 800185c:	4618      	mov	r0, r3
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	71fb      	strb	r3, [r7, #7]
 8001872:	460b      	mov	r3, r1
 8001874:	71bb      	strb	r3, [r7, #6]
 8001876:	4613      	mov	r3, r2
 8001878:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 800187e:	797a      	ldrb	r2, [r7, #5]
 8001880:	79b9      	ldrb	r1, [r7, #6]
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	4618      	mov	r0, r3
 8001886:	f000 fbb6 	bl	8001ff6 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	b2db      	uxtb	r3, r3
}
 800188e:	4618      	mov	r0, r3
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800189a:	f001 fc8f 	bl	80031bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800189e:	f000 f815 	bl	80018cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018a2:	f000 f981 	bl	8001ba8 <MX_GPIO_Init>
  MX_DMA_Init();
 80018a6:	f000 f95f 	bl	8001b68 <MX_DMA_Init>
  MX_I2C1_Init();
 80018aa:	f000 f8cb 	bl	8001a44 <MX_I2C1_Init>
  MX_I2S3_Init();
 80018ae:	f000 f8f7 	bl	8001aa0 <MX_I2S3_Init>
  MX_USB_DEVICE_Init();
 80018b2:	f00a f80b 	bl	800b8cc <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 80018b6:	f000 f921 	bl	8001afc <MX_SPI1_Init>
  MX_ADC1_Init();
 80018ba:	f000 f871 	bl	80019a0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  App_Init(); // Ses sistemini ve GPIO'ları hazırlar
 80018be:	f7ff fc1f 	bl	8001100 <App_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	      App_Loop(); // Melodi ve ADC okuma döngüsü
 80018c2:	f7ff fc51 	bl	8001168 <App_Loop>
  {
 80018c6:	bf00      	nop
 80018c8:	e7fb      	b.n	80018c2 <main+0x2c>
	...

080018cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b094      	sub	sp, #80	@ 0x50
 80018d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018d2:	f107 0320 	add.w	r3, r7, #32
 80018d6:	2230      	movs	r2, #48	@ 0x30
 80018d8:	2100      	movs	r1, #0
 80018da:	4618      	mov	r0, r3
 80018dc:	f00a fcc0 	bl	800c260 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018e0:	f107 030c 	add.w	r3, r7, #12
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018f0:	2300      	movs	r3, #0
 80018f2:	60bb      	str	r3, [r7, #8]
 80018f4:	4b28      	ldr	r3, [pc, #160]	@ (8001998 <SystemClock_Config+0xcc>)
 80018f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f8:	4a27      	ldr	r2, [pc, #156]	@ (8001998 <SystemClock_Config+0xcc>)
 80018fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001900:	4b25      	ldr	r3, [pc, #148]	@ (8001998 <SystemClock_Config+0xcc>)
 8001902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001904:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001908:	60bb      	str	r3, [r7, #8]
 800190a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800190c:	2300      	movs	r3, #0
 800190e:	607b      	str	r3, [r7, #4]
 8001910:	4b22      	ldr	r3, [pc, #136]	@ (800199c <SystemClock_Config+0xd0>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a21      	ldr	r2, [pc, #132]	@ (800199c <SystemClock_Config+0xd0>)
 8001916:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800191a:	6013      	str	r3, [r2, #0]
 800191c:	4b1f      	ldr	r3, [pc, #124]	@ (800199c <SystemClock_Config+0xd0>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001924:	607b      	str	r3, [r7, #4]
 8001926:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001928:	2301      	movs	r3, #1
 800192a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800192c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001930:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001932:	2302      	movs	r3, #2
 8001934:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001936:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800193a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800193c:	2304      	movs	r3, #4
 800193e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001940:	2390      	movs	r3, #144	@ 0x90
 8001942:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001944:	2302      	movs	r3, #2
 8001946:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001948:	2306      	movs	r3, #6
 800194a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800194c:	f107 0320 	add.w	r3, r7, #32
 8001950:	4618      	mov	r0, r3
 8001952:	f005 ff27 	bl	80077a4 <HAL_RCC_OscConfig>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800195c:	f000 fa22 	bl	8001da4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001960:	230f      	movs	r3, #15
 8001962:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001964:	2302      	movs	r3, #2
 8001966:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800196c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001970:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001972:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001976:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001978:	f107 030c 	add.w	r3, r7, #12
 800197c:	2104      	movs	r1, #4
 800197e:	4618      	mov	r0, r3
 8001980:	f006 f988 	bl	8007c94 <HAL_RCC_ClockConfig>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800198a:	f000 fa0b 	bl	8001da4 <Error_Handler>
  }
}
 800198e:	bf00      	nop
 8001990:	3750      	adds	r7, #80	@ 0x50
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40023800 	.word	0x40023800
 800199c:	40007000 	.word	0x40007000

080019a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019a6:	463b      	mov	r3, r7
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019b2:	4b21      	ldr	r3, [pc, #132]	@ (8001a38 <MX_ADC1_Init+0x98>)
 80019b4:	4a21      	ldr	r2, [pc, #132]	@ (8001a3c <MX_ADC1_Init+0x9c>)
 80019b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80019b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001a38 <MX_ADC1_Init+0x98>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019be:	4b1e      	ldr	r3, [pc, #120]	@ (8001a38 <MX_ADC1_Init+0x98>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80019c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001a38 <MX_ADC1_Init+0x98>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001a38 <MX_ADC1_Init+0x98>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019d0:	4b19      	ldr	r3, [pc, #100]	@ (8001a38 <MX_ADC1_Init+0x98>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019d8:	4b17      	ldr	r3, [pc, #92]	@ (8001a38 <MX_ADC1_Init+0x98>)
 80019da:	2200      	movs	r2, #0
 80019dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019de:	4b16      	ldr	r3, [pc, #88]	@ (8001a38 <MX_ADC1_Init+0x98>)
 80019e0:	4a17      	ldr	r2, [pc, #92]	@ (8001a40 <MX_ADC1_Init+0xa0>)
 80019e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019e4:	4b14      	ldr	r3, [pc, #80]	@ (8001a38 <MX_ADC1_Init+0x98>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80019ea:	4b13      	ldr	r3, [pc, #76]	@ (8001a38 <MX_ADC1_Init+0x98>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80019f0:	4b11      	ldr	r3, [pc, #68]	@ (8001a38 <MX_ADC1_Init+0x98>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a38 <MX_ADC1_Init+0x98>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019fe:	480e      	ldr	r0, [pc, #56]	@ (8001a38 <MX_ADC1_Init+0x98>)
 8001a00:	f000 fd48 	bl	8002494 <HAL_ADC_Init>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001a0a:	f000 f9cb 	bl	8001da4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a12:	2301      	movs	r3, #1
 8001a14:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a16:	2300      	movs	r3, #0
 8001a18:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a1a:	463b      	mov	r3, r7
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4806      	ldr	r0, [pc, #24]	@ (8001a38 <MX_ADC1_Init+0x98>)
 8001a20:	f000 ff1a 	bl	8002858 <HAL_ADC_ConfigChannel>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001a2a:	f000 f9bb 	bl	8001da4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a2e:	bf00      	nop
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20002194 	.word	0x20002194
 8001a3c:	40012000 	.word	0x40012000
 8001a40:	0f000001 	.word	0x0f000001

08001a44 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a48:	4b12      	ldr	r3, [pc, #72]	@ (8001a94 <MX_I2C1_Init+0x50>)
 8001a4a:	4a13      	ldr	r2, [pc, #76]	@ (8001a98 <MX_I2C1_Init+0x54>)
 8001a4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a4e:	4b11      	ldr	r3, [pc, #68]	@ (8001a94 <MX_I2C1_Init+0x50>)
 8001a50:	4a12      	ldr	r2, [pc, #72]	@ (8001a9c <MX_I2C1_Init+0x58>)
 8001a52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a54:	4b0f      	ldr	r3, [pc, #60]	@ (8001a94 <MX_I2C1_Init+0x50>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a94 <MX_I2C1_Init+0x50>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a60:	4b0c      	ldr	r3, [pc, #48]	@ (8001a94 <MX_I2C1_Init+0x50>)
 8001a62:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a66:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a68:	4b0a      	ldr	r3, [pc, #40]	@ (8001a94 <MX_I2C1_Init+0x50>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a6e:	4b09      	ldr	r3, [pc, #36]	@ (8001a94 <MX_I2C1_Init+0x50>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a74:	4b07      	ldr	r3, [pc, #28]	@ (8001a94 <MX_I2C1_Init+0x50>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a7a:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <MX_I2C1_Init+0x50>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a80:	4804      	ldr	r0, [pc, #16]	@ (8001a94 <MX_I2C1_Init+0x50>)
 8001a82:	f002 fc33 	bl	80042ec <HAL_I2C_Init>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a8c:	f000 f98a 	bl	8001da4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a90:	bf00      	nop
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	200021dc 	.word	0x200021dc
 8001a98:	40005400 	.word	0x40005400
 8001a9c:	000186a0 	.word	0x000186a0

08001aa0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001aa4:	4b13      	ldr	r3, [pc, #76]	@ (8001af4 <MX_I2S3_Init+0x54>)
 8001aa6:	4a14      	ldr	r2, [pc, #80]	@ (8001af8 <MX_I2S3_Init+0x58>)
 8001aa8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001aaa:	4b12      	ldr	r3, [pc, #72]	@ (8001af4 <MX_I2S3_Init+0x54>)
 8001aac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ab0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001ab2:	4b10      	ldr	r3, [pc, #64]	@ (8001af4 <MX_I2S3_Init+0x54>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <MX_I2S3_Init+0x54>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001abe:	4b0d      	ldr	r3, [pc, #52]	@ (8001af4 <MX_I2S3_Init+0x54>)
 8001ac0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ac4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8001ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8001af4 <MX_I2S3_Init+0x54>)
 8001ac8:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001acc:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001ace:	4b09      	ldr	r3, [pc, #36]	@ (8001af4 <MX_I2S3_Init+0x54>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001ad4:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <MX_I2S3_Init+0x54>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001ada:	4b06      	ldr	r3, [pc, #24]	@ (8001af4 <MX_I2S3_Init+0x54>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001ae0:	4804      	ldr	r0, [pc, #16]	@ (8001af4 <MX_I2S3_Init+0x54>)
 8001ae2:	f003 fc65 	bl	80053b0 <HAL_I2S_Init>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001aec:	f000 f95a 	bl	8001da4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	20002230 	.word	0x20002230
 8001af8:	40003c00 	.word	0x40003c00

08001afc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b00:	4b17      	ldr	r3, [pc, #92]	@ (8001b60 <MX_SPI1_Init+0x64>)
 8001b02:	4a18      	ldr	r2, [pc, #96]	@ (8001b64 <MX_SPI1_Init+0x68>)
 8001b04:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b06:	4b16      	ldr	r3, [pc, #88]	@ (8001b60 <MX_SPI1_Init+0x64>)
 8001b08:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b0c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b0e:	4b14      	ldr	r3, [pc, #80]	@ (8001b60 <MX_SPI1_Init+0x64>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b14:	4b12      	ldr	r3, [pc, #72]	@ (8001b60 <MX_SPI1_Init+0x64>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b1a:	4b11      	ldr	r3, [pc, #68]	@ (8001b60 <MX_SPI1_Init+0x64>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b20:	4b0f      	ldr	r3, [pc, #60]	@ (8001b60 <MX_SPI1_Init+0x64>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b26:	4b0e      	ldr	r3, [pc, #56]	@ (8001b60 <MX_SPI1_Init+0x64>)
 8001b28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b2c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b60 <MX_SPI1_Init+0x64>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b34:	4b0a      	ldr	r3, [pc, #40]	@ (8001b60 <MX_SPI1_Init+0x64>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b3a:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <MX_SPI1_Init+0x64>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b40:	4b07      	ldr	r3, [pc, #28]	@ (8001b60 <MX_SPI1_Init+0x64>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b46:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <MX_SPI1_Init+0x64>)
 8001b48:	220a      	movs	r2, #10
 8001b4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b4c:	4804      	ldr	r0, [pc, #16]	@ (8001b60 <MX_SPI1_Init+0x64>)
 8001b4e:	f006 fc1b 	bl	8008388 <HAL_SPI_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b58:	f000 f924 	bl	8001da4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	200022d8 	.word	0x200022d8
 8001b64:	40013000 	.word	0x40013000

08001b68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	607b      	str	r3, [r7, #4]
 8001b72:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba4 <MX_DMA_Init+0x3c>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b76:	4a0b      	ldr	r2, [pc, #44]	@ (8001ba4 <MX_DMA_Init+0x3c>)
 8001b78:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b7e:	4b09      	ldr	r3, [pc, #36]	@ (8001ba4 <MX_DMA_Init+0x3c>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	2010      	movs	r0, #16
 8001b90:	f001 fc85 	bl	800349e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001b94:	2010      	movs	r0, #16
 8001b96:	f001 fc9e 	bl	80034d6 <HAL_NVIC_EnableIRQ>

}
 8001b9a:	bf00      	nop
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40023800 	.word	0x40023800

08001ba8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08c      	sub	sp, #48	@ 0x30
 8001bac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bae:	f107 031c 	add.w	r3, r7, #28
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	605a      	str	r2, [r3, #4]
 8001bb8:	609a      	str	r2, [r3, #8]
 8001bba:	60da      	str	r2, [r3, #12]
 8001bbc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	61bb      	str	r3, [r7, #24]
 8001bc2:	4b72      	ldr	r3, [pc, #456]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc6:	4a71      	ldr	r2, [pc, #452]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001bc8:	f043 0310 	orr.w	r3, r3, #16
 8001bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bce:	4b6f      	ldr	r3, [pc, #444]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd2:	f003 0310 	and.w	r3, r3, #16
 8001bd6:	61bb      	str	r3, [r7, #24]
 8001bd8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	4b6b      	ldr	r3, [pc, #428]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be2:	4a6a      	ldr	r2, [pc, #424]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001be4:	f043 0304 	orr.w	r3, r3, #4
 8001be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bea:	4b68      	ldr	r3, [pc, #416]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	f003 0304 	and.w	r3, r3, #4
 8001bf2:	617b      	str	r3, [r7, #20]
 8001bf4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	613b      	str	r3, [r7, #16]
 8001bfa:	4b64      	ldr	r3, [pc, #400]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfe:	4a63      	ldr	r2, [pc, #396]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001c00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c06:	4b61      	ldr	r3, [pc, #388]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c0e:	613b      	str	r3, [r7, #16]
 8001c10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	4b5d      	ldr	r3, [pc, #372]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1a:	4a5c      	ldr	r2, [pc, #368]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c22:	4b5a      	ldr	r3, [pc, #360]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60bb      	str	r3, [r7, #8]
 8001c32:	4b56      	ldr	r3, [pc, #344]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	4a55      	ldr	r2, [pc, #340]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001c38:	f043 0302 	orr.w	r3, r3, #2
 8001c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c3e:	4b53      	ldr	r3, [pc, #332]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	607b      	str	r3, [r7, #4]
 8001c4e:	4b4f      	ldr	r3, [pc, #316]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c52:	4a4e      	ldr	r2, [pc, #312]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001c54:	f043 0308 	orr.w	r3, r3, #8
 8001c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c5a:	4b4c      	ldr	r3, [pc, #304]	@ (8001d8c <MX_GPIO_Init+0x1e4>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5e:	f003 0308 	and.w	r3, r3, #8
 8001c62:	607b      	str	r3, [r7, #4]
 8001c64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001c66:	2200      	movs	r2, #0
 8001c68:	2108      	movs	r1, #8
 8001c6a:	4849      	ldr	r0, [pc, #292]	@ (8001d90 <MX_GPIO_Init+0x1e8>)
 8001c6c:	f002 fb24 	bl	80042b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001c70:	2201      	movs	r2, #1
 8001c72:	2101      	movs	r1, #1
 8001c74:	4847      	ldr	r0, [pc, #284]	@ (8001d94 <MX_GPIO_Init+0x1ec>)
 8001c76:	f002 fb1f 	bl	80042b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001c80:	4845      	ldr	r0, [pc, #276]	@ (8001d98 <MX_GPIO_Init+0x1f0>)
 8001c82:	f002 fb19 	bl	80042b8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001c86:	2308      	movs	r3, #8
 8001c88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c92:	2300      	movs	r3, #0
 8001c94:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001c96:	f107 031c 	add.w	r3, r7, #28
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	483c      	ldr	r0, [pc, #240]	@ (8001d90 <MX_GPIO_Init+0x1e8>)
 8001c9e:	f002 f873 	bl	8003d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001cb2:	f107 031c 	add.w	r3, r7, #28
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4836      	ldr	r0, [pc, #216]	@ (8001d94 <MX_GPIO_Init+0x1ec>)
 8001cba:	f002 f865 	bl	8003d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001cbe:	2308      	movs	r3, #8
 8001cc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cce:	2305      	movs	r3, #5
 8001cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001cd2:	f107 031c 	add.w	r3, r7, #28
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	482e      	ldr	r0, [pc, #184]	@ (8001d94 <MX_GPIO_Init+0x1ec>)
 8001cda:	f002 f855 	bl	8003d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001ce2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001ce6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001cec:	f107 031c 	add.w	r3, r7, #28
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	482a      	ldr	r0, [pc, #168]	@ (8001d9c <MX_GPIO_Init+0x1f4>)
 8001cf4:	f002 f848 	bl	8003d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001cf8:	2304      	movs	r3, #4
 8001cfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001d04:	f107 031c 	add.w	r3, r7, #28
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4825      	ldr	r0, [pc, #148]	@ (8001da0 <MX_GPIO_Init+0x1f8>)
 8001d0c:	f002 f83c 	bl	8003d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001d10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d16:	2302      	movs	r3, #2
 8001d18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d22:	2305      	movs	r3, #5
 8001d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001d26:	f107 031c 	add.w	r3, r7, #28
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	481c      	ldr	r0, [pc, #112]	@ (8001da0 <MX_GPIO_Init+0x1f8>)
 8001d2e:	f002 f82b 	bl	8003d88 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           PD4 */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001d32:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001d36:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d40:	2300      	movs	r3, #0
 8001d42:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d44:	f107 031c 	add.w	r3, r7, #28
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4813      	ldr	r0, [pc, #76]	@ (8001d98 <MX_GPIO_Init+0x1f0>)
 8001d4c:	f002 f81c 	bl	8003d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001d50:	2320      	movs	r3, #32
 8001d52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d54:	2300      	movs	r3, #0
 8001d56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001d5c:	f107 031c 	add.w	r3, r7, #28
 8001d60:	4619      	mov	r1, r3
 8001d62:	480d      	ldr	r0, [pc, #52]	@ (8001d98 <MX_GPIO_Init+0x1f0>)
 8001d64:	f002 f810 	bl	8003d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001d68:	2302      	movs	r3, #2
 8001d6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001d6c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001d70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001d76:	f107 031c 	add.w	r3, r7, #28
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4804      	ldr	r0, [pc, #16]	@ (8001d90 <MX_GPIO_Init+0x1e8>)
 8001d7e:	f002 f803 	bl	8003d88 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d82:	bf00      	nop
 8001d84:	3730      	adds	r7, #48	@ 0x30
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	40021000 	.word	0x40021000
 8001d94:	40020800 	.word	0x40020800
 8001d98:	40020c00 	.word	0x40020c00
 8001d9c:	40020000 	.word	0x40020000
 8001da0:	40020400 	.word	0x40020400

08001da4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001da8:	b672      	cpsid	i
}
 8001daa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dac:	bf00      	nop
 8001dae:	e7fd      	b.n	8001dac <Error_Handler+0x8>

08001db0 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8001db4:	480e      	ldr	r0, [pc, #56]	@ (8001df0 <I2Cx_Init+0x40>)
 8001db6:	f002 ff39 	bl	8004c2c <HAL_I2C_GetState>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d114      	bne.n	8001dea <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 8001dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001df0 <I2Cx_Init+0x40>)
 8001dc2:	4a0c      	ldr	r2, [pc, #48]	@ (8001df4 <I2Cx_Init+0x44>)
 8001dc4:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001df0 <I2Cx_Init+0x40>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 8001dcc:	4b08      	ldr	r3, [pc, #32]	@ (8001df0 <I2Cx_Init+0x40>)
 8001dce:	2233      	movs	r2, #51	@ 0x33
 8001dd0:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dd2:	4b07      	ldr	r3, [pc, #28]	@ (8001df0 <I2Cx_Init+0x40>)
 8001dd4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001dd8:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8001dda:	4b05      	ldr	r3, [pc, #20]	@ (8001df0 <I2Cx_Init+0x40>)
 8001ddc:	4a06      	ldr	r2, [pc, #24]	@ (8001df8 <I2Cx_Init+0x48>)
 8001dde:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 8001de0:	f000 f876 	bl	8001ed0 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8001de4:	4802      	ldr	r0, [pc, #8]	@ (8001df0 <I2Cx_Init+0x40>)
 8001de6:	f002 fa81 	bl	80042ec <HAL_I2C_Init>
  }
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20002330 	.word	0x20002330
 8001df4:	000186a0 	.word	0x000186a0
 8001df8:	40005400 	.word	0x40005400

08001dfc <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b088      	sub	sp, #32
 8001e00:	af04      	add	r7, sp, #16
 8001e02:	4603      	mov	r3, r0
 8001e04:	71fb      	strb	r3, [r7, #7]
 8001e06:	460b      	mov	r3, r1
 8001e08:	71bb      	strb	r3, [r7, #6]
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8001e12:	79fb      	ldrb	r3, [r7, #7]
 8001e14:	b299      	uxth	r1, r3
 8001e16:	79bb      	ldrb	r3, [r7, #6]
 8001e18:	b29a      	uxth	r2, r3
 8001e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e4c <I2Cx_WriteData+0x50>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	9302      	str	r3, [sp, #8]
 8001e20:	2301      	movs	r3, #1
 8001e22:	9301      	str	r3, [sp, #4]
 8001e24:	1d7b      	adds	r3, r7, #5
 8001e26:	9300      	str	r3, [sp, #0]
 8001e28:	2301      	movs	r3, #1
 8001e2a:	4809      	ldr	r0, [pc, #36]	@ (8001e50 <I2Cx_WriteData+0x54>)
 8001e2c:	f002 fbd2 	bl	80045d4 <HAL_I2C_Mem_Write>
 8001e30:	4603      	mov	r3, r0
 8001e32:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001e34:	7bfb      	ldrb	r3, [r7, #15]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f000 f837 	bl	8001eb0 <I2Cx_Error>
  }
}
 8001e42:	bf00      	nop
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	2000003c 	.word	0x2000003c
 8001e50:	20002330 	.word	0x20002330

08001e54 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b088      	sub	sp, #32
 8001e58:	af04      	add	r7, sp, #16
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	460a      	mov	r2, r1
 8001e5e:	71fb      	strb	r3, [r7, #7]
 8001e60:	4613      	mov	r3, r2
 8001e62:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001e64:	2300      	movs	r3, #0
 8001e66:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	b299      	uxth	r1, r3
 8001e70:	79bb      	ldrb	r3, [r7, #6]
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea8 <I2Cx_ReadData+0x54>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	9302      	str	r3, [sp, #8]
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	9301      	str	r3, [sp, #4]
 8001e7e:	f107 030e 	add.w	r3, r7, #14
 8001e82:	9300      	str	r3, [sp, #0]
 8001e84:	2301      	movs	r3, #1
 8001e86:	4809      	ldr	r0, [pc, #36]	@ (8001eac <I2Cx_ReadData+0x58>)
 8001e88:	f002 fc9e 	bl	80047c8 <HAL_I2C_Mem_Read>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001e90:	7bfb      	ldrb	r3, [r7, #15]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d003      	beq.n	8001e9e <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001e96:	79fb      	ldrb	r3, [r7, #7]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f000 f809 	bl	8001eb0 <I2Cx_Error>
  }
  return value;
 8001e9e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3710      	adds	r7, #16
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	2000003c 	.word	0x2000003c
 8001eac:	20002330 	.word	0x20002330

08001eb0 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 8001eba:	4804      	ldr	r0, [pc, #16]	@ (8001ecc <I2Cx_Error+0x1c>)
 8001ebc:	f002 fb5a 	bl	8004574 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 8001ec0:	f7ff ff76 	bl	8001db0 <I2Cx_Init>
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	20002330 	.word	0x20002330

08001ed0 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b088      	sub	sp, #32
 8001ed4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60bb      	str	r3, [r7, #8]
 8001eda:	4b25      	ldr	r3, [pc, #148]	@ (8001f70 <I2Cx_MspInit+0xa0>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	4a24      	ldr	r2, [pc, #144]	@ (8001f70 <I2Cx_MspInit+0xa0>)
 8001ee0:	f043 0302 	orr.w	r3, r3, #2
 8001ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee6:	4b22      	ldr	r3, [pc, #136]	@ (8001f70 <I2Cx_MspInit+0xa0>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 8001ef2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001ef6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ef8:	2312      	movs	r3, #18
 8001efa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001efc:	2302      	movs	r3, #2
 8001efe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001f04:	2304      	movs	r3, #4
 8001f06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8001f08:	f107 030c 	add.w	r3, r7, #12
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4819      	ldr	r0, [pc, #100]	@ (8001f74 <I2Cx_MspInit+0xa4>)
 8001f10:	f001 ff3a 	bl	8003d88 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001f14:	2300      	movs	r3, #0
 8001f16:	607b      	str	r3, [r7, #4]
 8001f18:	4b15      	ldr	r3, [pc, #84]	@ (8001f70 <I2Cx_MspInit+0xa0>)
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1c:	4a14      	ldr	r2, [pc, #80]	@ (8001f70 <I2Cx_MspInit+0xa0>)
 8001f1e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f22:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f24:	4b12      	ldr	r3, [pc, #72]	@ (8001f70 <I2Cx_MspInit+0xa0>)
 8001f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f2c:	607b      	str	r3, [r7, #4]
 8001f2e:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001f30:	4b0f      	ldr	r3, [pc, #60]	@ (8001f70 <I2Cx_MspInit+0xa0>)
 8001f32:	6a1b      	ldr	r3, [r3, #32]
 8001f34:	4a0e      	ldr	r2, [pc, #56]	@ (8001f70 <I2Cx_MspInit+0xa0>)
 8001f36:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f3a:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f70 <I2Cx_MspInit+0xa0>)
 8001f3e:	6a1b      	ldr	r3, [r3, #32]
 8001f40:	4a0b      	ldr	r2, [pc, #44]	@ (8001f70 <I2Cx_MspInit+0xa0>)
 8001f42:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001f46:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	201f      	movs	r0, #31
 8001f4e:	f001 faa6 	bl	800349e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001f52:	201f      	movs	r0, #31
 8001f54:	f001 fabf 	bl	80034d6 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8001f58:	2200      	movs	r2, #0
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	2020      	movs	r0, #32
 8001f5e:	f001 fa9e 	bl	800349e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8001f62:	2020      	movs	r0, #32
 8001f64:	f001 fab7 	bl	80034d6 <HAL_NVIC_EnableIRQ>
}
 8001f68:	bf00      	nop
 8001f6a:	3720      	adds	r7, #32
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	40023800 	.word	0x40023800
 8001f74:	40020400 	.word	0x40020400

08001f78 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	603b      	str	r3, [r7, #0]
 8001f82:	4b17      	ldr	r3, [pc, #92]	@ (8001fe0 <AUDIO_IO_Init+0x68>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f86:	4a16      	ldr	r2, [pc, #88]	@ (8001fe0 <AUDIO_IO_Init+0x68>)
 8001f88:	f043 0308 	orr.w	r3, r3, #8
 8001f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8e:	4b14      	ldr	r3, [pc, #80]	@ (8001fe0 <AUDIO_IO_Init+0x68>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	f003 0308 	and.w	r3, r3, #8
 8001f96:	603b      	str	r3, [r7, #0]
 8001f98:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 8001f9a:	2310      	movs	r3, #16
 8001f9c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 8001faa:	1d3b      	adds	r3, r7, #4
 8001fac:	4619      	mov	r1, r3
 8001fae:	480d      	ldr	r0, [pc, #52]	@ (8001fe4 <AUDIO_IO_Init+0x6c>)
 8001fb0:	f001 feea 	bl	8003d88 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8001fb4:	f7ff fefc 	bl	8001db0 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001fb8:	2200      	movs	r2, #0
 8001fba:	2110      	movs	r1, #16
 8001fbc:	4809      	ldr	r0, [pc, #36]	@ (8001fe4 <AUDIO_IO_Init+0x6c>)
 8001fbe:	f002 f97b 	bl	80042b8 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001fc2:	2005      	movs	r0, #5
 8001fc4:	f001 f96c 	bl	80032a0 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8001fc8:	2201      	movs	r2, #1
 8001fca:	2110      	movs	r1, #16
 8001fcc:	4805      	ldr	r0, [pc, #20]	@ (8001fe4 <AUDIO_IO_Init+0x6c>)
 8001fce:	f002 f973 	bl	80042b8 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001fd2:	2005      	movs	r0, #5
 8001fd4:	f001 f964 	bl	80032a0 <HAL_Delay>
}
 8001fd8:	bf00      	nop
 8001fda:	3718      	adds	r7, #24
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40023800 	.word	0x40023800
 8001fe4:	40020c00 	.word	0x40020c00

08001fe8 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  
}
 8001fec:	bf00      	nop
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr

08001ff6 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b082      	sub	sp, #8
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	71fb      	strb	r3, [r7, #7]
 8002000:	460b      	mov	r3, r1
 8002002:	71bb      	strb	r3, [r7, #6]
 8002004:	4613      	mov	r3, r2
 8002006:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8002008:	797a      	ldrb	r2, [r7, #5]
 800200a:	79b9      	ldrb	r1, [r7, #6]
 800200c:	79fb      	ldrb	r3, [r7, #7]
 800200e:	4618      	mov	r0, r3
 8002010:	f7ff fef4 	bl	8001dfc <I2Cx_WriteData>
}
 8002014:	bf00      	nop
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	460a      	mov	r2, r1
 8002026:	71fb      	strb	r3, [r7, #7]
 8002028:	4613      	mov	r3, r2
 800202a:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 800202c:	79ba      	ldrb	r2, [r7, #6]
 800202e:	79fb      	ldrb	r3, [r7, #7]
 8002030:	4611      	mov	r1, r2
 8002032:	4618      	mov	r0, r3
 8002034:	f7ff ff0e 	bl	8001e54 <I2Cx_ReadData>
 8002038:	4603      	mov	r3, r0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
	...

08002044 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8002044:	b590      	push	{r4, r7, lr}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	603a      	str	r2, [r7, #0]
 800204e:	80fb      	strh	r3, [r7, #6]
 8002050:	460b      	mov	r3, r1
 8002052:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8002054:	2300      	movs	r3, #0
 8002056:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8002058:	2200      	movs	r2, #0
 800205a:	6839      	ldr	r1, [r7, #0]
 800205c:	481c      	ldr	r0, [pc, #112]	@ (80020d0 <BSP_AUDIO_OUT_Init+0x8c>)
 800205e:	f000 f88d 	bl	800217c <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8002062:	4b1b      	ldr	r3, [pc, #108]	@ (80020d0 <BSP_AUDIO_OUT_Init+0x8c>)
 8002064:	4a1b      	ldr	r2, [pc, #108]	@ (80020d4 <BSP_AUDIO_OUT_Init+0x90>)
 8002066:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8002068:	4819      	ldr	r0, [pc, #100]	@ (80020d0 <BSP_AUDIO_OUT_Init+0x8c>)
 800206a:	f003 fd6b 	bl	8005b44 <HAL_I2S_GetState>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d103      	bne.n	800207c <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8002074:	2100      	movs	r1, #0
 8002076:	4816      	ldr	r0, [pc, #88]	@ (80020d0 <BSP_AUDIO_OUT_Init+0x8c>)
 8002078:	f000 f8da 	bl	8002230 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 800207c:	6838      	ldr	r0, [r7, #0]
 800207e:	f000 f99f 	bl	80023c0 <I2S3_Init>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 800208c:	7bfb      	ldrb	r3, [r7, #15]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d10e      	bne.n	80020b0 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retrieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8002092:	4b11      	ldr	r3, [pc, #68]	@ (80020d8 <BSP_AUDIO_OUT_Init+0x94>)
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	2094      	movs	r0, #148	@ 0x94
 8002098:	4798      	blx	r3
 800209a:	4603      	mov	r3, r0
 800209c:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80020a0:	2be0      	cmp	r3, #224	@ 0xe0
 80020a2:	d103      	bne.n	80020ac <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 80020a4:	4b0d      	ldr	r3, [pc, #52]	@ (80020dc <BSP_AUDIO_OUT_Init+0x98>)
 80020a6:	4a0c      	ldr	r2, [pc, #48]	@ (80020d8 <BSP_AUDIO_OUT_Init+0x94>)
 80020a8:	601a      	str	r2, [r3, #0]
 80020aa:	e001      	b.n	80020b0 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 80020b0:	7bfb      	ldrb	r3, [r7, #15]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d107      	bne.n	80020c6 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 80020b6:	4b09      	ldr	r3, [pc, #36]	@ (80020dc <BSP_AUDIO_OUT_Init+0x98>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	681c      	ldr	r4, [r3, #0]
 80020bc:	797a      	ldrb	r2, [r7, #5]
 80020be:	88f9      	ldrh	r1, [r7, #6]
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	2094      	movs	r0, #148	@ 0x94
 80020c4:	47a0      	blx	r4
  }
  
  return ret;
 80020c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3714      	adds	r7, #20
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd90      	pop	{r4, r7, pc}
 80020d0:	20002388 	.word	0x20002388
 80020d4:	40003c00 	.word	0x40003c00
 80020d8:	20000008 	.word	0x20000008
 80020dc:	20002384 	.word	0x20002384

080020e0 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 80020ea:	4b10      	ldr	r3, [pc, #64]	@ (800212c <BSP_AUDIO_OUT_Play+0x4c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	683a      	ldr	r2, [r7, #0]
 80020f2:	b292      	uxth	r2, r2
 80020f4:	6879      	ldr	r1, [r7, #4]
 80020f6:	2094      	movs	r0, #148	@ 0x94
 80020f8:	4798      	blx	r3
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e00f      	b.n	8002124 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800210a:	d203      	bcs.n	8002114 <BSP_AUDIO_OUT_Play+0x34>
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	085b      	lsrs	r3, r3, #1
 8002110:	b29b      	uxth	r3, r3
 8002112:	e001      	b.n	8002118 <BSP_AUDIO_OUT_Play+0x38>
 8002114:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002118:	461a      	mov	r2, r3
 800211a:	6879      	ldr	r1, [r7, #4]
 800211c:	4804      	ldr	r0, [pc, #16]	@ (8002130 <BSP_AUDIO_OUT_Play+0x50>)
 800211e:	f003 fa87 	bl	8005630 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8002122:	2300      	movs	r3, #0
  }
}
 8002124:	4618      	mov	r0, r3
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20002384 	.word	0x20002384
 8002130:	20002388 	.word	0x20002388

08002134 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a04      	ldr	r2, [pc, #16]	@ (8002154 <HAL_I2S_TxCpltCallback+0x20>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d101      	bne.n	800214a <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 8002146:	f7fe ffb5 	bl	80010b4 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800214a:	bf00      	nop
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	40003c00 	.word	0x40003c00

08002158 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a04      	ldr	r2, [pc, #16]	@ (8002178 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d101      	bne.n	800216e <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 800216a:	f7fe ff81 	bl	8001070 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40003c00 	.word	0x40003c00

0800217c <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 800217c:	b580      	push	{r7, lr}
 800217e:	b08a      	sub	sp, #40	@ 0x28
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8002188:	2300      	movs	r3, #0
 800218a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800218e:	23ff      	movs	r3, #255	@ 0xff
 8002190:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  
  for(index = 0; index < 8; index++)
 8002194:	2300      	movs	r3, #0
 8002196:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800219a:	e010      	b.n	80021be <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 800219c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80021a0:	4a20      	ldr	r2, [pc, #128]	@ (8002224 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 80021a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021a6:	68ba      	ldr	r2, [r7, #8]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d103      	bne.n	80021b4 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 80021ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80021b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  for(index = 0; index < 8; index++)
 80021b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80021b8:	3301      	adds	r3, #1
 80021ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80021be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80021c2:	2b07      	cmp	r3, #7
 80021c4:	d9ea      	bls.n	800219c <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 80021c6:	f107 0314 	add.w	r3, r7, #20
 80021ca:	4618      	mov	r0, r3
 80021cc:	f006 f850 	bl	8008270 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 80021d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80021d4:	f003 0307 	and.w	r3, r3, #7
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d113      	bne.n	8002204 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80021dc:	2301      	movs	r3, #1
 80021de:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 80021e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80021e4:	4a10      	ldr	r2, [pc, #64]	@ (8002228 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 80021e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ea:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 80021ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80021f0:	4a0e      	ldr	r2, [pc, #56]	@ (800222c <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 80021f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f6:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80021f8:	f107 0314 	add.w	r3, r7, #20
 80021fc:	4618      	mov	r0, r3
 80021fe:	f005 ff55 	bl	80080ac <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8002202:	e00b      	b.n	800221c <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002204:	2301      	movs	r3, #1
 8002206:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8002208:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800220c:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 800220e:	2303      	movs	r3, #3
 8002210:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8002212:	f107 0314 	add.w	r3, r7, #20
 8002216:	4618      	mov	r0, r3
 8002218:	f005 ff48 	bl	80080ac <HAL_RCCEx_PeriphCLKConfig>
}
 800221c:	bf00      	nop
 800221e:	3728      	adds	r7, #40	@ 0x28
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	0800cdb0 	.word	0x0800cdb0
 8002228:	0800cdd0 	.word	0x0800cdd0
 800222c:	0800cdf0 	.word	0x0800cdf0

08002230 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b08c      	sub	sp, #48	@ 0x30
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 800223a:	2300      	movs	r3, #0
 800223c:	61bb      	str	r3, [r7, #24]
 800223e:	4b56      	ldr	r3, [pc, #344]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002242:	4a55      	ldr	r2, [pc, #340]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002244:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002248:	6413      	str	r3, [r2, #64]	@ 0x40
 800224a:	4b53      	ldr	r3, [pc, #332]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 800224c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002252:	61bb      	str	r3, [r7, #24]
 8002254:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 8002256:	2300      	movs	r3, #0
 8002258:	617b      	str	r3, [r7, #20]
 800225a:	4b4f      	ldr	r3, [pc, #316]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225e:	4a4e      	ldr	r2, [pc, #312]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002260:	f043 0304 	orr.w	r3, r3, #4
 8002264:	6313      	str	r3, [r2, #48]	@ 0x30
 8002266:	4b4c      	ldr	r3, [pc, #304]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	f003 0304 	and.w	r3, r3, #4
 800226e:	617b      	str	r3, [r7, #20]
 8002270:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8002272:	2300      	movs	r3, #0
 8002274:	613b      	str	r3, [r7, #16]
 8002276:	4b48      	ldr	r3, [pc, #288]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227a:	4a47      	ldr	r2, [pc, #284]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 800227c:	f043 0301 	orr.w	r3, r3, #1
 8002280:	6313      	str	r3, [r2, #48]	@ 0x30
 8002282:	4b45      	ldr	r3, [pc, #276]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002286:	f003 0301 	and.w	r3, r3, #1
 800228a:	613b      	str	r3, [r7, #16]
 800228c:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 800228e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002292:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8002294:	2302      	movs	r3, #2
 8002296:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8002298:	2300      	movs	r3, #0
 800229a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 800229c:	2302      	movs	r3, #2
 800229e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 80022a0:	2306      	movs	r3, #6
 80022a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 80022a4:	f107 031c 	add.w	r3, r7, #28
 80022a8:	4619      	mov	r1, r3
 80022aa:	483c      	ldr	r0, [pc, #240]	@ (800239c <BSP_AUDIO_OUT_MspInit+0x16c>)
 80022ac:	f001 fd6c 	bl	8003d88 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 80022b0:	2310      	movs	r3, #16
 80022b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 80022b4:	f107 031c 	add.w	r3, r7, #28
 80022b8:	4619      	mov	r1, r3
 80022ba:	4839      	ldr	r0, [pc, #228]	@ (80023a0 <BSP_AUDIO_OUT_MspInit+0x170>)
 80022bc:	f001 fd64 	bl	8003d88 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 80022c0:	2300      	movs	r3, #0
 80022c2:	60fb      	str	r3, [r7, #12]
 80022c4:	4b34      	ldr	r3, [pc, #208]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c8:	4a33      	ldr	r2, [pc, #204]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022ca:	f043 0304 	orr.w	r3, r3, #4
 80022ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80022d0:	4b31      	ldr	r3, [pc, #196]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d4:	f003 0304 	and.w	r3, r3, #4
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 80022dc:	2380      	movs	r3, #128	@ 0x80
 80022de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 80022e0:	f107 031c 	add.w	r3, r7, #28
 80022e4:	4619      	mov	r1, r3
 80022e6:	482d      	ldr	r0, [pc, #180]	@ (800239c <BSP_AUDIO_OUT_MspInit+0x16c>)
 80022e8:	f001 fd4e 	bl	8003d88 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 80022ec:	2300      	movs	r3, #0
 80022ee:	60bb      	str	r3, [r7, #8]
 80022f0:	4b29      	ldr	r3, [pc, #164]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f4:	4a28      	ldr	r2, [pc, #160]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80022fc:	4b26      	ldr	r3, [pc, #152]	@ (8002398 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002300:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002304:	60bb      	str	r3, [r7, #8]
 8002306:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a25      	ldr	r2, [pc, #148]	@ (80023a4 <BSP_AUDIO_OUT_MspInit+0x174>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d136      	bne.n	8002380 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8002312:	4b25      	ldr	r3, [pc, #148]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002314:	2200      	movs	r2, #0
 8002316:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8002318:	4b23      	ldr	r3, [pc, #140]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 800231a:	2240      	movs	r2, #64	@ 0x40
 800231c:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800231e:	4b22      	ldr	r3, [pc, #136]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002320:	2200      	movs	r2, #0
 8002322:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8002324:	4b20      	ldr	r3, [pc, #128]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002326:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800232a:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 800232c:	4b1e      	ldr	r3, [pc, #120]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 800232e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002332:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8002334:	4b1c      	ldr	r3, [pc, #112]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002336:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800233a:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 800233c:	4b1a      	ldr	r3, [pc, #104]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 800233e:	2200      	movs	r2, #0
 8002340:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8002342:	4b19      	ldr	r3, [pc, #100]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002344:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002348:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 800234a:	4b17      	ldr	r3, [pc, #92]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 800234c:	2204      	movs	r2, #4
 800234e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002350:	4b15      	ldr	r3, [pc, #84]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002352:	2203      	movs	r2, #3
 8002354:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002356:	4b14      	ldr	r3, [pc, #80]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002358:	2200      	movs	r2, #0
 800235a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800235c:	4b12      	ldr	r3, [pc, #72]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 800235e:	2200      	movs	r2, #0
 8002360:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8002362:	4b11      	ldr	r3, [pc, #68]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002364:	4a11      	ldr	r2, [pc, #68]	@ (80023ac <BSP_AUDIO_OUT_MspInit+0x17c>)
 8002366:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a0f      	ldr	r2, [pc, #60]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 800236c:	639a      	str	r2, [r3, #56]	@ 0x38
 800236e:	4a0e      	ldr	r2, [pc, #56]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8002374:	480c      	ldr	r0, [pc, #48]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002376:	f001 f977 	bl	8003668 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 800237a:	480b      	ldr	r0, [pc, #44]	@ (80023a8 <BSP_AUDIO_OUT_MspInit+0x178>)
 800237c:	f001 f8c6 	bl	800350c <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8002380:	2200      	movs	r2, #0
 8002382:	210e      	movs	r1, #14
 8002384:	202f      	movs	r0, #47	@ 0x2f
 8002386:	f001 f88a 	bl	800349e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 800238a:	202f      	movs	r0, #47	@ 0x2f
 800238c:	f001 f8a3 	bl	80034d6 <HAL_NVIC_EnableIRQ>
}
 8002390:	bf00      	nop
 8002392:	3730      	adds	r7, #48	@ 0x30
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40023800 	.word	0x40023800
 800239c:	40020800 	.word	0x40020800
 80023a0:	40020000 	.word	0x40020000
 80023a4:	40003c00 	.word	0x40003c00
 80023a8:	200023d0 	.word	0x200023d0
 80023ac:	400260b8 	.word	0x400260b8

080023b0 <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
}
 80023b4:	bf00      	nop
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
	...

080023c0 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 80023c8:	4b17      	ldr	r3, [pc, #92]	@ (8002428 <I2S3_Init+0x68>)
 80023ca:	4a18      	ldr	r2, [pc, #96]	@ (800242c <I2S3_Init+0x6c>)
 80023cc:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 80023ce:	4b16      	ldr	r3, [pc, #88]	@ (8002428 <I2S3_Init+0x68>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	69da      	ldr	r2, [r3, #28]
 80023d4:	4b14      	ldr	r3, [pc, #80]	@ (8002428 <I2S3_Init+0x68>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023dc:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 80023de:	4a12      	ldr	r2, [pc, #72]	@ (8002428 <I2S3_Init+0x68>)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 80023e4:	4b10      	ldr	r3, [pc, #64]	@ (8002428 <I2S3_Init+0x68>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 80023ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002428 <I2S3_Init+0x68>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 80023f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002428 <I2S3_Init+0x68>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 80023f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002428 <I2S3_Init+0x68>)
 80023f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023fc:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 80023fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002428 <I2S3_Init+0x68>)
 8002400:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002404:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8002406:	4b08      	ldr	r3, [pc, #32]	@ (8002428 <I2S3_Init+0x68>)
 8002408:	2200      	movs	r2, #0
 800240a:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 800240c:	4806      	ldr	r0, [pc, #24]	@ (8002428 <I2S3_Init+0x68>)
 800240e:	f002 ffcf 	bl	80053b0 <HAL_I2S_Init>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e000      	b.n	800241e <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 800241c:	2300      	movs	r3, #0
  }
}
 800241e:	4618      	mov	r0, r3
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	20002388 	.word	0x20002388
 800242c:	40003c00 	.word	0x40003c00

08002430 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8002438:	f000 f804 	bl	8002444 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 800243c:	bf00      	nop
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8002448:	bf00      	nop
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr

08002452 <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 8002452:	b480      	push	{r7}
 8002454:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8002456:	bf00      	nop
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a07      	ldr	r2, [pc, #28]	@ (800248c <HAL_I2S_ErrorCallback+0x2c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d101      	bne.n	8002476 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8002472:	f7ff ff9d 	bl	80023b0 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a05      	ldr	r2, [pc, #20]	@ (8002490 <HAL_I2S_ErrorCallback+0x30>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d101      	bne.n	8002484 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8002480:	f7ff ffe7 	bl	8002452 <BSP_AUDIO_IN_Error_Callback>
  }
}
 8002484:	bf00      	nop
 8002486:	3708      	adds	r7, #8
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40003c00 	.word	0x40003c00
 8002490:	40003800 	.word	0x40003800

08002494 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800249c:	2300      	movs	r3, #0
 800249e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e033      	b.n	8002512 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d109      	bne.n	80024c6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f000 fc16 	bl	8002ce4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	f003 0310 	and.w	r3, r3, #16
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d118      	bne.n	8002504 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024da:	f023 0302 	bic.w	r3, r3, #2
 80024de:	f043 0202 	orr.w	r2, r3, #2
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 fad8 	bl	8002a9c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f6:	f023 0303 	bic.w	r3, r3, #3
 80024fa:	f043 0201 	orr.w	r2, r3, #1
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	641a      	str	r2, [r3, #64]	@ 0x40
 8002502:	e001      	b.n	8002508 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002510:	7bfb      	ldrb	r3, [r7, #15]
}
 8002512:	4618      	mov	r0, r3
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002524:	2300      	movs	r3, #0
 8002526:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800252e:	2b01      	cmp	r3, #1
 8002530:	d101      	bne.n	8002536 <HAL_ADC_Start+0x1a>
 8002532:	2302      	movs	r3, #2
 8002534:	e0b2      	b.n	800269c <HAL_ADC_Start+0x180>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	2b01      	cmp	r3, #1
 800254a:	d018      	beq.n	800257e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689a      	ldr	r2, [r3, #8]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f042 0201 	orr.w	r2, r2, #1
 800255a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800255c:	4b52      	ldr	r3, [pc, #328]	@ (80026a8 <HAL_ADC_Start+0x18c>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a52      	ldr	r2, [pc, #328]	@ (80026ac <HAL_ADC_Start+0x190>)
 8002562:	fba2 2303 	umull	r2, r3, r2, r3
 8002566:	0c9a      	lsrs	r2, r3, #18
 8002568:	4613      	mov	r3, r2
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	4413      	add	r3, r2
 800256e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002570:	e002      	b.n	8002578 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	3b01      	subs	r3, #1
 8002576:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1f9      	bne.n	8002572 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	2b01      	cmp	r3, #1
 800258a:	d17a      	bne.n	8002682 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002590:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002594:	f023 0301 	bic.w	r3, r3, #1
 8002598:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d007      	beq.n	80025be <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025b6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025ca:	d106      	bne.n	80025da <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d0:	f023 0206 	bic.w	r2, r3, #6
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	645a      	str	r2, [r3, #68]	@ 0x44
 80025d8:	e002      	b.n	80025e0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2200      	movs	r2, #0
 80025de:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025e8:	4b31      	ldr	r3, [pc, #196]	@ (80026b0 <HAL_ADC_Start+0x194>)
 80025ea:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80025f4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f003 031f 	and.w	r3, r3, #31
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d12a      	bne.n	8002658 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a2b      	ldr	r2, [pc, #172]	@ (80026b4 <HAL_ADC_Start+0x198>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d015      	beq.n	8002638 <HAL_ADC_Start+0x11c>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a29      	ldr	r2, [pc, #164]	@ (80026b8 <HAL_ADC_Start+0x19c>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d105      	bne.n	8002622 <HAL_ADC_Start+0x106>
 8002616:	4b26      	ldr	r3, [pc, #152]	@ (80026b0 <HAL_ADC_Start+0x194>)
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f003 031f 	and.w	r3, r3, #31
 800261e:	2b00      	cmp	r3, #0
 8002620:	d00a      	beq.n	8002638 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a25      	ldr	r2, [pc, #148]	@ (80026bc <HAL_ADC_Start+0x1a0>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d136      	bne.n	800269a <HAL_ADC_Start+0x17e>
 800262c:	4b20      	ldr	r3, [pc, #128]	@ (80026b0 <HAL_ADC_Start+0x194>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f003 0310 	and.w	r3, r3, #16
 8002634:	2b00      	cmp	r3, #0
 8002636:	d130      	bne.n	800269a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002642:	2b00      	cmp	r3, #0
 8002644:	d129      	bne.n	800269a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	689a      	ldr	r2, [r3, #8]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002654:	609a      	str	r2, [r3, #8]
 8002656:	e020      	b.n	800269a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a15      	ldr	r2, [pc, #84]	@ (80026b4 <HAL_ADC_Start+0x198>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d11b      	bne.n	800269a <HAL_ADC_Start+0x17e>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d114      	bne.n	800269a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	689a      	ldr	r2, [r3, #8]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	e00b      	b.n	800269a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002686:	f043 0210 	orr.w	r2, r3, #16
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002692:	f043 0201 	orr.w	r2, r3, #1
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	20000040 	.word	0x20000040
 80026ac:	431bde83 	.word	0x431bde83
 80026b0:	40012300 	.word	0x40012300
 80026b4:	40012000 	.word	0x40012000
 80026b8:	40012100 	.word	0x40012100
 80026bc:	40012200 	.word	0x40012200

080026c0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d101      	bne.n	80026d6 <HAL_ADC_Stop+0x16>
 80026d2:	2302      	movs	r3, #2
 80026d4:	e021      	b.n	800271a <HAL_ADC_Stop+0x5a>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2201      	movs	r2, #1
 80026da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 0201 	bic.w	r2, r2, #1
 80026ec:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f003 0301 	and.w	r3, r3, #1
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d109      	bne.n	8002710 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002700:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002704:	f023 0301 	bic.w	r3, r3, #1
 8002708:	f043 0201 	orr.w	r2, r3, #1
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr

08002726 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	b084      	sub	sp, #16
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
 800272e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002730:	2300      	movs	r3, #0
 8002732:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800273e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002742:	d113      	bne.n	800276c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800274e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002752:	d10b      	bne.n	800276c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002758:	f043 0220 	orr.w	r2, r3, #32
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e063      	b.n	8002834 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800276c:	f000 fd8c 	bl	8003288 <HAL_GetTick>
 8002770:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002772:	e021      	b.n	80027b8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800277a:	d01d      	beq.n	80027b8 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d007      	beq.n	8002792 <HAL_ADC_PollForConversion+0x6c>
 8002782:	f000 fd81 	bl	8003288 <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	429a      	cmp	r2, r3
 8002790:	d212      	bcs.n	80027b8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b02      	cmp	r3, #2
 800279e:	d00b      	beq.n	80027b8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a4:	f043 0204 	orr.w	r2, r3, #4
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80027b4:	2303      	movs	r3, #3
 80027b6:	e03d      	b.n	8002834 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d1d6      	bne.n	8002774 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f06f 0212 	mvn.w	r2, #18
 80027ce:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d123      	bne.n	8002832 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d11f      	bne.n	8002832 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027f8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d006      	beq.n	800280e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800280a:	2b00      	cmp	r3, #0
 800280c:	d111      	bne.n	8002832 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002812:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d105      	bne.n	8002832 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282a:	f043 0201 	orr.w	r2, r3, #1
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002832:	2300      	movs	r3, #0
}
 8002834:	4618      	mov	r0, r3
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800284a:	4618      	mov	r0, r3
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
	...

08002858 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002858:	b480      	push	{r7}
 800285a:	b085      	sub	sp, #20
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002862:	2300      	movs	r3, #0
 8002864:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800286c:	2b01      	cmp	r3, #1
 800286e:	d101      	bne.n	8002874 <HAL_ADC_ConfigChannel+0x1c>
 8002870:	2302      	movs	r3, #2
 8002872:	e105      	b.n	8002a80 <HAL_ADC_ConfigChannel+0x228>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2b09      	cmp	r3, #9
 8002882:	d925      	bls.n	80028d0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	68d9      	ldr	r1, [r3, #12]
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	b29b      	uxth	r3, r3
 8002890:	461a      	mov	r2, r3
 8002892:	4613      	mov	r3, r2
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	4413      	add	r3, r2
 8002898:	3b1e      	subs	r3, #30
 800289a:	2207      	movs	r2, #7
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	43da      	mvns	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	400a      	ands	r2, r1
 80028a8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	68d9      	ldr	r1, [r3, #12]
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	4618      	mov	r0, r3
 80028bc:	4603      	mov	r3, r0
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	4403      	add	r3, r0
 80028c2:	3b1e      	subs	r3, #30
 80028c4:	409a      	lsls	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	60da      	str	r2, [r3, #12]
 80028ce:	e022      	b.n	8002916 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	6919      	ldr	r1, [r3, #16]
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	b29b      	uxth	r3, r3
 80028dc:	461a      	mov	r2, r3
 80028de:	4613      	mov	r3, r2
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	4413      	add	r3, r2
 80028e4:	2207      	movs	r2, #7
 80028e6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ea:	43da      	mvns	r2, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	400a      	ands	r2, r1
 80028f2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6919      	ldr	r1, [r3, #16]
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	b29b      	uxth	r3, r3
 8002904:	4618      	mov	r0, r3
 8002906:	4603      	mov	r3, r0
 8002908:	005b      	lsls	r3, r3, #1
 800290a:	4403      	add	r3, r0
 800290c:	409a      	lsls	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2b06      	cmp	r3, #6
 800291c:	d824      	bhi.n	8002968 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685a      	ldr	r2, [r3, #4]
 8002928:	4613      	mov	r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	4413      	add	r3, r2
 800292e:	3b05      	subs	r3, #5
 8002930:	221f      	movs	r2, #31
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	43da      	mvns	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	400a      	ands	r2, r1
 800293e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	b29b      	uxth	r3, r3
 800294c:	4618      	mov	r0, r3
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	4613      	mov	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	4413      	add	r3, r2
 8002958:	3b05      	subs	r3, #5
 800295a:	fa00 f203 	lsl.w	r2, r0, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	430a      	orrs	r2, r1
 8002964:	635a      	str	r2, [r3, #52]	@ 0x34
 8002966:	e04c      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	2b0c      	cmp	r3, #12
 800296e:	d824      	bhi.n	80029ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685a      	ldr	r2, [r3, #4]
 800297a:	4613      	mov	r3, r2
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	4413      	add	r3, r2
 8002980:	3b23      	subs	r3, #35	@ 0x23
 8002982:	221f      	movs	r2, #31
 8002984:	fa02 f303 	lsl.w	r3, r2, r3
 8002988:	43da      	mvns	r2, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	400a      	ands	r2, r1
 8002990:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	b29b      	uxth	r3, r3
 800299e:	4618      	mov	r0, r3
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685a      	ldr	r2, [r3, #4]
 80029a4:	4613      	mov	r3, r2
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	4413      	add	r3, r2
 80029aa:	3b23      	subs	r3, #35	@ 0x23
 80029ac:	fa00 f203 	lsl.w	r2, r0, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80029b8:	e023      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685a      	ldr	r2, [r3, #4]
 80029c4:	4613      	mov	r3, r2
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	4413      	add	r3, r2
 80029ca:	3b41      	subs	r3, #65	@ 0x41
 80029cc:	221f      	movs	r2, #31
 80029ce:	fa02 f303 	lsl.w	r3, r2, r3
 80029d2:	43da      	mvns	r2, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	400a      	ands	r2, r1
 80029da:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	b29b      	uxth	r3, r3
 80029e8:	4618      	mov	r0, r3
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685a      	ldr	r2, [r3, #4]
 80029ee:	4613      	mov	r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4413      	add	r3, r2
 80029f4:	3b41      	subs	r3, #65	@ 0x41
 80029f6:	fa00 f203 	lsl.w	r2, r0, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	430a      	orrs	r2, r1
 8002a00:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a02:	4b22      	ldr	r3, [pc, #136]	@ (8002a8c <HAL_ADC_ConfigChannel+0x234>)
 8002a04:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a21      	ldr	r2, [pc, #132]	@ (8002a90 <HAL_ADC_ConfigChannel+0x238>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d109      	bne.n	8002a24 <HAL_ADC_ConfigChannel+0x1cc>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2b12      	cmp	r3, #18
 8002a16:	d105      	bne.n	8002a24 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a19      	ldr	r2, [pc, #100]	@ (8002a90 <HAL_ADC_ConfigChannel+0x238>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d123      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x21e>
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2b10      	cmp	r3, #16
 8002a34:	d003      	beq.n	8002a3e <HAL_ADC_ConfigChannel+0x1e6>
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2b11      	cmp	r3, #17
 8002a3c:	d11b      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2b10      	cmp	r3, #16
 8002a50:	d111      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a52:	4b10      	ldr	r3, [pc, #64]	@ (8002a94 <HAL_ADC_ConfigChannel+0x23c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a10      	ldr	r2, [pc, #64]	@ (8002a98 <HAL_ADC_ConfigChannel+0x240>)
 8002a58:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5c:	0c9a      	lsrs	r2, r3, #18
 8002a5e:	4613      	mov	r3, r2
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	4413      	add	r3, r2
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a68:	e002      	b.n	8002a70 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f9      	bne.n	8002a6a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3714      	adds	r7, #20
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr
 8002a8c:	40012300 	.word	0x40012300
 8002a90:	40012000 	.word	0x40012000
 8002a94:	20000040 	.word	0x20000040
 8002a98:	431bde83 	.word	0x431bde83

08002a9c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002aa4:	4b79      	ldr	r3, [pc, #484]	@ (8002c8c <ADC_Init+0x1f0>)
 8002aa6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	685a      	ldr	r2, [r3, #4]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	431a      	orrs	r2, r3
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ad0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	6859      	ldr	r1, [r3, #4]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	691b      	ldr	r3, [r3, #16]
 8002adc:	021a      	lsls	r2, r3, #8
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	685a      	ldr	r2, [r3, #4]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002af4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	6859      	ldr	r1, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689a      	ldr	r2, [r3, #8]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	430a      	orrs	r2, r1
 8002b06:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	6899      	ldr	r1, [r3, #8]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68da      	ldr	r2, [r3, #12]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	430a      	orrs	r2, r1
 8002b28:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2e:	4a58      	ldr	r2, [pc, #352]	@ (8002c90 <ADC_Init+0x1f4>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d022      	beq.n	8002b7a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	689a      	ldr	r2, [r3, #8]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b42:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6899      	ldr	r1, [r3, #8]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b64:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	6899      	ldr	r1, [r3, #8]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	430a      	orrs	r2, r1
 8002b76:	609a      	str	r2, [r3, #8]
 8002b78:	e00f      	b.n	8002b9a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b88:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	689a      	ldr	r2, [r3, #8]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b98:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 0202 	bic.w	r2, r2, #2
 8002ba8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6899      	ldr	r1, [r3, #8]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	7e1b      	ldrb	r3, [r3, #24]
 8002bb4:	005a      	lsls	r2, r3, #1
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d01b      	beq.n	8002c00 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	685a      	ldr	r2, [r3, #4]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002bd6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002be6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	6859      	ldr	r1, [r3, #4]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	035a      	lsls	r2, r3, #13
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	605a      	str	r2, [r3, #4]
 8002bfe:	e007      	b.n	8002c10 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c0e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002c1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	69db      	ldr	r3, [r3, #28]
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	051a      	lsls	r2, r3, #20
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	430a      	orrs	r2, r1
 8002c34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	689a      	ldr	r2, [r3, #8]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002c44:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	6899      	ldr	r1, [r3, #8]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c52:	025a      	lsls	r2, r3, #9
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	689a      	ldr	r2, [r3, #8]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	6899      	ldr	r1, [r3, #8]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	695b      	ldr	r3, [r3, #20]
 8002c76:	029a      	lsls	r2, r3, #10
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	609a      	str	r2, [r3, #8]
}
 8002c80:	bf00      	nop
 8002c82:	3714      	adds	r7, #20
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr
 8002c8c:	40012300 	.word	0x40012300
 8002c90:	0f000001 	.word	0x0f000001

08002c94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	607b      	str	r3, [r7, #4]
 8002c9e:	4b10      	ldr	r3, [pc, #64]	@ (8002ce0 <HAL_MspInit+0x4c>)
 8002ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca2:	4a0f      	ldr	r2, [pc, #60]	@ (8002ce0 <HAL_MspInit+0x4c>)
 8002ca4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ca8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002caa:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce0 <HAL_MspInit+0x4c>)
 8002cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cb2:	607b      	str	r3, [r7, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	603b      	str	r3, [r7, #0]
 8002cba:	4b09      	ldr	r3, [pc, #36]	@ (8002ce0 <HAL_MspInit+0x4c>)
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbe:	4a08      	ldr	r2, [pc, #32]	@ (8002ce0 <HAL_MspInit+0x4c>)
 8002cc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cc6:	4b06      	ldr	r3, [pc, #24]	@ (8002ce0 <HAL_MspInit+0x4c>)
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cce:	603b      	str	r3, [r7, #0]
 8002cd0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002cd2:	2007      	movs	r0, #7
 8002cd4:	f000 fbd8 	bl	8003488 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cd8:	bf00      	nop
 8002cda:	3708      	adds	r7, #8
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	40023800 	.word	0x40023800

08002ce4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b08a      	sub	sp, #40	@ 0x28
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cec:	f107 0314 	add.w	r3, r7, #20
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	605a      	str	r2, [r3, #4]
 8002cf6:	609a      	str	r2, [r3, #8]
 8002cf8:	60da      	str	r2, [r3, #12]
 8002cfa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a24      	ldr	r2, [pc, #144]	@ (8002d94 <HAL_ADC_MspInit+0xb0>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d141      	bne.n	8002d8a <HAL_ADC_MspInit+0xa6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	613b      	str	r3, [r7, #16]
 8002d0a:	4b23      	ldr	r3, [pc, #140]	@ (8002d98 <HAL_ADC_MspInit+0xb4>)
 8002d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d0e:	4a22      	ldr	r2, [pc, #136]	@ (8002d98 <HAL_ADC_MspInit+0xb4>)
 8002d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d14:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d16:	4b20      	ldr	r3, [pc, #128]	@ (8002d98 <HAL_ADC_MspInit+0xb4>)
 8002d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d1e:	613b      	str	r3, [r7, #16]
 8002d20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]
 8002d26:	4b1c      	ldr	r3, [pc, #112]	@ (8002d98 <HAL_ADC_MspInit+0xb4>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2a:	4a1b      	ldr	r2, [pc, #108]	@ (8002d98 <HAL_ADC_MspInit+0xb4>)
 8002d2c:	f043 0304 	orr.w	r3, r3, #4
 8002d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d32:	4b19      	ldr	r3, [pc, #100]	@ (8002d98 <HAL_ADC_MspInit+0xb4>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d36:	f003 0304 	and.w	r3, r3, #4
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60bb      	str	r3, [r7, #8]
 8002d42:	4b15      	ldr	r3, [pc, #84]	@ (8002d98 <HAL_ADC_MspInit+0xb4>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d46:	4a14      	ldr	r2, [pc, #80]	@ (8002d98 <HAL_ADC_MspInit+0xb4>)
 8002d48:	f043 0301 	orr.w	r3, r3, #1
 8002d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d4e:	4b12      	ldr	r3, [pc, #72]	@ (8002d98 <HAL_ADC_MspInit+0xb4>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	60bb      	str	r3, [r7, #8]
 8002d58:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d62:	2300      	movs	r3, #0
 8002d64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d66:	f107 0314 	add.w	r3, r7, #20
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	480b      	ldr	r0, [pc, #44]	@ (8002d9c <HAL_ADC_MspInit+0xb8>)
 8002d6e:	f001 f80b 	bl	8003d88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002d72:	2302      	movs	r3, #2
 8002d74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d76:	2303      	movs	r3, #3
 8002d78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d7e:	f107 0314 	add.w	r3, r7, #20
 8002d82:	4619      	mov	r1, r3
 8002d84:	4806      	ldr	r0, [pc, #24]	@ (8002da0 <HAL_ADC_MspInit+0xbc>)
 8002d86:	f000 ffff 	bl	8003d88 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002d8a:	bf00      	nop
 8002d8c:	3728      	adds	r7, #40	@ 0x28
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	40012000 	.word	0x40012000
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	40020800 	.word	0x40020800
 8002da0:	40020000 	.word	0x40020000

08002da4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b08a      	sub	sp, #40	@ 0x28
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dac:	f107 0314 	add.w	r3, r7, #20
 8002db0:	2200      	movs	r2, #0
 8002db2:	601a      	str	r2, [r3, #0]
 8002db4:	605a      	str	r2, [r3, #4]
 8002db6:	609a      	str	r2, [r3, #8]
 8002db8:	60da      	str	r2, [r3, #12]
 8002dba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a19      	ldr	r2, [pc, #100]	@ (8002e28 <HAL_I2C_MspInit+0x84>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d12c      	bne.n	8002e20 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	613b      	str	r3, [r7, #16]
 8002dca:	4b18      	ldr	r3, [pc, #96]	@ (8002e2c <HAL_I2C_MspInit+0x88>)
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dce:	4a17      	ldr	r2, [pc, #92]	@ (8002e2c <HAL_I2C_MspInit+0x88>)
 8002dd0:	f043 0302 	orr.w	r3, r3, #2
 8002dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dd6:	4b15      	ldr	r3, [pc, #84]	@ (8002e2c <HAL_I2C_MspInit+0x88>)
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	613b      	str	r3, [r7, #16]
 8002de0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8002de2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002de6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002de8:	2312      	movs	r3, #18
 8002dea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dec:	2301      	movs	r3, #1
 8002dee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002df0:	2300      	movs	r3, #0
 8002df2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002df4:	2304      	movs	r3, #4
 8002df6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002df8:	f107 0314 	add.w	r3, r7, #20
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	480c      	ldr	r0, [pc, #48]	@ (8002e30 <HAL_I2C_MspInit+0x8c>)
 8002e00:	f000 ffc2 	bl	8003d88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e04:	2300      	movs	r3, #0
 8002e06:	60fb      	str	r3, [r7, #12]
 8002e08:	4b08      	ldr	r3, [pc, #32]	@ (8002e2c <HAL_I2C_MspInit+0x88>)
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0c:	4a07      	ldr	r2, [pc, #28]	@ (8002e2c <HAL_I2C_MspInit+0x88>)
 8002e0e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002e12:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e14:	4b05      	ldr	r3, [pc, #20]	@ (8002e2c <HAL_I2C_MspInit+0x88>)
 8002e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e1c:	60fb      	str	r3, [r7, #12]
 8002e1e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002e20:	bf00      	nop
 8002e22:	3728      	adds	r7, #40	@ 0x28
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	40005400 	.word	0x40005400
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	40020400 	.word	0x40020400

08002e34 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a0a      	ldr	r2, [pc, #40]	@ (8002e6c <HAL_I2C_MspDeInit+0x38>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d10e      	bne.n	8002e64 <HAL_I2C_MspDeInit+0x30>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002e46:	4b0a      	ldr	r3, [pc, #40]	@ (8002e70 <HAL_I2C_MspDeInit+0x3c>)
 8002e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4a:	4a09      	ldr	r2, [pc, #36]	@ (8002e70 <HAL_I2C_MspDeInit+0x3c>)
 8002e4c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002e50:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 8002e52:	2140      	movs	r1, #64	@ 0x40
 8002e54:	4807      	ldr	r0, [pc, #28]	@ (8002e74 <HAL_I2C_MspDeInit+0x40>)
 8002e56:	f001 f933 	bl	80040c0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 8002e5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e5e:	4805      	ldr	r0, [pc, #20]	@ (8002e74 <HAL_I2C_MspDeInit+0x40>)
 8002e60:	f001 f92e 	bl	80040c0 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8002e64:	bf00      	nop
 8002e66:	3708      	adds	r7, #8
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40005400 	.word	0x40005400
 8002e70:	40023800 	.word	0x40023800
 8002e74:	40020400 	.word	0x40020400

08002e78 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b08e      	sub	sp, #56	@ 0x38
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	609a      	str	r2, [r3, #8]
 8002e8c:	60da      	str	r2, [r3, #12]
 8002e8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e90:	f107 0314 	add.w	r3, r7, #20
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	605a      	str	r2, [r3, #4]
 8002e9a:	609a      	str	r2, [r3, #8]
 8002e9c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a52      	ldr	r2, [pc, #328]	@ (8002fec <HAL_I2S_MspInit+0x174>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	f040 809d 	bne.w	8002fe4 <HAL_I2S_MspInit+0x16c>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 129;
 8002eae:	2381      	movs	r3, #129	@ 0x81
 8002eb0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 3;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002eb6:	f107 0314 	add.w	r3, r7, #20
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f005 f8f6 	bl	80080ac <HAL_RCCEx_PeriphCLKConfig>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8002ec6:	f7fe ff6d 	bl	8001da4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	613b      	str	r3, [r7, #16]
 8002ece:	4b48      	ldr	r3, [pc, #288]	@ (8002ff0 <HAL_I2S_MspInit+0x178>)
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed2:	4a47      	ldr	r2, [pc, #284]	@ (8002ff0 <HAL_I2S_MspInit+0x178>)
 8002ed4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eda:	4b45      	ldr	r3, [pc, #276]	@ (8002ff0 <HAL_I2S_MspInit+0x178>)
 8002edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ede:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ee2:	613b      	str	r3, [r7, #16]
 8002ee4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60fb      	str	r3, [r7, #12]
 8002eea:	4b41      	ldr	r3, [pc, #260]	@ (8002ff0 <HAL_I2S_MspInit+0x178>)
 8002eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eee:	4a40      	ldr	r2, [pc, #256]	@ (8002ff0 <HAL_I2S_MspInit+0x178>)
 8002ef0:	f043 0301 	orr.w	r3, r3, #1
 8002ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ef6:	4b3e      	ldr	r3, [pc, #248]	@ (8002ff0 <HAL_I2S_MspInit+0x178>)
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	60fb      	str	r3, [r7, #12]
 8002f00:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f02:	2300      	movs	r3, #0
 8002f04:	60bb      	str	r3, [r7, #8]
 8002f06:	4b3a      	ldr	r3, [pc, #232]	@ (8002ff0 <HAL_I2S_MspInit+0x178>)
 8002f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0a:	4a39      	ldr	r2, [pc, #228]	@ (8002ff0 <HAL_I2S_MspInit+0x178>)
 8002f0c:	f043 0304 	orr.w	r3, r3, #4
 8002f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f12:	4b37      	ldr	r3, [pc, #220]	@ (8002ff0 <HAL_I2S_MspInit+0x178>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f16:	f003 0304 	and.w	r3, r3, #4
 8002f1a:	60bb      	str	r3, [r7, #8]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002f1e:	2310      	movs	r3, #16
 8002f20:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f22:	2302      	movs	r3, #2
 8002f24:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f26:	2300      	movs	r3, #0
 8002f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002f2e:	2306      	movs	r3, #6
 8002f30:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8002f32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f36:	4619      	mov	r1, r3
 8002f38:	482e      	ldr	r0, [pc, #184]	@ (8002ff4 <HAL_I2S_MspInit+0x17c>)
 8002f3a:	f000 ff25 	bl	8003d88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002f3e:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8002f42:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f44:	2302      	movs	r3, #2
 8002f46:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002f50:	2306      	movs	r3, #6
 8002f52:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f58:	4619      	mov	r1, r3
 8002f5a:	4827      	ldr	r0, [pc, #156]	@ (8002ff8 <HAL_I2S_MspInit+0x180>)
 8002f5c:	f000 ff14 	bl	8003d88 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8002f60:	4b26      	ldr	r3, [pc, #152]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002f62:	4a27      	ldr	r2, [pc, #156]	@ (8003000 <HAL_I2S_MspInit+0x188>)
 8002f64:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8002f66:	4b25      	ldr	r3, [pc, #148]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f6c:	4b23      	ldr	r3, [pc, #140]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002f6e:	2240      	movs	r2, #64	@ 0x40
 8002f70:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f72:	4b22      	ldr	r3, [pc, #136]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f78:	4b20      	ldr	r3, [pc, #128]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002f7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f7e:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f80:	4b1e      	ldr	r3, [pc, #120]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002f82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002f86:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002f88:	4b1c      	ldr	r3, [pc, #112]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002f8a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f8e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8002f90:	4b1a      	ldr	r3, [pc, #104]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002f92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f96:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002f98:	4b18      	ldr	r3, [pc, #96]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002f9a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002f9e:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002fa0:	4b16      	ldr	r3, [pc, #88]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002fa2:	2204      	movs	r2, #4
 8002fa4:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002fa6:	4b15      	ldr	r3, [pc, #84]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002fa8:	2203      	movs	r2, #3
 8002faa:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002fac:	4b13      	ldr	r3, [pc, #76]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002fb2:	4b12      	ldr	r3, [pc, #72]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002fb8:	4810      	ldr	r0, [pc, #64]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002fba:	f000 faa7 	bl	800350c <HAL_DMA_Init>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <HAL_I2S_MspInit+0x150>
    {
      Error_Handler();
 8002fc4:	f7fe feee 	bl	8001da4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a0c      	ldr	r2, [pc, #48]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002fcc:	639a      	str	r2, [r3, #56]	@ 0x38
 8002fce:	4a0b      	ldr	r2, [pc, #44]	@ (8002ffc <HAL_I2S_MspInit+0x184>)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	2033      	movs	r0, #51	@ 0x33
 8002fda:	f000 fa60 	bl	800349e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002fde:	2033      	movs	r0, #51	@ 0x33
 8002fe0:	f000 fa79 	bl	80034d6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002fe4:	bf00      	nop
 8002fe6:	3738      	adds	r7, #56	@ 0x38
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40003c00 	.word	0x40003c00
 8002ff0:	40023800 	.word	0x40023800
 8002ff4:	40020000 	.word	0x40020000
 8002ff8:	40020800 	.word	0x40020800
 8002ffc:	20002278 	.word	0x20002278
 8003000:	40026088 	.word	0x40026088

08003004 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b08a      	sub	sp, #40	@ 0x28
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800300c:	f107 0314 	add.w	r3, r7, #20
 8003010:	2200      	movs	r2, #0
 8003012:	601a      	str	r2, [r3, #0]
 8003014:	605a      	str	r2, [r3, #4]
 8003016:	609a      	str	r2, [r3, #8]
 8003018:	60da      	str	r2, [r3, #12]
 800301a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a19      	ldr	r2, [pc, #100]	@ (8003088 <HAL_SPI_MspInit+0x84>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d12b      	bne.n	800307e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003026:	2300      	movs	r3, #0
 8003028:	613b      	str	r3, [r7, #16]
 800302a:	4b18      	ldr	r3, [pc, #96]	@ (800308c <HAL_SPI_MspInit+0x88>)
 800302c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302e:	4a17      	ldr	r2, [pc, #92]	@ (800308c <HAL_SPI_MspInit+0x88>)
 8003030:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003034:	6453      	str	r3, [r2, #68]	@ 0x44
 8003036:	4b15      	ldr	r3, [pc, #84]	@ (800308c <HAL_SPI_MspInit+0x88>)
 8003038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800303e:	613b      	str	r3, [r7, #16]
 8003040:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003042:	2300      	movs	r3, #0
 8003044:	60fb      	str	r3, [r7, #12]
 8003046:	4b11      	ldr	r3, [pc, #68]	@ (800308c <HAL_SPI_MspInit+0x88>)
 8003048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304a:	4a10      	ldr	r2, [pc, #64]	@ (800308c <HAL_SPI_MspInit+0x88>)
 800304c:	f043 0301 	orr.w	r3, r3, #1
 8003050:	6313      	str	r3, [r2, #48]	@ 0x30
 8003052:	4b0e      	ldr	r3, [pc, #56]	@ (800308c <HAL_SPI_MspInit+0x88>)
 8003054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	60fb      	str	r3, [r7, #12]
 800305c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800305e:	23e0      	movs	r3, #224	@ 0xe0
 8003060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003062:	2302      	movs	r3, #2
 8003064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003066:	2300      	movs	r3, #0
 8003068:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800306a:	2300      	movs	r3, #0
 800306c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800306e:	2305      	movs	r3, #5
 8003070:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003072:	f107 0314 	add.w	r3, r7, #20
 8003076:	4619      	mov	r1, r3
 8003078:	4805      	ldr	r0, [pc, #20]	@ (8003090 <HAL_SPI_MspInit+0x8c>)
 800307a:	f000 fe85 	bl	8003d88 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800307e:	bf00      	nop
 8003080:	3728      	adds	r7, #40	@ 0x28
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	40013000 	.word	0x40013000
 800308c:	40023800 	.word	0x40023800
 8003090:	40020000 	.word	0x40020000

08003094 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003098:	bf00      	nop
 800309a:	e7fd      	b.n	8003098 <NMI_Handler+0x4>

0800309c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030a0:	bf00      	nop
 80030a2:	e7fd      	b.n	80030a0 <HardFault_Handler+0x4>

080030a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030a8:	bf00      	nop
 80030aa:	e7fd      	b.n	80030a8 <MemManage_Handler+0x4>

080030ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030b0:	bf00      	nop
 80030b2:	e7fd      	b.n	80030b0 <BusFault_Handler+0x4>

080030b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030b8:	bf00      	nop
 80030ba:	e7fd      	b.n	80030b8 <UsageFault_Handler+0x4>

080030bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030c0:	bf00      	nop
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr

080030ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030ca:	b480      	push	{r7}
 80030cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030ce:	bf00      	nop
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030dc:	bf00      	nop
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr

080030e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030e6:	b580      	push	{r7, lr}
 80030e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030ea:	f000 f8b9 	bl	8003260 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
	...

080030f4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80030f8:	4802      	ldr	r0, [pc, #8]	@ (8003104 <DMA1_Stream5_IRQHandler+0x10>)
 80030fa:	f000 fbdb 	bl	80038b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80030fe:	bf00      	nop
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	20002278 	.word	0x20002278

08003108 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 800310c:	4802      	ldr	r0, [pc, #8]	@ (8003118 <SPI3_IRQHandler+0x10>)
 800310e:	f002 fd0d 	bl	8005b2c <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	20002230 	.word	0x20002230

0800311c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003120:	4802      	ldr	r0, [pc, #8]	@ (800312c <OTG_FS_IRQHandler+0x10>)
 8003122:	f003 fa31 	bl	8006588 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003126:	bf00      	nop
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	20002914 	.word	0x20002914

08003130 <DMA1_Stream7_IRQHandler>:
/* stm32f4xx_it.c dosyasının EN ALTINA ekle */

extern DMA_HandleTypeDef hdma_spi3_tx; // main.c'deki dma handle ismin neyse o olmalı

void DMA1_Stream7_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8003134:	4802      	ldr	r0, [pc, #8]	@ (8003140 <DMA1_Stream7_IRQHandler+0x10>)
 8003136:	f000 fbbd 	bl	80038b4 <HAL_DMA_IRQHandler>
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	20002278 	.word	0x20002278

08003144 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003148:	4b06      	ldr	r3, [pc, #24]	@ (8003164 <SystemInit+0x20>)
 800314a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800314e:	4a05      	ldr	r2, [pc, #20]	@ (8003164 <SystemInit+0x20>)
 8003150:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003154:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003158:	bf00      	nop
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	e000ed00 	.word	0xe000ed00

08003168 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003168:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80031a0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800316c:	f7ff ffea 	bl	8003144 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003170:	480c      	ldr	r0, [pc, #48]	@ (80031a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003172:	490d      	ldr	r1, [pc, #52]	@ (80031a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003174:	4a0d      	ldr	r2, [pc, #52]	@ (80031ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003176:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003178:	e002      	b.n	8003180 <LoopCopyDataInit>

0800317a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800317a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800317c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800317e:	3304      	adds	r3, #4

08003180 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003180:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003182:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003184:	d3f9      	bcc.n	800317a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003186:	4a0a      	ldr	r2, [pc, #40]	@ (80031b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003188:	4c0a      	ldr	r4, [pc, #40]	@ (80031b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800318a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800318c:	e001      	b.n	8003192 <LoopFillZerobss>

0800318e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800318e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003190:	3204      	adds	r2, #4

08003192 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003192:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003194:	d3fb      	bcc.n	800318e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003196:	f009 f86b 	bl	800c270 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800319a:	f7fe fb7c 	bl	8001896 <main>
  bx  lr    
 800319e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80031a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80031a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031a8:	2000016c 	.word	0x2000016c
  ldr r2, =_sidata
 80031ac:	0800d210 	.word	0x0800d210
  ldr r2, =_sbss
 80031b0:	2000016c 	.word	0x2000016c
  ldr r4, =_ebss
 80031b4:	20006a4c 	.word	0x20006a4c

080031b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031b8:	e7fe      	b.n	80031b8 <ADC_IRQHandler>
	...

080031bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031c0:	4b0e      	ldr	r3, [pc, #56]	@ (80031fc <HAL_Init+0x40>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a0d      	ldr	r2, [pc, #52]	@ (80031fc <HAL_Init+0x40>)
 80031c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80031cc:	4b0b      	ldr	r3, [pc, #44]	@ (80031fc <HAL_Init+0x40>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a0a      	ldr	r2, [pc, #40]	@ (80031fc <HAL_Init+0x40>)
 80031d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031d8:	4b08      	ldr	r3, [pc, #32]	@ (80031fc <HAL_Init+0x40>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a07      	ldr	r2, [pc, #28]	@ (80031fc <HAL_Init+0x40>)
 80031de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031e4:	2003      	movs	r0, #3
 80031e6:	f000 f94f 	bl	8003488 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031ea:	2000      	movs	r0, #0
 80031ec:	f000 f808 	bl	8003200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031f0:	f7ff fd50 	bl	8002c94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	40023c00 	.word	0x40023c00

08003200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003208:	4b12      	ldr	r3, [pc, #72]	@ (8003254 <HAL_InitTick+0x54>)
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	4b12      	ldr	r3, [pc, #72]	@ (8003258 <HAL_InitTick+0x58>)
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	4619      	mov	r1, r3
 8003212:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003216:	fbb3 f3f1 	udiv	r3, r3, r1
 800321a:	fbb2 f3f3 	udiv	r3, r2, r3
 800321e:	4618      	mov	r0, r3
 8003220:	f000 f967 	bl	80034f2 <HAL_SYSTICK_Config>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e00e      	b.n	800324c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2b0f      	cmp	r3, #15
 8003232:	d80a      	bhi.n	800324a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003234:	2200      	movs	r2, #0
 8003236:	6879      	ldr	r1, [r7, #4]
 8003238:	f04f 30ff 	mov.w	r0, #4294967295
 800323c:	f000 f92f 	bl	800349e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003240:	4a06      	ldr	r2, [pc, #24]	@ (800325c <HAL_InitTick+0x5c>)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003246:	2300      	movs	r3, #0
 8003248:	e000      	b.n	800324c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
}
 800324c:	4618      	mov	r0, r3
 800324e:	3708      	adds	r7, #8
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	20000040 	.word	0x20000040
 8003258:	20000048 	.word	0x20000048
 800325c:	20000044 	.word	0x20000044

08003260 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003264:	4b06      	ldr	r3, [pc, #24]	@ (8003280 <HAL_IncTick+0x20>)
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	461a      	mov	r2, r3
 800326a:	4b06      	ldr	r3, [pc, #24]	@ (8003284 <HAL_IncTick+0x24>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4413      	add	r3, r2
 8003270:	4a04      	ldr	r2, [pc, #16]	@ (8003284 <HAL_IncTick+0x24>)
 8003272:	6013      	str	r3, [r2, #0]
}
 8003274:	bf00      	nop
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	20000048 	.word	0x20000048
 8003284:	20002430 	.word	0x20002430

08003288 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  return uwTick;
 800328c:	4b03      	ldr	r3, [pc, #12]	@ (800329c <HAL_GetTick+0x14>)
 800328e:	681b      	ldr	r3, [r3, #0]
}
 8003290:	4618      	mov	r0, r3
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	20002430 	.word	0x20002430

080032a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b084      	sub	sp, #16
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032a8:	f7ff ffee 	bl	8003288 <HAL_GetTick>
 80032ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b8:	d005      	beq.n	80032c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032ba:	4b0a      	ldr	r3, [pc, #40]	@ (80032e4 <HAL_Delay+0x44>)
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	461a      	mov	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	4413      	add	r3, r2
 80032c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032c6:	bf00      	nop
 80032c8:	f7ff ffde 	bl	8003288 <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d8f7      	bhi.n	80032c8 <HAL_Delay+0x28>
  {
  }
}
 80032d8:	bf00      	nop
 80032da:	bf00      	nop
 80032dc:	3710      	adds	r7, #16
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	20000048 	.word	0x20000048

080032e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f003 0307 	and.w	r3, r3, #7
 80032f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032f8:	4b0c      	ldr	r3, [pc, #48]	@ (800332c <__NVIC_SetPriorityGrouping+0x44>)
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003304:	4013      	ands	r3, r2
 8003306:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003310:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003314:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800331a:	4a04      	ldr	r2, [pc, #16]	@ (800332c <__NVIC_SetPriorityGrouping+0x44>)
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	60d3      	str	r3, [r2, #12]
}
 8003320:	bf00      	nop
 8003322:	3714      	adds	r7, #20
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr
 800332c:	e000ed00 	.word	0xe000ed00

08003330 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003330:	b480      	push	{r7}
 8003332:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003334:	4b04      	ldr	r3, [pc, #16]	@ (8003348 <__NVIC_GetPriorityGrouping+0x18>)
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	0a1b      	lsrs	r3, r3, #8
 800333a:	f003 0307 	and.w	r3, r3, #7
}
 800333e:	4618      	mov	r0, r3
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr
 8003348:	e000ed00 	.word	0xe000ed00

0800334c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	4603      	mov	r3, r0
 8003354:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800335a:	2b00      	cmp	r3, #0
 800335c:	db0b      	blt.n	8003376 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800335e:	79fb      	ldrb	r3, [r7, #7]
 8003360:	f003 021f 	and.w	r2, r3, #31
 8003364:	4907      	ldr	r1, [pc, #28]	@ (8003384 <__NVIC_EnableIRQ+0x38>)
 8003366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800336a:	095b      	lsrs	r3, r3, #5
 800336c:	2001      	movs	r0, #1
 800336e:	fa00 f202 	lsl.w	r2, r0, r2
 8003372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003376:	bf00      	nop
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	e000e100 	.word	0xe000e100

08003388 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	4603      	mov	r3, r0
 8003390:	6039      	str	r1, [r7, #0]
 8003392:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003398:	2b00      	cmp	r3, #0
 800339a:	db0a      	blt.n	80033b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	b2da      	uxtb	r2, r3
 80033a0:	490c      	ldr	r1, [pc, #48]	@ (80033d4 <__NVIC_SetPriority+0x4c>)
 80033a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a6:	0112      	lsls	r2, r2, #4
 80033a8:	b2d2      	uxtb	r2, r2
 80033aa:	440b      	add	r3, r1
 80033ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033b0:	e00a      	b.n	80033c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	b2da      	uxtb	r2, r3
 80033b6:	4908      	ldr	r1, [pc, #32]	@ (80033d8 <__NVIC_SetPriority+0x50>)
 80033b8:	79fb      	ldrb	r3, [r7, #7]
 80033ba:	f003 030f 	and.w	r3, r3, #15
 80033be:	3b04      	subs	r3, #4
 80033c0:	0112      	lsls	r2, r2, #4
 80033c2:	b2d2      	uxtb	r2, r2
 80033c4:	440b      	add	r3, r1
 80033c6:	761a      	strb	r2, [r3, #24]
}
 80033c8:	bf00      	nop
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	e000e100 	.word	0xe000e100
 80033d8:	e000ed00 	.word	0xe000ed00

080033dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033dc:	b480      	push	{r7}
 80033de:	b089      	sub	sp, #36	@ 0x24
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f003 0307 	and.w	r3, r3, #7
 80033ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	f1c3 0307 	rsb	r3, r3, #7
 80033f6:	2b04      	cmp	r3, #4
 80033f8:	bf28      	it	cs
 80033fa:	2304      	movcs	r3, #4
 80033fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	3304      	adds	r3, #4
 8003402:	2b06      	cmp	r3, #6
 8003404:	d902      	bls.n	800340c <NVIC_EncodePriority+0x30>
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	3b03      	subs	r3, #3
 800340a:	e000      	b.n	800340e <NVIC_EncodePriority+0x32>
 800340c:	2300      	movs	r3, #0
 800340e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003410:	f04f 32ff 	mov.w	r2, #4294967295
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	fa02 f303 	lsl.w	r3, r2, r3
 800341a:	43da      	mvns	r2, r3
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	401a      	ands	r2, r3
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003424:	f04f 31ff 	mov.w	r1, #4294967295
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	fa01 f303 	lsl.w	r3, r1, r3
 800342e:	43d9      	mvns	r1, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003434:	4313      	orrs	r3, r2
         );
}
 8003436:	4618      	mov	r0, r3
 8003438:	3724      	adds	r7, #36	@ 0x24
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
	...

08003444 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	3b01      	subs	r3, #1
 8003450:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003454:	d301      	bcc.n	800345a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003456:	2301      	movs	r3, #1
 8003458:	e00f      	b.n	800347a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800345a:	4a0a      	ldr	r2, [pc, #40]	@ (8003484 <SysTick_Config+0x40>)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	3b01      	subs	r3, #1
 8003460:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003462:	210f      	movs	r1, #15
 8003464:	f04f 30ff 	mov.w	r0, #4294967295
 8003468:	f7ff ff8e 	bl	8003388 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800346c:	4b05      	ldr	r3, [pc, #20]	@ (8003484 <SysTick_Config+0x40>)
 800346e:	2200      	movs	r2, #0
 8003470:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003472:	4b04      	ldr	r3, [pc, #16]	@ (8003484 <SysTick_Config+0x40>)
 8003474:	2207      	movs	r2, #7
 8003476:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3708      	adds	r7, #8
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	e000e010 	.word	0xe000e010

08003488 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f7ff ff29 	bl	80032e8 <__NVIC_SetPriorityGrouping>
}
 8003496:	bf00      	nop
 8003498:	3708      	adds	r7, #8
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}

0800349e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800349e:	b580      	push	{r7, lr}
 80034a0:	b086      	sub	sp, #24
 80034a2:	af00      	add	r7, sp, #0
 80034a4:	4603      	mov	r3, r0
 80034a6:	60b9      	str	r1, [r7, #8]
 80034a8:	607a      	str	r2, [r7, #4]
 80034aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034ac:	2300      	movs	r3, #0
 80034ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034b0:	f7ff ff3e 	bl	8003330 <__NVIC_GetPriorityGrouping>
 80034b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	68b9      	ldr	r1, [r7, #8]
 80034ba:	6978      	ldr	r0, [r7, #20]
 80034bc:	f7ff ff8e 	bl	80033dc <NVIC_EncodePriority>
 80034c0:	4602      	mov	r2, r0
 80034c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034c6:	4611      	mov	r1, r2
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff ff5d 	bl	8003388 <__NVIC_SetPriority>
}
 80034ce:	bf00      	nop
 80034d0:	3718      	adds	r7, #24
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b082      	sub	sp, #8
 80034da:	af00      	add	r7, sp, #0
 80034dc:	4603      	mov	r3, r0
 80034de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7ff ff31 	bl	800334c <__NVIC_EnableIRQ>
}
 80034ea:	bf00      	nop
 80034ec:	3708      	adds	r7, #8
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b082      	sub	sp, #8
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f7ff ffa2 	bl	8003444 <SysTick_Config>
 8003500:	4603      	mov	r3, r0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3708      	adds	r7, #8
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
	...

0800350c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b086      	sub	sp, #24
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003514:	2300      	movs	r3, #0
 8003516:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003518:	f7ff feb6 	bl	8003288 <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d101      	bne.n	8003528 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e099      	b.n	800365c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2202      	movs	r2, #2
 800352c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f022 0201 	bic.w	r2, r2, #1
 8003546:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003548:	e00f      	b.n	800356a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800354a:	f7ff fe9d 	bl	8003288 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	2b05      	cmp	r3, #5
 8003556:	d908      	bls.n	800356a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2220      	movs	r2, #32
 800355c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2203      	movs	r2, #3
 8003562:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e078      	b.n	800365c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0301 	and.w	r3, r3, #1
 8003574:	2b00      	cmp	r3, #0
 8003576:	d1e8      	bne.n	800354a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003580:	697a      	ldr	r2, [r7, #20]
 8003582:	4b38      	ldr	r3, [pc, #224]	@ (8003664 <HAL_DMA_Init+0x158>)
 8003584:	4013      	ands	r3, r2
 8003586:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	685a      	ldr	r2, [r3, #4]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003596:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	699b      	ldr	r3, [r3, #24]
 80035a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a1b      	ldr	r3, [r3, #32]
 80035b4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035b6:	697a      	ldr	r2, [r7, #20]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c0:	2b04      	cmp	r3, #4
 80035c2:	d107      	bne.n	80035d4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035cc:	4313      	orrs	r3, r2
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	697a      	ldr	r2, [r7, #20]
 80035da:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	f023 0307 	bic.w	r3, r3, #7
 80035ea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fa:	2b04      	cmp	r3, #4
 80035fc:	d117      	bne.n	800362e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	4313      	orrs	r3, r2
 8003606:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00e      	beq.n	800362e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f000 fb3d 	bl	8003c90 <DMA_CheckFifoParam>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d008      	beq.n	800362e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2240      	movs	r2, #64	@ 0x40
 8003620:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800362a:	2301      	movs	r3, #1
 800362c:	e016      	b.n	800365c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 faf4 	bl	8003c24 <DMA_CalcBaseAndBitshift>
 800363c:	4603      	mov	r3, r0
 800363e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003644:	223f      	movs	r2, #63	@ 0x3f
 8003646:	409a      	lsls	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2201      	movs	r2, #1
 8003656:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800365a:	2300      	movs	r3, #0
}
 800365c:	4618      	mov	r0, r3
 800365e:	3718      	adds	r7, #24
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	f010803f 	.word	0xf010803f

08003668 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e050      	b.n	800371c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b02      	cmp	r3, #2
 8003684:	d101      	bne.n	800368a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003686:	2302      	movs	r3, #2
 8003688:	e048      	b.n	800371c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f022 0201 	bic.w	r2, r2, #1
 8003698:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2200      	movs	r2, #0
 80036a0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2200      	movs	r2, #0
 80036a8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2200      	movs	r2, #0
 80036b0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2200      	movs	r2, #0
 80036b8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2200      	movs	r2, #0
 80036c0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	2221      	movs	r2, #33	@ 0x21
 80036c8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 faaa 	bl	8003c24 <DMA_CalcBaseAndBitshift>
 80036d0:	4603      	mov	r3, r0
 80036d2:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036fc:	223f      	movs	r2, #63	@ 0x3f
 80036fe:	409a      	lsls	r2, r3
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3710      	adds	r7, #16
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b086      	sub	sp, #24
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
 8003730:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003732:	2300      	movs	r3, #0
 8003734:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800373a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003742:	2b01      	cmp	r3, #1
 8003744:	d101      	bne.n	800374a <HAL_DMA_Start_IT+0x26>
 8003746:	2302      	movs	r3, #2
 8003748:	e040      	b.n	80037cc <HAL_DMA_Start_IT+0xa8>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b01      	cmp	r3, #1
 800375c:	d12f      	bne.n	80037be <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2202      	movs	r2, #2
 8003762:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	68b9      	ldr	r1, [r7, #8]
 8003772:	68f8      	ldr	r0, [r7, #12]
 8003774:	f000 fa28 	bl	8003bc8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800377c:	223f      	movs	r2, #63	@ 0x3f
 800377e:	409a      	lsls	r2, r3
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f042 0216 	orr.w	r2, r2, #22
 8003792:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003798:	2b00      	cmp	r3, #0
 800379a:	d007      	beq.n	80037ac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0208 	orr.w	r2, r2, #8
 80037aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f042 0201 	orr.w	r2, r2, #1
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	e005      	b.n	80037ca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80037c6:	2302      	movs	r3, #2
 80037c8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80037ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3718      	adds	r7, #24
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80037e2:	f7ff fd51 	bl	8003288 <HAL_GetTick>
 80037e6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b02      	cmp	r3, #2
 80037f2:	d008      	beq.n	8003806 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2280      	movs	r2, #128	@ 0x80
 80037f8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e052      	b.n	80038ac <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0216 	bic.w	r2, r2, #22
 8003814:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	695a      	ldr	r2, [r3, #20]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003824:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382a:	2b00      	cmp	r3, #0
 800382c:	d103      	bne.n	8003836 <HAL_DMA_Abort+0x62>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003832:	2b00      	cmp	r3, #0
 8003834:	d007      	beq.n	8003846 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 0208 	bic.w	r2, r2, #8
 8003844:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f022 0201 	bic.w	r2, r2, #1
 8003854:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003856:	e013      	b.n	8003880 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003858:	f7ff fd16 	bl	8003288 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	2b05      	cmp	r3, #5
 8003864:	d90c      	bls.n	8003880 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2220      	movs	r2, #32
 800386a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2203      	movs	r2, #3
 8003870:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e015      	b.n	80038ac <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1e4      	bne.n	8003858 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003892:	223f      	movs	r2, #63	@ 0x3f
 8003894:	409a      	lsls	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2201      	movs	r2, #1
 800389e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3710      	adds	r7, #16
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80038bc:	2300      	movs	r3, #0
 80038be:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80038c0:	4b8e      	ldr	r3, [pc, #568]	@ (8003afc <HAL_DMA_IRQHandler+0x248>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a8e      	ldr	r2, [pc, #568]	@ (8003b00 <HAL_DMA_IRQHandler+0x24c>)
 80038c6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ca:	0a9b      	lsrs	r3, r3, #10
 80038cc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038de:	2208      	movs	r2, #8
 80038e0:	409a      	lsls	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	4013      	ands	r3, r2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d01a      	beq.n	8003920 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0304 	and.w	r3, r3, #4
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d013      	beq.n	8003920 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 0204 	bic.w	r2, r2, #4
 8003906:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800390c:	2208      	movs	r2, #8
 800390e:	409a      	lsls	r2, r3
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003918:	f043 0201 	orr.w	r2, r3, #1
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003924:	2201      	movs	r2, #1
 8003926:	409a      	lsls	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	4013      	ands	r3, r2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d012      	beq.n	8003956 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	695b      	ldr	r3, [r3, #20]
 8003936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800393a:	2b00      	cmp	r3, #0
 800393c:	d00b      	beq.n	8003956 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003942:	2201      	movs	r2, #1
 8003944:	409a      	lsls	r2, r3
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800394e:	f043 0202 	orr.w	r2, r3, #2
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800395a:	2204      	movs	r2, #4
 800395c:	409a      	lsls	r2, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	4013      	ands	r3, r2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d012      	beq.n	800398c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00b      	beq.n	800398c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003978:	2204      	movs	r2, #4
 800397a:	409a      	lsls	r2, r3
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003984:	f043 0204 	orr.w	r2, r3, #4
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003990:	2210      	movs	r2, #16
 8003992:	409a      	lsls	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	4013      	ands	r3, r2
 8003998:	2b00      	cmp	r3, #0
 800399a:	d043      	beq.n	8003a24 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0308 	and.w	r3, r3, #8
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d03c      	beq.n	8003a24 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ae:	2210      	movs	r2, #16
 80039b0:	409a      	lsls	r2, r3
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d018      	beq.n	80039f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d108      	bne.n	80039e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d024      	beq.n	8003a24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	4798      	blx	r3
 80039e2:	e01f      	b.n	8003a24 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d01b      	beq.n	8003a24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	4798      	blx	r3
 80039f4:	e016      	b.n	8003a24 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d107      	bne.n	8003a14 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f022 0208 	bic.w	r2, r2, #8
 8003a12:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d003      	beq.n	8003a24 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a28:	2220      	movs	r2, #32
 8003a2a:	409a      	lsls	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	4013      	ands	r3, r2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	f000 808f 	beq.w	8003b54 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0310 	and.w	r3, r3, #16
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f000 8087 	beq.w	8003b54 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	409a      	lsls	r2, r3
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2b05      	cmp	r3, #5
 8003a5c:	d136      	bne.n	8003acc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f022 0216 	bic.w	r2, r2, #22
 8003a6c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	695a      	ldr	r2, [r3, #20]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a7c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d103      	bne.n	8003a8e <HAL_DMA_IRQHandler+0x1da>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d007      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f022 0208 	bic.w	r2, r2, #8
 8003a9c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa2:	223f      	movs	r2, #63	@ 0x3f
 8003aa4:	409a      	lsls	r2, r3
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2201      	movs	r2, #1
 8003aae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d07e      	beq.n	8003bc0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	4798      	blx	r3
        }
        return;
 8003aca:	e079      	b.n	8003bc0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d01d      	beq.n	8003b16 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d10d      	bne.n	8003b04 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d031      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	4798      	blx	r3
 8003af8:	e02c      	b.n	8003b54 <HAL_DMA_IRQHandler+0x2a0>
 8003afa:	bf00      	nop
 8003afc:	20000040 	.word	0x20000040
 8003b00:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d023      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	4798      	blx	r3
 8003b14:	e01e      	b.n	8003b54 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d10f      	bne.n	8003b44 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 0210 	bic.w	r2, r2, #16
 8003b32:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d003      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d032      	beq.n	8003bc2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d022      	beq.n	8003bae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2205      	movs	r2, #5
 8003b6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f022 0201 	bic.w	r2, r2, #1
 8003b7e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	3301      	adds	r3, #1
 8003b84:	60bb      	str	r3, [r7, #8]
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d307      	bcc.n	8003b9c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0301 	and.w	r3, r3, #1
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1f2      	bne.n	8003b80 <HAL_DMA_IRQHandler+0x2cc>
 8003b9a:	e000      	b.n	8003b9e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003b9c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d005      	beq.n	8003bc2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	4798      	blx	r3
 8003bbe:	e000      	b.n	8003bc2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003bc0:	bf00      	nop
    }
  }
}
 8003bc2:	3718      	adds	r7, #24
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b085      	sub	sp, #20
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	607a      	str	r2, [r7, #4]
 8003bd4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003be4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	683a      	ldr	r2, [r7, #0]
 8003bec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	2b40      	cmp	r3, #64	@ 0x40
 8003bf4:	d108      	bne.n	8003c08 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	68ba      	ldr	r2, [r7, #8]
 8003c04:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003c06:	e007      	b.n	8003c18 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	68ba      	ldr	r2, [r7, #8]
 8003c0e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	60da      	str	r2, [r3, #12]
}
 8003c18:	bf00      	nop
 8003c1a:	3714      	adds	r7, #20
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b085      	sub	sp, #20
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	3b10      	subs	r3, #16
 8003c34:	4a14      	ldr	r2, [pc, #80]	@ (8003c88 <DMA_CalcBaseAndBitshift+0x64>)
 8003c36:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3a:	091b      	lsrs	r3, r3, #4
 8003c3c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c3e:	4a13      	ldr	r2, [pc, #76]	@ (8003c8c <DMA_CalcBaseAndBitshift+0x68>)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	4413      	add	r3, r2
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	461a      	mov	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b03      	cmp	r3, #3
 8003c50:	d909      	bls.n	8003c66 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003c5a:	f023 0303 	bic.w	r3, r3, #3
 8003c5e:	1d1a      	adds	r2, r3, #4
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c64:	e007      	b.n	8003c76 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003c6e:	f023 0303 	bic.w	r3, r3, #3
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3714      	adds	r7, #20
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop
 8003c88:	aaaaaaab 	.word	0xaaaaaaab
 8003c8c:	0800ce28 	.word	0x0800ce28

08003c90 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b085      	sub	sp, #20
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	699b      	ldr	r3, [r3, #24]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d11f      	bne.n	8003cea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	2b03      	cmp	r3, #3
 8003cae:	d856      	bhi.n	8003d5e <DMA_CheckFifoParam+0xce>
 8003cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8003cb8 <DMA_CheckFifoParam+0x28>)
 8003cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cb6:	bf00      	nop
 8003cb8:	08003cc9 	.word	0x08003cc9
 8003cbc:	08003cdb 	.word	0x08003cdb
 8003cc0:	08003cc9 	.word	0x08003cc9
 8003cc4:	08003d5f 	.word	0x08003d5f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ccc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d046      	beq.n	8003d62 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cd8:	e043      	b.n	8003d62 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cde:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003ce2:	d140      	bne.n	8003d66 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ce8:	e03d      	b.n	8003d66 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cf2:	d121      	bne.n	8003d38 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	2b03      	cmp	r3, #3
 8003cf8:	d837      	bhi.n	8003d6a <DMA_CheckFifoParam+0xda>
 8003cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8003d00 <DMA_CheckFifoParam+0x70>)
 8003cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d00:	08003d11 	.word	0x08003d11
 8003d04:	08003d17 	.word	0x08003d17
 8003d08:	08003d11 	.word	0x08003d11
 8003d0c:	08003d29 	.word	0x08003d29
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	73fb      	strb	r3, [r7, #15]
      break;
 8003d14:	e030      	b.n	8003d78 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d025      	beq.n	8003d6e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d26:	e022      	b.n	8003d6e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d2c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003d30:	d11f      	bne.n	8003d72 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d36:	e01c      	b.n	8003d72 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d903      	bls.n	8003d46 <DMA_CheckFifoParam+0xb6>
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	2b03      	cmp	r3, #3
 8003d42:	d003      	beq.n	8003d4c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d44:	e018      	b.n	8003d78 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	73fb      	strb	r3, [r7, #15]
      break;
 8003d4a:	e015      	b.n	8003d78 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d00e      	beq.n	8003d76 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d5c:	e00b      	b.n	8003d76 <DMA_CheckFifoParam+0xe6>
      break;
 8003d5e:	bf00      	nop
 8003d60:	e00a      	b.n	8003d78 <DMA_CheckFifoParam+0xe8>
      break;
 8003d62:	bf00      	nop
 8003d64:	e008      	b.n	8003d78 <DMA_CheckFifoParam+0xe8>
      break;
 8003d66:	bf00      	nop
 8003d68:	e006      	b.n	8003d78 <DMA_CheckFifoParam+0xe8>
      break;
 8003d6a:	bf00      	nop
 8003d6c:	e004      	b.n	8003d78 <DMA_CheckFifoParam+0xe8>
      break;
 8003d6e:	bf00      	nop
 8003d70:	e002      	b.n	8003d78 <DMA_CheckFifoParam+0xe8>
      break;   
 8003d72:	bf00      	nop
 8003d74:	e000      	b.n	8003d78 <DMA_CheckFifoParam+0xe8>
      break;
 8003d76:	bf00      	nop
    }
  } 
  
  return status; 
 8003d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3714      	adds	r7, #20
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop

08003d88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b089      	sub	sp, #36	@ 0x24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d92:	2300      	movs	r3, #0
 8003d94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d96:	2300      	movs	r3, #0
 8003d98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d9e:	2300      	movs	r3, #0
 8003da0:	61fb      	str	r3, [r7, #28]
 8003da2:	e16b      	b.n	800407c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003da4:	2201      	movs	r2, #1
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	697a      	ldr	r2, [r7, #20]
 8003db4:	4013      	ands	r3, r2
 8003db6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	f040 815a 	bne.w	8004076 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f003 0303 	and.w	r3, r3, #3
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d005      	beq.n	8003dda <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d130      	bne.n	8003e3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003de0:	69fb      	ldr	r3, [r7, #28]
 8003de2:	005b      	lsls	r3, r3, #1
 8003de4:	2203      	movs	r2, #3
 8003de6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dea:	43db      	mvns	r3, r3
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	4013      	ands	r3, r2
 8003df0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	68da      	ldr	r2, [r3, #12]
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	005b      	lsls	r3, r3, #1
 8003dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfe:	69ba      	ldr	r2, [r7, #24]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e10:	2201      	movs	r2, #1
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	43db      	mvns	r3, r3
 8003e1a:	69ba      	ldr	r2, [r7, #24]
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	091b      	lsrs	r3, r3, #4
 8003e26:	f003 0201 	and.w	r2, r3, #1
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e30:	69ba      	ldr	r2, [r7, #24]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	69ba      	ldr	r2, [r7, #24]
 8003e3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f003 0303 	and.w	r3, r3, #3
 8003e44:	2b03      	cmp	r3, #3
 8003e46:	d017      	beq.n	8003e78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	005b      	lsls	r3, r3, #1
 8003e52:	2203      	movs	r2, #3
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	43db      	mvns	r3, r3
 8003e5a:	69ba      	ldr	r2, [r7, #24]
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	689a      	ldr	r2, [r3, #8]
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f003 0303 	and.w	r3, r3, #3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d123      	bne.n	8003ecc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	08da      	lsrs	r2, r3, #3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	3208      	adds	r2, #8
 8003e8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	f003 0307 	and.w	r3, r3, #7
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	220f      	movs	r2, #15
 8003e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea0:	43db      	mvns	r3, r3
 8003ea2:	69ba      	ldr	r2, [r7, #24]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	691a      	ldr	r2, [r3, #16]
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	f003 0307 	and.w	r3, r3, #7
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	08da      	lsrs	r2, r3, #3
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	3208      	adds	r2, #8
 8003ec6:	69b9      	ldr	r1, [r7, #24]
 8003ec8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	2203      	movs	r2, #3
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	43db      	mvns	r3, r3
 8003ede:	69ba      	ldr	r2, [r7, #24]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f003 0203 	and.w	r2, r3, #3
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	005b      	lsls	r3, r3, #1
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f000 80b4 	beq.w	8004076 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f0e:	2300      	movs	r3, #0
 8003f10:	60fb      	str	r3, [r7, #12]
 8003f12:	4b60      	ldr	r3, [pc, #384]	@ (8004094 <HAL_GPIO_Init+0x30c>)
 8003f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f16:	4a5f      	ldr	r2, [pc, #380]	@ (8004094 <HAL_GPIO_Init+0x30c>)
 8003f18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f1e:	4b5d      	ldr	r3, [pc, #372]	@ (8004094 <HAL_GPIO_Init+0x30c>)
 8003f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f26:	60fb      	str	r3, [r7, #12]
 8003f28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f2a:	4a5b      	ldr	r2, [pc, #364]	@ (8004098 <HAL_GPIO_Init+0x310>)
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	089b      	lsrs	r3, r3, #2
 8003f30:	3302      	adds	r3, #2
 8003f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	f003 0303 	and.w	r3, r3, #3
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	220f      	movs	r2, #15
 8003f42:	fa02 f303 	lsl.w	r3, r2, r3
 8003f46:	43db      	mvns	r3, r3
 8003f48:	69ba      	ldr	r2, [r7, #24]
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a52      	ldr	r2, [pc, #328]	@ (800409c <HAL_GPIO_Init+0x314>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d02b      	beq.n	8003fae <HAL_GPIO_Init+0x226>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a51      	ldr	r2, [pc, #324]	@ (80040a0 <HAL_GPIO_Init+0x318>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d025      	beq.n	8003faa <HAL_GPIO_Init+0x222>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a50      	ldr	r2, [pc, #320]	@ (80040a4 <HAL_GPIO_Init+0x31c>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d01f      	beq.n	8003fa6 <HAL_GPIO_Init+0x21e>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a4f      	ldr	r2, [pc, #316]	@ (80040a8 <HAL_GPIO_Init+0x320>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d019      	beq.n	8003fa2 <HAL_GPIO_Init+0x21a>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a4e      	ldr	r2, [pc, #312]	@ (80040ac <HAL_GPIO_Init+0x324>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d013      	beq.n	8003f9e <HAL_GPIO_Init+0x216>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a4d      	ldr	r2, [pc, #308]	@ (80040b0 <HAL_GPIO_Init+0x328>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d00d      	beq.n	8003f9a <HAL_GPIO_Init+0x212>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a4c      	ldr	r2, [pc, #304]	@ (80040b4 <HAL_GPIO_Init+0x32c>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d007      	beq.n	8003f96 <HAL_GPIO_Init+0x20e>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a4b      	ldr	r2, [pc, #300]	@ (80040b8 <HAL_GPIO_Init+0x330>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d101      	bne.n	8003f92 <HAL_GPIO_Init+0x20a>
 8003f8e:	2307      	movs	r3, #7
 8003f90:	e00e      	b.n	8003fb0 <HAL_GPIO_Init+0x228>
 8003f92:	2308      	movs	r3, #8
 8003f94:	e00c      	b.n	8003fb0 <HAL_GPIO_Init+0x228>
 8003f96:	2306      	movs	r3, #6
 8003f98:	e00a      	b.n	8003fb0 <HAL_GPIO_Init+0x228>
 8003f9a:	2305      	movs	r3, #5
 8003f9c:	e008      	b.n	8003fb0 <HAL_GPIO_Init+0x228>
 8003f9e:	2304      	movs	r3, #4
 8003fa0:	e006      	b.n	8003fb0 <HAL_GPIO_Init+0x228>
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e004      	b.n	8003fb0 <HAL_GPIO_Init+0x228>
 8003fa6:	2302      	movs	r3, #2
 8003fa8:	e002      	b.n	8003fb0 <HAL_GPIO_Init+0x228>
 8003faa:	2301      	movs	r3, #1
 8003fac:	e000      	b.n	8003fb0 <HAL_GPIO_Init+0x228>
 8003fae:	2300      	movs	r3, #0
 8003fb0:	69fa      	ldr	r2, [r7, #28]
 8003fb2:	f002 0203 	and.w	r2, r2, #3
 8003fb6:	0092      	lsls	r2, r2, #2
 8003fb8:	4093      	lsls	r3, r2
 8003fba:	69ba      	ldr	r2, [r7, #24]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fc0:	4935      	ldr	r1, [pc, #212]	@ (8004098 <HAL_GPIO_Init+0x310>)
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	089b      	lsrs	r3, r3, #2
 8003fc6:	3302      	adds	r3, #2
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fce:	4b3b      	ldr	r3, [pc, #236]	@ (80040bc <HAL_GPIO_Init+0x334>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	43db      	mvns	r3, r3
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	4013      	ands	r3, r2
 8003fdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d003      	beq.n	8003ff2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ff2:	4a32      	ldr	r2, [pc, #200]	@ (80040bc <HAL_GPIO_Init+0x334>)
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ff8:	4b30      	ldr	r3, [pc, #192]	@ (80040bc <HAL_GPIO_Init+0x334>)
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	43db      	mvns	r3, r3
 8004002:	69ba      	ldr	r2, [r7, #24]
 8004004:	4013      	ands	r3, r2
 8004006:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004010:	2b00      	cmp	r3, #0
 8004012:	d003      	beq.n	800401c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	4313      	orrs	r3, r2
 800401a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800401c:	4a27      	ldr	r2, [pc, #156]	@ (80040bc <HAL_GPIO_Init+0x334>)
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004022:	4b26      	ldr	r3, [pc, #152]	@ (80040bc <HAL_GPIO_Init+0x334>)
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	43db      	mvns	r3, r3
 800402c:	69ba      	ldr	r2, [r7, #24]
 800402e:	4013      	ands	r3, r2
 8004030:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d003      	beq.n	8004046 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800403e:	69ba      	ldr	r2, [r7, #24]
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	4313      	orrs	r3, r2
 8004044:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004046:	4a1d      	ldr	r2, [pc, #116]	@ (80040bc <HAL_GPIO_Init+0x334>)
 8004048:	69bb      	ldr	r3, [r7, #24]
 800404a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800404c:	4b1b      	ldr	r3, [pc, #108]	@ (80040bc <HAL_GPIO_Init+0x334>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	43db      	mvns	r3, r3
 8004056:	69ba      	ldr	r2, [r7, #24]
 8004058:	4013      	ands	r3, r2
 800405a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d003      	beq.n	8004070 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	4313      	orrs	r3, r2
 800406e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004070:	4a12      	ldr	r2, [pc, #72]	@ (80040bc <HAL_GPIO_Init+0x334>)
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	3301      	adds	r3, #1
 800407a:	61fb      	str	r3, [r7, #28]
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	2b0f      	cmp	r3, #15
 8004080:	f67f ae90 	bls.w	8003da4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004084:	bf00      	nop
 8004086:	bf00      	nop
 8004088:	3724      	adds	r7, #36	@ 0x24
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	40023800 	.word	0x40023800
 8004098:	40013800 	.word	0x40013800
 800409c:	40020000 	.word	0x40020000
 80040a0:	40020400 	.word	0x40020400
 80040a4:	40020800 	.word	0x40020800
 80040a8:	40020c00 	.word	0x40020c00
 80040ac:	40021000 	.word	0x40021000
 80040b0:	40021400 	.word	0x40021400
 80040b4:	40021800 	.word	0x40021800
 80040b8:	40021c00 	.word	0x40021c00
 80040bc:	40013c00 	.word	0x40013c00

080040c0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b087      	sub	sp, #28
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80040ca:	2300      	movs	r3, #0
 80040cc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80040ce:	2300      	movs	r3, #0
 80040d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80040d2:	2300      	movs	r3, #0
 80040d4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040d6:	2300      	movs	r3, #0
 80040d8:	617b      	str	r3, [r7, #20]
 80040da:	e0cd      	b.n	8004278 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80040dc:	2201      	movs	r2, #1
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	fa02 f303 	lsl.w	r3, r2, r3
 80040e4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80040e6:	683a      	ldr	r2, [r7, #0]
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	4013      	ands	r3, r2
 80040ec:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	429a      	cmp	r2, r3
 80040f4:	f040 80bd 	bne.w	8004272 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80040f8:	4a65      	ldr	r2, [pc, #404]	@ (8004290 <HAL_GPIO_DeInit+0x1d0>)
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	089b      	lsrs	r3, r3, #2
 80040fe:	3302      	adds	r3, #2
 8004100:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004104:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	f003 0303 	and.w	r3, r3, #3
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	220f      	movs	r2, #15
 8004110:	fa02 f303 	lsl.w	r3, r2, r3
 8004114:	68ba      	ldr	r2, [r7, #8]
 8004116:	4013      	ands	r3, r2
 8004118:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a5d      	ldr	r2, [pc, #372]	@ (8004294 <HAL_GPIO_DeInit+0x1d4>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d02b      	beq.n	800417a <HAL_GPIO_DeInit+0xba>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a5c      	ldr	r2, [pc, #368]	@ (8004298 <HAL_GPIO_DeInit+0x1d8>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d025      	beq.n	8004176 <HAL_GPIO_DeInit+0xb6>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a5b      	ldr	r2, [pc, #364]	@ (800429c <HAL_GPIO_DeInit+0x1dc>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d01f      	beq.n	8004172 <HAL_GPIO_DeInit+0xb2>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a5a      	ldr	r2, [pc, #360]	@ (80042a0 <HAL_GPIO_DeInit+0x1e0>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d019      	beq.n	800416e <HAL_GPIO_DeInit+0xae>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a59      	ldr	r2, [pc, #356]	@ (80042a4 <HAL_GPIO_DeInit+0x1e4>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d013      	beq.n	800416a <HAL_GPIO_DeInit+0xaa>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a58      	ldr	r2, [pc, #352]	@ (80042a8 <HAL_GPIO_DeInit+0x1e8>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d00d      	beq.n	8004166 <HAL_GPIO_DeInit+0xa6>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a57      	ldr	r2, [pc, #348]	@ (80042ac <HAL_GPIO_DeInit+0x1ec>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d007      	beq.n	8004162 <HAL_GPIO_DeInit+0xa2>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a56      	ldr	r2, [pc, #344]	@ (80042b0 <HAL_GPIO_DeInit+0x1f0>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d101      	bne.n	800415e <HAL_GPIO_DeInit+0x9e>
 800415a:	2307      	movs	r3, #7
 800415c:	e00e      	b.n	800417c <HAL_GPIO_DeInit+0xbc>
 800415e:	2308      	movs	r3, #8
 8004160:	e00c      	b.n	800417c <HAL_GPIO_DeInit+0xbc>
 8004162:	2306      	movs	r3, #6
 8004164:	e00a      	b.n	800417c <HAL_GPIO_DeInit+0xbc>
 8004166:	2305      	movs	r3, #5
 8004168:	e008      	b.n	800417c <HAL_GPIO_DeInit+0xbc>
 800416a:	2304      	movs	r3, #4
 800416c:	e006      	b.n	800417c <HAL_GPIO_DeInit+0xbc>
 800416e:	2303      	movs	r3, #3
 8004170:	e004      	b.n	800417c <HAL_GPIO_DeInit+0xbc>
 8004172:	2302      	movs	r3, #2
 8004174:	e002      	b.n	800417c <HAL_GPIO_DeInit+0xbc>
 8004176:	2301      	movs	r3, #1
 8004178:	e000      	b.n	800417c <HAL_GPIO_DeInit+0xbc>
 800417a:	2300      	movs	r3, #0
 800417c:	697a      	ldr	r2, [r7, #20]
 800417e:	f002 0203 	and.w	r2, r2, #3
 8004182:	0092      	lsls	r2, r2, #2
 8004184:	4093      	lsls	r3, r2
 8004186:	68ba      	ldr	r2, [r7, #8]
 8004188:	429a      	cmp	r2, r3
 800418a:	d132      	bne.n	80041f2 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800418c:	4b49      	ldr	r3, [pc, #292]	@ (80042b4 <HAL_GPIO_DeInit+0x1f4>)
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	43db      	mvns	r3, r3
 8004194:	4947      	ldr	r1, [pc, #284]	@ (80042b4 <HAL_GPIO_DeInit+0x1f4>)
 8004196:	4013      	ands	r3, r2
 8004198:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800419a:	4b46      	ldr	r3, [pc, #280]	@ (80042b4 <HAL_GPIO_DeInit+0x1f4>)
 800419c:	685a      	ldr	r2, [r3, #4]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	43db      	mvns	r3, r3
 80041a2:	4944      	ldr	r1, [pc, #272]	@ (80042b4 <HAL_GPIO_DeInit+0x1f4>)
 80041a4:	4013      	ands	r3, r2
 80041a6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80041a8:	4b42      	ldr	r3, [pc, #264]	@ (80042b4 <HAL_GPIO_DeInit+0x1f4>)
 80041aa:	68da      	ldr	r2, [r3, #12]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	43db      	mvns	r3, r3
 80041b0:	4940      	ldr	r1, [pc, #256]	@ (80042b4 <HAL_GPIO_DeInit+0x1f4>)
 80041b2:	4013      	ands	r3, r2
 80041b4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80041b6:	4b3f      	ldr	r3, [pc, #252]	@ (80042b4 <HAL_GPIO_DeInit+0x1f4>)
 80041b8:	689a      	ldr	r2, [r3, #8]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	43db      	mvns	r3, r3
 80041be:	493d      	ldr	r1, [pc, #244]	@ (80042b4 <HAL_GPIO_DeInit+0x1f4>)
 80041c0:	4013      	ands	r3, r2
 80041c2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	f003 0303 	and.w	r3, r3, #3
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	220f      	movs	r2, #15
 80041ce:	fa02 f303 	lsl.w	r3, r2, r3
 80041d2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80041d4:	4a2e      	ldr	r2, [pc, #184]	@ (8004290 <HAL_GPIO_DeInit+0x1d0>)
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	089b      	lsrs	r3, r3, #2
 80041da:	3302      	adds	r3, #2
 80041dc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	43da      	mvns	r2, r3
 80041e4:	482a      	ldr	r0, [pc, #168]	@ (8004290 <HAL_GPIO_DeInit+0x1d0>)
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	089b      	lsrs	r3, r3, #2
 80041ea:	400a      	ands	r2, r1
 80041ec:	3302      	adds	r3, #2
 80041ee:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	005b      	lsls	r3, r3, #1
 80041fa:	2103      	movs	r1, #3
 80041fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004200:	43db      	mvns	r3, r3
 8004202:	401a      	ands	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	08da      	lsrs	r2, r3, #3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	3208      	adds	r2, #8
 8004210:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	f003 0307 	and.w	r3, r3, #7
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	220f      	movs	r2, #15
 800421e:	fa02 f303 	lsl.w	r3, r2, r3
 8004222:	43db      	mvns	r3, r3
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	08d2      	lsrs	r2, r2, #3
 8004228:	4019      	ands	r1, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	3208      	adds	r2, #8
 800422e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68da      	ldr	r2, [r3, #12]
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	005b      	lsls	r3, r3, #1
 800423a:	2103      	movs	r1, #3
 800423c:	fa01 f303 	lsl.w	r3, r1, r3
 8004240:	43db      	mvns	r3, r3
 8004242:	401a      	ands	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685a      	ldr	r2, [r3, #4]
 800424c:	2101      	movs	r1, #1
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	fa01 f303 	lsl.w	r3, r1, r3
 8004254:	43db      	mvns	r3, r3
 8004256:	401a      	ands	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689a      	ldr	r2, [r3, #8]
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	005b      	lsls	r3, r3, #1
 8004264:	2103      	movs	r1, #3
 8004266:	fa01 f303 	lsl.w	r3, r1, r3
 800426a:	43db      	mvns	r3, r3
 800426c:	401a      	ands	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	3301      	adds	r3, #1
 8004276:	617b      	str	r3, [r7, #20]
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	2b0f      	cmp	r3, #15
 800427c:	f67f af2e 	bls.w	80040dc <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004280:	bf00      	nop
 8004282:	bf00      	nop
 8004284:	371c      	adds	r7, #28
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	40013800 	.word	0x40013800
 8004294:	40020000 	.word	0x40020000
 8004298:	40020400 	.word	0x40020400
 800429c:	40020800 	.word	0x40020800
 80042a0:	40020c00 	.word	0x40020c00
 80042a4:	40021000 	.word	0x40021000
 80042a8:	40021400 	.word	0x40021400
 80042ac:	40021800 	.word	0x40021800
 80042b0:	40021c00 	.word	0x40021c00
 80042b4:	40013c00 	.word	0x40013c00

080042b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	460b      	mov	r3, r1
 80042c2:	807b      	strh	r3, [r7, #2]
 80042c4:	4613      	mov	r3, r2
 80042c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042c8:	787b      	ldrb	r3, [r7, #1]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d003      	beq.n	80042d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042ce:	887a      	ldrh	r2, [r7, #2]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80042d4:	e003      	b.n	80042de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80042d6:	887b      	ldrh	r3, [r7, #2]
 80042d8:	041a      	lsls	r2, r3, #16
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	619a      	str	r2, [r3, #24]
}
 80042de:	bf00      	nop
 80042e0:	370c      	adds	r7, #12
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
	...

080042ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d101      	bne.n	80042fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e12b      	b.n	8004556 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b00      	cmp	r3, #0
 8004308:	d106      	bne.n	8004318 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f7fe fd46 	bl	8002da4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2224      	movs	r2, #36	@ 0x24
 800431c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f022 0201 	bic.w	r2, r2, #1
 800432e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800433e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800434e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004350:	f003 fe98 	bl	8008084 <HAL_RCC_GetPCLK1Freq>
 8004354:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	4a81      	ldr	r2, [pc, #516]	@ (8004560 <HAL_I2C_Init+0x274>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d807      	bhi.n	8004370 <HAL_I2C_Init+0x84>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	4a80      	ldr	r2, [pc, #512]	@ (8004564 <HAL_I2C_Init+0x278>)
 8004364:	4293      	cmp	r3, r2
 8004366:	bf94      	ite	ls
 8004368:	2301      	movls	r3, #1
 800436a:	2300      	movhi	r3, #0
 800436c:	b2db      	uxtb	r3, r3
 800436e:	e006      	b.n	800437e <HAL_I2C_Init+0x92>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	4a7d      	ldr	r2, [pc, #500]	@ (8004568 <HAL_I2C_Init+0x27c>)
 8004374:	4293      	cmp	r3, r2
 8004376:	bf94      	ite	ls
 8004378:	2301      	movls	r3, #1
 800437a:	2300      	movhi	r3, #0
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e0e7      	b.n	8004556 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	4a78      	ldr	r2, [pc, #480]	@ (800456c <HAL_I2C_Init+0x280>)
 800438a:	fba2 2303 	umull	r2, r3, r2, r3
 800438e:	0c9b      	lsrs	r3, r3, #18
 8004390:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68ba      	ldr	r2, [r7, #8]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	6a1b      	ldr	r3, [r3, #32]
 80043ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	4a6a      	ldr	r2, [pc, #424]	@ (8004560 <HAL_I2C_Init+0x274>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d802      	bhi.n	80043c0 <HAL_I2C_Init+0xd4>
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	3301      	adds	r3, #1
 80043be:	e009      	b.n	80043d4 <HAL_I2C_Init+0xe8>
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80043c6:	fb02 f303 	mul.w	r3, r2, r3
 80043ca:	4a69      	ldr	r2, [pc, #420]	@ (8004570 <HAL_I2C_Init+0x284>)
 80043cc:	fba2 2303 	umull	r2, r3, r2, r3
 80043d0:	099b      	lsrs	r3, r3, #6
 80043d2:	3301      	adds	r3, #1
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	6812      	ldr	r2, [r2, #0]
 80043d8:	430b      	orrs	r3, r1
 80043da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	69db      	ldr	r3, [r3, #28]
 80043e2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80043e6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	495c      	ldr	r1, [pc, #368]	@ (8004560 <HAL_I2C_Init+0x274>)
 80043f0:	428b      	cmp	r3, r1
 80043f2:	d819      	bhi.n	8004428 <HAL_I2C_Init+0x13c>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	1e59      	subs	r1, r3, #1
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	005b      	lsls	r3, r3, #1
 80043fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8004402:	1c59      	adds	r1, r3, #1
 8004404:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004408:	400b      	ands	r3, r1
 800440a:	2b00      	cmp	r3, #0
 800440c:	d00a      	beq.n	8004424 <HAL_I2C_Init+0x138>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	1e59      	subs	r1, r3, #1
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	005b      	lsls	r3, r3, #1
 8004418:	fbb1 f3f3 	udiv	r3, r1, r3
 800441c:	3301      	adds	r3, #1
 800441e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004422:	e051      	b.n	80044c8 <HAL_I2C_Init+0x1dc>
 8004424:	2304      	movs	r3, #4
 8004426:	e04f      	b.n	80044c8 <HAL_I2C_Init+0x1dc>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d111      	bne.n	8004454 <HAL_I2C_Init+0x168>
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	1e58      	subs	r0, r3, #1
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6859      	ldr	r1, [r3, #4]
 8004438:	460b      	mov	r3, r1
 800443a:	005b      	lsls	r3, r3, #1
 800443c:	440b      	add	r3, r1
 800443e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004442:	3301      	adds	r3, #1
 8004444:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004448:	2b00      	cmp	r3, #0
 800444a:	bf0c      	ite	eq
 800444c:	2301      	moveq	r3, #1
 800444e:	2300      	movne	r3, #0
 8004450:	b2db      	uxtb	r3, r3
 8004452:	e012      	b.n	800447a <HAL_I2C_Init+0x18e>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	1e58      	subs	r0, r3, #1
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6859      	ldr	r1, [r3, #4]
 800445c:	460b      	mov	r3, r1
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	440b      	add	r3, r1
 8004462:	0099      	lsls	r1, r3, #2
 8004464:	440b      	add	r3, r1
 8004466:	fbb0 f3f3 	udiv	r3, r0, r3
 800446a:	3301      	adds	r3, #1
 800446c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004470:	2b00      	cmp	r3, #0
 8004472:	bf0c      	ite	eq
 8004474:	2301      	moveq	r3, #1
 8004476:	2300      	movne	r3, #0
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <HAL_I2C_Init+0x196>
 800447e:	2301      	movs	r3, #1
 8004480:	e022      	b.n	80044c8 <HAL_I2C_Init+0x1dc>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d10e      	bne.n	80044a8 <HAL_I2C_Init+0x1bc>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	1e58      	subs	r0, r3, #1
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6859      	ldr	r1, [r3, #4]
 8004492:	460b      	mov	r3, r1
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	440b      	add	r3, r1
 8004498:	fbb0 f3f3 	udiv	r3, r0, r3
 800449c:	3301      	adds	r3, #1
 800449e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044a6:	e00f      	b.n	80044c8 <HAL_I2C_Init+0x1dc>
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	1e58      	subs	r0, r3, #1
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6859      	ldr	r1, [r3, #4]
 80044b0:	460b      	mov	r3, r1
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	440b      	add	r3, r1
 80044b6:	0099      	lsls	r1, r3, #2
 80044b8:	440b      	add	r3, r1
 80044ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80044be:	3301      	adds	r3, #1
 80044c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80044c8:	6879      	ldr	r1, [r7, #4]
 80044ca:	6809      	ldr	r1, [r1, #0]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	69da      	ldr	r2, [r3, #28]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	431a      	orrs	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	430a      	orrs	r2, r1
 80044ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80044f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	6911      	ldr	r1, [r2, #16]
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	68d2      	ldr	r2, [r2, #12]
 8004502:	4311      	orrs	r1, r2
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	6812      	ldr	r2, [r2, #0]
 8004508:	430b      	orrs	r3, r1
 800450a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	695a      	ldr	r2, [r3, #20]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	431a      	orrs	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	430a      	orrs	r2, r1
 8004526:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f042 0201 	orr.w	r2, r2, #1
 8004536:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2220      	movs	r2, #32
 8004542:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	000186a0 	.word	0x000186a0
 8004564:	001e847f 	.word	0x001e847f
 8004568:	003d08ff 	.word	0x003d08ff
 800456c:	431bde83 	.word	0x431bde83
 8004570:	10624dd3 	.word	0x10624dd3

08004574 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d101      	bne.n	8004586 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e021      	b.n	80045ca <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2224      	movs	r2, #36	@ 0x24
 800458a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f022 0201 	bic.w	r2, r2, #1
 800459c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f7fe fc48 	bl	8002e34 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80045c8:	2300      	movs	r3, #0
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3708      	adds	r7, #8
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
	...

080045d4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b088      	sub	sp, #32
 80045d8:	af02      	add	r7, sp, #8
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	4608      	mov	r0, r1
 80045de:	4611      	mov	r1, r2
 80045e0:	461a      	mov	r2, r3
 80045e2:	4603      	mov	r3, r0
 80045e4:	817b      	strh	r3, [r7, #10]
 80045e6:	460b      	mov	r3, r1
 80045e8:	813b      	strh	r3, [r7, #8]
 80045ea:	4613      	mov	r3, r2
 80045ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80045ee:	f7fe fe4b 	bl	8003288 <HAL_GetTick>
 80045f2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	2b20      	cmp	r3, #32
 80045fe:	f040 80d9 	bne.w	80047b4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	9300      	str	r3, [sp, #0]
 8004606:	2319      	movs	r3, #25
 8004608:	2201      	movs	r2, #1
 800460a:	496d      	ldr	r1, [pc, #436]	@ (80047c0 <HAL_I2C_Mem_Write+0x1ec>)
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f000 fc99 	bl	8004f44 <I2C_WaitOnFlagUntilTimeout>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d001      	beq.n	800461c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004618:	2302      	movs	r3, #2
 800461a:	e0cc      	b.n	80047b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004622:	2b01      	cmp	r3, #1
 8004624:	d101      	bne.n	800462a <HAL_I2C_Mem_Write+0x56>
 8004626:	2302      	movs	r3, #2
 8004628:	e0c5      	b.n	80047b6 <HAL_I2C_Mem_Write+0x1e2>
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2201      	movs	r2, #1
 800462e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0301 	and.w	r3, r3, #1
 800463c:	2b01      	cmp	r3, #1
 800463e:	d007      	beq.n	8004650 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f042 0201 	orr.w	r2, r2, #1
 800464e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800465e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2221      	movs	r2, #33	@ 0x21
 8004664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2240      	movs	r2, #64	@ 0x40
 800466c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2200      	movs	r2, #0
 8004674:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6a3a      	ldr	r2, [r7, #32]
 800467a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004680:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004686:	b29a      	uxth	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4a4d      	ldr	r2, [pc, #308]	@ (80047c4 <HAL_I2C_Mem_Write+0x1f0>)
 8004690:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004692:	88f8      	ldrh	r0, [r7, #6]
 8004694:	893a      	ldrh	r2, [r7, #8]
 8004696:	8979      	ldrh	r1, [r7, #10]
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	9301      	str	r3, [sp, #4]
 800469c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	4603      	mov	r3, r0
 80046a2:	68f8      	ldr	r0, [r7, #12]
 80046a4:	f000 fad0 	bl	8004c48 <I2C_RequestMemoryWrite>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d052      	beq.n	8004754 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e081      	b.n	80047b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046b6:	68f8      	ldr	r0, [r7, #12]
 80046b8:	f000 fd5e 	bl	8005178 <I2C_WaitOnTXEFlagUntilTimeout>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00d      	beq.n	80046de <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c6:	2b04      	cmp	r3, #4
 80046c8:	d107      	bne.n	80046da <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e06b      	b.n	80047b6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e2:	781a      	ldrb	r2, [r3, #0]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ee:	1c5a      	adds	r2, r3, #1
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f8:	3b01      	subs	r3, #1
 80046fa:	b29a      	uxth	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004704:	b29b      	uxth	r3, r3
 8004706:	3b01      	subs	r3, #1
 8004708:	b29a      	uxth	r2, r3
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	695b      	ldr	r3, [r3, #20]
 8004714:	f003 0304 	and.w	r3, r3, #4
 8004718:	2b04      	cmp	r3, #4
 800471a:	d11b      	bne.n	8004754 <HAL_I2C_Mem_Write+0x180>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004720:	2b00      	cmp	r3, #0
 8004722:	d017      	beq.n	8004754 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004728:	781a      	ldrb	r2, [r3, #0]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004734:	1c5a      	adds	r2, r3, #1
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800473e:	3b01      	subs	r3, #1
 8004740:	b29a      	uxth	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800474a:	b29b      	uxth	r3, r3
 800474c:	3b01      	subs	r3, #1
 800474e:	b29a      	uxth	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004758:	2b00      	cmp	r3, #0
 800475a:	d1aa      	bne.n	80046b2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004760:	68f8      	ldr	r0, [r7, #12]
 8004762:	f000 fd51 	bl	8005208 <I2C_WaitOnBTFFlagUntilTimeout>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d00d      	beq.n	8004788 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004770:	2b04      	cmp	r3, #4
 8004772:	d107      	bne.n	8004784 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004782:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e016      	b.n	80047b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004796:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2220      	movs	r2, #32
 800479c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80047b0:	2300      	movs	r3, #0
 80047b2:	e000      	b.n	80047b6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80047b4:	2302      	movs	r3, #2
  }
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3718      	adds	r7, #24
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	00100002 	.word	0x00100002
 80047c4:	ffff0000 	.word	0xffff0000

080047c8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b08c      	sub	sp, #48	@ 0x30
 80047cc:	af02      	add	r7, sp, #8
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	4608      	mov	r0, r1
 80047d2:	4611      	mov	r1, r2
 80047d4:	461a      	mov	r2, r3
 80047d6:	4603      	mov	r3, r0
 80047d8:	817b      	strh	r3, [r7, #10]
 80047da:	460b      	mov	r3, r1
 80047dc:	813b      	strh	r3, [r7, #8]
 80047de:	4613      	mov	r3, r2
 80047e0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80047e2:	f7fe fd51 	bl	8003288 <HAL_GetTick>
 80047e6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	2b20      	cmp	r3, #32
 80047f2:	f040 8214 	bne.w	8004c1e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80047f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f8:	9300      	str	r3, [sp, #0]
 80047fa:	2319      	movs	r3, #25
 80047fc:	2201      	movs	r2, #1
 80047fe:	497b      	ldr	r1, [pc, #492]	@ (80049ec <HAL_I2C_Mem_Read+0x224>)
 8004800:	68f8      	ldr	r0, [r7, #12]
 8004802:	f000 fb9f 	bl	8004f44 <I2C_WaitOnFlagUntilTimeout>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800480c:	2302      	movs	r3, #2
 800480e:	e207      	b.n	8004c20 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004816:	2b01      	cmp	r3, #1
 8004818:	d101      	bne.n	800481e <HAL_I2C_Mem_Read+0x56>
 800481a:	2302      	movs	r3, #2
 800481c:	e200      	b.n	8004c20 <HAL_I2C_Mem_Read+0x458>
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2201      	movs	r2, #1
 8004822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0301 	and.w	r3, r3, #1
 8004830:	2b01      	cmp	r3, #1
 8004832:	d007      	beq.n	8004844 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f042 0201 	orr.w	r2, r2, #1
 8004842:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004852:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2222      	movs	r2, #34	@ 0x22
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2240      	movs	r2, #64	@ 0x40
 8004860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2200      	movs	r2, #0
 8004868:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800486e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004874:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800487a:	b29a      	uxth	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4a5b      	ldr	r2, [pc, #364]	@ (80049f0 <HAL_I2C_Mem_Read+0x228>)
 8004884:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004886:	88f8      	ldrh	r0, [r7, #6]
 8004888:	893a      	ldrh	r2, [r7, #8]
 800488a:	8979      	ldrh	r1, [r7, #10]
 800488c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488e:	9301      	str	r3, [sp, #4]
 8004890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004892:	9300      	str	r3, [sp, #0]
 8004894:	4603      	mov	r3, r0
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f000 fa6c 	bl	8004d74 <I2C_RequestMemoryRead>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d001      	beq.n	80048a6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e1bc      	b.n	8004c20 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d113      	bne.n	80048d6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ae:	2300      	movs	r3, #0
 80048b0:	623b      	str	r3, [r7, #32]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	623b      	str	r3, [r7, #32]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	623b      	str	r3, [r7, #32]
 80048c2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048d2:	601a      	str	r2, [r3, #0]
 80048d4:	e190      	b.n	8004bf8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d11b      	bne.n	8004916 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ee:	2300      	movs	r3, #0
 80048f0:	61fb      	str	r3, [r7, #28]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	61fb      	str	r3, [r7, #28]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	61fb      	str	r3, [r7, #28]
 8004902:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004912:	601a      	str	r2, [r3, #0]
 8004914:	e170      	b.n	8004bf8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800491a:	2b02      	cmp	r3, #2
 800491c:	d11b      	bne.n	8004956 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800492c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800493c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800493e:	2300      	movs	r3, #0
 8004940:	61bb      	str	r3, [r7, #24]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	695b      	ldr	r3, [r3, #20]
 8004948:	61bb      	str	r3, [r7, #24]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	699b      	ldr	r3, [r3, #24]
 8004950:	61bb      	str	r3, [r7, #24]
 8004952:	69bb      	ldr	r3, [r7, #24]
 8004954:	e150      	b.n	8004bf8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004956:	2300      	movs	r3, #0
 8004958:	617b      	str	r3, [r7, #20]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	695b      	ldr	r3, [r3, #20]
 8004960:	617b      	str	r3, [r7, #20]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	699b      	ldr	r3, [r3, #24]
 8004968:	617b      	str	r3, [r7, #20]
 800496a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800496c:	e144      	b.n	8004bf8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004972:	2b03      	cmp	r3, #3
 8004974:	f200 80f1 	bhi.w	8004b5a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800497c:	2b01      	cmp	r3, #1
 800497e:	d123      	bne.n	80049c8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004980:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004982:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	f000 fc87 	bl	8005298 <I2C_WaitOnRXNEFlagUntilTimeout>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d001      	beq.n	8004994 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e145      	b.n	8004c20 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	691a      	ldr	r2, [r3, #16]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499e:	b2d2      	uxtb	r2, r2
 80049a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a6:	1c5a      	adds	r2, r3, #1
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049b0:	3b01      	subs	r3, #1
 80049b2:	b29a      	uxth	r2, r3
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049bc:	b29b      	uxth	r3, r3
 80049be:	3b01      	subs	r3, #1
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80049c6:	e117      	b.n	8004bf8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d14e      	bne.n	8004a6e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d2:	9300      	str	r3, [sp, #0]
 80049d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049d6:	2200      	movs	r2, #0
 80049d8:	4906      	ldr	r1, [pc, #24]	@ (80049f4 <HAL_I2C_Mem_Read+0x22c>)
 80049da:	68f8      	ldr	r0, [r7, #12]
 80049dc:	f000 fab2 	bl	8004f44 <I2C_WaitOnFlagUntilTimeout>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d008      	beq.n	80049f8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e11a      	b.n	8004c20 <HAL_I2C_Mem_Read+0x458>
 80049ea:	bf00      	nop
 80049ec:	00100002 	.word	0x00100002
 80049f0:	ffff0000 	.word	0xffff0000
 80049f4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	691a      	ldr	r2, [r3, #16]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a12:	b2d2      	uxtb	r2, r2
 8004a14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1a:	1c5a      	adds	r2, r3, #1
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a24:	3b01      	subs	r3, #1
 8004a26:	b29a      	uxth	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	3b01      	subs	r3, #1
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	691a      	ldr	r2, [r3, #16]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a44:	b2d2      	uxtb	r2, r2
 8004a46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a4c:	1c5a      	adds	r2, r3, #1
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a56:	3b01      	subs	r3, #1
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	3b01      	subs	r3, #1
 8004a66:	b29a      	uxth	r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a6c:	e0c4      	b.n	8004bf8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a70:	9300      	str	r3, [sp, #0]
 8004a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a74:	2200      	movs	r2, #0
 8004a76:	496c      	ldr	r1, [pc, #432]	@ (8004c28 <HAL_I2C_Mem_Read+0x460>)
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f000 fa63 	bl	8004f44 <I2C_WaitOnFlagUntilTimeout>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d001      	beq.n	8004a88 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e0cb      	b.n	8004c20 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	691a      	ldr	r2, [r3, #16]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa2:	b2d2      	uxtb	r2, r2
 8004aa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aaa:	1c5a      	adds	r2, r3, #1
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004acc:	9300      	str	r3, [sp, #0]
 8004ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	4955      	ldr	r1, [pc, #340]	@ (8004c28 <HAL_I2C_Mem_Read+0x460>)
 8004ad4:	68f8      	ldr	r0, [r7, #12]
 8004ad6:	f000 fa35 	bl	8004f44 <I2C_WaitOnFlagUntilTimeout>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d001      	beq.n	8004ae4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e09d      	b.n	8004c20 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004af2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	691a      	ldr	r2, [r3, #16]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afe:	b2d2      	uxtb	r2, r2
 8004b00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b06:	1c5a      	adds	r2, r3, #1
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b10:	3b01      	subs	r3, #1
 8004b12:	b29a      	uxth	r2, r3
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	691a      	ldr	r2, [r3, #16]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b30:	b2d2      	uxtb	r2, r2
 8004b32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b38:	1c5a      	adds	r2, r3, #1
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b42:	3b01      	subs	r3, #1
 8004b44:	b29a      	uxth	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	3b01      	subs	r3, #1
 8004b52:	b29a      	uxth	r2, r3
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004b58:	e04e      	b.n	8004bf8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b5c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004b5e:	68f8      	ldr	r0, [r7, #12]
 8004b60:	f000 fb9a 	bl	8005298 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b64:	4603      	mov	r3, r0
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d001      	beq.n	8004b6e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e058      	b.n	8004c20 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	691a      	ldr	r2, [r3, #16]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b78:	b2d2      	uxtb	r2, r2
 8004b7a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b80:	1c5a      	adds	r2, r3, #1
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	f003 0304 	and.w	r3, r3, #4
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	d124      	bne.n	8004bf8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bb2:	2b03      	cmp	r3, #3
 8004bb4:	d107      	bne.n	8004bc6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bc4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	691a      	ldr	r2, [r3, #16]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd0:	b2d2      	uxtb	r2, r2
 8004bd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd8:	1c5a      	adds	r2, r3, #1
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004be2:	3b01      	subs	r3, #1
 8004be4:	b29a      	uxth	r2, r3
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	3b01      	subs	r3, #1
 8004bf2:	b29a      	uxth	r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f47f aeb6 	bne.w	800496e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2220      	movs	r2, #32
 8004c06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2200      	movs	r2, #0
 8004c16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	e000      	b.n	8004c20 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004c1e:	2302      	movs	r3, #2
  }
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3728      	adds	r7, #40	@ 0x28
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	00010004 	.word	0x00010004

08004c2c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c3a:	b2db      	uxtb	r3, r3
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b088      	sub	sp, #32
 8004c4c:	af02      	add	r7, sp, #8
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	4608      	mov	r0, r1
 8004c52:	4611      	mov	r1, r2
 8004c54:	461a      	mov	r2, r3
 8004c56:	4603      	mov	r3, r0
 8004c58:	817b      	strh	r3, [r7, #10]
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	813b      	strh	r3, [r7, #8]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c74:	9300      	str	r3, [sp, #0]
 8004c76:	6a3b      	ldr	r3, [r7, #32]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f000 f960 	bl	8004f44 <I2C_WaitOnFlagUntilTimeout>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00d      	beq.n	8004ca6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c98:	d103      	bne.n	8004ca2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ca0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e05f      	b.n	8004d66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ca6:	897b      	ldrh	r3, [r7, #10]
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	461a      	mov	r2, r3
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004cb4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb8:	6a3a      	ldr	r2, [r7, #32]
 8004cba:	492d      	ldr	r1, [pc, #180]	@ (8004d70 <I2C_RequestMemoryWrite+0x128>)
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f000 f9bb 	bl	8005038 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d001      	beq.n	8004ccc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e04c      	b.n	8004d66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ccc:	2300      	movs	r3, #0
 8004cce:	617b      	str	r3, [r7, #20]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	617b      	str	r3, [r7, #20]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	617b      	str	r3, [r7, #20]
 8004ce0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ce2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ce4:	6a39      	ldr	r1, [r7, #32]
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	f000 fa46 	bl	8005178 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00d      	beq.n	8004d0e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf6:	2b04      	cmp	r3, #4
 8004cf8:	d107      	bne.n	8004d0a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e02b      	b.n	8004d66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d0e:	88fb      	ldrh	r3, [r7, #6]
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d105      	bne.n	8004d20 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d14:	893b      	ldrh	r3, [r7, #8]
 8004d16:	b2da      	uxtb	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	611a      	str	r2, [r3, #16]
 8004d1e:	e021      	b.n	8004d64 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004d20:	893b      	ldrh	r3, [r7, #8]
 8004d22:	0a1b      	lsrs	r3, r3, #8
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	b2da      	uxtb	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d30:	6a39      	ldr	r1, [r7, #32]
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f000 fa20 	bl	8005178 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00d      	beq.n	8004d5a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d42:	2b04      	cmp	r3, #4
 8004d44:	d107      	bne.n	8004d56 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e005      	b.n	8004d66 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d5a:	893b      	ldrh	r3, [r7, #8]
 8004d5c:	b2da      	uxtb	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3718      	adds	r7, #24
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	00010002 	.word	0x00010002

08004d74 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b088      	sub	sp, #32
 8004d78:	af02      	add	r7, sp, #8
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	4608      	mov	r0, r1
 8004d7e:	4611      	mov	r1, r2
 8004d80:	461a      	mov	r2, r3
 8004d82:	4603      	mov	r3, r0
 8004d84:	817b      	strh	r3, [r7, #10]
 8004d86:	460b      	mov	r3, r1
 8004d88:	813b      	strh	r3, [r7, #8]
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d9c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004dac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	6a3b      	ldr	r3, [r7, #32]
 8004db4:	2200      	movs	r2, #0
 8004db6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004dba:	68f8      	ldr	r0, [r7, #12]
 8004dbc:	f000 f8c2 	bl	8004f44 <I2C_WaitOnFlagUntilTimeout>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00d      	beq.n	8004de2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dd4:	d103      	bne.n	8004dde <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ddc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e0aa      	b.n	8004f38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004de2:	897b      	ldrh	r3, [r7, #10]
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	461a      	mov	r2, r3
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004df0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df4:	6a3a      	ldr	r2, [r7, #32]
 8004df6:	4952      	ldr	r1, [pc, #328]	@ (8004f40 <I2C_RequestMemoryRead+0x1cc>)
 8004df8:	68f8      	ldr	r0, [r7, #12]
 8004dfa:	f000 f91d 	bl	8005038 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d001      	beq.n	8004e08 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e097      	b.n	8004f38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e08:	2300      	movs	r3, #0
 8004e0a:	617b      	str	r3, [r7, #20]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	617b      	str	r3, [r7, #20]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	617b      	str	r3, [r7, #20]
 8004e1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e20:	6a39      	ldr	r1, [r7, #32]
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	f000 f9a8 	bl	8005178 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00d      	beq.n	8004e4a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e32:	2b04      	cmp	r3, #4
 8004e34:	d107      	bne.n	8004e46 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e076      	b.n	8004f38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e4a:	88fb      	ldrh	r3, [r7, #6]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d105      	bne.n	8004e5c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e50:	893b      	ldrh	r3, [r7, #8]
 8004e52:	b2da      	uxtb	r2, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	611a      	str	r2, [r3, #16]
 8004e5a:	e021      	b.n	8004ea0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004e5c:	893b      	ldrh	r3, [r7, #8]
 8004e5e:	0a1b      	lsrs	r3, r3, #8
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	b2da      	uxtb	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e6c:	6a39      	ldr	r1, [r7, #32]
 8004e6e:	68f8      	ldr	r0, [r7, #12]
 8004e70:	f000 f982 	bl	8005178 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d00d      	beq.n	8004e96 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7e:	2b04      	cmp	r3, #4
 8004e80:	d107      	bne.n	8004e92 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e050      	b.n	8004f38 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e96:	893b      	ldrh	r3, [r7, #8]
 8004e98:	b2da      	uxtb	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ea0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ea2:	6a39      	ldr	r1, [r7, #32]
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 f967 	bl	8005178 <I2C_WaitOnTXEFlagUntilTimeout>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00d      	beq.n	8004ecc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eb4:	2b04      	cmp	r3, #4
 8004eb6:	d107      	bne.n	8004ec8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ec6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e035      	b.n	8004f38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004eda:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	6a3b      	ldr	r3, [r7, #32]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f000 f82b 	bl	8004f44 <I2C_WaitOnFlagUntilTimeout>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d00d      	beq.n	8004f10 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004efe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f02:	d103      	bne.n	8004f0c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f0a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	e013      	b.n	8004f38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004f10:	897b      	ldrh	r3, [r7, #10]
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	f043 0301 	orr.w	r3, r3, #1
 8004f18:	b2da      	uxtb	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f22:	6a3a      	ldr	r2, [r7, #32]
 8004f24:	4906      	ldr	r1, [pc, #24]	@ (8004f40 <I2C_RequestMemoryRead+0x1cc>)
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f000 f886 	bl	8005038 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d001      	beq.n	8004f36 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e000      	b.n	8004f38 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3718      	adds	r7, #24
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	00010002 	.word	0x00010002

08004f44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	603b      	str	r3, [r7, #0]
 8004f50:	4613      	mov	r3, r2
 8004f52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f54:	e048      	b.n	8004fe8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f5c:	d044      	beq.n	8004fe8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f5e:	f7fe f993 	bl	8003288 <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	683a      	ldr	r2, [r7, #0]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d302      	bcc.n	8004f74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d139      	bne.n	8004fe8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	0c1b      	lsrs	r3, r3, #16
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d10d      	bne.n	8004f9a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	43da      	mvns	r2, r3
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	4013      	ands	r3, r2
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	bf0c      	ite	eq
 8004f90:	2301      	moveq	r3, #1
 8004f92:	2300      	movne	r3, #0
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	461a      	mov	r2, r3
 8004f98:	e00c      	b.n	8004fb4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	699b      	ldr	r3, [r3, #24]
 8004fa0:	43da      	mvns	r2, r3
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	bf0c      	ite	eq
 8004fac:	2301      	moveq	r3, #1
 8004fae:	2300      	movne	r3, #0
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	79fb      	ldrb	r3, [r7, #7]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d116      	bne.n	8004fe8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2220      	movs	r2, #32
 8004fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd4:	f043 0220 	orr.w	r2, r3, #32
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e023      	b.n	8005030 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	0c1b      	lsrs	r3, r3, #16
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d10d      	bne.n	800500e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	695b      	ldr	r3, [r3, #20]
 8004ff8:	43da      	mvns	r2, r3
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	2b00      	cmp	r3, #0
 8005002:	bf0c      	ite	eq
 8005004:	2301      	moveq	r3, #1
 8005006:	2300      	movne	r3, #0
 8005008:	b2db      	uxtb	r3, r3
 800500a:	461a      	mov	r2, r3
 800500c:	e00c      	b.n	8005028 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	699b      	ldr	r3, [r3, #24]
 8005014:	43da      	mvns	r2, r3
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	4013      	ands	r3, r2
 800501a:	b29b      	uxth	r3, r3
 800501c:	2b00      	cmp	r3, #0
 800501e:	bf0c      	ite	eq
 8005020:	2301      	moveq	r3, #1
 8005022:	2300      	movne	r3, #0
 8005024:	b2db      	uxtb	r3, r3
 8005026:	461a      	mov	r2, r3
 8005028:	79fb      	ldrb	r3, [r7, #7]
 800502a:	429a      	cmp	r2, r3
 800502c:	d093      	beq.n	8004f56 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800502e:	2300      	movs	r3, #0
}
 8005030:	4618      	mov	r0, r3
 8005032:	3710      	adds	r7, #16
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	607a      	str	r2, [r7, #4]
 8005044:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005046:	e071      	b.n	800512c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	695b      	ldr	r3, [r3, #20]
 800504e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005052:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005056:	d123      	bne.n	80050a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005066:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005070:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2200      	movs	r2, #0
 8005076:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2220      	movs	r2, #32
 800507c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800508c:	f043 0204 	orr.w	r2, r3, #4
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e067      	b.n	8005170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a6:	d041      	beq.n	800512c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050a8:	f7fe f8ee 	bl	8003288 <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	687a      	ldr	r2, [r7, #4]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d302      	bcc.n	80050be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d136      	bne.n	800512c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	0c1b      	lsrs	r3, r3, #16
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d10c      	bne.n	80050e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	43da      	mvns	r2, r3
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	4013      	ands	r3, r2
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	bf14      	ite	ne
 80050da:	2301      	movne	r3, #1
 80050dc:	2300      	moveq	r3, #0
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	e00b      	b.n	80050fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	699b      	ldr	r3, [r3, #24]
 80050e8:	43da      	mvns	r2, r3
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	4013      	ands	r3, r2
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	bf14      	ite	ne
 80050f4:	2301      	movne	r3, #1
 80050f6:	2300      	moveq	r3, #0
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d016      	beq.n	800512c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2220      	movs	r2, #32
 8005108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005118:	f043 0220 	orr.w	r2, r3, #32
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	e021      	b.n	8005170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	0c1b      	lsrs	r3, r3, #16
 8005130:	b2db      	uxtb	r3, r3
 8005132:	2b01      	cmp	r3, #1
 8005134:	d10c      	bne.n	8005150 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	695b      	ldr	r3, [r3, #20]
 800513c:	43da      	mvns	r2, r3
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	4013      	ands	r3, r2
 8005142:	b29b      	uxth	r3, r3
 8005144:	2b00      	cmp	r3, #0
 8005146:	bf14      	ite	ne
 8005148:	2301      	movne	r3, #1
 800514a:	2300      	moveq	r3, #0
 800514c:	b2db      	uxtb	r3, r3
 800514e:	e00b      	b.n	8005168 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	699b      	ldr	r3, [r3, #24]
 8005156:	43da      	mvns	r2, r3
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	4013      	ands	r3, r2
 800515c:	b29b      	uxth	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	bf14      	ite	ne
 8005162:	2301      	movne	r3, #1
 8005164:	2300      	moveq	r3, #0
 8005166:	b2db      	uxtb	r3, r3
 8005168:	2b00      	cmp	r3, #0
 800516a:	f47f af6d 	bne.w	8005048 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005184:	e034      	b.n	80051f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005186:	68f8      	ldr	r0, [r7, #12]
 8005188:	f000 f8e3 	bl	8005352 <I2C_IsAcknowledgeFailed>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	d001      	beq.n	8005196 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e034      	b.n	8005200 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800519c:	d028      	beq.n	80051f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800519e:	f7fe f873 	bl	8003288 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d302      	bcc.n	80051b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d11d      	bne.n	80051f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	695b      	ldr	r3, [r3, #20]
 80051ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051be:	2b80      	cmp	r3, #128	@ 0x80
 80051c0:	d016      	beq.n	80051f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2220      	movs	r2, #32
 80051cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051dc:	f043 0220 	orr.w	r2, r3, #32
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e007      	b.n	8005200 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	695b      	ldr	r3, [r3, #20]
 80051f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051fa:	2b80      	cmp	r3, #128	@ 0x80
 80051fc:	d1c3      	bne.n	8005186 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80051fe:	2300      	movs	r3, #0
}
 8005200:	4618      	mov	r0, r3
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	60f8      	str	r0, [r7, #12]
 8005210:	60b9      	str	r1, [r7, #8]
 8005212:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005214:	e034      	b.n	8005280 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005216:	68f8      	ldr	r0, [r7, #12]
 8005218:	f000 f89b 	bl	8005352 <I2C_IsAcknowledgeFailed>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d001      	beq.n	8005226 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e034      	b.n	8005290 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800522c:	d028      	beq.n	8005280 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800522e:	f7fe f82b 	bl	8003288 <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	68ba      	ldr	r2, [r7, #8]
 800523a:	429a      	cmp	r2, r3
 800523c:	d302      	bcc.n	8005244 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d11d      	bne.n	8005280 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	695b      	ldr	r3, [r3, #20]
 800524a:	f003 0304 	and.w	r3, r3, #4
 800524e:	2b04      	cmp	r3, #4
 8005250:	d016      	beq.n	8005280 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2220      	movs	r2, #32
 800525c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526c:	f043 0220 	orr.w	r2, r3, #32
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e007      	b.n	8005290 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	695b      	ldr	r3, [r3, #20]
 8005286:	f003 0304 	and.w	r3, r3, #4
 800528a:	2b04      	cmp	r3, #4
 800528c:	d1c3      	bne.n	8005216 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800528e:	2300      	movs	r3, #0
}
 8005290:	4618      	mov	r0, r3
 8005292:	3710      	adds	r7, #16
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b084      	sub	sp, #16
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80052a4:	e049      	b.n	800533a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	695b      	ldr	r3, [r3, #20]
 80052ac:	f003 0310 	and.w	r3, r3, #16
 80052b0:	2b10      	cmp	r3, #16
 80052b2:	d119      	bne.n	80052e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f06f 0210 	mvn.w	r2, #16
 80052bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2200      	movs	r2, #0
 80052c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2220      	movs	r2, #32
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2200      	movs	r2, #0
 80052e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e030      	b.n	800534a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052e8:	f7fd ffce 	bl	8003288 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	68ba      	ldr	r2, [r7, #8]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d302      	bcc.n	80052fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d11d      	bne.n	800533a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	695b      	ldr	r3, [r3, #20]
 8005304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005308:	2b40      	cmp	r3, #64	@ 0x40
 800530a:	d016      	beq.n	800533a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2220      	movs	r2, #32
 8005316:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005326:	f043 0220 	orr.w	r2, r3, #32
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2200      	movs	r2, #0
 8005332:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e007      	b.n	800534a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	695b      	ldr	r3, [r3, #20]
 8005340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005344:	2b40      	cmp	r3, #64	@ 0x40
 8005346:	d1ae      	bne.n	80052a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	4618      	mov	r0, r3
 800534c:	3710      	adds	r7, #16
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}

08005352 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005352:	b480      	push	{r7}
 8005354:	b083      	sub	sp, #12
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	695b      	ldr	r3, [r3, #20]
 8005360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005364:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005368:	d11b      	bne.n	80053a2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005372:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2220      	movs	r2, #32
 800537e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538e:	f043 0204 	orr.w	r2, r3, #4
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e000      	b.n	80053a4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b088      	sub	sp, #32
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e128      	b.n	8005614 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d109      	bne.n	80053e2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a90      	ldr	r2, [pc, #576]	@ (800561c <HAL_I2S_Init+0x26c>)
 80053da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f7fd fd4b 	bl	8002e78 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2202      	movs	r2, #2
 80053e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	69db      	ldr	r3, [r3, #28]
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	6812      	ldr	r2, [r2, #0]
 80053f4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80053f8:	f023 030f 	bic.w	r3, r3, #15
 80053fc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2202      	movs	r2, #2
 8005404:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	2b02      	cmp	r3, #2
 800540c:	d060      	beq.n	80054d0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d102      	bne.n	800541c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005416:	2310      	movs	r3, #16
 8005418:	617b      	str	r3, [r7, #20]
 800541a:	e001      	b.n	8005420 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800541c:	2320      	movs	r3, #32
 800541e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	2b20      	cmp	r3, #32
 8005426:	d802      	bhi.n	800542e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	005b      	lsls	r3, r3, #1
 800542c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800542e:	2001      	movs	r0, #1
 8005430:	f002 ff4a 	bl	80082c8 <HAL_RCCEx_GetPeriphCLKFreq>
 8005434:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	691b      	ldr	r3, [r3, #16]
 800543a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800543e:	d125      	bne.n	800548c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d010      	beq.n	800546a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005452:	4613      	mov	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	4413      	add	r3, r2
 8005458:	005b      	lsls	r3, r3, #1
 800545a:	461a      	mov	r2, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	695b      	ldr	r3, [r3, #20]
 8005460:	fbb2 f3f3 	udiv	r3, r2, r3
 8005464:	3305      	adds	r3, #5
 8005466:	613b      	str	r3, [r7, #16]
 8005468:	e01f      	b.n	80054aa <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	00db      	lsls	r3, r3, #3
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	fbb2 f2f3 	udiv	r2, r2, r3
 8005474:	4613      	mov	r3, r2
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	4413      	add	r3, r2
 800547a:	005b      	lsls	r3, r3, #1
 800547c:	461a      	mov	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	fbb2 f3f3 	udiv	r3, r2, r3
 8005486:	3305      	adds	r3, #5
 8005488:	613b      	str	r3, [r7, #16]
 800548a:	e00e      	b.n	80054aa <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800548c:	68fa      	ldr	r2, [r7, #12]
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	fbb2 f2f3 	udiv	r2, r2, r3
 8005494:	4613      	mov	r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4413      	add	r3, r2
 800549a:	005b      	lsls	r3, r3, #1
 800549c:	461a      	mov	r2, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	695b      	ldr	r3, [r3, #20]
 80054a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80054a6:	3305      	adds	r3, #5
 80054a8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	4a5c      	ldr	r2, [pc, #368]	@ (8005620 <HAL_I2S_Init+0x270>)
 80054ae:	fba2 2303 	umull	r2, r3, r2, r3
 80054b2:	08db      	lsrs	r3, r3, #3
 80054b4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	f003 0301 	and.w	r3, r3, #1
 80054bc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80054be:	693a      	ldr	r2, [r7, #16]
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	085b      	lsrs	r3, r3, #1
 80054c6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	021b      	lsls	r3, r3, #8
 80054cc:	61bb      	str	r3, [r7, #24]
 80054ce:	e003      	b.n	80054d8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80054d0:	2302      	movs	r3, #2
 80054d2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80054d4:	2300      	movs	r3, #0
 80054d6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80054d8:	69fb      	ldr	r3, [r7, #28]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d902      	bls.n	80054e4 <HAL_I2S_Init+0x134>
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	2bff      	cmp	r3, #255	@ 0xff
 80054e2:	d907      	bls.n	80054f4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054e8:	f043 0210 	orr.w	r2, r3, #16
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e08f      	b.n	8005614 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	691a      	ldr	r2, [r3, #16]
 80054f8:	69bb      	ldr	r3, [r7, #24]
 80054fa:	ea42 0103 	orr.w	r1, r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	69fa      	ldr	r2, [r7, #28]
 8005504:	430a      	orrs	r2, r1
 8005506:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	69db      	ldr	r3, [r3, #28]
 800550e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005512:	f023 030f 	bic.w	r3, r3, #15
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	6851      	ldr	r1, [r2, #4]
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	6892      	ldr	r2, [r2, #8]
 800551e:	4311      	orrs	r1, r2
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	68d2      	ldr	r2, [r2, #12]
 8005524:	4311      	orrs	r1, r2
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	6992      	ldr	r2, [r2, #24]
 800552a:	430a      	orrs	r2, r1
 800552c:	431a      	orrs	r2, r3
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005536:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a1b      	ldr	r3, [r3, #32]
 800553c:	2b01      	cmp	r3, #1
 800553e:	d161      	bne.n	8005604 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a38      	ldr	r2, [pc, #224]	@ (8005624 <HAL_I2S_Init+0x274>)
 8005544:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a37      	ldr	r2, [pc, #220]	@ (8005628 <HAL_I2S_Init+0x278>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d101      	bne.n	8005554 <HAL_I2S_Init+0x1a4>
 8005550:	4b36      	ldr	r3, [pc, #216]	@ (800562c <HAL_I2S_Init+0x27c>)
 8005552:	e001      	b.n	8005558 <HAL_I2S_Init+0x1a8>
 8005554:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005558:	69db      	ldr	r3, [r3, #28]
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	6812      	ldr	r2, [r2, #0]
 800555e:	4932      	ldr	r1, [pc, #200]	@ (8005628 <HAL_I2S_Init+0x278>)
 8005560:	428a      	cmp	r2, r1
 8005562:	d101      	bne.n	8005568 <HAL_I2S_Init+0x1b8>
 8005564:	4a31      	ldr	r2, [pc, #196]	@ (800562c <HAL_I2S_Init+0x27c>)
 8005566:	e001      	b.n	800556c <HAL_I2S_Init+0x1bc>
 8005568:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800556c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005570:	f023 030f 	bic.w	r3, r3, #15
 8005574:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a2b      	ldr	r2, [pc, #172]	@ (8005628 <HAL_I2S_Init+0x278>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d101      	bne.n	8005584 <HAL_I2S_Init+0x1d4>
 8005580:	4b2a      	ldr	r3, [pc, #168]	@ (800562c <HAL_I2S_Init+0x27c>)
 8005582:	e001      	b.n	8005588 <HAL_I2S_Init+0x1d8>
 8005584:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005588:	2202      	movs	r2, #2
 800558a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a25      	ldr	r2, [pc, #148]	@ (8005628 <HAL_I2S_Init+0x278>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d101      	bne.n	800559a <HAL_I2S_Init+0x1ea>
 8005596:	4b25      	ldr	r3, [pc, #148]	@ (800562c <HAL_I2S_Init+0x27c>)
 8005598:	e001      	b.n	800559e <HAL_I2S_Init+0x1ee>
 800559a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800559e:	69db      	ldr	r3, [r3, #28]
 80055a0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055aa:	d003      	beq.n	80055b4 <HAL_I2S_Init+0x204>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d103      	bne.n	80055bc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80055b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80055b8:	613b      	str	r3, [r7, #16]
 80055ba:	e001      	b.n	80055c0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80055bc:	2300      	movs	r3, #0
 80055be:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80055ca:	4313      	orrs	r3, r2
 80055cc:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80055d4:	4313      	orrs	r3, r2
 80055d6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	699b      	ldr	r3, [r3, #24]
 80055dc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80055de:	4313      	orrs	r3, r2
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	897b      	ldrh	r3, [r7, #10]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80055ec:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a0d      	ldr	r2, [pc, #52]	@ (8005628 <HAL_I2S_Init+0x278>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d101      	bne.n	80055fc <HAL_I2S_Init+0x24c>
 80055f8:	4b0c      	ldr	r3, [pc, #48]	@ (800562c <HAL_I2S_Init+0x27c>)
 80055fa:	e001      	b.n	8005600 <HAL_I2S_Init+0x250>
 80055fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005600:	897a      	ldrh	r2, [r7, #10]
 8005602:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005612:	2300      	movs	r3, #0
}
 8005614:	4618      	mov	r0, r3
 8005616:	3720      	adds	r7, #32
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}
 800561c:	08005cc5 	.word	0x08005cc5
 8005620:	cccccccd 	.word	0xcccccccd
 8005624:	08005e4d 	.word	0x08005e4d
 8005628:	40003800 	.word	0x40003800
 800562c:	40003400 	.word	0x40003400

08005630 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b086      	sub	sp, #24
 8005634:	af00      	add	r7, sp, #0
 8005636:	60f8      	str	r0, [r7, #12]
 8005638:	60b9      	str	r1, [r7, #8]
 800563a:	4613      	mov	r3, r2
 800563c:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d002      	beq.n	800564a <HAL_I2S_Transmit_DMA+0x1a>
 8005644:	88fb      	ldrh	r3, [r7, #6]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d101      	bne.n	800564e <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e08a      	b.n	8005764 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b01      	cmp	r3, #1
 8005658:	d001      	beq.n	800565e <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 800565a:	2302      	movs	r3, #2
 800565c:	e082      	b.n	8005764 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b01      	cmp	r3, #1
 8005668:	d101      	bne.n	800566e <HAL_I2S_Transmit_DMA+0x3e>
 800566a:	2302      	movs	r3, #2
 800566c:	e07a      	b.n	8005764 <HAL_I2S_Transmit_DMA+0x134>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2203      	movs	r2, #3
 800567a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	68ba      	ldr	r2, [r7, #8]
 8005688:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	69db      	ldr	r3, [r3, #28]
 8005690:	f003 0307 	and.w	r3, r3, #7
 8005694:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	2b03      	cmp	r3, #3
 800569a:	d002      	beq.n	80056a2 <HAL_I2S_Transmit_DMA+0x72>
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	2b05      	cmp	r3, #5
 80056a0:	d10a      	bne.n	80056b8 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 80056a2:	88fb      	ldrh	r3, [r7, #6]
 80056a4:	005b      	lsls	r3, r3, #1
 80056a6:	b29a      	uxth	r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 80056ac:	88fb      	ldrh	r3, [r7, #6]
 80056ae:	005b      	lsls	r3, r3, #1
 80056b0:	b29a      	uxth	r2, r3
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80056b6:	e005      	b.n	80056c4 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	88fa      	ldrh	r2, [r7, #6]
 80056bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	88fa      	ldrh	r2, [r7, #6]
 80056c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c8:	4a28      	ldr	r2, [pc, #160]	@ (800576c <HAL_I2S_Transmit_DMA+0x13c>)
 80056ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d0:	4a27      	ldr	r2, [pc, #156]	@ (8005770 <HAL_I2S_Transmit_DMA+0x140>)
 80056d2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d8:	4a26      	ldr	r2, [pc, #152]	@ (8005774 <HAL_I2S_Transmit_DMA+0x144>)
 80056da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80056e4:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80056ec:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056f2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80056f4:	f7fe f816 	bl	8003724 <HAL_DMA_Start_IT>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d00f      	beq.n	800571e <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005702:	f043 0208 	orr.w	r2, r3, #8
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e022      	b.n	8005764 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f003 0302 	and.w	r3, r3, #2
 8005730:	2b00      	cmp	r3, #0
 8005732:	d107      	bne.n	8005744 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	685a      	ldr	r2, [r3, #4]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f042 0202 	orr.w	r2, r2, #2
 8005742:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	69db      	ldr	r3, [r3, #28]
 800574a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800574e:	2b00      	cmp	r3, #0
 8005750:	d107      	bne.n	8005762 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	69da      	ldr	r2, [r3, #28]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005760:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8005762:	2300      	movs	r3, #0
}
 8005764:	4618      	mov	r0, r3
 8005766:	3718      	adds	r7, #24
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}
 800576c:	08005ba3 	.word	0x08005ba3
 8005770:	08005b61 	.word	0x08005b61
 8005774:	08005bbf 	.word	0x08005bbf

08005778 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b088      	sub	sp, #32
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005780:	2300      	movs	r3, #0
 8005782:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800578c:	d004      	beq.n	8005798 <HAL_I2S_DMAStop+0x20>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	2b00      	cmp	r3, #0
 8005794:	f040 80d1 	bne.w	800593a <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800579c:	2b00      	cmp	r3, #0
 800579e:	d00f      	beq.n	80057c0 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a4:	4618      	mov	r0, r3
 80057a6:	f7fe f815 	bl	80037d4 <HAL_DMA_Abort>
 80057aa:	4603      	mov	r3, r0
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d007      	beq.n	80057c0 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057b4:	f043 0208 	orr.w	r2, r3, #8
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80057c0:	2364      	movs	r3, #100	@ 0x64
 80057c2:	2201      	movs	r2, #1
 80057c4:	2102      	movs	r1, #2
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 fb06 	bl	8005dd8 <I2S_WaitFlagStateUntilTimeout>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00b      	beq.n	80057ea <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057d6:	f043 0201 	orr.w	r2, r3, #1
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80057ea:	2364      	movs	r3, #100	@ 0x64
 80057ec:	2200      	movs	r2, #0
 80057ee:	2180      	movs	r1, #128	@ 0x80
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 faf1 	bl	8005dd8 <I2S_WaitFlagStateUntilTimeout>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d00b      	beq.n	8005814 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005800:	f043 0201 	orr.w	r2, r3, #1
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	69da      	ldr	r2, [r3, #28]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005822:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005824:	2300      	movs	r3, #0
 8005826:	617b      	str	r3, [r7, #20]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	617b      	str	r3, [r7, #20]
 8005830:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	685a      	ldr	r2, [r3, #4]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f022 0202 	bic.w	r2, r2, #2
 8005840:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b05      	cmp	r3, #5
 800584c:	f040 8165 	bne.w	8005b1a <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005854:	2b00      	cmp	r3, #0
 8005856:	d00f      	beq.n	8005878 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800585c:	4618      	mov	r0, r3
 800585e:	f7fd ffb9 	bl	80037d4 <HAL_DMA_Abort>
 8005862:	4603      	mov	r3, r0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d007      	beq.n	8005878 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800586c:	f043 0208 	orr.w	r2, r3, #8
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a8a      	ldr	r2, [pc, #552]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d101      	bne.n	8005886 <HAL_I2S_DMAStop+0x10e>
 8005882:	4b8a      	ldr	r3, [pc, #552]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 8005884:	e001      	b.n	800588a <HAL_I2S_DMAStop+0x112>
 8005886:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800588a:	69da      	ldr	r2, [r3, #28]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4985      	ldr	r1, [pc, #532]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 8005892:	428b      	cmp	r3, r1
 8005894:	d101      	bne.n	800589a <HAL_I2S_DMAStop+0x122>
 8005896:	4b85      	ldr	r3, [pc, #532]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 8005898:	e001      	b.n	800589e <HAL_I2S_DMAStop+0x126>
 800589a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800589e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058a2:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 80058a4:	2300      	movs	r3, #0
 80058a6:	613b      	str	r3, [r7, #16]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a7e      	ldr	r2, [pc, #504]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d101      	bne.n	80058b6 <HAL_I2S_DMAStop+0x13e>
 80058b2:	4b7e      	ldr	r3, [pc, #504]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 80058b4:	e001      	b.n	80058ba <HAL_I2S_DMAStop+0x142>
 80058b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	613b      	str	r3, [r7, #16]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a79      	ldr	r2, [pc, #484]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d101      	bne.n	80058cc <HAL_I2S_DMAStop+0x154>
 80058c8:	4b78      	ldr	r3, [pc, #480]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 80058ca:	e001      	b.n	80058d0 <HAL_I2S_DMAStop+0x158>
 80058cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	613b      	str	r3, [r7, #16]
 80058d4:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a73      	ldr	r2, [pc, #460]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d101      	bne.n	80058e4 <HAL_I2S_DMAStop+0x16c>
 80058e0:	4b72      	ldr	r3, [pc, #456]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 80058e2:	e001      	b.n	80058e8 <HAL_I2S_DMAStop+0x170>
 80058e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058e8:	685a      	ldr	r2, [r3, #4]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	496e      	ldr	r1, [pc, #440]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 80058f0:	428b      	cmp	r3, r1
 80058f2:	d101      	bne.n	80058f8 <HAL_I2S_DMAStop+0x180>
 80058f4:	4b6d      	ldr	r3, [pc, #436]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 80058f6:	e001      	b.n	80058fc <HAL_I2S_DMAStop+0x184>
 80058f8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058fc:	f022 0201 	bic.w	r2, r2, #1
 8005900:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d10c      	bne.n	8005924 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800590e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2201      	movs	r2, #1
 800591a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005922:	e0fa      	b.n	8005b1a <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a5f      	ldr	r2, [pc, #380]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d101      	bne.n	8005932 <HAL_I2S_DMAStop+0x1ba>
 800592e:	4b5f      	ldr	r3, [pc, #380]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 8005930:	e001      	b.n	8005936 <HAL_I2S_DMAStop+0x1be>
 8005932:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005936:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005938:	e0ef      	b.n	8005b1a <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005942:	d005      	beq.n	8005950 <HAL_I2S_DMAStop+0x1d8>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800594c:	f040 80e5 	bne.w	8005b1a <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005954:	2b00      	cmp	r3, #0
 8005956:	d00f      	beq.n	8005978 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800595c:	4618      	mov	r0, r3
 800595e:	f7fd ff39 	bl	80037d4 <HAL_DMA_Abort>
 8005962:	4603      	mov	r3, r0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d007      	beq.n	8005978 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800596c:	f043 0208 	orr.w	r2, r3, #8
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800597e:	b2db      	uxtb	r3, r3
 8005980:	2b05      	cmp	r3, #5
 8005982:	f040 809a 	bne.w	8005aba <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800598a:	2b00      	cmp	r3, #0
 800598c:	d00f      	beq.n	80059ae <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005992:	4618      	mov	r0, r3
 8005994:	f7fd ff1e 	bl	80037d4 <HAL_DMA_Abort>
 8005998:	4603      	mov	r3, r0
 800599a:	2b00      	cmp	r3, #0
 800599c:	d007      	beq.n	80059ae <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a2:	f043 0208 	orr.w	r2, r3, #8
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 80059ae:	f7fd fc6b 	bl	8003288 <HAL_GetTick>
 80059b2:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80059b4:	e012      	b.n	80059dc <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80059b6:	f7fd fc67 	bl	8003288 <HAL_GetTick>
 80059ba:	4602      	mov	r2, r0
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	2b64      	cmp	r3, #100	@ 0x64
 80059c2:	d90b      	bls.n	80059dc <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059c8:	f043 0201 	orr.w	r2, r3, #1
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a31      	ldr	r2, [pc, #196]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d101      	bne.n	80059ea <HAL_I2S_DMAStop+0x272>
 80059e6:	4b31      	ldr	r3, [pc, #196]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 80059e8:	e001      	b.n	80059ee <HAL_I2S_DMAStop+0x276>
 80059ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f003 0302 	and.w	r3, r3, #2
 80059f4:	2b02      	cmp	r3, #2
 80059f6:	d1de      	bne.n	80059b6 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80059f8:	e012      	b.n	8005a20 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80059fa:	f7fd fc45 	bl	8003288 <HAL_GetTick>
 80059fe:	4602      	mov	r2, r0
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	1ad3      	subs	r3, r2, r3
 8005a04:	2b64      	cmp	r3, #100	@ 0x64
 8005a06:	d90b      	bls.n	8005a20 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a0c:	f043 0201 	orr.w	r2, r3, #1
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a20      	ldr	r2, [pc, #128]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d101      	bne.n	8005a2e <HAL_I2S_DMAStop+0x2b6>
 8005a2a:	4b20      	ldr	r3, [pc, #128]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 8005a2c:	e001      	b.n	8005a32 <HAL_I2S_DMAStop+0x2ba>
 8005a2e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a38:	2b80      	cmp	r3, #128	@ 0x80
 8005a3a:	d0de      	beq.n	80059fa <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a19      	ldr	r2, [pc, #100]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d101      	bne.n	8005a4a <HAL_I2S_DMAStop+0x2d2>
 8005a46:	4b19      	ldr	r3, [pc, #100]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 8005a48:	e001      	b.n	8005a4e <HAL_I2S_DMAStop+0x2d6>
 8005a4a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a4e:	69da      	ldr	r2, [r3, #28]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4914      	ldr	r1, [pc, #80]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 8005a56:	428b      	cmp	r3, r1
 8005a58:	d101      	bne.n	8005a5e <HAL_I2S_DMAStop+0x2e6>
 8005a5a:	4b14      	ldr	r3, [pc, #80]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 8005a5c:	e001      	b.n	8005a62 <HAL_I2S_DMAStop+0x2ea>
 8005a5e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a66:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8005a68:	2300      	movs	r3, #0
 8005a6a:	60fb      	str	r3, [r7, #12]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a0d      	ldr	r2, [pc, #52]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d101      	bne.n	8005a7a <HAL_I2S_DMAStop+0x302>
 8005a76:	4b0d      	ldr	r3, [pc, #52]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 8005a78:	e001      	b.n	8005a7e <HAL_I2S_DMAStop+0x306>
 8005a7a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	60fb      	str	r3, [r7, #12]
 8005a82:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a07      	ldr	r2, [pc, #28]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d101      	bne.n	8005a92 <HAL_I2S_DMAStop+0x31a>
 8005a8e:	4b07      	ldr	r3, [pc, #28]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 8005a90:	e001      	b.n	8005a96 <HAL_I2S_DMAStop+0x31e>
 8005a92:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a96:	685a      	ldr	r2, [r3, #4]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4902      	ldr	r1, [pc, #8]	@ (8005aa8 <HAL_I2S_DMAStop+0x330>)
 8005a9e:	428b      	cmp	r3, r1
 8005aa0:	d106      	bne.n	8005ab0 <HAL_I2S_DMAStop+0x338>
 8005aa2:	4b02      	ldr	r3, [pc, #8]	@ (8005aac <HAL_I2S_DMAStop+0x334>)
 8005aa4:	e006      	b.n	8005ab4 <HAL_I2S_DMAStop+0x33c>
 8005aa6:	bf00      	nop
 8005aa8:	40003800 	.word	0x40003800
 8005aac:	40003400 	.word	0x40003400
 8005ab0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ab4:	f022 0202 	bic.w	r2, r2, #2
 8005ab8:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	69da      	ldr	r2, [r3, #28]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ac8:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005aca:	2300      	movs	r3, #0
 8005acc:	60bb      	str	r3, [r7, #8]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	60bb      	str	r3, [r7, #8]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	60bb      	str	r3, [r7, #8]
 8005ade:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	685a      	ldr	r2, [r3, #4]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f022 0201 	bic.w	r2, r2, #1
 8005aee:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005af8:	d10c      	bne.n	8005b14 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005afe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	77fb      	strb	r3, [r7, #31]
 8005b12:	e002      	b.n	8005b1a <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 8005b22:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3720      	adds	r7, #32
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	4798      	blx	r3
}
 8005b3c:	bf00      	nop
 8005b3e:	3708      	adds	r7, #8
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(const I2S_HandleTypeDef *hi2s)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b083      	sub	sp, #12
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b52:	b2db      	uxtb	r3, r3
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b6c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	69db      	ldr	r3, [r3, #28]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d10e      	bne.n	8005b94 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	685a      	ldr	r2, [r3, #4]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f022 0202 	bic.w	r2, r2, #2
 8005b84:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8005b94:	68f8      	ldr	r0, [r7, #12]
 8005b96:	f7fc facd 	bl	8002134 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005b9a:	bf00      	nop
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}

08005ba2 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005ba2:	b580      	push	{r7, lr}
 8005ba4:	b084      	sub	sp, #16
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bae:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005bb0:	68f8      	ldr	r0, [r7, #12]
 8005bb2:	f7fc fad1 	bl	8002158 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005bb6:	bf00      	nop
 8005bb8:	3710      	adds	r7, #16
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}

08005bbe <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8005bbe:	b580      	push	{r7, lr}
 8005bc0:	b084      	sub	sp, #16
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bca:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	685a      	ldr	r2, [r3, #4]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f022 0203 	bic.w	r2, r2, #3
 8005bda:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2200      	movs	r2, #0
 8005be0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bf4:	f043 0208 	orr.w	r2, r3, #8
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8005bfc:	68f8      	ldr	r0, [r7, #12]
 8005bfe:	f7fc fc2f 	bl	8002460 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005c02:	bf00      	nop
 8005c04:	3710      	adds	r7, #16
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}

08005c0a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005c0a:	b580      	push	{r7, lr}
 8005c0c:	b082      	sub	sp, #8
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c16:	881a      	ldrh	r2, [r3, #0]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c22:	1c9a      	adds	r2, r3, #2
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	3b01      	subs	r3, #1
 8005c30:	b29a      	uxth	r2, r3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10e      	bne.n	8005c5e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	685a      	ldr	r2, [r3, #4]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005c4e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f7fc fa6b 	bl	8002134 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005c5e:	bf00      	nop
 8005c60:	3708      	adds	r7, #8
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}

08005c66 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005c66:	b580      	push	{r7, lr}
 8005c68:	b082      	sub	sp, #8
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68da      	ldr	r2, [r3, #12]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c78:	b292      	uxth	r2, r2
 8005c7a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c80:	1c9a      	adds	r2, r3, #2
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	3b01      	subs	r3, #1
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d10e      	bne.n	8005cbc <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	685a      	ldr	r2, [r3, #4]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005cac:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f7fc fbba 	bl	8002430 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005cbc:	bf00      	nop
 8005cbe:	3708      	adds	r7, #8
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b086      	sub	sp, #24
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b04      	cmp	r3, #4
 8005cde:	d13a      	bne.n	8005d56 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	f003 0301 	and.w	r3, r3, #1
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d109      	bne.n	8005cfe <I2S_IRQHandler+0x3a>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cf4:	2b40      	cmp	r3, #64	@ 0x40
 8005cf6:	d102      	bne.n	8005cfe <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f7ff ffb4 	bl	8005c66 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d04:	2b40      	cmp	r3, #64	@ 0x40
 8005d06:	d126      	bne.n	8005d56 <I2S_IRQHandler+0x92>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f003 0320 	and.w	r3, r3, #32
 8005d12:	2b20      	cmp	r3, #32
 8005d14:	d11f      	bne.n	8005d56 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	685a      	ldr	r2, [r3, #4]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005d24:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005d26:	2300      	movs	r3, #0
 8005d28:	613b      	str	r3, [r7, #16]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	613b      	str	r3, [r7, #16]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	613b      	str	r3, [r7, #16]
 8005d3a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d48:	f043 0202 	orr.w	r2, r3, #2
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f7fc fb85 	bl	8002460 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	2b03      	cmp	r3, #3
 8005d60:	d136      	bne.n	8005dd0 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	f003 0302 	and.w	r3, r3, #2
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	d109      	bne.n	8005d80 <I2S_IRQHandler+0xbc>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d76:	2b80      	cmp	r3, #128	@ 0x80
 8005d78:	d102      	bne.n	8005d80 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f7ff ff45 	bl	8005c0a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	f003 0308 	and.w	r3, r3, #8
 8005d86:	2b08      	cmp	r3, #8
 8005d88:	d122      	bne.n	8005dd0 <I2S_IRQHandler+0x10c>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f003 0320 	and.w	r3, r3, #32
 8005d94:	2b20      	cmp	r3, #32
 8005d96:	d11b      	bne.n	8005dd0 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	685a      	ldr	r2, [r3, #4]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005da6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005da8:	2300      	movs	r3, #0
 8005daa:	60fb      	str	r3, [r7, #12]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	60fb      	str	r3, [r7, #12]
 8005db4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dc2:	f043 0204 	orr.w	r2, r3, #4
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f7fc fb48 	bl	8002460 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005dd0:	bf00      	nop
 8005dd2:	3718      	adds	r7, #24
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b086      	sub	sp, #24
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	603b      	str	r3, [r7, #0]
 8005de4:	4613      	mov	r3, r2
 8005de6:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8005de8:	f7fd fa4e 	bl	8003288 <HAL_GetTick>
 8005dec:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8005dee:	e018      	b.n	8005e22 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005df6:	d014      	beq.n	8005e22 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8005df8:	f7fd fa46 	bl	8003288 <HAL_GetTick>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d902      	bls.n	8005e0e <I2S_WaitFlagStateUntilTimeout+0x36>
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d109      	bne.n	8005e22 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2201      	movs	r2, #1
 8005e12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e00f      	b.n	8005e42 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	689a      	ldr	r2, [r3, #8]
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	68ba      	ldr	r2, [r7, #8]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	bf0c      	ite	eq
 8005e32:	2301      	moveq	r3, #1
 8005e34:	2300      	movne	r3, #0
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	461a      	mov	r2, r3
 8005e3a:	79fb      	ldrb	r3, [r7, #7]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d1d7      	bne.n	8005df0 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3718      	adds	r7, #24
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
	...

08005e4c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b088      	sub	sp, #32
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a92      	ldr	r2, [pc, #584]	@ (80060ac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d101      	bne.n	8005e6a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005e66:	4b92      	ldr	r3, [pc, #584]	@ (80060b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005e68:	e001      	b.n	8005e6e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005e6a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a8b      	ldr	r2, [pc, #556]	@ (80060ac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d101      	bne.n	8005e88 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005e84:	4b8a      	ldr	r3, [pc, #552]	@ (80060b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005e86:	e001      	b.n	8005e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005e88:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e98:	d004      	beq.n	8005ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	f040 8099 	bne.w	8005fd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005ea4:	69fb      	ldr	r3, [r7, #28]
 8005ea6:	f003 0302 	and.w	r3, r3, #2
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d107      	bne.n	8005ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d002      	beq.n	8005ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f000 f925 	bl	8006108 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	f003 0301 	and.w	r3, r3, #1
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d107      	bne.n	8005ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d002      	beq.n	8005ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 f9c8 	bl	8006268 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ede:	2b40      	cmp	r3, #64	@ 0x40
 8005ee0:	d13a      	bne.n	8005f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	f003 0320 	and.w	r3, r3, #32
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d035      	beq.n	8005f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a6e      	ldr	r2, [pc, #440]	@ (80060ac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d101      	bne.n	8005efa <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005ef6:	4b6e      	ldr	r3, [pc, #440]	@ (80060b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005ef8:	e001      	b.n	8005efe <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005efa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005efe:	685a      	ldr	r2, [r3, #4]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4969      	ldr	r1, [pc, #420]	@ (80060ac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005f06:	428b      	cmp	r3, r1
 8005f08:	d101      	bne.n	8005f0e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005f0a:	4b69      	ldr	r3, [pc, #420]	@ (80060b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005f0c:	e001      	b.n	8005f12 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005f0e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005f12:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005f16:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	685a      	ldr	r2, [r3, #4]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005f26:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005f28:	2300      	movs	r3, #0
 8005f2a:	60fb      	str	r3, [r7, #12]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	60fb      	str	r3, [r7, #12]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	60fb      	str	r3, [r7, #12]
 8005f3c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2201      	movs	r2, #1
 8005f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f4a:	f043 0202 	orr.w	r2, r3, #2
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f7fc fa84 	bl	8002460 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	f003 0308 	and.w	r3, r3, #8
 8005f5e:	2b08      	cmp	r3, #8
 8005f60:	f040 80c3 	bne.w	80060ea <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	f003 0320 	and.w	r3, r3, #32
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	f000 80bd 	beq.w	80060ea <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	685a      	ldr	r2, [r3, #4]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005f7e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a49      	ldr	r2, [pc, #292]	@ (80060ac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d101      	bne.n	8005f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8005f8a:	4b49      	ldr	r3, [pc, #292]	@ (80060b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005f8c:	e001      	b.n	8005f92 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005f8e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005f92:	685a      	ldr	r2, [r3, #4]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4944      	ldr	r1, [pc, #272]	@ (80060ac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005f9a:	428b      	cmp	r3, r1
 8005f9c:	d101      	bne.n	8005fa2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8005f9e:	4b44      	ldr	r3, [pc, #272]	@ (80060b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005fa0:	e001      	b.n	8005fa6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005fa2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005fa6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005faa:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005fac:	2300      	movs	r3, #0
 8005fae:	60bb      	str	r3, [r7, #8]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	60bb      	str	r3, [r7, #8]
 8005fb8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fc6:	f043 0204 	orr.w	r2, r3, #4
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f7fc fa46 	bl	8002460 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005fd4:	e089      	b.n	80060ea <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	f003 0302 	and.w	r3, r3, #2
 8005fdc:	2b02      	cmp	r3, #2
 8005fde:	d107      	bne.n	8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d002      	beq.n	8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 f8be 	bl	800616c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	f003 0301 	and.w	r3, r3, #1
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d107      	bne.n	800600a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006000:	2b00      	cmp	r3, #0
 8006002:	d002      	beq.n	800600a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f000 f8fd 	bl	8006204 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006010:	2b40      	cmp	r3, #64	@ 0x40
 8006012:	d12f      	bne.n	8006074 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	f003 0320 	and.w	r3, r3, #32
 800601a:	2b00      	cmp	r3, #0
 800601c:	d02a      	beq.n	8006074 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	685a      	ldr	r2, [r3, #4]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800602c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a1e      	ldr	r2, [pc, #120]	@ (80060ac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d101      	bne.n	800603c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006038:	4b1d      	ldr	r3, [pc, #116]	@ (80060b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800603a:	e001      	b.n	8006040 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800603c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4919      	ldr	r1, [pc, #100]	@ (80060ac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006048:	428b      	cmp	r3, r1
 800604a:	d101      	bne.n	8006050 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800604c:	4b18      	ldr	r3, [pc, #96]	@ (80060b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800604e:	e001      	b.n	8006054 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006050:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006054:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006058:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2201      	movs	r2, #1
 800605e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006066:	f043 0202 	orr.w	r2, r3, #2
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f7fc f9f6 	bl	8002460 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006074:	69bb      	ldr	r3, [r7, #24]
 8006076:	f003 0308 	and.w	r3, r3, #8
 800607a:	2b08      	cmp	r3, #8
 800607c:	d136      	bne.n	80060ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	f003 0320 	and.w	r3, r3, #32
 8006084:	2b00      	cmp	r3, #0
 8006086:	d031      	beq.n	80060ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a07      	ldr	r2, [pc, #28]	@ (80060ac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d101      	bne.n	8006096 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006092:	4b07      	ldr	r3, [pc, #28]	@ (80060b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006094:	e001      	b.n	800609a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006096:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800609a:	685a      	ldr	r2, [r3, #4]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4902      	ldr	r1, [pc, #8]	@ (80060ac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80060a2:	428b      	cmp	r3, r1
 80060a4:	d106      	bne.n	80060b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80060a6:	4b02      	ldr	r3, [pc, #8]	@ (80060b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80060a8:	e006      	b.n	80060b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80060aa:	bf00      	nop
 80060ac:	40003800 	.word	0x40003800
 80060b0:	40003400 	.word	0x40003400
 80060b4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80060b8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80060bc:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	685a      	ldr	r2, [r3, #4]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80060cc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060da:	f043 0204 	orr.w	r2, r3, #4
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f7fc f9bc 	bl	8002460 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80060e8:	e000      	b.n	80060ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80060ea:	bf00      	nop
}
 80060ec:	bf00      	nop
 80060ee:	3720      	adds	r7, #32
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b083      	sub	sp, #12
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b082      	sub	sp, #8
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006114:	1c99      	adds	r1, r3, #2
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	6251      	str	r1, [r2, #36]	@ 0x24
 800611a:	881a      	ldrh	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006126:	b29b      	uxth	r3, r3
 8006128:	3b01      	subs	r3, #1
 800612a:	b29a      	uxth	r2, r3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006134:	b29b      	uxth	r3, r3
 8006136:	2b00      	cmp	r3, #0
 8006138:	d113      	bne.n	8006162 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	685a      	ldr	r2, [r3, #4]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006148:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800614e:	b29b      	uxth	r3, r3
 8006150:	2b00      	cmp	r3, #0
 8006152:	d106      	bne.n	8006162 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f7ff ffc9 	bl	80060f4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006162:	bf00      	nop
 8006164:	3708      	adds	r7, #8
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}
	...

0800616c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b082      	sub	sp, #8
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006178:	1c99      	adds	r1, r3, #2
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	6251      	str	r1, [r2, #36]	@ 0x24
 800617e:	8819      	ldrh	r1, [r3, #0]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a1d      	ldr	r2, [pc, #116]	@ (80061fc <I2SEx_TxISR_I2SExt+0x90>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d101      	bne.n	800618e <I2SEx_TxISR_I2SExt+0x22>
 800618a:	4b1d      	ldr	r3, [pc, #116]	@ (8006200 <I2SEx_TxISR_I2SExt+0x94>)
 800618c:	e001      	b.n	8006192 <I2SEx_TxISR_I2SExt+0x26>
 800618e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006192:	460a      	mov	r2, r1
 8006194:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800619a:	b29b      	uxth	r3, r3
 800619c:	3b01      	subs	r3, #1
 800619e:	b29a      	uxth	r2, r3
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d121      	bne.n	80061f2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a12      	ldr	r2, [pc, #72]	@ (80061fc <I2SEx_TxISR_I2SExt+0x90>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d101      	bne.n	80061bc <I2SEx_TxISR_I2SExt+0x50>
 80061b8:	4b11      	ldr	r3, [pc, #68]	@ (8006200 <I2SEx_TxISR_I2SExt+0x94>)
 80061ba:	e001      	b.n	80061c0 <I2SEx_TxISR_I2SExt+0x54>
 80061bc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80061c0:	685a      	ldr	r2, [r3, #4]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	490d      	ldr	r1, [pc, #52]	@ (80061fc <I2SEx_TxISR_I2SExt+0x90>)
 80061c8:	428b      	cmp	r3, r1
 80061ca:	d101      	bne.n	80061d0 <I2SEx_TxISR_I2SExt+0x64>
 80061cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006200 <I2SEx_TxISR_I2SExt+0x94>)
 80061ce:	e001      	b.n	80061d4 <I2SEx_TxISR_I2SExt+0x68>
 80061d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80061d4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80061d8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80061de:	b29b      	uxth	r3, r3
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d106      	bne.n	80061f2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f7ff ff81 	bl	80060f4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80061f2:	bf00      	nop
 80061f4:	3708      	adds	r7, #8
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	40003800 	.word	0x40003800
 8006200:	40003400 	.word	0x40003400

08006204 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	68d8      	ldr	r0, [r3, #12]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006216:	1c99      	adds	r1, r3, #2
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800621c:	b282      	uxth	r2, r0
 800621e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006224:	b29b      	uxth	r3, r3
 8006226:	3b01      	subs	r3, #1
 8006228:	b29a      	uxth	r2, r3
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006232:	b29b      	uxth	r3, r3
 8006234:	2b00      	cmp	r3, #0
 8006236:	d113      	bne.n	8006260 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	685a      	ldr	r2, [r3, #4]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006246:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800624c:	b29b      	uxth	r3, r3
 800624e:	2b00      	cmp	r3, #0
 8006250:	d106      	bne.n	8006260 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2201      	movs	r2, #1
 8006256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f7ff ff4a 	bl	80060f4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006260:	bf00      	nop
 8006262:	3708      	adds	r7, #8
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}

08006268 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a20      	ldr	r2, [pc, #128]	@ (80062f8 <I2SEx_RxISR_I2SExt+0x90>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d101      	bne.n	800627e <I2SEx_RxISR_I2SExt+0x16>
 800627a:	4b20      	ldr	r3, [pc, #128]	@ (80062fc <I2SEx_RxISR_I2SExt+0x94>)
 800627c:	e001      	b.n	8006282 <I2SEx_RxISR_I2SExt+0x1a>
 800627e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006282:	68d8      	ldr	r0, [r3, #12]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006288:	1c99      	adds	r1, r3, #2
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800628e:	b282      	uxth	r2, r0
 8006290:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006296:	b29b      	uxth	r3, r3
 8006298:	3b01      	subs	r3, #1
 800629a:	b29a      	uxth	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d121      	bne.n	80062ee <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a12      	ldr	r2, [pc, #72]	@ (80062f8 <I2SEx_RxISR_I2SExt+0x90>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d101      	bne.n	80062b8 <I2SEx_RxISR_I2SExt+0x50>
 80062b4:	4b11      	ldr	r3, [pc, #68]	@ (80062fc <I2SEx_RxISR_I2SExt+0x94>)
 80062b6:	e001      	b.n	80062bc <I2SEx_RxISR_I2SExt+0x54>
 80062b8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062bc:	685a      	ldr	r2, [r3, #4]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	490d      	ldr	r1, [pc, #52]	@ (80062f8 <I2SEx_RxISR_I2SExt+0x90>)
 80062c4:	428b      	cmp	r3, r1
 80062c6:	d101      	bne.n	80062cc <I2SEx_RxISR_I2SExt+0x64>
 80062c8:	4b0c      	ldr	r3, [pc, #48]	@ (80062fc <I2SEx_RxISR_I2SExt+0x94>)
 80062ca:	e001      	b.n	80062d0 <I2SEx_RxISR_I2SExt+0x68>
 80062cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062d0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80062d4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062da:	b29b      	uxth	r3, r3
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d106      	bne.n	80062ee <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f7ff ff03 	bl	80060f4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80062ee:	bf00      	nop
 80062f0:	3708      	adds	r7, #8
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	40003800 	.word	0x40003800
 80062fc:	40003400 	.word	0x40003400

08006300 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b086      	sub	sp, #24
 8006304:	af02      	add	r7, sp, #8
 8006306:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d101      	bne.n	8006312 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e101      	b.n	8006516 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800631e:	b2db      	uxtb	r3, r3
 8006320:	2b00      	cmp	r3, #0
 8006322:	d106      	bne.n	8006332 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f005 fc75 	bl	800bc1c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2203      	movs	r2, #3
 8006336:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006340:	d102      	bne.n	8006348 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4618      	mov	r0, r3
 800634e:	f002 f9bc 	bl	80086ca <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6818      	ldr	r0, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	7c1a      	ldrb	r2, [r3, #16]
 800635a:	f88d 2000 	strb.w	r2, [sp]
 800635e:	3304      	adds	r3, #4
 8006360:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006362:	f002 f89a 	bl	800849a <USB_CoreInit>
 8006366:	4603      	mov	r3, r0
 8006368:	2b00      	cmp	r3, #0
 800636a:	d005      	beq.n	8006378 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2202      	movs	r2, #2
 8006370:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	e0ce      	b.n	8006516 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2100      	movs	r1, #0
 800637e:	4618      	mov	r0, r3
 8006380:	f002 f9b4 	bl	80086ec <USB_SetCurrentMode>
 8006384:	4603      	mov	r3, r0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d005      	beq.n	8006396 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2202      	movs	r2, #2
 800638e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e0bf      	b.n	8006516 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006396:	2300      	movs	r3, #0
 8006398:	73fb      	strb	r3, [r7, #15]
 800639a:	e04a      	b.n	8006432 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800639c:	7bfa      	ldrb	r2, [r7, #15]
 800639e:	6879      	ldr	r1, [r7, #4]
 80063a0:	4613      	mov	r3, r2
 80063a2:	00db      	lsls	r3, r3, #3
 80063a4:	4413      	add	r3, r2
 80063a6:	009b      	lsls	r3, r3, #2
 80063a8:	440b      	add	r3, r1
 80063aa:	3315      	adds	r3, #21
 80063ac:	2201      	movs	r2, #1
 80063ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80063b0:	7bfa      	ldrb	r2, [r7, #15]
 80063b2:	6879      	ldr	r1, [r7, #4]
 80063b4:	4613      	mov	r3, r2
 80063b6:	00db      	lsls	r3, r3, #3
 80063b8:	4413      	add	r3, r2
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	440b      	add	r3, r1
 80063be:	3314      	adds	r3, #20
 80063c0:	7bfa      	ldrb	r2, [r7, #15]
 80063c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80063c4:	7bfa      	ldrb	r2, [r7, #15]
 80063c6:	7bfb      	ldrb	r3, [r7, #15]
 80063c8:	b298      	uxth	r0, r3
 80063ca:	6879      	ldr	r1, [r7, #4]
 80063cc:	4613      	mov	r3, r2
 80063ce:	00db      	lsls	r3, r3, #3
 80063d0:	4413      	add	r3, r2
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	440b      	add	r3, r1
 80063d6:	332e      	adds	r3, #46	@ 0x2e
 80063d8:	4602      	mov	r2, r0
 80063da:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80063dc:	7bfa      	ldrb	r2, [r7, #15]
 80063de:	6879      	ldr	r1, [r7, #4]
 80063e0:	4613      	mov	r3, r2
 80063e2:	00db      	lsls	r3, r3, #3
 80063e4:	4413      	add	r3, r2
 80063e6:	009b      	lsls	r3, r3, #2
 80063e8:	440b      	add	r3, r1
 80063ea:	3318      	adds	r3, #24
 80063ec:	2200      	movs	r2, #0
 80063ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80063f0:	7bfa      	ldrb	r2, [r7, #15]
 80063f2:	6879      	ldr	r1, [r7, #4]
 80063f4:	4613      	mov	r3, r2
 80063f6:	00db      	lsls	r3, r3, #3
 80063f8:	4413      	add	r3, r2
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	440b      	add	r3, r1
 80063fe:	331c      	adds	r3, #28
 8006400:	2200      	movs	r2, #0
 8006402:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006404:	7bfa      	ldrb	r2, [r7, #15]
 8006406:	6879      	ldr	r1, [r7, #4]
 8006408:	4613      	mov	r3, r2
 800640a:	00db      	lsls	r3, r3, #3
 800640c:	4413      	add	r3, r2
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	440b      	add	r3, r1
 8006412:	3320      	adds	r3, #32
 8006414:	2200      	movs	r2, #0
 8006416:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006418:	7bfa      	ldrb	r2, [r7, #15]
 800641a:	6879      	ldr	r1, [r7, #4]
 800641c:	4613      	mov	r3, r2
 800641e:	00db      	lsls	r3, r3, #3
 8006420:	4413      	add	r3, r2
 8006422:	009b      	lsls	r3, r3, #2
 8006424:	440b      	add	r3, r1
 8006426:	3324      	adds	r3, #36	@ 0x24
 8006428:	2200      	movs	r2, #0
 800642a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800642c:	7bfb      	ldrb	r3, [r7, #15]
 800642e:	3301      	adds	r3, #1
 8006430:	73fb      	strb	r3, [r7, #15]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	791b      	ldrb	r3, [r3, #4]
 8006436:	7bfa      	ldrb	r2, [r7, #15]
 8006438:	429a      	cmp	r2, r3
 800643a:	d3af      	bcc.n	800639c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800643c:	2300      	movs	r3, #0
 800643e:	73fb      	strb	r3, [r7, #15]
 8006440:	e044      	b.n	80064cc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006442:	7bfa      	ldrb	r2, [r7, #15]
 8006444:	6879      	ldr	r1, [r7, #4]
 8006446:	4613      	mov	r3, r2
 8006448:	00db      	lsls	r3, r3, #3
 800644a:	4413      	add	r3, r2
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	440b      	add	r3, r1
 8006450:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006454:	2200      	movs	r2, #0
 8006456:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006458:	7bfa      	ldrb	r2, [r7, #15]
 800645a:	6879      	ldr	r1, [r7, #4]
 800645c:	4613      	mov	r3, r2
 800645e:	00db      	lsls	r3, r3, #3
 8006460:	4413      	add	r3, r2
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	440b      	add	r3, r1
 8006466:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800646a:	7bfa      	ldrb	r2, [r7, #15]
 800646c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800646e:	7bfa      	ldrb	r2, [r7, #15]
 8006470:	6879      	ldr	r1, [r7, #4]
 8006472:	4613      	mov	r3, r2
 8006474:	00db      	lsls	r3, r3, #3
 8006476:	4413      	add	r3, r2
 8006478:	009b      	lsls	r3, r3, #2
 800647a:	440b      	add	r3, r1
 800647c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006480:	2200      	movs	r2, #0
 8006482:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006484:	7bfa      	ldrb	r2, [r7, #15]
 8006486:	6879      	ldr	r1, [r7, #4]
 8006488:	4613      	mov	r3, r2
 800648a:	00db      	lsls	r3, r3, #3
 800648c:	4413      	add	r3, r2
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	440b      	add	r3, r1
 8006492:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006496:	2200      	movs	r2, #0
 8006498:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800649a:	7bfa      	ldrb	r2, [r7, #15]
 800649c:	6879      	ldr	r1, [r7, #4]
 800649e:	4613      	mov	r3, r2
 80064a0:	00db      	lsls	r3, r3, #3
 80064a2:	4413      	add	r3, r2
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	440b      	add	r3, r1
 80064a8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80064ac:	2200      	movs	r2, #0
 80064ae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80064b0:	7bfa      	ldrb	r2, [r7, #15]
 80064b2:	6879      	ldr	r1, [r7, #4]
 80064b4:	4613      	mov	r3, r2
 80064b6:	00db      	lsls	r3, r3, #3
 80064b8:	4413      	add	r3, r2
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	440b      	add	r3, r1
 80064be:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80064c2:	2200      	movs	r2, #0
 80064c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80064c6:	7bfb      	ldrb	r3, [r7, #15]
 80064c8:	3301      	adds	r3, #1
 80064ca:	73fb      	strb	r3, [r7, #15]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	791b      	ldrb	r3, [r3, #4]
 80064d0:	7bfa      	ldrb	r2, [r7, #15]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d3b5      	bcc.n	8006442 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6818      	ldr	r0, [r3, #0]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	7c1a      	ldrb	r2, [r3, #16]
 80064de:	f88d 2000 	strb.w	r2, [sp]
 80064e2:	3304      	adds	r3, #4
 80064e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80064e6:	f002 f94d 	bl	8008784 <USB_DevInit>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d005      	beq.n	80064fc <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2202      	movs	r2, #2
 80064f4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e00c      	b.n	8006516 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2201      	movs	r2, #1
 8006506:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4618      	mov	r0, r3
 8006510:	f003 f997 	bl	8009842 <USB_DevDisconnect>

  return HAL_OK;
 8006514:	2300      	movs	r3, #0
}
 8006516:	4618      	mov	r0, r3
 8006518:	3710      	adds	r7, #16
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}

0800651e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800651e:	b580      	push	{r7, lr}
 8006520:	b084      	sub	sp, #16
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006532:	2b01      	cmp	r3, #1
 8006534:	d101      	bne.n	800653a <HAL_PCD_Start+0x1c>
 8006536:	2302      	movs	r3, #2
 8006538:	e022      	b.n	8006580 <HAL_PCD_Start+0x62>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2201      	movs	r2, #1
 800653e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800654a:	2b00      	cmp	r3, #0
 800654c:	d009      	beq.n	8006562 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006552:	2b01      	cmp	r3, #1
 8006554:	d105      	bne.n	8006562 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800655a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4618      	mov	r0, r3
 8006568:	f002 f89e 	bl	80086a8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4618      	mov	r0, r3
 8006572:	f003 f945 	bl	8009800 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800657e:	2300      	movs	r3, #0
}
 8006580:	4618      	mov	r0, r3
 8006582:	3710      	adds	r7, #16
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}

08006588 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006588:	b590      	push	{r4, r7, lr}
 800658a:	b08d      	sub	sp, #52	@ 0x34
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006596:	6a3b      	ldr	r3, [r7, #32]
 8006598:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4618      	mov	r0, r3
 80065a0:	f003 fa03 	bl	80099aa <USB_GetMode>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	f040 848c 	bne.w	8006ec4 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4618      	mov	r0, r3
 80065b2:	f003 f967 	bl	8009884 <USB_ReadInterrupts>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	f000 8482 	beq.w	8006ec2 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80065be:	69fb      	ldr	r3, [r7, #28]
 80065c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	0a1b      	lsrs	r3, r3, #8
 80065c8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4618      	mov	r0, r3
 80065d8:	f003 f954 	bl	8009884 <USB_ReadInterrupts>
 80065dc:	4603      	mov	r3, r0
 80065de:	f003 0302 	and.w	r3, r3, #2
 80065e2:	2b02      	cmp	r3, #2
 80065e4:	d107      	bne.n	80065f6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	695a      	ldr	r2, [r3, #20]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f002 0202 	and.w	r2, r2, #2
 80065f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4618      	mov	r0, r3
 80065fc:	f003 f942 	bl	8009884 <USB_ReadInterrupts>
 8006600:	4603      	mov	r3, r0
 8006602:	f003 0310 	and.w	r3, r3, #16
 8006606:	2b10      	cmp	r3, #16
 8006608:	d161      	bne.n	80066ce <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	699a      	ldr	r2, [r3, #24]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f022 0210 	bic.w	r2, r2, #16
 8006618:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800661a:	6a3b      	ldr	r3, [r7, #32]
 800661c:	6a1b      	ldr	r3, [r3, #32]
 800661e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8006620:	69bb      	ldr	r3, [r7, #24]
 8006622:	f003 020f 	and.w	r2, r3, #15
 8006626:	4613      	mov	r3, r2
 8006628:	00db      	lsls	r3, r3, #3
 800662a:	4413      	add	r3, r2
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	4413      	add	r3, r2
 8006636:	3304      	adds	r3, #4
 8006638:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006640:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006644:	d124      	bne.n	8006690 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006646:	69ba      	ldr	r2, [r7, #24]
 8006648:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800664c:	4013      	ands	r3, r2
 800664e:	2b00      	cmp	r3, #0
 8006650:	d035      	beq.n	80066be <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006656:	69bb      	ldr	r3, [r7, #24]
 8006658:	091b      	lsrs	r3, r3, #4
 800665a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800665c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006660:	b29b      	uxth	r3, r3
 8006662:	461a      	mov	r2, r3
 8006664:	6a38      	ldr	r0, [r7, #32]
 8006666:	f002 ff79 	bl	800955c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	68da      	ldr	r2, [r3, #12]
 800666e:	69bb      	ldr	r3, [r7, #24]
 8006670:	091b      	lsrs	r3, r3, #4
 8006672:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006676:	441a      	add	r2, r3
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	695a      	ldr	r2, [r3, #20]
 8006680:	69bb      	ldr	r3, [r7, #24]
 8006682:	091b      	lsrs	r3, r3, #4
 8006684:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006688:	441a      	add	r2, r3
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	615a      	str	r2, [r3, #20]
 800668e:	e016      	b.n	80066be <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006696:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800669a:	d110      	bne.n	80066be <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80066a2:	2208      	movs	r2, #8
 80066a4:	4619      	mov	r1, r3
 80066a6:	6a38      	ldr	r0, [r7, #32]
 80066a8:	f002 ff58 	bl	800955c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	695a      	ldr	r2, [r3, #20]
 80066b0:	69bb      	ldr	r3, [r7, #24]
 80066b2:	091b      	lsrs	r3, r3, #4
 80066b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80066b8:	441a      	add	r2, r3
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	699a      	ldr	r2, [r3, #24]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f042 0210 	orr.w	r2, r2, #16
 80066cc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4618      	mov	r0, r3
 80066d4:	f003 f8d6 	bl	8009884 <USB_ReadInterrupts>
 80066d8:	4603      	mov	r3, r0
 80066da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80066de:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80066e2:	f040 80a7 	bne.w	8006834 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80066e6:	2300      	movs	r3, #0
 80066e8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4618      	mov	r0, r3
 80066f0:	f003 f8db 	bl	80098aa <USB_ReadDevAllOutEpInterrupt>
 80066f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80066f6:	e099      	b.n	800682c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80066f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066fa:	f003 0301 	and.w	r3, r3, #1
 80066fe:	2b00      	cmp	r3, #0
 8006700:	f000 808e 	beq.w	8006820 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800670a:	b2d2      	uxtb	r2, r2
 800670c:	4611      	mov	r1, r2
 800670e:	4618      	mov	r0, r3
 8006710:	f003 f8ff 	bl	8009912 <USB_ReadDevOutEPInterrupt>
 8006714:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	f003 0301 	and.w	r3, r3, #1
 800671c:	2b00      	cmp	r3, #0
 800671e:	d00c      	beq.n	800673a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006722:	015a      	lsls	r2, r3, #5
 8006724:	69fb      	ldr	r3, [r7, #28]
 8006726:	4413      	add	r3, r2
 8006728:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800672c:	461a      	mov	r2, r3
 800672e:	2301      	movs	r3, #1
 8006730:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006732:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f000 fea3 	bl	8007480 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	f003 0308 	and.w	r3, r3, #8
 8006740:	2b00      	cmp	r3, #0
 8006742:	d00c      	beq.n	800675e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006746:	015a      	lsls	r2, r3, #5
 8006748:	69fb      	ldr	r3, [r7, #28]
 800674a:	4413      	add	r3, r2
 800674c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006750:	461a      	mov	r2, r3
 8006752:	2308      	movs	r3, #8
 8006754:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006756:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 ff79 	bl	8007650 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	f003 0310 	and.w	r3, r3, #16
 8006764:	2b00      	cmp	r3, #0
 8006766:	d008      	beq.n	800677a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676a:	015a      	lsls	r2, r3, #5
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	4413      	add	r3, r2
 8006770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006774:	461a      	mov	r2, r3
 8006776:	2310      	movs	r3, #16
 8006778:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	f003 0302 	and.w	r3, r3, #2
 8006780:	2b00      	cmp	r3, #0
 8006782:	d030      	beq.n	80067e6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006784:	6a3b      	ldr	r3, [r7, #32]
 8006786:	695b      	ldr	r3, [r3, #20]
 8006788:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800678c:	2b80      	cmp	r3, #128	@ 0x80
 800678e:	d109      	bne.n	80067a4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006790:	69fb      	ldr	r3, [r7, #28]
 8006792:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	69fa      	ldr	r2, [r7, #28]
 800679a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800679e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80067a2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80067a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067a6:	4613      	mov	r3, r2
 80067a8:	00db      	lsls	r3, r3, #3
 80067aa:	4413      	add	r3, r2
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	4413      	add	r3, r2
 80067b6:	3304      	adds	r3, #4
 80067b8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	78db      	ldrb	r3, [r3, #3]
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d108      	bne.n	80067d4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	2200      	movs	r2, #0
 80067c6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80067c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ca:	b2db      	uxtb	r3, r3
 80067cc:	4619      	mov	r1, r3
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f005 fb38 	bl	800be44 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80067d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d6:	015a      	lsls	r2, r3, #5
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	4413      	add	r3, r2
 80067dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067e0:	461a      	mov	r2, r3
 80067e2:	2302      	movs	r3, #2
 80067e4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	f003 0320 	and.w	r3, r3, #32
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d008      	beq.n	8006802 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80067f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f2:	015a      	lsls	r2, r3, #5
 80067f4:	69fb      	ldr	r3, [r7, #28]
 80067f6:	4413      	add	r3, r2
 80067f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067fc:	461a      	mov	r2, r3
 80067fe:	2320      	movs	r3, #32
 8006800:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006808:	2b00      	cmp	r3, #0
 800680a:	d009      	beq.n	8006820 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800680c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680e:	015a      	lsls	r2, r3, #5
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	4413      	add	r3, r2
 8006814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006818:	461a      	mov	r2, r3
 800681a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800681e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006822:	3301      	adds	r3, #1
 8006824:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006828:	085b      	lsrs	r3, r3, #1
 800682a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800682c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800682e:	2b00      	cmp	r3, #0
 8006830:	f47f af62 	bne.w	80066f8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4618      	mov	r0, r3
 800683a:	f003 f823 	bl	8009884 <USB_ReadInterrupts>
 800683e:	4603      	mov	r3, r0
 8006840:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006844:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006848:	f040 80db 	bne.w	8006a02 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4618      	mov	r0, r3
 8006852:	f003 f844 	bl	80098de <USB_ReadDevAllInEpInterrupt>
 8006856:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8006858:	2300      	movs	r3, #0
 800685a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800685c:	e0cd      	b.n	80069fa <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800685e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006860:	f003 0301 	and.w	r3, r3, #1
 8006864:	2b00      	cmp	r3, #0
 8006866:	f000 80c2 	beq.w	80069ee <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006870:	b2d2      	uxtb	r2, r2
 8006872:	4611      	mov	r1, r2
 8006874:	4618      	mov	r0, r3
 8006876:	f003 f86a 	bl	800994e <USB_ReadDevInEPInterrupt>
 800687a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	f003 0301 	and.w	r3, r3, #1
 8006882:	2b00      	cmp	r3, #0
 8006884:	d057      	beq.n	8006936 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006888:	f003 030f 	and.w	r3, r3, #15
 800688c:	2201      	movs	r2, #1
 800688e:	fa02 f303 	lsl.w	r3, r2, r3
 8006892:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800689a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	43db      	mvns	r3, r3
 80068a0:	69f9      	ldr	r1, [r7, #28]
 80068a2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80068a6:	4013      	ands	r3, r2
 80068a8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80068aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ac:	015a      	lsls	r2, r3, #5
 80068ae:	69fb      	ldr	r3, [r7, #28]
 80068b0:	4413      	add	r3, r2
 80068b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068b6:	461a      	mov	r2, r3
 80068b8:	2301      	movs	r3, #1
 80068ba:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	799b      	ldrb	r3, [r3, #6]
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d132      	bne.n	800692a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80068c4:	6879      	ldr	r1, [r7, #4]
 80068c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068c8:	4613      	mov	r3, r2
 80068ca:	00db      	lsls	r3, r3, #3
 80068cc:	4413      	add	r3, r2
 80068ce:	009b      	lsls	r3, r3, #2
 80068d0:	440b      	add	r3, r1
 80068d2:	3320      	adds	r3, #32
 80068d4:	6819      	ldr	r1, [r3, #0]
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068da:	4613      	mov	r3, r2
 80068dc:	00db      	lsls	r3, r3, #3
 80068de:	4413      	add	r3, r2
 80068e0:	009b      	lsls	r3, r3, #2
 80068e2:	4403      	add	r3, r0
 80068e4:	331c      	adds	r3, #28
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4419      	add	r1, r3
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068ee:	4613      	mov	r3, r2
 80068f0:	00db      	lsls	r3, r3, #3
 80068f2:	4413      	add	r3, r2
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	4403      	add	r3, r0
 80068f8:	3320      	adds	r3, #32
 80068fa:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80068fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d113      	bne.n	800692a <HAL_PCD_IRQHandler+0x3a2>
 8006902:	6879      	ldr	r1, [r7, #4]
 8006904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006906:	4613      	mov	r3, r2
 8006908:	00db      	lsls	r3, r3, #3
 800690a:	4413      	add	r3, r2
 800690c:	009b      	lsls	r3, r3, #2
 800690e:	440b      	add	r3, r1
 8006910:	3324      	adds	r3, #36	@ 0x24
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d108      	bne.n	800692a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6818      	ldr	r0, [r3, #0]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006922:	461a      	mov	r2, r3
 8006924:	2101      	movs	r1, #1
 8006926:	f003 f871 	bl	8009a0c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800692a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692c:	b2db      	uxtb	r3, r3
 800692e:	4619      	mov	r1, r3
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f005 fa02 	bl	800bd3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	f003 0308 	and.w	r3, r3, #8
 800693c:	2b00      	cmp	r3, #0
 800693e:	d008      	beq.n	8006952 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006942:	015a      	lsls	r2, r3, #5
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	4413      	add	r3, r2
 8006948:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800694c:	461a      	mov	r2, r3
 800694e:	2308      	movs	r3, #8
 8006950:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	f003 0310 	and.w	r3, r3, #16
 8006958:	2b00      	cmp	r3, #0
 800695a:	d008      	beq.n	800696e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800695c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695e:	015a      	lsls	r2, r3, #5
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	4413      	add	r3, r2
 8006964:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006968:	461a      	mov	r2, r3
 800696a:	2310      	movs	r3, #16
 800696c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006974:	2b00      	cmp	r3, #0
 8006976:	d008      	beq.n	800698a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697a:	015a      	lsls	r2, r3, #5
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	4413      	add	r3, r2
 8006980:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006984:	461a      	mov	r2, r3
 8006986:	2340      	movs	r3, #64	@ 0x40
 8006988:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	f003 0302 	and.w	r3, r3, #2
 8006990:	2b00      	cmp	r3, #0
 8006992:	d023      	beq.n	80069dc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006994:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006996:	6a38      	ldr	r0, [r7, #32]
 8006998:	f002 f858 	bl	8008a4c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800699c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800699e:	4613      	mov	r3, r2
 80069a0:	00db      	lsls	r3, r3, #3
 80069a2:	4413      	add	r3, r2
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	3310      	adds	r3, #16
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	4413      	add	r3, r2
 80069ac:	3304      	adds	r3, #4
 80069ae:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	78db      	ldrb	r3, [r3, #3]
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d108      	bne.n	80069ca <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	2200      	movs	r2, #0
 80069bc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80069be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	4619      	mov	r1, r3
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f005 fa4f 	bl	800be68 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80069ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069cc:	015a      	lsls	r2, r3, #5
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	4413      	add	r3, r2
 80069d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069d6:	461a      	mov	r2, r3
 80069d8:	2302      	movs	r3, #2
 80069da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d003      	beq.n	80069ee <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80069e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 fcbd 	bl	8007368 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80069ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f0:	3301      	adds	r3, #1
 80069f2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80069f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f6:	085b      	lsrs	r3, r3, #1
 80069f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80069fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	f47f af2e 	bne.w	800685e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4618      	mov	r0, r3
 8006a08:	f002 ff3c 	bl	8009884 <USB_ReadInterrupts>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a16:	d122      	bne.n	8006a5e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	69fa      	ldr	r2, [r7, #28]
 8006a22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a26:	f023 0301 	bic.w	r3, r3, #1
 8006a2a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d108      	bne.n	8006a48 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006a3e:	2100      	movs	r1, #0
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f000 fea3 	bl	800778c <HAL_PCDEx_LPM_Callback>
 8006a46:	e002      	b.n	8006a4e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f005 f9ed 	bl	800be28 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	695a      	ldr	r2, [r3, #20]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8006a5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4618      	mov	r0, r3
 8006a64:	f002 ff0e 	bl	8009884 <USB_ReadInterrupts>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a72:	d112      	bne.n	8006a9a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	f003 0301 	and.w	r3, r3, #1
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d102      	bne.n	8006a8a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f005 f9a9 	bl	800bddc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	695a      	ldr	r2, [r3, #20]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8006a98:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f002 fef0 	bl	8009884 <USB_ReadInterrupts>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006aaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006aae:	f040 80b7 	bne.w	8006c20 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006ab2:	69fb      	ldr	r3, [r7, #28]
 8006ab4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	69fa      	ldr	r2, [r7, #28]
 8006abc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ac0:	f023 0301 	bic.w	r3, r3, #1
 8006ac4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	2110      	movs	r1, #16
 8006acc:	4618      	mov	r0, r3
 8006ace:	f001 ffbd 	bl	8008a4c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ad6:	e046      	b.n	8006b66 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ada:	015a      	lsls	r2, r3, #5
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	4413      	add	r3, r2
 8006ae0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ae4:	461a      	mov	r2, r3
 8006ae6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006aea:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aee:	015a      	lsls	r2, r3, #5
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	4413      	add	r3, r2
 8006af4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006afc:	0151      	lsls	r1, r2, #5
 8006afe:	69fa      	ldr	r2, [r7, #28]
 8006b00:	440a      	add	r2, r1
 8006b02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b06:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b0a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b0e:	015a      	lsls	r2, r3, #5
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	4413      	add	r3, r2
 8006b14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b18:	461a      	mov	r2, r3
 8006b1a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006b1e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b22:	015a      	lsls	r2, r3, #5
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	4413      	add	r3, r2
 8006b28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b30:	0151      	lsls	r1, r2, #5
 8006b32:	69fa      	ldr	r2, [r7, #28]
 8006b34:	440a      	add	r2, r1
 8006b36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b3a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b3e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b42:	015a      	lsls	r2, r3, #5
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	4413      	add	r3, r2
 8006b48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b50:	0151      	lsls	r1, r2, #5
 8006b52:	69fa      	ldr	r2, [r7, #28]
 8006b54:	440a      	add	r2, r1
 8006b56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b5a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006b5e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b62:	3301      	adds	r3, #1
 8006b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	791b      	ldrb	r3, [r3, #4]
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d3b2      	bcc.n	8006ad8 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006b72:	69fb      	ldr	r3, [r7, #28]
 8006b74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b78:	69db      	ldr	r3, [r3, #28]
 8006b7a:	69fa      	ldr	r2, [r7, #28]
 8006b7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b80:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006b84:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	7bdb      	ldrb	r3, [r3, #15]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d016      	beq.n	8006bbc <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006b8e:	69fb      	ldr	r3, [r7, #28]
 8006b90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b98:	69fa      	ldr	r2, [r7, #28]
 8006b9a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b9e:	f043 030b 	orr.w	r3, r3, #11
 8006ba2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bae:	69fa      	ldr	r2, [r7, #28]
 8006bb0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bb4:	f043 030b 	orr.w	r3, r3, #11
 8006bb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8006bba:	e015      	b.n	8006be8 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bc2:	695b      	ldr	r3, [r3, #20]
 8006bc4:	69fa      	ldr	r2, [r7, #28]
 8006bc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006bce:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8006bd2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bda:	691b      	ldr	r3, [r3, #16]
 8006bdc:	69fa      	ldr	r2, [r7, #28]
 8006bde:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006be2:	f043 030b 	orr.w	r3, r3, #11
 8006be6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	69fa      	ldr	r2, [r7, #28]
 8006bf2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bf6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006bfa:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6818      	ldr	r0, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	f002 fefe 	bl	8009a0c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	695a      	ldr	r2, [r3, #20]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006c1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4618      	mov	r0, r3
 8006c26:	f002 fe2d 	bl	8009884 <USB_ReadInterrupts>
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006c30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c34:	d123      	bne.n	8006c7e <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f002 fec3 	bl	80099c6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4618      	mov	r0, r3
 8006c46:	f001 ff7a 	bl	8008b3e <USB_GetDevSpeed>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681c      	ldr	r4, [r3, #0]
 8006c56:	f001 fa09 	bl	800806c <HAL_RCC_GetHCLKFreq>
 8006c5a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006c60:	461a      	mov	r2, r3
 8006c62:	4620      	mov	r0, r4
 8006c64:	f001 fc7e 	bl	8008564 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f005 f88e 	bl	800bd8a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	695a      	ldr	r2, [r3, #20]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006c7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4618      	mov	r0, r3
 8006c84:	f002 fdfe 	bl	8009884 <USB_ReadInterrupts>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	f003 0308 	and.w	r3, r3, #8
 8006c8e:	2b08      	cmp	r3, #8
 8006c90:	d10a      	bne.n	8006ca8 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f005 f86b 	bl	800bd6e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	695a      	ldr	r2, [r3, #20]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f002 0208 	and.w	r2, r2, #8
 8006ca6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4618      	mov	r0, r3
 8006cae:	f002 fde9 	bl	8009884 <USB_ReadInterrupts>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cb8:	2b80      	cmp	r3, #128	@ 0x80
 8006cba:	d123      	bne.n	8006d04 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006cbc:	6a3b      	ldr	r3, [r7, #32]
 8006cbe:	699b      	ldr	r3, [r3, #24]
 8006cc0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006cc4:	6a3b      	ldr	r3, [r7, #32]
 8006cc6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006cc8:	2301      	movs	r3, #1
 8006cca:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ccc:	e014      	b.n	8006cf8 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006cce:	6879      	ldr	r1, [r7, #4]
 8006cd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cd2:	4613      	mov	r3, r2
 8006cd4:	00db      	lsls	r3, r3, #3
 8006cd6:	4413      	add	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	440b      	add	r3, r1
 8006cdc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006ce0:	781b      	ldrb	r3, [r3, #0]
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d105      	bne.n	8006cf2 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	4619      	mov	r1, r3
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 fb0a 	bl	8007306 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	791b      	ldrb	r3, [r3, #4]
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d3e4      	bcc.n	8006cce <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f002 fdbb 	bl	8009884 <USB_ReadInterrupts>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d18:	d13c      	bne.n	8006d94 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d1e:	e02b      	b.n	8006d78 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8006d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d22:	015a      	lsls	r2, r3, #5
 8006d24:	69fb      	ldr	r3, [r7, #28]
 8006d26:	4413      	add	r3, r2
 8006d28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006d30:	6879      	ldr	r1, [r7, #4]
 8006d32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d34:	4613      	mov	r3, r2
 8006d36:	00db      	lsls	r3, r3, #3
 8006d38:	4413      	add	r3, r2
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	440b      	add	r3, r1
 8006d3e:	3318      	adds	r3, #24
 8006d40:	781b      	ldrb	r3, [r3, #0]
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d115      	bne.n	8006d72 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006d46:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	da12      	bge.n	8006d72 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006d4c:	6879      	ldr	r1, [r7, #4]
 8006d4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d50:	4613      	mov	r3, r2
 8006d52:	00db      	lsls	r3, r3, #3
 8006d54:	4413      	add	r3, r2
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	440b      	add	r3, r1
 8006d5a:	3317      	adds	r3, #23
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d62:	b2db      	uxtb	r3, r3
 8006d64:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f000 faca 	bl	8007306 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d74:	3301      	adds	r3, #1
 8006d76:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	791b      	ldrb	r3, [r3, #4]
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d3cd      	bcc.n	8006d20 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	695a      	ldr	r2, [r3, #20]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006d92:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f002 fd73 	bl	8009884 <USB_ReadInterrupts>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006da4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006da8:	d156      	bne.n	8006e58 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006daa:	2301      	movs	r3, #1
 8006dac:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dae:	e045      	b.n	8006e3c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db2:	015a      	lsls	r2, r3, #5
 8006db4:	69fb      	ldr	r3, [r7, #28]
 8006db6:	4413      	add	r3, r2
 8006db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006dc0:	6879      	ldr	r1, [r7, #4]
 8006dc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dc4:	4613      	mov	r3, r2
 8006dc6:	00db      	lsls	r3, r3, #3
 8006dc8:	4413      	add	r3, r2
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	440b      	add	r3, r1
 8006dce:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006dd2:	781b      	ldrb	r3, [r3, #0]
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d12e      	bne.n	8006e36 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006dd8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	da2b      	bge.n	8006e36 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	0c1a      	lsrs	r2, r3, #16
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006de8:	4053      	eors	r3, r2
 8006dea:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d121      	bne.n	8006e36 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006df2:	6879      	ldr	r1, [r7, #4]
 8006df4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006df6:	4613      	mov	r3, r2
 8006df8:	00db      	lsls	r3, r3, #3
 8006dfa:	4413      	add	r3, r2
 8006dfc:	009b      	lsls	r3, r3, #2
 8006dfe:	440b      	add	r3, r1
 8006e00:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006e04:	2201      	movs	r2, #1
 8006e06:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006e08:	6a3b      	ldr	r3, [r7, #32]
 8006e0a:	699b      	ldr	r3, [r3, #24]
 8006e0c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006e10:	6a3b      	ldr	r3, [r7, #32]
 8006e12:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006e14:	6a3b      	ldr	r3, [r7, #32]
 8006e16:	695b      	ldr	r3, [r3, #20]
 8006e18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d10a      	bne.n	8006e36 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006e20:	69fb      	ldr	r3, [r7, #28]
 8006e22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	69fa      	ldr	r2, [r7, #28]
 8006e2a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006e32:	6053      	str	r3, [r2, #4]
            break;
 8006e34:	e008      	b.n	8006e48 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e38:	3301      	adds	r3, #1
 8006e3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	791b      	ldrb	r3, [r3, #4]
 8006e40:	461a      	mov	r2, r3
 8006e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d3b3      	bcc.n	8006db0 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	695a      	ldr	r2, [r3, #20]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006e56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f002 fd11 	bl	8009884 <USB_ReadInterrupts>
 8006e62:	4603      	mov	r3, r0
 8006e64:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006e68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e6c:	d10a      	bne.n	8006e84 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f005 f80c 	bl	800be8c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	695a      	ldr	r2, [r3, #20]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006e82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f002 fcfb 	bl	8009884 <USB_ReadInterrupts>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	f003 0304 	and.w	r3, r3, #4
 8006e94:	2b04      	cmp	r3, #4
 8006e96:	d115      	bne.n	8006ec4 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006ea0:	69bb      	ldr	r3, [r7, #24]
 8006ea2:	f003 0304 	and.w	r3, r3, #4
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d002      	beq.n	8006eb0 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f004 fffc 	bl	800bea8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	6859      	ldr	r1, [r3, #4]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	69ba      	ldr	r2, [r7, #24]
 8006ebc:	430a      	orrs	r2, r1
 8006ebe:	605a      	str	r2, [r3, #4]
 8006ec0:	e000      	b.n	8006ec4 <HAL_PCD_IRQHandler+0x93c>
      return;
 8006ec2:	bf00      	nop
    }
  }
}
 8006ec4:	3734      	adds	r7, #52	@ 0x34
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd90      	pop	{r4, r7, pc}

08006eca <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b082      	sub	sp, #8
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
 8006ed2:	460b      	mov	r3, r1
 8006ed4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d101      	bne.n	8006ee4 <HAL_PCD_SetAddress+0x1a>
 8006ee0:	2302      	movs	r3, #2
 8006ee2:	e012      	b.n	8006f0a <HAL_PCD_SetAddress+0x40>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	78fa      	ldrb	r2, [r7, #3]
 8006ef0:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	78fa      	ldrb	r2, [r7, #3]
 8006ef8:	4611      	mov	r1, r2
 8006efa:	4618      	mov	r0, r3
 8006efc:	f002 fc5a 	bl	80097b4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3708      	adds	r7, #8
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b084      	sub	sp, #16
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
 8006f1a:	4608      	mov	r0, r1
 8006f1c:	4611      	mov	r1, r2
 8006f1e:	461a      	mov	r2, r3
 8006f20:	4603      	mov	r3, r0
 8006f22:	70fb      	strb	r3, [r7, #3]
 8006f24:	460b      	mov	r3, r1
 8006f26:	803b      	strh	r3, [r7, #0]
 8006f28:	4613      	mov	r3, r2
 8006f2a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006f30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	da0f      	bge.n	8006f58 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006f38:	78fb      	ldrb	r3, [r7, #3]
 8006f3a:	f003 020f 	and.w	r2, r3, #15
 8006f3e:	4613      	mov	r3, r2
 8006f40:	00db      	lsls	r3, r3, #3
 8006f42:	4413      	add	r3, r2
 8006f44:	009b      	lsls	r3, r3, #2
 8006f46:	3310      	adds	r3, #16
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	4413      	add	r3, r2
 8006f4c:	3304      	adds	r3, #4
 8006f4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2201      	movs	r2, #1
 8006f54:	705a      	strb	r2, [r3, #1]
 8006f56:	e00f      	b.n	8006f78 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006f58:	78fb      	ldrb	r3, [r7, #3]
 8006f5a:	f003 020f 	and.w	r2, r3, #15
 8006f5e:	4613      	mov	r3, r2
 8006f60:	00db      	lsls	r3, r3, #3
 8006f62:	4413      	add	r3, r2
 8006f64:	009b      	lsls	r3, r3, #2
 8006f66:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006f6a:	687a      	ldr	r2, [r7, #4]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	3304      	adds	r3, #4
 8006f70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2200      	movs	r2, #0
 8006f76:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006f78:	78fb      	ldrb	r3, [r7, #3]
 8006f7a:	f003 030f 	and.w	r3, r3, #15
 8006f7e:	b2da      	uxtb	r2, r3
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006f84:	883b      	ldrh	r3, [r7, #0]
 8006f86:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	78ba      	ldrb	r2, [r7, #2]
 8006f92:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	785b      	ldrb	r3, [r3, #1]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d004      	beq.n	8006fa6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006fa6:	78bb      	ldrb	r3, [r7, #2]
 8006fa8:	2b02      	cmp	r3, #2
 8006faa:	d102      	bne.n	8006fb2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d101      	bne.n	8006fc0 <HAL_PCD_EP_Open+0xae>
 8006fbc:	2302      	movs	r3, #2
 8006fbe:	e00e      	b.n	8006fde <HAL_PCD_EP_Open+0xcc>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68f9      	ldr	r1, [r7, #12]
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f001 fdda 	bl	8008b88 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006fdc:	7afb      	ldrb	r3, [r7, #11]
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3710      	adds	r7, #16
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}

08006fe6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006fe6:	b580      	push	{r7, lr}
 8006fe8:	b084      	sub	sp, #16
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
 8006fee:	460b      	mov	r3, r1
 8006ff0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006ff2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	da0f      	bge.n	800701a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006ffa:	78fb      	ldrb	r3, [r7, #3]
 8006ffc:	f003 020f 	and.w	r2, r3, #15
 8007000:	4613      	mov	r3, r2
 8007002:	00db      	lsls	r3, r3, #3
 8007004:	4413      	add	r3, r2
 8007006:	009b      	lsls	r3, r3, #2
 8007008:	3310      	adds	r3, #16
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	4413      	add	r3, r2
 800700e:	3304      	adds	r3, #4
 8007010:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2201      	movs	r2, #1
 8007016:	705a      	strb	r2, [r3, #1]
 8007018:	e00f      	b.n	800703a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800701a:	78fb      	ldrb	r3, [r7, #3]
 800701c:	f003 020f 	and.w	r2, r3, #15
 8007020:	4613      	mov	r3, r2
 8007022:	00db      	lsls	r3, r3, #3
 8007024:	4413      	add	r3, r2
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	4413      	add	r3, r2
 8007030:	3304      	adds	r3, #4
 8007032:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2200      	movs	r2, #0
 8007038:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800703a:	78fb      	ldrb	r3, [r7, #3]
 800703c:	f003 030f 	and.w	r3, r3, #15
 8007040:	b2da      	uxtb	r2, r3
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800704c:	2b01      	cmp	r3, #1
 800704e:	d101      	bne.n	8007054 <HAL_PCD_EP_Close+0x6e>
 8007050:	2302      	movs	r3, #2
 8007052:	e00e      	b.n	8007072 <HAL_PCD_EP_Close+0x8c>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	68f9      	ldr	r1, [r7, #12]
 8007062:	4618      	mov	r0, r3
 8007064:	f001 fe18 	bl	8008c98 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2200      	movs	r2, #0
 800706c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3710      	adds	r7, #16
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}

0800707a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800707a:	b580      	push	{r7, lr}
 800707c:	b086      	sub	sp, #24
 800707e:	af00      	add	r7, sp, #0
 8007080:	60f8      	str	r0, [r7, #12]
 8007082:	607a      	str	r2, [r7, #4]
 8007084:	603b      	str	r3, [r7, #0]
 8007086:	460b      	mov	r3, r1
 8007088:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800708a:	7afb      	ldrb	r3, [r7, #11]
 800708c:	f003 020f 	and.w	r2, r3, #15
 8007090:	4613      	mov	r3, r2
 8007092:	00db      	lsls	r3, r3, #3
 8007094:	4413      	add	r3, r2
 8007096:	009b      	lsls	r3, r3, #2
 8007098:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800709c:	68fa      	ldr	r2, [r7, #12]
 800709e:	4413      	add	r3, r2
 80070a0:	3304      	adds	r3, #4
 80070a2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	687a      	ldr	r2, [r7, #4]
 80070a8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	683a      	ldr	r2, [r7, #0]
 80070ae:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	2200      	movs	r2, #0
 80070b4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	2200      	movs	r2, #0
 80070ba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80070bc:	7afb      	ldrb	r3, [r7, #11]
 80070be:	f003 030f 	and.w	r3, r3, #15
 80070c2:	b2da      	uxtb	r2, r3
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	799b      	ldrb	r3, [r3, #6]
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	d102      	bne.n	80070d6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80070d0:	687a      	ldr	r2, [r7, #4]
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6818      	ldr	r0, [r3, #0]
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	799b      	ldrb	r3, [r3, #6]
 80070de:	461a      	mov	r2, r3
 80070e0:	6979      	ldr	r1, [r7, #20]
 80070e2:	f001 feb5 	bl	8008e50 <USB_EPStartXfer>

  return HAL_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3718      	adds	r7, #24
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b083      	sub	sp, #12
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	460b      	mov	r3, r1
 80070fa:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80070fc:	78fb      	ldrb	r3, [r7, #3]
 80070fe:	f003 020f 	and.w	r2, r3, #15
 8007102:	6879      	ldr	r1, [r7, #4]
 8007104:	4613      	mov	r3, r2
 8007106:	00db      	lsls	r3, r3, #3
 8007108:	4413      	add	r3, r2
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	440b      	add	r3, r1
 800710e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8007112:	681b      	ldr	r3, [r3, #0]
}
 8007114:	4618      	mov	r0, r3
 8007116:	370c      	adds	r7, #12
 8007118:	46bd      	mov	sp, r7
 800711a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711e:	4770      	bx	lr

08007120 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b086      	sub	sp, #24
 8007124:	af00      	add	r7, sp, #0
 8007126:	60f8      	str	r0, [r7, #12]
 8007128:	607a      	str	r2, [r7, #4]
 800712a:	603b      	str	r3, [r7, #0]
 800712c:	460b      	mov	r3, r1
 800712e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007130:	7afb      	ldrb	r3, [r7, #11]
 8007132:	f003 020f 	and.w	r2, r3, #15
 8007136:	4613      	mov	r3, r2
 8007138:	00db      	lsls	r3, r3, #3
 800713a:	4413      	add	r3, r2
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	3310      	adds	r3, #16
 8007140:	68fa      	ldr	r2, [r7, #12]
 8007142:	4413      	add	r3, r2
 8007144:	3304      	adds	r3, #4
 8007146:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	683a      	ldr	r2, [r7, #0]
 8007152:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	2200      	movs	r2, #0
 8007158:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	2201      	movs	r2, #1
 800715e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007160:	7afb      	ldrb	r3, [r7, #11]
 8007162:	f003 030f 	and.w	r3, r3, #15
 8007166:	b2da      	uxtb	r2, r3
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	799b      	ldrb	r3, [r3, #6]
 8007170:	2b01      	cmp	r3, #1
 8007172:	d102      	bne.n	800717a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	6818      	ldr	r0, [r3, #0]
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	799b      	ldrb	r3, [r3, #6]
 8007182:	461a      	mov	r2, r3
 8007184:	6979      	ldr	r1, [r7, #20]
 8007186:	f001 fe63 	bl	8008e50 <USB_EPStartXfer>

  return HAL_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	4618      	mov	r0, r3
 800718e:	3718      	adds	r7, #24
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	460b      	mov	r3, r1
 800719e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80071a0:	78fb      	ldrb	r3, [r7, #3]
 80071a2:	f003 030f 	and.w	r3, r3, #15
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	7912      	ldrb	r2, [r2, #4]
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d901      	bls.n	80071b2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e04f      	b.n	8007252 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80071b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	da0f      	bge.n	80071da <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80071ba:	78fb      	ldrb	r3, [r7, #3]
 80071bc:	f003 020f 	and.w	r2, r3, #15
 80071c0:	4613      	mov	r3, r2
 80071c2:	00db      	lsls	r3, r3, #3
 80071c4:	4413      	add	r3, r2
 80071c6:	009b      	lsls	r3, r3, #2
 80071c8:	3310      	adds	r3, #16
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	4413      	add	r3, r2
 80071ce:	3304      	adds	r3, #4
 80071d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2201      	movs	r2, #1
 80071d6:	705a      	strb	r2, [r3, #1]
 80071d8:	e00d      	b.n	80071f6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80071da:	78fa      	ldrb	r2, [r7, #3]
 80071dc:	4613      	mov	r3, r2
 80071de:	00db      	lsls	r3, r3, #3
 80071e0:	4413      	add	r3, r2
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	4413      	add	r3, r2
 80071ec:	3304      	adds	r3, #4
 80071ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2200      	movs	r2, #0
 80071f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2201      	movs	r2, #1
 80071fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80071fc:	78fb      	ldrb	r3, [r7, #3]
 80071fe:	f003 030f 	and.w	r3, r3, #15
 8007202:	b2da      	uxtb	r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800720e:	2b01      	cmp	r3, #1
 8007210:	d101      	bne.n	8007216 <HAL_PCD_EP_SetStall+0x82>
 8007212:	2302      	movs	r3, #2
 8007214:	e01d      	b.n	8007252 <HAL_PCD_EP_SetStall+0xbe>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2201      	movs	r2, #1
 800721a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68f9      	ldr	r1, [r7, #12]
 8007224:	4618      	mov	r0, r3
 8007226:	f002 f9f1 	bl	800960c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800722a:	78fb      	ldrb	r3, [r7, #3]
 800722c:	f003 030f 	and.w	r3, r3, #15
 8007230:	2b00      	cmp	r3, #0
 8007232:	d109      	bne.n	8007248 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6818      	ldr	r0, [r3, #0]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	7999      	ldrb	r1, [r3, #6]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007242:	461a      	mov	r2, r3
 8007244:	f002 fbe2 	bl	8009a0c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2200      	movs	r2, #0
 800724c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007250:	2300      	movs	r3, #0
}
 8007252:	4618      	mov	r0, r3
 8007254:	3710      	adds	r7, #16
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}

0800725a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800725a:	b580      	push	{r7, lr}
 800725c:	b084      	sub	sp, #16
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
 8007262:	460b      	mov	r3, r1
 8007264:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007266:	78fb      	ldrb	r3, [r7, #3]
 8007268:	f003 030f 	and.w	r3, r3, #15
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	7912      	ldrb	r2, [r2, #4]
 8007270:	4293      	cmp	r3, r2
 8007272:	d901      	bls.n	8007278 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007274:	2301      	movs	r3, #1
 8007276:	e042      	b.n	80072fe <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007278:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800727c:	2b00      	cmp	r3, #0
 800727e:	da0f      	bge.n	80072a0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007280:	78fb      	ldrb	r3, [r7, #3]
 8007282:	f003 020f 	and.w	r2, r3, #15
 8007286:	4613      	mov	r3, r2
 8007288:	00db      	lsls	r3, r3, #3
 800728a:	4413      	add	r3, r2
 800728c:	009b      	lsls	r3, r3, #2
 800728e:	3310      	adds	r3, #16
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	4413      	add	r3, r2
 8007294:	3304      	adds	r3, #4
 8007296:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2201      	movs	r2, #1
 800729c:	705a      	strb	r2, [r3, #1]
 800729e:	e00f      	b.n	80072c0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80072a0:	78fb      	ldrb	r3, [r7, #3]
 80072a2:	f003 020f 	and.w	r2, r3, #15
 80072a6:	4613      	mov	r3, r2
 80072a8:	00db      	lsls	r3, r3, #3
 80072aa:	4413      	add	r3, r2
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	4413      	add	r3, r2
 80072b6:	3304      	adds	r3, #4
 80072b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2200      	movs	r2, #0
 80072be:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2200      	movs	r2, #0
 80072c4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80072c6:	78fb      	ldrb	r3, [r7, #3]
 80072c8:	f003 030f 	and.w	r3, r3, #15
 80072cc:	b2da      	uxtb	r2, r3
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80072d8:	2b01      	cmp	r3, #1
 80072da:	d101      	bne.n	80072e0 <HAL_PCD_EP_ClrStall+0x86>
 80072dc:	2302      	movs	r3, #2
 80072de:	e00e      	b.n	80072fe <HAL_PCD_EP_ClrStall+0xa4>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2201      	movs	r2, #1
 80072e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68f9      	ldr	r1, [r7, #12]
 80072ee:	4618      	mov	r0, r3
 80072f0:	f002 f9fa 	bl	80096e8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3710      	adds	r7, #16
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}

08007306 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007306:	b580      	push	{r7, lr}
 8007308:	b084      	sub	sp, #16
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
 800730e:	460b      	mov	r3, r1
 8007310:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007312:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007316:	2b00      	cmp	r3, #0
 8007318:	da0c      	bge.n	8007334 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800731a:	78fb      	ldrb	r3, [r7, #3]
 800731c:	f003 020f 	and.w	r2, r3, #15
 8007320:	4613      	mov	r3, r2
 8007322:	00db      	lsls	r3, r3, #3
 8007324:	4413      	add	r3, r2
 8007326:	009b      	lsls	r3, r3, #2
 8007328:	3310      	adds	r3, #16
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	4413      	add	r3, r2
 800732e:	3304      	adds	r3, #4
 8007330:	60fb      	str	r3, [r7, #12]
 8007332:	e00c      	b.n	800734e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007334:	78fb      	ldrb	r3, [r7, #3]
 8007336:	f003 020f 	and.w	r2, r3, #15
 800733a:	4613      	mov	r3, r2
 800733c:	00db      	lsls	r3, r3, #3
 800733e:	4413      	add	r3, r2
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007346:	687a      	ldr	r2, [r7, #4]
 8007348:	4413      	add	r3, r2
 800734a:	3304      	adds	r3, #4
 800734c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	68f9      	ldr	r1, [r7, #12]
 8007354:	4618      	mov	r0, r3
 8007356:	f002 f819 	bl	800938c <USB_EPStopXfer>
 800735a:	4603      	mov	r3, r0
 800735c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800735e:	7afb      	ldrb	r3, [r7, #11]
}
 8007360:	4618      	mov	r0, r3
 8007362:	3710      	adds	r7, #16
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b08a      	sub	sp, #40	@ 0x28
 800736c:	af02      	add	r7, sp, #8
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800737c:	683a      	ldr	r2, [r7, #0]
 800737e:	4613      	mov	r3, r2
 8007380:	00db      	lsls	r3, r3, #3
 8007382:	4413      	add	r3, r2
 8007384:	009b      	lsls	r3, r3, #2
 8007386:	3310      	adds	r3, #16
 8007388:	687a      	ldr	r2, [r7, #4]
 800738a:	4413      	add	r3, r2
 800738c:	3304      	adds	r3, #4
 800738e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	695a      	ldr	r2, [r3, #20]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	691b      	ldr	r3, [r3, #16]
 8007398:	429a      	cmp	r2, r3
 800739a:	d901      	bls.n	80073a0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	e06b      	b.n	8007478 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	691a      	ldr	r2, [r3, #16]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	695b      	ldr	r3, [r3, #20]
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	689b      	ldr	r3, [r3, #8]
 80073b0:	69fa      	ldr	r2, [r7, #28]
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d902      	bls.n	80073bc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80073bc:	69fb      	ldr	r3, [r7, #28]
 80073be:	3303      	adds	r3, #3
 80073c0:	089b      	lsrs	r3, r3, #2
 80073c2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80073c4:	e02a      	b.n	800741c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	691a      	ldr	r2, [r3, #16]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	695b      	ldr	r3, [r3, #20]
 80073ce:	1ad3      	subs	r3, r2, r3
 80073d0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	69fa      	ldr	r2, [r7, #28]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d902      	bls.n	80073e2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80073e2:	69fb      	ldr	r3, [r7, #28]
 80073e4:	3303      	adds	r3, #3
 80073e6:	089b      	lsrs	r3, r3, #2
 80073e8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	68d9      	ldr	r1, [r3, #12]
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	b2da      	uxtb	r2, r3
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80073fa:	9300      	str	r3, [sp, #0]
 80073fc:	4603      	mov	r3, r0
 80073fe:	6978      	ldr	r0, [r7, #20]
 8007400:	f002 f86e 	bl	80094e0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	68da      	ldr	r2, [r3, #12]
 8007408:	69fb      	ldr	r3, [r7, #28]
 800740a:	441a      	add	r2, r3
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	695a      	ldr	r2, [r3, #20]
 8007414:	69fb      	ldr	r3, [r7, #28]
 8007416:	441a      	add	r2, r3
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	015a      	lsls	r2, r3, #5
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	4413      	add	r3, r2
 8007424:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007428:	699b      	ldr	r3, [r3, #24]
 800742a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800742c:	69ba      	ldr	r2, [r7, #24]
 800742e:	429a      	cmp	r2, r3
 8007430:	d809      	bhi.n	8007446 <PCD_WriteEmptyTxFifo+0xde>
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	695a      	ldr	r2, [r3, #20]
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800743a:	429a      	cmp	r2, r3
 800743c:	d203      	bcs.n	8007446 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d1bf      	bne.n	80073c6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	691a      	ldr	r2, [r3, #16]
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	695b      	ldr	r3, [r3, #20]
 800744e:	429a      	cmp	r2, r3
 8007450:	d811      	bhi.n	8007476 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	f003 030f 	and.w	r3, r3, #15
 8007458:	2201      	movs	r2, #1
 800745a:	fa02 f303 	lsl.w	r3, r2, r3
 800745e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007466:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	43db      	mvns	r3, r3
 800746c:	6939      	ldr	r1, [r7, #16]
 800746e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007472:	4013      	ands	r3, r2
 8007474:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007476:	2300      	movs	r3, #0
}
 8007478:	4618      	mov	r0, r3
 800747a:	3720      	adds	r7, #32
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b088      	sub	sp, #32
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007490:	69fb      	ldr	r3, [r7, #28]
 8007492:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007494:	69fb      	ldr	r3, [r7, #28]
 8007496:	333c      	adds	r3, #60	@ 0x3c
 8007498:	3304      	adds	r3, #4
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	015a      	lsls	r2, r3, #5
 80074a2:	69bb      	ldr	r3, [r7, #24]
 80074a4:	4413      	add	r3, r2
 80074a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	799b      	ldrb	r3, [r3, #6]
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d17b      	bne.n	80075ae <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	f003 0308 	and.w	r3, r3, #8
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d015      	beq.n	80074ec <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	4a61      	ldr	r2, [pc, #388]	@ (8007648 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	f240 80b9 	bls.w	800763c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	f000 80b3 	beq.w	800763c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	015a      	lsls	r2, r3, #5
 80074da:	69bb      	ldr	r3, [r7, #24]
 80074dc:	4413      	add	r3, r2
 80074de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074e2:	461a      	mov	r2, r3
 80074e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074e8:	6093      	str	r3, [r2, #8]
 80074ea:	e0a7      	b.n	800763c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80074ec:	693b      	ldr	r3, [r7, #16]
 80074ee:	f003 0320 	and.w	r3, r3, #32
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d009      	beq.n	800750a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	015a      	lsls	r2, r3, #5
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	4413      	add	r3, r2
 80074fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007502:	461a      	mov	r2, r3
 8007504:	2320      	movs	r3, #32
 8007506:	6093      	str	r3, [r2, #8]
 8007508:	e098      	b.n	800763c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007510:	2b00      	cmp	r3, #0
 8007512:	f040 8093 	bne.w	800763c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	4a4b      	ldr	r2, [pc, #300]	@ (8007648 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d90f      	bls.n	800753e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800751e:	693b      	ldr	r3, [r7, #16]
 8007520:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00a      	beq.n	800753e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	015a      	lsls	r2, r3, #5
 800752c:	69bb      	ldr	r3, [r7, #24]
 800752e:	4413      	add	r3, r2
 8007530:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007534:	461a      	mov	r2, r3
 8007536:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800753a:	6093      	str	r3, [r2, #8]
 800753c:	e07e      	b.n	800763c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800753e:	683a      	ldr	r2, [r7, #0]
 8007540:	4613      	mov	r3, r2
 8007542:	00db      	lsls	r3, r3, #3
 8007544:	4413      	add	r3, r2
 8007546:	009b      	lsls	r3, r3, #2
 8007548:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	4413      	add	r3, r2
 8007550:	3304      	adds	r3, #4
 8007552:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6a1a      	ldr	r2, [r3, #32]
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	0159      	lsls	r1, r3, #5
 800755c:	69bb      	ldr	r3, [r7, #24]
 800755e:	440b      	add	r3, r1
 8007560:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800756a:	1ad2      	subs	r2, r2, r3
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d114      	bne.n	80075a0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	691b      	ldr	r3, [r3, #16]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d109      	bne.n	8007592 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6818      	ldr	r0, [r3, #0]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007588:	461a      	mov	r2, r3
 800758a:	2101      	movs	r1, #1
 800758c:	f002 fa3e 	bl	8009a0c <USB_EP0_OutStart>
 8007590:	e006      	b.n	80075a0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	68da      	ldr	r2, [r3, #12]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	695b      	ldr	r3, [r3, #20]
 800759a:	441a      	add	r2, r3
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	4619      	mov	r1, r3
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f004 fbac 	bl	800bd04 <HAL_PCD_DataOutStageCallback>
 80075ac:	e046      	b.n	800763c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	4a26      	ldr	r2, [pc, #152]	@ (800764c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d124      	bne.n	8007600 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d00a      	beq.n	80075d6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	015a      	lsls	r2, r3, #5
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	4413      	add	r3, r2
 80075c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075cc:	461a      	mov	r2, r3
 80075ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075d2:	6093      	str	r3, [r2, #8]
 80075d4:	e032      	b.n	800763c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	f003 0320 	and.w	r3, r3, #32
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d008      	beq.n	80075f2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	015a      	lsls	r2, r3, #5
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	4413      	add	r3, r2
 80075e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075ec:	461a      	mov	r2, r3
 80075ee:	2320      	movs	r3, #32
 80075f0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	4619      	mov	r1, r3
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f004 fb83 	bl	800bd04 <HAL_PCD_DataOutStageCallback>
 80075fe:	e01d      	b.n	800763c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d114      	bne.n	8007630 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007606:	6879      	ldr	r1, [r7, #4]
 8007608:	683a      	ldr	r2, [r7, #0]
 800760a:	4613      	mov	r3, r2
 800760c:	00db      	lsls	r3, r3, #3
 800760e:	4413      	add	r3, r2
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	440b      	add	r3, r1
 8007614:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d108      	bne.n	8007630 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6818      	ldr	r0, [r3, #0]
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007628:	461a      	mov	r2, r3
 800762a:	2100      	movs	r1, #0
 800762c:	f002 f9ee 	bl	8009a0c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	b2db      	uxtb	r3, r3
 8007634:	4619      	mov	r1, r3
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f004 fb64 	bl	800bd04 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3720      	adds	r7, #32
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}
 8007646:	bf00      	nop
 8007648:	4f54300a 	.word	0x4f54300a
 800764c:	4f54310a 	.word	0x4f54310a

08007650 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b086      	sub	sp, #24
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	333c      	adds	r3, #60	@ 0x3c
 8007668:	3304      	adds	r3, #4
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	015a      	lsls	r2, r3, #5
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	4413      	add	r3, r2
 8007676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800767a:	689b      	ldr	r3, [r3, #8]
 800767c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	4a15      	ldr	r2, [pc, #84]	@ (80076d8 <PCD_EP_OutSetupPacket_int+0x88>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d90e      	bls.n	80076a4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800768c:	2b00      	cmp	r3, #0
 800768e:	d009      	beq.n	80076a4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	015a      	lsls	r2, r3, #5
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	4413      	add	r3, r2
 8007698:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800769c:	461a      	mov	r2, r3
 800769e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076a2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f004 fb1b 	bl	800bce0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	4a0a      	ldr	r2, [pc, #40]	@ (80076d8 <PCD_EP_OutSetupPacket_int+0x88>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d90c      	bls.n	80076cc <PCD_EP_OutSetupPacket_int+0x7c>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	799b      	ldrb	r3, [r3, #6]
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d108      	bne.n	80076cc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6818      	ldr	r0, [r3, #0]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80076c4:	461a      	mov	r2, r3
 80076c6:	2101      	movs	r1, #1
 80076c8:	f002 f9a0 	bl	8009a0c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80076cc:	2300      	movs	r3, #0
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3718      	adds	r7, #24
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}
 80076d6:	bf00      	nop
 80076d8:	4f54300a 	.word	0x4f54300a

080076dc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80076dc:	b480      	push	{r7}
 80076de:	b085      	sub	sp, #20
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
 80076e4:	460b      	mov	r3, r1
 80076e6:	70fb      	strb	r3, [r7, #3]
 80076e8:	4613      	mov	r3, r2
 80076ea:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076f2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80076f4:	78fb      	ldrb	r3, [r7, #3]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d107      	bne.n	800770a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80076fa:	883b      	ldrh	r3, [r7, #0]
 80076fc:	0419      	lsls	r1, r3, #16
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	68ba      	ldr	r2, [r7, #8]
 8007704:	430a      	orrs	r2, r1
 8007706:	629a      	str	r2, [r3, #40]	@ 0x28
 8007708:	e028      	b.n	800775c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007710:	0c1b      	lsrs	r3, r3, #16
 8007712:	68ba      	ldr	r2, [r7, #8]
 8007714:	4413      	add	r3, r2
 8007716:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007718:	2300      	movs	r3, #0
 800771a:	73fb      	strb	r3, [r7, #15]
 800771c:	e00d      	b.n	800773a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681a      	ldr	r2, [r3, #0]
 8007722:	7bfb      	ldrb	r3, [r7, #15]
 8007724:	3340      	adds	r3, #64	@ 0x40
 8007726:	009b      	lsls	r3, r3, #2
 8007728:	4413      	add	r3, r2
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	0c1b      	lsrs	r3, r3, #16
 800772e:	68ba      	ldr	r2, [r7, #8]
 8007730:	4413      	add	r3, r2
 8007732:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007734:	7bfb      	ldrb	r3, [r7, #15]
 8007736:	3301      	adds	r3, #1
 8007738:	73fb      	strb	r3, [r7, #15]
 800773a:	7bfa      	ldrb	r2, [r7, #15]
 800773c:	78fb      	ldrb	r3, [r7, #3]
 800773e:	3b01      	subs	r3, #1
 8007740:	429a      	cmp	r2, r3
 8007742:	d3ec      	bcc.n	800771e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007744:	883b      	ldrh	r3, [r7, #0]
 8007746:	0418      	lsls	r0, r3, #16
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6819      	ldr	r1, [r3, #0]
 800774c:	78fb      	ldrb	r3, [r7, #3]
 800774e:	3b01      	subs	r3, #1
 8007750:	68ba      	ldr	r2, [r7, #8]
 8007752:	4302      	orrs	r2, r0
 8007754:	3340      	adds	r3, #64	@ 0x40
 8007756:	009b      	lsls	r3, r3, #2
 8007758:	440b      	add	r3, r1
 800775a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	3714      	adds	r7, #20
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr

0800776a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800776a:	b480      	push	{r7}
 800776c:	b083      	sub	sp, #12
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
 8007772:	460b      	mov	r3, r1
 8007774:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	887a      	ldrh	r2, [r7, #2]
 800777c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800777e:	2300      	movs	r3, #0
}
 8007780:	4618      	mov	r0, r3
 8007782:	370c      	adds	r7, #12
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr

0800778c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	460b      	mov	r3, r1
 8007796:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007798:	bf00      	nop
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b086      	sub	sp, #24
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d101      	bne.n	80077b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	e267      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f003 0301 	and.w	r3, r3, #1
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d075      	beq.n	80078ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80077c2:	4b88      	ldr	r3, [pc, #544]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 80077c4:	689b      	ldr	r3, [r3, #8]
 80077c6:	f003 030c 	and.w	r3, r3, #12
 80077ca:	2b04      	cmp	r3, #4
 80077cc:	d00c      	beq.n	80077e8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80077ce:	4b85      	ldr	r3, [pc, #532]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 80077d0:	689b      	ldr	r3, [r3, #8]
 80077d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80077d6:	2b08      	cmp	r3, #8
 80077d8:	d112      	bne.n	8007800 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80077da:	4b82      	ldr	r3, [pc, #520]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80077e6:	d10b      	bne.n	8007800 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077e8:	4b7e      	ldr	r3, [pc, #504]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d05b      	beq.n	80078ac <HAL_RCC_OscConfig+0x108>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	685b      	ldr	r3, [r3, #4]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d157      	bne.n	80078ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80077fc:	2301      	movs	r3, #1
 80077fe:	e242      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007808:	d106      	bne.n	8007818 <HAL_RCC_OscConfig+0x74>
 800780a:	4b76      	ldr	r3, [pc, #472]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a75      	ldr	r2, [pc, #468]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 8007810:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007814:	6013      	str	r3, [r2, #0]
 8007816:	e01d      	b.n	8007854 <HAL_RCC_OscConfig+0xb0>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007820:	d10c      	bne.n	800783c <HAL_RCC_OscConfig+0x98>
 8007822:	4b70      	ldr	r3, [pc, #448]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a6f      	ldr	r2, [pc, #444]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 8007828:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800782c:	6013      	str	r3, [r2, #0]
 800782e:	4b6d      	ldr	r3, [pc, #436]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a6c      	ldr	r2, [pc, #432]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 8007834:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007838:	6013      	str	r3, [r2, #0]
 800783a:	e00b      	b.n	8007854 <HAL_RCC_OscConfig+0xb0>
 800783c:	4b69      	ldr	r3, [pc, #420]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a68      	ldr	r2, [pc, #416]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 8007842:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007846:	6013      	str	r3, [r2, #0]
 8007848:	4b66      	ldr	r3, [pc, #408]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4a65      	ldr	r2, [pc, #404]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 800784e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007852:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d013      	beq.n	8007884 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800785c:	f7fb fd14 	bl	8003288 <HAL_GetTick>
 8007860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007862:	e008      	b.n	8007876 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007864:	f7fb fd10 	bl	8003288 <HAL_GetTick>
 8007868:	4602      	mov	r2, r0
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	1ad3      	subs	r3, r2, r3
 800786e:	2b64      	cmp	r3, #100	@ 0x64
 8007870:	d901      	bls.n	8007876 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007872:	2303      	movs	r3, #3
 8007874:	e207      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007876:	4b5b      	ldr	r3, [pc, #364]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800787e:	2b00      	cmp	r3, #0
 8007880:	d0f0      	beq.n	8007864 <HAL_RCC_OscConfig+0xc0>
 8007882:	e014      	b.n	80078ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007884:	f7fb fd00 	bl	8003288 <HAL_GetTick>
 8007888:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800788a:	e008      	b.n	800789e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800788c:	f7fb fcfc 	bl	8003288 <HAL_GetTick>
 8007890:	4602      	mov	r2, r0
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	1ad3      	subs	r3, r2, r3
 8007896:	2b64      	cmp	r3, #100	@ 0x64
 8007898:	d901      	bls.n	800789e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800789a:	2303      	movs	r3, #3
 800789c:	e1f3      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800789e:	4b51      	ldr	r3, [pc, #324]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d1f0      	bne.n	800788c <HAL_RCC_OscConfig+0xe8>
 80078aa:	e000      	b.n	80078ae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 0302 	and.w	r3, r3, #2
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d063      	beq.n	8007982 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80078ba:	4b4a      	ldr	r3, [pc, #296]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	f003 030c 	and.w	r3, r3, #12
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00b      	beq.n	80078de <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80078c6:	4b47      	ldr	r3, [pc, #284]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 80078c8:	689b      	ldr	r3, [r3, #8]
 80078ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80078ce:	2b08      	cmp	r3, #8
 80078d0:	d11c      	bne.n	800790c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80078d2:	4b44      	ldr	r3, [pc, #272]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d116      	bne.n	800790c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80078de:	4b41      	ldr	r3, [pc, #260]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f003 0302 	and.w	r3, r3, #2
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d005      	beq.n	80078f6 <HAL_RCC_OscConfig+0x152>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d001      	beq.n	80078f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	e1c7      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078f6:	4b3b      	ldr	r3, [pc, #236]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	691b      	ldr	r3, [r3, #16]
 8007902:	00db      	lsls	r3, r3, #3
 8007904:	4937      	ldr	r1, [pc, #220]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 8007906:	4313      	orrs	r3, r2
 8007908:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800790a:	e03a      	b.n	8007982 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	68db      	ldr	r3, [r3, #12]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d020      	beq.n	8007956 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007914:	4b34      	ldr	r3, [pc, #208]	@ (80079e8 <HAL_RCC_OscConfig+0x244>)
 8007916:	2201      	movs	r2, #1
 8007918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800791a:	f7fb fcb5 	bl	8003288 <HAL_GetTick>
 800791e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007920:	e008      	b.n	8007934 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007922:	f7fb fcb1 	bl	8003288 <HAL_GetTick>
 8007926:	4602      	mov	r2, r0
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	1ad3      	subs	r3, r2, r3
 800792c:	2b02      	cmp	r3, #2
 800792e:	d901      	bls.n	8007934 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007930:	2303      	movs	r3, #3
 8007932:	e1a8      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007934:	4b2b      	ldr	r3, [pc, #172]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f003 0302 	and.w	r3, r3, #2
 800793c:	2b00      	cmp	r3, #0
 800793e:	d0f0      	beq.n	8007922 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007940:	4b28      	ldr	r3, [pc, #160]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	691b      	ldr	r3, [r3, #16]
 800794c:	00db      	lsls	r3, r3, #3
 800794e:	4925      	ldr	r1, [pc, #148]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 8007950:	4313      	orrs	r3, r2
 8007952:	600b      	str	r3, [r1, #0]
 8007954:	e015      	b.n	8007982 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007956:	4b24      	ldr	r3, [pc, #144]	@ (80079e8 <HAL_RCC_OscConfig+0x244>)
 8007958:	2200      	movs	r2, #0
 800795a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800795c:	f7fb fc94 	bl	8003288 <HAL_GetTick>
 8007960:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007962:	e008      	b.n	8007976 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007964:	f7fb fc90 	bl	8003288 <HAL_GetTick>
 8007968:	4602      	mov	r2, r0
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	1ad3      	subs	r3, r2, r3
 800796e:	2b02      	cmp	r3, #2
 8007970:	d901      	bls.n	8007976 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007972:	2303      	movs	r3, #3
 8007974:	e187      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007976:	4b1b      	ldr	r3, [pc, #108]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f003 0302 	and.w	r3, r3, #2
 800797e:	2b00      	cmp	r3, #0
 8007980:	d1f0      	bne.n	8007964 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f003 0308 	and.w	r3, r3, #8
 800798a:	2b00      	cmp	r3, #0
 800798c:	d036      	beq.n	80079fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	695b      	ldr	r3, [r3, #20]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d016      	beq.n	80079c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007996:	4b15      	ldr	r3, [pc, #84]	@ (80079ec <HAL_RCC_OscConfig+0x248>)
 8007998:	2201      	movs	r2, #1
 800799a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800799c:	f7fb fc74 	bl	8003288 <HAL_GetTick>
 80079a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80079a2:	e008      	b.n	80079b6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80079a4:	f7fb fc70 	bl	8003288 <HAL_GetTick>
 80079a8:	4602      	mov	r2, r0
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	1ad3      	subs	r3, r2, r3
 80079ae:	2b02      	cmp	r3, #2
 80079b0:	d901      	bls.n	80079b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e167      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80079b6:	4b0b      	ldr	r3, [pc, #44]	@ (80079e4 <HAL_RCC_OscConfig+0x240>)
 80079b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079ba:	f003 0302 	and.w	r3, r3, #2
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d0f0      	beq.n	80079a4 <HAL_RCC_OscConfig+0x200>
 80079c2:	e01b      	b.n	80079fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80079c4:	4b09      	ldr	r3, [pc, #36]	@ (80079ec <HAL_RCC_OscConfig+0x248>)
 80079c6:	2200      	movs	r2, #0
 80079c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079ca:	f7fb fc5d 	bl	8003288 <HAL_GetTick>
 80079ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80079d0:	e00e      	b.n	80079f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80079d2:	f7fb fc59 	bl	8003288 <HAL_GetTick>
 80079d6:	4602      	mov	r2, r0
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	1ad3      	subs	r3, r2, r3
 80079dc:	2b02      	cmp	r3, #2
 80079de:	d907      	bls.n	80079f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80079e0:	2303      	movs	r3, #3
 80079e2:	e150      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
 80079e4:	40023800 	.word	0x40023800
 80079e8:	42470000 	.word	0x42470000
 80079ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80079f0:	4b88      	ldr	r3, [pc, #544]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 80079f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079f4:	f003 0302 	and.w	r3, r3, #2
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d1ea      	bne.n	80079d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 0304 	and.w	r3, r3, #4
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	f000 8097 	beq.w	8007b38 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a0e:	4b81      	ldr	r3, [pc, #516]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d10f      	bne.n	8007a3a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	60bb      	str	r3, [r7, #8]
 8007a1e:	4b7d      	ldr	r3, [pc, #500]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a22:	4a7c      	ldr	r2, [pc, #496]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007a24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a28:	6413      	str	r3, [r2, #64]	@ 0x40
 8007a2a:	4b7a      	ldr	r3, [pc, #488]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a32:	60bb      	str	r3, [r7, #8]
 8007a34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007a36:	2301      	movs	r3, #1
 8007a38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a3a:	4b77      	ldr	r3, [pc, #476]	@ (8007c18 <HAL_RCC_OscConfig+0x474>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d118      	bne.n	8007a78 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007a46:	4b74      	ldr	r3, [pc, #464]	@ (8007c18 <HAL_RCC_OscConfig+0x474>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a73      	ldr	r2, [pc, #460]	@ (8007c18 <HAL_RCC_OscConfig+0x474>)
 8007a4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a52:	f7fb fc19 	bl	8003288 <HAL_GetTick>
 8007a56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a58:	e008      	b.n	8007a6c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a5a:	f7fb fc15 	bl	8003288 <HAL_GetTick>
 8007a5e:	4602      	mov	r2, r0
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	1ad3      	subs	r3, r2, r3
 8007a64:	2b02      	cmp	r3, #2
 8007a66:	d901      	bls.n	8007a6c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007a68:	2303      	movs	r3, #3
 8007a6a:	e10c      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a6c:	4b6a      	ldr	r3, [pc, #424]	@ (8007c18 <HAL_RCC_OscConfig+0x474>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d0f0      	beq.n	8007a5a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d106      	bne.n	8007a8e <HAL_RCC_OscConfig+0x2ea>
 8007a80:	4b64      	ldr	r3, [pc, #400]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007a82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a84:	4a63      	ldr	r2, [pc, #396]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007a86:	f043 0301 	orr.w	r3, r3, #1
 8007a8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a8c:	e01c      	b.n	8007ac8 <HAL_RCC_OscConfig+0x324>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	689b      	ldr	r3, [r3, #8]
 8007a92:	2b05      	cmp	r3, #5
 8007a94:	d10c      	bne.n	8007ab0 <HAL_RCC_OscConfig+0x30c>
 8007a96:	4b5f      	ldr	r3, [pc, #380]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a9a:	4a5e      	ldr	r2, [pc, #376]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007a9c:	f043 0304 	orr.w	r3, r3, #4
 8007aa0:	6713      	str	r3, [r2, #112]	@ 0x70
 8007aa2:	4b5c      	ldr	r3, [pc, #368]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007aa6:	4a5b      	ldr	r2, [pc, #364]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007aa8:	f043 0301 	orr.w	r3, r3, #1
 8007aac:	6713      	str	r3, [r2, #112]	@ 0x70
 8007aae:	e00b      	b.n	8007ac8 <HAL_RCC_OscConfig+0x324>
 8007ab0:	4b58      	ldr	r3, [pc, #352]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007ab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ab4:	4a57      	ldr	r2, [pc, #348]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007ab6:	f023 0301 	bic.w	r3, r3, #1
 8007aba:	6713      	str	r3, [r2, #112]	@ 0x70
 8007abc:	4b55      	ldr	r3, [pc, #340]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007abe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ac0:	4a54      	ldr	r2, [pc, #336]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007ac2:	f023 0304 	bic.w	r3, r3, #4
 8007ac6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d015      	beq.n	8007afc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ad0:	f7fb fbda 	bl	8003288 <HAL_GetTick>
 8007ad4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ad6:	e00a      	b.n	8007aee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ad8:	f7fb fbd6 	bl	8003288 <HAL_GetTick>
 8007adc:	4602      	mov	r2, r0
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d901      	bls.n	8007aee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007aea:	2303      	movs	r3, #3
 8007aec:	e0cb      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007aee:	4b49      	ldr	r3, [pc, #292]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007af0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007af2:	f003 0302 	and.w	r3, r3, #2
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d0ee      	beq.n	8007ad8 <HAL_RCC_OscConfig+0x334>
 8007afa:	e014      	b.n	8007b26 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007afc:	f7fb fbc4 	bl	8003288 <HAL_GetTick>
 8007b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007b02:	e00a      	b.n	8007b1a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b04:	f7fb fbc0 	bl	8003288 <HAL_GetTick>
 8007b08:	4602      	mov	r2, r0
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	1ad3      	subs	r3, r2, r3
 8007b0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d901      	bls.n	8007b1a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007b16:	2303      	movs	r3, #3
 8007b18:	e0b5      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007b1a:	4b3e      	ldr	r3, [pc, #248]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007b1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b1e:	f003 0302 	and.w	r3, r3, #2
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d1ee      	bne.n	8007b04 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007b26:	7dfb      	ldrb	r3, [r7, #23]
 8007b28:	2b01      	cmp	r3, #1
 8007b2a:	d105      	bne.n	8007b38 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b2c:	4b39      	ldr	r3, [pc, #228]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b30:	4a38      	ldr	r2, [pc, #224]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007b32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b36:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	699b      	ldr	r3, [r3, #24]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	f000 80a1 	beq.w	8007c84 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007b42:	4b34      	ldr	r3, [pc, #208]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	f003 030c 	and.w	r3, r3, #12
 8007b4a:	2b08      	cmp	r3, #8
 8007b4c:	d05c      	beq.n	8007c08 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	699b      	ldr	r3, [r3, #24]
 8007b52:	2b02      	cmp	r3, #2
 8007b54:	d141      	bne.n	8007bda <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b56:	4b31      	ldr	r3, [pc, #196]	@ (8007c1c <HAL_RCC_OscConfig+0x478>)
 8007b58:	2200      	movs	r2, #0
 8007b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b5c:	f7fb fb94 	bl	8003288 <HAL_GetTick>
 8007b60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b62:	e008      	b.n	8007b76 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b64:	f7fb fb90 	bl	8003288 <HAL_GetTick>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	1ad3      	subs	r3, r2, r3
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	d901      	bls.n	8007b76 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007b72:	2303      	movs	r3, #3
 8007b74:	e087      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b76:	4b27      	ldr	r3, [pc, #156]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1f0      	bne.n	8007b64 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	69da      	ldr	r2, [r3, #28]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6a1b      	ldr	r3, [r3, #32]
 8007b8a:	431a      	orrs	r2, r3
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b90:	019b      	lsls	r3, r3, #6
 8007b92:	431a      	orrs	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b98:	085b      	lsrs	r3, r3, #1
 8007b9a:	3b01      	subs	r3, #1
 8007b9c:	041b      	lsls	r3, r3, #16
 8007b9e:	431a      	orrs	r2, r3
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ba4:	061b      	lsls	r3, r3, #24
 8007ba6:	491b      	ldr	r1, [pc, #108]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007bac:	4b1b      	ldr	r3, [pc, #108]	@ (8007c1c <HAL_RCC_OscConfig+0x478>)
 8007bae:	2201      	movs	r2, #1
 8007bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bb2:	f7fb fb69 	bl	8003288 <HAL_GetTick>
 8007bb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bb8:	e008      	b.n	8007bcc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bba:	f7fb fb65 	bl	8003288 <HAL_GetTick>
 8007bbe:	4602      	mov	r2, r0
 8007bc0:	693b      	ldr	r3, [r7, #16]
 8007bc2:	1ad3      	subs	r3, r2, r3
 8007bc4:	2b02      	cmp	r3, #2
 8007bc6:	d901      	bls.n	8007bcc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007bc8:	2303      	movs	r3, #3
 8007bca:	e05c      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bcc:	4b11      	ldr	r3, [pc, #68]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d0f0      	beq.n	8007bba <HAL_RCC_OscConfig+0x416>
 8007bd8:	e054      	b.n	8007c84 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bda:	4b10      	ldr	r3, [pc, #64]	@ (8007c1c <HAL_RCC_OscConfig+0x478>)
 8007bdc:	2200      	movs	r2, #0
 8007bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007be0:	f7fb fb52 	bl	8003288 <HAL_GetTick>
 8007be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007be6:	e008      	b.n	8007bfa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007be8:	f7fb fb4e 	bl	8003288 <HAL_GetTick>
 8007bec:	4602      	mov	r2, r0
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	1ad3      	subs	r3, r2, r3
 8007bf2:	2b02      	cmp	r3, #2
 8007bf4:	d901      	bls.n	8007bfa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	e045      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bfa:	4b06      	ldr	r3, [pc, #24]	@ (8007c14 <HAL_RCC_OscConfig+0x470>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d1f0      	bne.n	8007be8 <HAL_RCC_OscConfig+0x444>
 8007c06:	e03d      	b.n	8007c84 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	699b      	ldr	r3, [r3, #24]
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d107      	bne.n	8007c20 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007c10:	2301      	movs	r3, #1
 8007c12:	e038      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
 8007c14:	40023800 	.word	0x40023800
 8007c18:	40007000 	.word	0x40007000
 8007c1c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007c20:	4b1b      	ldr	r3, [pc, #108]	@ (8007c90 <HAL_RCC_OscConfig+0x4ec>)
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	699b      	ldr	r3, [r3, #24]
 8007c2a:	2b01      	cmp	r3, #1
 8007c2c:	d028      	beq.n	8007c80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d121      	bne.n	8007c80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d11a      	bne.n	8007c80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007c4a:	68fa      	ldr	r2, [r7, #12]
 8007c4c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007c50:	4013      	ands	r3, r2
 8007c52:	687a      	ldr	r2, [r7, #4]
 8007c54:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007c56:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d111      	bne.n	8007c80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c66:	085b      	lsrs	r3, r3, #1
 8007c68:	3b01      	subs	r3, #1
 8007c6a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d107      	bne.n	8007c80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c7a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d001      	beq.n	8007c84 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	e000      	b.n	8007c86 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007c84:	2300      	movs	r3, #0
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	3718      	adds	r7, #24
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	40023800 	.word	0x40023800

08007c94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
 8007c9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d101      	bne.n	8007ca8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	e0cc      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007ca8:	4b68      	ldr	r3, [pc, #416]	@ (8007e4c <HAL_RCC_ClockConfig+0x1b8>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f003 0307 	and.w	r3, r3, #7
 8007cb0:	683a      	ldr	r2, [r7, #0]
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	d90c      	bls.n	8007cd0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cb6:	4b65      	ldr	r3, [pc, #404]	@ (8007e4c <HAL_RCC_ClockConfig+0x1b8>)
 8007cb8:	683a      	ldr	r2, [r7, #0]
 8007cba:	b2d2      	uxtb	r2, r2
 8007cbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cbe:	4b63      	ldr	r3, [pc, #396]	@ (8007e4c <HAL_RCC_ClockConfig+0x1b8>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 0307 	and.w	r3, r3, #7
 8007cc6:	683a      	ldr	r2, [r7, #0]
 8007cc8:	429a      	cmp	r2, r3
 8007cca:	d001      	beq.n	8007cd0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e0b8      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f003 0302 	and.w	r3, r3, #2
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d020      	beq.n	8007d1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f003 0304 	and.w	r3, r3, #4
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d005      	beq.n	8007cf4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007ce8:	4b59      	ldr	r3, [pc, #356]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	4a58      	ldr	r2, [pc, #352]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007cee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007cf2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f003 0308 	and.w	r3, r3, #8
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d005      	beq.n	8007d0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007d00:	4b53      	ldr	r3, [pc, #332]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	4a52      	ldr	r2, [pc, #328]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007d06:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007d0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007d0c:	4b50      	ldr	r3, [pc, #320]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	494d      	ldr	r1, [pc, #308]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f003 0301 	and.w	r3, r3, #1
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d044      	beq.n	8007db4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d107      	bne.n	8007d42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d32:	4b47      	ldr	r3, [pc, #284]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d119      	bne.n	8007d72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e07f      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	2b02      	cmp	r3, #2
 8007d48:	d003      	beq.n	8007d52 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007d4e:	2b03      	cmp	r3, #3
 8007d50:	d107      	bne.n	8007d62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d52:	4b3f      	ldr	r3, [pc, #252]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d109      	bne.n	8007d72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	e06f      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d62:	4b3b      	ldr	r3, [pc, #236]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f003 0302 	and.w	r3, r3, #2
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d101      	bne.n	8007d72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	e067      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007d72:	4b37      	ldr	r3, [pc, #220]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	f023 0203 	bic.w	r2, r3, #3
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	4934      	ldr	r1, [pc, #208]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007d80:	4313      	orrs	r3, r2
 8007d82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007d84:	f7fb fa80 	bl	8003288 <HAL_GetTick>
 8007d88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d8a:	e00a      	b.n	8007da2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d8c:	f7fb fa7c 	bl	8003288 <HAL_GetTick>
 8007d90:	4602      	mov	r2, r0
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	1ad3      	subs	r3, r2, r3
 8007d96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d901      	bls.n	8007da2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007d9e:	2303      	movs	r3, #3
 8007da0:	e04f      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007da2:	4b2b      	ldr	r3, [pc, #172]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	f003 020c 	and.w	r2, r3, #12
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	009b      	lsls	r3, r3, #2
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d1eb      	bne.n	8007d8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007db4:	4b25      	ldr	r3, [pc, #148]	@ (8007e4c <HAL_RCC_ClockConfig+0x1b8>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f003 0307 	and.w	r3, r3, #7
 8007dbc:	683a      	ldr	r2, [r7, #0]
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d20c      	bcs.n	8007ddc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007dc2:	4b22      	ldr	r3, [pc, #136]	@ (8007e4c <HAL_RCC_ClockConfig+0x1b8>)
 8007dc4:	683a      	ldr	r2, [r7, #0]
 8007dc6:	b2d2      	uxtb	r2, r2
 8007dc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007dca:	4b20      	ldr	r3, [pc, #128]	@ (8007e4c <HAL_RCC_ClockConfig+0x1b8>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f003 0307 	and.w	r3, r3, #7
 8007dd2:	683a      	ldr	r2, [r7, #0]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d001      	beq.n	8007ddc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e032      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f003 0304 	and.w	r3, r3, #4
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d008      	beq.n	8007dfa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007de8:	4b19      	ldr	r3, [pc, #100]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	68db      	ldr	r3, [r3, #12]
 8007df4:	4916      	ldr	r1, [pc, #88]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007df6:	4313      	orrs	r3, r2
 8007df8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 0308 	and.w	r3, r3, #8
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d009      	beq.n	8007e1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007e06:	4b12      	ldr	r3, [pc, #72]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	691b      	ldr	r3, [r3, #16]
 8007e12:	00db      	lsls	r3, r3, #3
 8007e14:	490e      	ldr	r1, [pc, #56]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007e16:	4313      	orrs	r3, r2
 8007e18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007e1a:	f000 f821 	bl	8007e60 <HAL_RCC_GetSysClockFreq>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	4b0b      	ldr	r3, [pc, #44]	@ (8007e50 <HAL_RCC_ClockConfig+0x1bc>)
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	091b      	lsrs	r3, r3, #4
 8007e26:	f003 030f 	and.w	r3, r3, #15
 8007e2a:	490a      	ldr	r1, [pc, #40]	@ (8007e54 <HAL_RCC_ClockConfig+0x1c0>)
 8007e2c:	5ccb      	ldrb	r3, [r1, r3]
 8007e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8007e32:	4a09      	ldr	r2, [pc, #36]	@ (8007e58 <HAL_RCC_ClockConfig+0x1c4>)
 8007e34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007e36:	4b09      	ldr	r3, [pc, #36]	@ (8007e5c <HAL_RCC_ClockConfig+0x1c8>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f7fb f9e0 	bl	8003200 <HAL_InitTick>

  return HAL_OK;
 8007e40:	2300      	movs	r3, #0
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3710      	adds	r7, #16
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
 8007e4a:	bf00      	nop
 8007e4c:	40023c00 	.word	0x40023c00
 8007e50:	40023800 	.word	0x40023800
 8007e54:	0800ce10 	.word	0x0800ce10
 8007e58:	20000040 	.word	0x20000040
 8007e5c:	20000044 	.word	0x20000044

08007e60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e64:	b094      	sub	sp, #80	@ 0x50
 8007e66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8007e70:	2300      	movs	r3, #0
 8007e72:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007e74:	2300      	movs	r3, #0
 8007e76:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e78:	4b79      	ldr	r3, [pc, #484]	@ (8008060 <HAL_RCC_GetSysClockFreq+0x200>)
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	f003 030c 	and.w	r3, r3, #12
 8007e80:	2b08      	cmp	r3, #8
 8007e82:	d00d      	beq.n	8007ea0 <HAL_RCC_GetSysClockFreq+0x40>
 8007e84:	2b08      	cmp	r3, #8
 8007e86:	f200 80e1 	bhi.w	800804c <HAL_RCC_GetSysClockFreq+0x1ec>
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d002      	beq.n	8007e94 <HAL_RCC_GetSysClockFreq+0x34>
 8007e8e:	2b04      	cmp	r3, #4
 8007e90:	d003      	beq.n	8007e9a <HAL_RCC_GetSysClockFreq+0x3a>
 8007e92:	e0db      	b.n	800804c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007e94:	4b73      	ldr	r3, [pc, #460]	@ (8008064 <HAL_RCC_GetSysClockFreq+0x204>)
 8007e96:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007e98:	e0db      	b.n	8008052 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007e9a:	4b73      	ldr	r3, [pc, #460]	@ (8008068 <HAL_RCC_GetSysClockFreq+0x208>)
 8007e9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007e9e:	e0d8      	b.n	8008052 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ea0:	4b6f      	ldr	r3, [pc, #444]	@ (8008060 <HAL_RCC_GetSysClockFreq+0x200>)
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ea8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007eaa:	4b6d      	ldr	r3, [pc, #436]	@ (8008060 <HAL_RCC_GetSysClockFreq+0x200>)
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d063      	beq.n	8007f7e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007eb6:	4b6a      	ldr	r3, [pc, #424]	@ (8008060 <HAL_RCC_GetSysClockFreq+0x200>)
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	099b      	lsrs	r3, r3, #6
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ec0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ec4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ec8:	633b      	str	r3, [r7, #48]	@ 0x30
 8007eca:	2300      	movs	r3, #0
 8007ecc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ece:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007ed2:	4622      	mov	r2, r4
 8007ed4:	462b      	mov	r3, r5
 8007ed6:	f04f 0000 	mov.w	r0, #0
 8007eda:	f04f 0100 	mov.w	r1, #0
 8007ede:	0159      	lsls	r1, r3, #5
 8007ee0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ee4:	0150      	lsls	r0, r2, #5
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	460b      	mov	r3, r1
 8007eea:	4621      	mov	r1, r4
 8007eec:	1a51      	subs	r1, r2, r1
 8007eee:	6139      	str	r1, [r7, #16]
 8007ef0:	4629      	mov	r1, r5
 8007ef2:	eb63 0301 	sbc.w	r3, r3, r1
 8007ef6:	617b      	str	r3, [r7, #20]
 8007ef8:	f04f 0200 	mov.w	r2, #0
 8007efc:	f04f 0300 	mov.w	r3, #0
 8007f00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f04:	4659      	mov	r1, fp
 8007f06:	018b      	lsls	r3, r1, #6
 8007f08:	4651      	mov	r1, sl
 8007f0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007f0e:	4651      	mov	r1, sl
 8007f10:	018a      	lsls	r2, r1, #6
 8007f12:	4651      	mov	r1, sl
 8007f14:	ebb2 0801 	subs.w	r8, r2, r1
 8007f18:	4659      	mov	r1, fp
 8007f1a:	eb63 0901 	sbc.w	r9, r3, r1
 8007f1e:	f04f 0200 	mov.w	r2, #0
 8007f22:	f04f 0300 	mov.w	r3, #0
 8007f26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f32:	4690      	mov	r8, r2
 8007f34:	4699      	mov	r9, r3
 8007f36:	4623      	mov	r3, r4
 8007f38:	eb18 0303 	adds.w	r3, r8, r3
 8007f3c:	60bb      	str	r3, [r7, #8]
 8007f3e:	462b      	mov	r3, r5
 8007f40:	eb49 0303 	adc.w	r3, r9, r3
 8007f44:	60fb      	str	r3, [r7, #12]
 8007f46:	f04f 0200 	mov.w	r2, #0
 8007f4a:	f04f 0300 	mov.w	r3, #0
 8007f4e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007f52:	4629      	mov	r1, r5
 8007f54:	024b      	lsls	r3, r1, #9
 8007f56:	4621      	mov	r1, r4
 8007f58:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007f5c:	4621      	mov	r1, r4
 8007f5e:	024a      	lsls	r2, r1, #9
 8007f60:	4610      	mov	r0, r2
 8007f62:	4619      	mov	r1, r3
 8007f64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f66:	2200      	movs	r2, #0
 8007f68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007f70:	f7f8 fdd0 	bl	8000b14 <__aeabi_uldivmod>
 8007f74:	4602      	mov	r2, r0
 8007f76:	460b      	mov	r3, r1
 8007f78:	4613      	mov	r3, r2
 8007f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f7c:	e058      	b.n	8008030 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f7e:	4b38      	ldr	r3, [pc, #224]	@ (8008060 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	099b      	lsrs	r3, r3, #6
 8007f84:	2200      	movs	r2, #0
 8007f86:	4618      	mov	r0, r3
 8007f88:	4611      	mov	r1, r2
 8007f8a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007f8e:	623b      	str	r3, [r7, #32]
 8007f90:	2300      	movs	r3, #0
 8007f92:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f94:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007f98:	4642      	mov	r2, r8
 8007f9a:	464b      	mov	r3, r9
 8007f9c:	f04f 0000 	mov.w	r0, #0
 8007fa0:	f04f 0100 	mov.w	r1, #0
 8007fa4:	0159      	lsls	r1, r3, #5
 8007fa6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007faa:	0150      	lsls	r0, r2, #5
 8007fac:	4602      	mov	r2, r0
 8007fae:	460b      	mov	r3, r1
 8007fb0:	4641      	mov	r1, r8
 8007fb2:	ebb2 0a01 	subs.w	sl, r2, r1
 8007fb6:	4649      	mov	r1, r9
 8007fb8:	eb63 0b01 	sbc.w	fp, r3, r1
 8007fbc:	f04f 0200 	mov.w	r2, #0
 8007fc0:	f04f 0300 	mov.w	r3, #0
 8007fc4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007fc8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007fcc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007fd0:	ebb2 040a 	subs.w	r4, r2, sl
 8007fd4:	eb63 050b 	sbc.w	r5, r3, fp
 8007fd8:	f04f 0200 	mov.w	r2, #0
 8007fdc:	f04f 0300 	mov.w	r3, #0
 8007fe0:	00eb      	lsls	r3, r5, #3
 8007fe2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007fe6:	00e2      	lsls	r2, r4, #3
 8007fe8:	4614      	mov	r4, r2
 8007fea:	461d      	mov	r5, r3
 8007fec:	4643      	mov	r3, r8
 8007fee:	18e3      	adds	r3, r4, r3
 8007ff0:	603b      	str	r3, [r7, #0]
 8007ff2:	464b      	mov	r3, r9
 8007ff4:	eb45 0303 	adc.w	r3, r5, r3
 8007ff8:	607b      	str	r3, [r7, #4]
 8007ffa:	f04f 0200 	mov.w	r2, #0
 8007ffe:	f04f 0300 	mov.w	r3, #0
 8008002:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008006:	4629      	mov	r1, r5
 8008008:	028b      	lsls	r3, r1, #10
 800800a:	4621      	mov	r1, r4
 800800c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008010:	4621      	mov	r1, r4
 8008012:	028a      	lsls	r2, r1, #10
 8008014:	4610      	mov	r0, r2
 8008016:	4619      	mov	r1, r3
 8008018:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800801a:	2200      	movs	r2, #0
 800801c:	61bb      	str	r3, [r7, #24]
 800801e:	61fa      	str	r2, [r7, #28]
 8008020:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008024:	f7f8 fd76 	bl	8000b14 <__aeabi_uldivmod>
 8008028:	4602      	mov	r2, r0
 800802a:	460b      	mov	r3, r1
 800802c:	4613      	mov	r3, r2
 800802e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008030:	4b0b      	ldr	r3, [pc, #44]	@ (8008060 <HAL_RCC_GetSysClockFreq+0x200>)
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	0c1b      	lsrs	r3, r3, #16
 8008036:	f003 0303 	and.w	r3, r3, #3
 800803a:	3301      	adds	r3, #1
 800803c:	005b      	lsls	r3, r3, #1
 800803e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8008040:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008042:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008044:	fbb2 f3f3 	udiv	r3, r2, r3
 8008048:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800804a:	e002      	b.n	8008052 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800804c:	4b05      	ldr	r3, [pc, #20]	@ (8008064 <HAL_RCC_GetSysClockFreq+0x204>)
 800804e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008050:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008052:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008054:	4618      	mov	r0, r3
 8008056:	3750      	adds	r7, #80	@ 0x50
 8008058:	46bd      	mov	sp, r7
 800805a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800805e:	bf00      	nop
 8008060:	40023800 	.word	0x40023800
 8008064:	00f42400 	.word	0x00f42400
 8008068:	007a1200 	.word	0x007a1200

0800806c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800806c:	b480      	push	{r7}
 800806e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008070:	4b03      	ldr	r3, [pc, #12]	@ (8008080 <HAL_RCC_GetHCLKFreq+0x14>)
 8008072:	681b      	ldr	r3, [r3, #0]
}
 8008074:	4618      	mov	r0, r3
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	20000040 	.word	0x20000040

08008084 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008088:	f7ff fff0 	bl	800806c <HAL_RCC_GetHCLKFreq>
 800808c:	4602      	mov	r2, r0
 800808e:	4b05      	ldr	r3, [pc, #20]	@ (80080a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008090:	689b      	ldr	r3, [r3, #8]
 8008092:	0a9b      	lsrs	r3, r3, #10
 8008094:	f003 0307 	and.w	r3, r3, #7
 8008098:	4903      	ldr	r1, [pc, #12]	@ (80080a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800809a:	5ccb      	ldrb	r3, [r1, r3]
 800809c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	bd80      	pop	{r7, pc}
 80080a4:	40023800 	.word	0x40023800
 80080a8:	0800ce20 	.word	0x0800ce20

080080ac <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b086      	sub	sp, #24
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80080b4:	2300      	movs	r3, #0
 80080b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80080b8:	2300      	movs	r3, #0
 80080ba:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f003 0301 	and.w	r3, r3, #1
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d105      	bne.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d035      	beq.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80080d4:	4b62      	ldr	r3, [pc, #392]	@ (8008260 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80080d6:	2200      	movs	r2, #0
 80080d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80080da:	f7fb f8d5 	bl	8003288 <HAL_GetTick>
 80080de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80080e0:	e008      	b.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80080e2:	f7fb f8d1 	bl	8003288 <HAL_GetTick>
 80080e6:	4602      	mov	r2, r0
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	1ad3      	subs	r3, r2, r3
 80080ec:	2b02      	cmp	r3, #2
 80080ee:	d901      	bls.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80080f0:	2303      	movs	r3, #3
 80080f2:	e0b0      	b.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80080f4:	4b5b      	ldr	r3, [pc, #364]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d1f0      	bne.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	019a      	lsls	r2, r3, #6
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	689b      	ldr	r3, [r3, #8]
 800810a:	071b      	lsls	r3, r3, #28
 800810c:	4955      	ldr	r1, [pc, #340]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800810e:	4313      	orrs	r3, r2
 8008110:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008114:	4b52      	ldr	r3, [pc, #328]	@ (8008260 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8008116:	2201      	movs	r2, #1
 8008118:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800811a:	f7fb f8b5 	bl	8003288 <HAL_GetTick>
 800811e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008120:	e008      	b.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008122:	f7fb f8b1 	bl	8003288 <HAL_GetTick>
 8008126:	4602      	mov	r2, r0
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	1ad3      	subs	r3, r2, r3
 800812c:	2b02      	cmp	r3, #2
 800812e:	d901      	bls.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008130:	2303      	movs	r3, #3
 8008132:	e090      	b.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008134:	4b4b      	ldr	r3, [pc, #300]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800813c:	2b00      	cmp	r3, #0
 800813e:	d0f0      	beq.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f003 0302 	and.w	r3, r3, #2
 8008148:	2b00      	cmp	r3, #0
 800814a:	f000 8083 	beq.w	8008254 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800814e:	2300      	movs	r3, #0
 8008150:	60fb      	str	r3, [r7, #12]
 8008152:	4b44      	ldr	r3, [pc, #272]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008156:	4a43      	ldr	r2, [pc, #268]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008158:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800815c:	6413      	str	r3, [r2, #64]	@ 0x40
 800815e:	4b41      	ldr	r3, [pc, #260]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008162:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008166:	60fb      	str	r3, [r7, #12]
 8008168:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800816a:	4b3f      	ldr	r3, [pc, #252]	@ (8008268 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a3e      	ldr	r2, [pc, #248]	@ (8008268 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008170:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008174:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008176:	f7fb f887 	bl	8003288 <HAL_GetTick>
 800817a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800817c:	e008      	b.n	8008190 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800817e:	f7fb f883 	bl	8003288 <HAL_GetTick>
 8008182:	4602      	mov	r2, r0
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	1ad3      	subs	r3, r2, r3
 8008188:	2b02      	cmp	r3, #2
 800818a:	d901      	bls.n	8008190 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800818c:	2303      	movs	r3, #3
 800818e:	e062      	b.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008190:	4b35      	ldr	r3, [pc, #212]	@ (8008268 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008198:	2b00      	cmp	r3, #0
 800819a:	d0f0      	beq.n	800817e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800819c:	4b31      	ldr	r3, [pc, #196]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800819e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081a4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d02f      	beq.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x160>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	68db      	ldr	r3, [r3, #12]
 80081b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081b4:	693a      	ldr	r2, [r7, #16]
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d028      	beq.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80081ba:	4b2a      	ldr	r3, [pc, #168]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80081bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081c2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80081c4:	4b29      	ldr	r3, [pc, #164]	@ (800826c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80081c6:	2201      	movs	r2, #1
 80081c8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80081ca:	4b28      	ldr	r3, [pc, #160]	@ (800826c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80081cc:	2200      	movs	r2, #0
 80081ce:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80081d0:	4a24      	ldr	r2, [pc, #144]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80081d6:	4b23      	ldr	r3, [pc, #140]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80081d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081da:	f003 0301 	and.w	r3, r3, #1
 80081de:	2b01      	cmp	r3, #1
 80081e0:	d114      	bne.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80081e2:	f7fb f851 	bl	8003288 <HAL_GetTick>
 80081e6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081e8:	e00a      	b.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80081ea:	f7fb f84d 	bl	8003288 <HAL_GetTick>
 80081ee:	4602      	mov	r2, r0
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	1ad3      	subs	r3, r2, r3
 80081f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d901      	bls.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80081fc:	2303      	movs	r3, #3
 80081fe:	e02a      	b.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008200:	4b18      	ldr	r3, [pc, #96]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008204:	f003 0302 	and.w	r3, r3, #2
 8008208:	2b00      	cmp	r3, #0
 800820a:	d0ee      	beq.n	80081ea <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	68db      	ldr	r3, [r3, #12]
 8008210:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008214:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008218:	d10d      	bne.n	8008236 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800821a:	4b12      	ldr	r3, [pc, #72]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	68db      	ldr	r3, [r3, #12]
 8008226:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800822a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800822e:	490d      	ldr	r1, [pc, #52]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008230:	4313      	orrs	r3, r2
 8008232:	608b      	str	r3, [r1, #8]
 8008234:	e005      	b.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8008236:	4b0b      	ldr	r3, [pc, #44]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	4a0a      	ldr	r2, [pc, #40]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800823c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008240:	6093      	str	r3, [r2, #8]
 8008242:	4b08      	ldr	r3, [pc, #32]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008244:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	68db      	ldr	r3, [r3, #12]
 800824a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800824e:	4905      	ldr	r1, [pc, #20]	@ (8008264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008250:	4313      	orrs	r3, r2
 8008252:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8008254:	2300      	movs	r3, #0
}
 8008256:	4618      	mov	r0, r3
 8008258:	3718      	adds	r7, #24
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop
 8008260:	42470068 	.word	0x42470068
 8008264:	40023800 	.word	0x40023800
 8008268:	40007000 	.word	0x40007000
 800826c:	42470e40 	.word	0x42470e40

08008270 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008270:	b480      	push	{r7}
 8008272:	b085      	sub	sp, #20
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2203      	movs	r2, #3
 800827c:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800827e:	4b11      	ldr	r3, [pc, #68]	@ (80082c4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8008280:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008284:	099b      	lsrs	r3, r3, #6
 8008286:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800828e:	4b0d      	ldr	r3, [pc, #52]	@ (80082c4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8008290:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008294:	0f1b      	lsrs	r3, r3, #28
 8008296:	f003 0207 	and.w	r2, r3, #7
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800829e:	4b09      	ldr	r3, [pc, #36]	@ (80082c4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80082a0:	689b      	ldr	r3, [r3, #8]
 80082a2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80082a6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 80082a8:	4b06      	ldr	r3, [pc, #24]	@ (80082c4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80082aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082ac:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	431a      	orrs	r2, r3
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 80082b8:	bf00      	nop
 80082ba:	3714      	adds	r7, #20
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr
 80082c4:	40023800 	.word	0x40023800

080082c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b087      	sub	sp, #28
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80082d0:	2300      	movs	r3, #0
 80082d2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80082d4:	2300      	movs	r3, #0
 80082d6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80082d8:	2300      	movs	r3, #0
 80082da:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80082dc:	2300      	movs	r3, #0
 80082de:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d13f      	bne.n	8008366 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80082e6:	4b24      	ldr	r3, [pc, #144]	@ (8008378 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80082e8:	689b      	ldr	r3, [r3, #8]
 80082ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082ee:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d006      	beq.n	8008304 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80082fc:	d12f      	bne.n	800835e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80082fe:	4b1f      	ldr	r3, [pc, #124]	@ (800837c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8008300:	617b      	str	r3, [r7, #20]
          break;
 8008302:	e02f      	b.n	8008364 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8008304:	4b1c      	ldr	r3, [pc, #112]	@ (8008378 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800830c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008310:	d108      	bne.n	8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008312:	4b19      	ldr	r3, [pc, #100]	@ (8008378 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800831a:	4a19      	ldr	r2, [pc, #100]	@ (8008380 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800831c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008320:	613b      	str	r3, [r7, #16]
 8008322:	e007      	b.n	8008334 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008324:	4b14      	ldr	r3, [pc, #80]	@ (8008378 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800832c:	4a15      	ldr	r2, [pc, #84]	@ (8008384 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800832e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008332:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8008334:	4b10      	ldr	r3, [pc, #64]	@ (8008378 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008336:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800833a:	099b      	lsrs	r3, r3, #6
 800833c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	fb02 f303 	mul.w	r3, r2, r3
 8008346:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8008348:	4b0b      	ldr	r3, [pc, #44]	@ (8008378 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800834a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800834e:	0f1b      	lsrs	r3, r3, #28
 8008350:	f003 0307 	and.w	r3, r3, #7
 8008354:	68ba      	ldr	r2, [r7, #8]
 8008356:	fbb2 f3f3 	udiv	r3, r2, r3
 800835a:	617b      	str	r3, [r7, #20]
          break;
 800835c:	e002      	b.n	8008364 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800835e:	2300      	movs	r3, #0
 8008360:	617b      	str	r3, [r7, #20]
          break;
 8008362:	bf00      	nop
        }
      }
      break;
 8008364:	e000      	b.n	8008368 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8008366:	bf00      	nop
    }
  }
  return frequency;
 8008368:	697b      	ldr	r3, [r7, #20]
}
 800836a:	4618      	mov	r0, r3
 800836c:	371c      	adds	r7, #28
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop
 8008378:	40023800 	.word	0x40023800
 800837c:	00bb8000 	.word	0x00bb8000
 8008380:	007a1200 	.word	0x007a1200
 8008384:	00f42400 	.word	0x00f42400

08008388 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b082      	sub	sp, #8
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d101      	bne.n	800839a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	e07b      	b.n	8008492 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d108      	bne.n	80083b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80083aa:	d009      	beq.n	80083c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	61da      	str	r2, [r3, #28]
 80083b2:	e005      	b.n	80083c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2200      	movs	r2, #0
 80083b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2200      	movs	r2, #0
 80083be:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d106      	bne.n	80083e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f7fa fe12 	bl	8003004 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2202      	movs	r2, #2
 80083e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80083f6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008408:	431a      	orrs	r2, r3
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	68db      	ldr	r3, [r3, #12]
 800840e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008412:	431a      	orrs	r2, r3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	f003 0302 	and.w	r3, r3, #2
 800841c:	431a      	orrs	r2, r3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	695b      	ldr	r3, [r3, #20]
 8008422:	f003 0301 	and.w	r3, r3, #1
 8008426:	431a      	orrs	r2, r3
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	699b      	ldr	r3, [r3, #24]
 800842c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008430:	431a      	orrs	r2, r3
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	69db      	ldr	r3, [r3, #28]
 8008436:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800843a:	431a      	orrs	r2, r3
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6a1b      	ldr	r3, [r3, #32]
 8008440:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008444:	ea42 0103 	orr.w	r1, r2, r3
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800844c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	430a      	orrs	r2, r1
 8008456:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	699b      	ldr	r3, [r3, #24]
 800845c:	0c1b      	lsrs	r3, r3, #16
 800845e:	f003 0104 	and.w	r1, r3, #4
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008466:	f003 0210 	and.w	r2, r3, #16
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	430a      	orrs	r2, r1
 8008470:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	69da      	ldr	r2, [r3, #28]
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008480:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2200      	movs	r2, #0
 8008486:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	3708      	adds	r7, #8
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}

0800849a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800849a:	b084      	sub	sp, #16
 800849c:	b580      	push	{r7, lr}
 800849e:	b084      	sub	sp, #16
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	f107 001c 	add.w	r0, r7, #28
 80084a8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80084ac:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d123      	bne.n	80084fc <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084b8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	68db      	ldr	r3, [r3, #12]
 80084c4:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80084c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	68db      	ldr	r3, [r3, #12]
 80084d4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80084dc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80084e0:	2b01      	cmp	r3, #1
 80084e2:	d105      	bne.n	80084f0 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80084f0:	6878      	ldr	r0, [r7, #4]
 80084f2:	f001 fae9 	bl	8009ac8 <USB_CoreReset>
 80084f6:	4603      	mov	r3, r0
 80084f8:	73fb      	strb	r3, [r7, #15]
 80084fa:	e01b      	b.n	8008534 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	68db      	ldr	r3, [r3, #12]
 8008500:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f001 fadd 	bl	8009ac8 <USB_CoreReset>
 800850e:	4603      	mov	r3, r0
 8008510:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008512:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008516:	2b00      	cmp	r3, #0
 8008518:	d106      	bne.n	8008528 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800851e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	639a      	str	r2, [r3, #56]	@ 0x38
 8008526:	e005      	b.n	8008534 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800852c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008534:	7fbb      	ldrb	r3, [r7, #30]
 8008536:	2b01      	cmp	r3, #1
 8008538:	d10b      	bne.n	8008552 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	689b      	ldr	r3, [r3, #8]
 800853e:	f043 0206 	orr.w	r2, r3, #6
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	f043 0220 	orr.w	r2, r3, #32
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008552:	7bfb      	ldrb	r3, [r7, #15]
}
 8008554:	4618      	mov	r0, r3
 8008556:	3710      	adds	r7, #16
 8008558:	46bd      	mov	sp, r7
 800855a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800855e:	b004      	add	sp, #16
 8008560:	4770      	bx	lr
	...

08008564 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008564:	b480      	push	{r7}
 8008566:	b087      	sub	sp, #28
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	4613      	mov	r3, r2
 8008570:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008572:	79fb      	ldrb	r3, [r7, #7]
 8008574:	2b02      	cmp	r3, #2
 8008576:	d165      	bne.n	8008644 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	4a41      	ldr	r2, [pc, #260]	@ (8008680 <USB_SetTurnaroundTime+0x11c>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d906      	bls.n	800858e <USB_SetTurnaroundTime+0x2a>
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	4a40      	ldr	r2, [pc, #256]	@ (8008684 <USB_SetTurnaroundTime+0x120>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d202      	bcs.n	800858e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008588:	230f      	movs	r3, #15
 800858a:	617b      	str	r3, [r7, #20]
 800858c:	e062      	b.n	8008654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	4a3c      	ldr	r2, [pc, #240]	@ (8008684 <USB_SetTurnaroundTime+0x120>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d306      	bcc.n	80085a4 <USB_SetTurnaroundTime+0x40>
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	4a3b      	ldr	r2, [pc, #236]	@ (8008688 <USB_SetTurnaroundTime+0x124>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d202      	bcs.n	80085a4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800859e:	230e      	movs	r3, #14
 80085a0:	617b      	str	r3, [r7, #20]
 80085a2:	e057      	b.n	8008654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	4a38      	ldr	r2, [pc, #224]	@ (8008688 <USB_SetTurnaroundTime+0x124>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d306      	bcc.n	80085ba <USB_SetTurnaroundTime+0x56>
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	4a37      	ldr	r2, [pc, #220]	@ (800868c <USB_SetTurnaroundTime+0x128>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d202      	bcs.n	80085ba <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80085b4:	230d      	movs	r3, #13
 80085b6:	617b      	str	r3, [r7, #20]
 80085b8:	e04c      	b.n	8008654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	4a33      	ldr	r2, [pc, #204]	@ (800868c <USB_SetTurnaroundTime+0x128>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d306      	bcc.n	80085d0 <USB_SetTurnaroundTime+0x6c>
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	4a32      	ldr	r2, [pc, #200]	@ (8008690 <USB_SetTurnaroundTime+0x12c>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d802      	bhi.n	80085d0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80085ca:	230c      	movs	r3, #12
 80085cc:	617b      	str	r3, [r7, #20]
 80085ce:	e041      	b.n	8008654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	4a2f      	ldr	r2, [pc, #188]	@ (8008690 <USB_SetTurnaroundTime+0x12c>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d906      	bls.n	80085e6 <USB_SetTurnaroundTime+0x82>
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	4a2e      	ldr	r2, [pc, #184]	@ (8008694 <USB_SetTurnaroundTime+0x130>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d802      	bhi.n	80085e6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80085e0:	230b      	movs	r3, #11
 80085e2:	617b      	str	r3, [r7, #20]
 80085e4:	e036      	b.n	8008654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	4a2a      	ldr	r2, [pc, #168]	@ (8008694 <USB_SetTurnaroundTime+0x130>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d906      	bls.n	80085fc <USB_SetTurnaroundTime+0x98>
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	4a29      	ldr	r2, [pc, #164]	@ (8008698 <USB_SetTurnaroundTime+0x134>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d802      	bhi.n	80085fc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80085f6:	230a      	movs	r3, #10
 80085f8:	617b      	str	r3, [r7, #20]
 80085fa:	e02b      	b.n	8008654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	4a26      	ldr	r2, [pc, #152]	@ (8008698 <USB_SetTurnaroundTime+0x134>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d906      	bls.n	8008612 <USB_SetTurnaroundTime+0xae>
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	4a25      	ldr	r2, [pc, #148]	@ (800869c <USB_SetTurnaroundTime+0x138>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d202      	bcs.n	8008612 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800860c:	2309      	movs	r3, #9
 800860e:	617b      	str	r3, [r7, #20]
 8008610:	e020      	b.n	8008654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	4a21      	ldr	r2, [pc, #132]	@ (800869c <USB_SetTurnaroundTime+0x138>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d306      	bcc.n	8008628 <USB_SetTurnaroundTime+0xc4>
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	4a20      	ldr	r2, [pc, #128]	@ (80086a0 <USB_SetTurnaroundTime+0x13c>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d802      	bhi.n	8008628 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008622:	2308      	movs	r3, #8
 8008624:	617b      	str	r3, [r7, #20]
 8008626:	e015      	b.n	8008654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	4a1d      	ldr	r2, [pc, #116]	@ (80086a0 <USB_SetTurnaroundTime+0x13c>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d906      	bls.n	800863e <USB_SetTurnaroundTime+0xda>
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	4a1c      	ldr	r2, [pc, #112]	@ (80086a4 <USB_SetTurnaroundTime+0x140>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d202      	bcs.n	800863e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008638:	2307      	movs	r3, #7
 800863a:	617b      	str	r3, [r7, #20]
 800863c:	e00a      	b.n	8008654 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800863e:	2306      	movs	r3, #6
 8008640:	617b      	str	r3, [r7, #20]
 8008642:	e007      	b.n	8008654 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008644:	79fb      	ldrb	r3, [r7, #7]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d102      	bne.n	8008650 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800864a:	2309      	movs	r3, #9
 800864c:	617b      	str	r3, [r7, #20]
 800864e:	e001      	b.n	8008654 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008650:	2309      	movs	r3, #9
 8008652:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	68db      	ldr	r3, [r3, #12]
 8008658:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	68da      	ldr	r2, [r3, #12]
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	029b      	lsls	r3, r3, #10
 8008668:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800866c:	431a      	orrs	r2, r3
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008672:	2300      	movs	r3, #0
}
 8008674:	4618      	mov	r0, r3
 8008676:	371c      	adds	r7, #28
 8008678:	46bd      	mov	sp, r7
 800867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867e:	4770      	bx	lr
 8008680:	00d8acbf 	.word	0x00d8acbf
 8008684:	00e4e1c0 	.word	0x00e4e1c0
 8008688:	00f42400 	.word	0x00f42400
 800868c:	01067380 	.word	0x01067380
 8008690:	011a499f 	.word	0x011a499f
 8008694:	01312cff 	.word	0x01312cff
 8008698:	014ca43f 	.word	0x014ca43f
 800869c:	016e3600 	.word	0x016e3600
 80086a0:	01a6ab1f 	.word	0x01a6ab1f
 80086a4:	01e84800 	.word	0x01e84800

080086a8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b083      	sub	sp, #12
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	f043 0201 	orr.w	r2, r3, #1
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80086bc:	2300      	movs	r3, #0
}
 80086be:	4618      	mov	r0, r3
 80086c0:	370c      	adds	r7, #12
 80086c2:	46bd      	mov	sp, r7
 80086c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c8:	4770      	bx	lr

080086ca <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80086ca:	b480      	push	{r7}
 80086cc:	b083      	sub	sp, #12
 80086ce:	af00      	add	r7, sp, #0
 80086d0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	f023 0201 	bic.w	r2, r3, #1
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80086de:	2300      	movs	r3, #0
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	370c      	adds	r7, #12
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr

080086ec <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b084      	sub	sp, #16
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	460b      	mov	r3, r1
 80086f6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80086f8:	2300      	movs	r3, #0
 80086fa:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	68db      	ldr	r3, [r3, #12]
 8008700:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008708:	78fb      	ldrb	r3, [r7, #3]
 800870a:	2b01      	cmp	r3, #1
 800870c:	d115      	bne.n	800873a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	68db      	ldr	r3, [r3, #12]
 8008712:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800871a:	200a      	movs	r0, #10
 800871c:	f7fa fdc0 	bl	80032a0 <HAL_Delay>
      ms += 10U;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	330a      	adds	r3, #10
 8008724:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f001 f93f 	bl	80099aa <USB_GetMode>
 800872c:	4603      	mov	r3, r0
 800872e:	2b01      	cmp	r3, #1
 8008730:	d01e      	beq.n	8008770 <USB_SetCurrentMode+0x84>
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2bc7      	cmp	r3, #199	@ 0xc7
 8008736:	d9f0      	bls.n	800871a <USB_SetCurrentMode+0x2e>
 8008738:	e01a      	b.n	8008770 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800873a:	78fb      	ldrb	r3, [r7, #3]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d115      	bne.n	800876c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	68db      	ldr	r3, [r3, #12]
 8008744:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800874c:	200a      	movs	r0, #10
 800874e:	f7fa fda7 	bl	80032a0 <HAL_Delay>
      ms += 10U;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	330a      	adds	r3, #10
 8008756:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f001 f926 	bl	80099aa <USB_GetMode>
 800875e:	4603      	mov	r3, r0
 8008760:	2b00      	cmp	r3, #0
 8008762:	d005      	beq.n	8008770 <USB_SetCurrentMode+0x84>
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2bc7      	cmp	r3, #199	@ 0xc7
 8008768:	d9f0      	bls.n	800874c <USB_SetCurrentMode+0x60>
 800876a:	e001      	b.n	8008770 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800876c:	2301      	movs	r3, #1
 800876e:	e005      	b.n	800877c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2bc8      	cmp	r3, #200	@ 0xc8
 8008774:	d101      	bne.n	800877a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008776:	2301      	movs	r3, #1
 8008778:	e000      	b.n	800877c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800877a:	2300      	movs	r3, #0
}
 800877c:	4618      	mov	r0, r3
 800877e:	3710      	adds	r7, #16
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}

08008784 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008784:	b084      	sub	sp, #16
 8008786:	b580      	push	{r7, lr}
 8008788:	b086      	sub	sp, #24
 800878a:	af00      	add	r7, sp, #0
 800878c:	6078      	str	r0, [r7, #4]
 800878e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008792:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008796:	2300      	movs	r3, #0
 8008798:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800879e:	2300      	movs	r3, #0
 80087a0:	613b      	str	r3, [r7, #16]
 80087a2:	e009      	b.n	80087b8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80087a4:	687a      	ldr	r2, [r7, #4]
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	3340      	adds	r3, #64	@ 0x40
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	4413      	add	r3, r2
 80087ae:	2200      	movs	r2, #0
 80087b0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	3301      	adds	r3, #1
 80087b6:	613b      	str	r3, [r7, #16]
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	2b0e      	cmp	r3, #14
 80087bc:	d9f2      	bls.n	80087a4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80087be:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d11c      	bne.n	8008800 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087cc:	685b      	ldr	r3, [r3, #4]
 80087ce:	68fa      	ldr	r2, [r7, #12]
 80087d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80087d4:	f043 0302 	orr.w	r3, r3, #2
 80087d8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087de:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087ea:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087f6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	639a      	str	r2, [r3, #56]	@ 0x38
 80087fe:	e00b      	b.n	8008818 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008804:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008810:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800881e:	461a      	mov	r2, r3
 8008820:	2300      	movs	r3, #0
 8008822:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008824:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008828:	2b01      	cmp	r3, #1
 800882a:	d10d      	bne.n	8008848 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800882c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008830:	2b00      	cmp	r3, #0
 8008832:	d104      	bne.n	800883e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008834:	2100      	movs	r1, #0
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 f968 	bl	8008b0c <USB_SetDevSpeed>
 800883c:	e008      	b.n	8008850 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800883e:	2101      	movs	r1, #1
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f000 f963 	bl	8008b0c <USB_SetDevSpeed>
 8008846:	e003      	b.n	8008850 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008848:	2103      	movs	r1, #3
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 f95e 	bl	8008b0c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008850:	2110      	movs	r1, #16
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 f8fa 	bl	8008a4c <USB_FlushTxFifo>
 8008858:	4603      	mov	r3, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	d001      	beq.n	8008862 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800885e:	2301      	movs	r3, #1
 8008860:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 f924 	bl	8008ab0 <USB_FlushRxFifo>
 8008868:	4603      	mov	r3, r0
 800886a:	2b00      	cmp	r3, #0
 800886c:	d001      	beq.n	8008872 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800886e:	2301      	movs	r3, #1
 8008870:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008878:	461a      	mov	r2, r3
 800887a:	2300      	movs	r3, #0
 800887c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008884:	461a      	mov	r2, r3
 8008886:	2300      	movs	r3, #0
 8008888:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008890:	461a      	mov	r2, r3
 8008892:	2300      	movs	r3, #0
 8008894:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008896:	2300      	movs	r3, #0
 8008898:	613b      	str	r3, [r7, #16]
 800889a:	e043      	b.n	8008924 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800889c:	693b      	ldr	r3, [r7, #16]
 800889e:	015a      	lsls	r2, r3, #5
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	4413      	add	r3, r2
 80088a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80088ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80088b2:	d118      	bne.n	80088e6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d10a      	bne.n	80088d0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	015a      	lsls	r2, r3, #5
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	4413      	add	r3, r2
 80088c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088c6:	461a      	mov	r2, r3
 80088c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80088cc:	6013      	str	r3, [r2, #0]
 80088ce:	e013      	b.n	80088f8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	015a      	lsls	r2, r3, #5
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	4413      	add	r3, r2
 80088d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088dc:	461a      	mov	r2, r3
 80088de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80088e2:	6013      	str	r3, [r2, #0]
 80088e4:	e008      	b.n	80088f8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	015a      	lsls	r2, r3, #5
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	4413      	add	r3, r2
 80088ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088f2:	461a      	mov	r2, r3
 80088f4:	2300      	movs	r3, #0
 80088f6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	015a      	lsls	r2, r3, #5
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	4413      	add	r3, r2
 8008900:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008904:	461a      	mov	r2, r3
 8008906:	2300      	movs	r3, #0
 8008908:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	015a      	lsls	r2, r3, #5
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	4413      	add	r3, r2
 8008912:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008916:	461a      	mov	r2, r3
 8008918:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800891c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	3301      	adds	r3, #1
 8008922:	613b      	str	r3, [r7, #16]
 8008924:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008928:	461a      	mov	r2, r3
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	4293      	cmp	r3, r2
 800892e:	d3b5      	bcc.n	800889c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008930:	2300      	movs	r3, #0
 8008932:	613b      	str	r3, [r7, #16]
 8008934:	e043      	b.n	80089be <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	015a      	lsls	r2, r3, #5
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	4413      	add	r3, r2
 800893e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008948:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800894c:	d118      	bne.n	8008980 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800894e:	693b      	ldr	r3, [r7, #16]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d10a      	bne.n	800896a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	015a      	lsls	r2, r3, #5
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	4413      	add	r3, r2
 800895c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008960:	461a      	mov	r2, r3
 8008962:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008966:	6013      	str	r3, [r2, #0]
 8008968:	e013      	b.n	8008992 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	015a      	lsls	r2, r3, #5
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	4413      	add	r3, r2
 8008972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008976:	461a      	mov	r2, r3
 8008978:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800897c:	6013      	str	r3, [r2, #0]
 800897e:	e008      	b.n	8008992 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	015a      	lsls	r2, r3, #5
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	4413      	add	r3, r2
 8008988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800898c:	461a      	mov	r2, r3
 800898e:	2300      	movs	r3, #0
 8008990:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	015a      	lsls	r2, r3, #5
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	4413      	add	r3, r2
 800899a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800899e:	461a      	mov	r2, r3
 80089a0:	2300      	movs	r3, #0
 80089a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	015a      	lsls	r2, r3, #5
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	4413      	add	r3, r2
 80089ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089b0:	461a      	mov	r2, r3
 80089b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80089b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	3301      	adds	r3, #1
 80089bc:	613b      	str	r3, [r7, #16]
 80089be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80089c2:	461a      	mov	r2, r3
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d3b5      	bcc.n	8008936 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089d0:	691b      	ldr	r3, [r3, #16]
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80089d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80089dc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2200      	movs	r2, #0
 80089e2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80089ea:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80089ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d105      	bne.n	8008a00 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	699b      	ldr	r3, [r3, #24]
 80089f8:	f043 0210 	orr.w	r2, r3, #16
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	699a      	ldr	r2, [r3, #24]
 8008a04:	4b10      	ldr	r3, [pc, #64]	@ (8008a48 <USB_DevInit+0x2c4>)
 8008a06:	4313      	orrs	r3, r2
 8008a08:	687a      	ldr	r2, [r7, #4]
 8008a0a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008a0c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d005      	beq.n	8008a20 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	699b      	ldr	r3, [r3, #24]
 8008a18:	f043 0208 	orr.w	r2, r3, #8
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008a20:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008a24:	2b01      	cmp	r3, #1
 8008a26:	d107      	bne.n	8008a38 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	699b      	ldr	r3, [r3, #24]
 8008a2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008a30:	f043 0304 	orr.w	r3, r3, #4
 8008a34:	687a      	ldr	r2, [r7, #4]
 8008a36:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008a38:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3718      	adds	r7, #24
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008a44:	b004      	add	sp, #16
 8008a46:	4770      	bx	lr
 8008a48:	803c3800 	.word	0x803c3800

08008a4c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b085      	sub	sp, #20
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
 8008a54:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008a56:	2300      	movs	r3, #0
 8008a58:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008a66:	d901      	bls.n	8008a6c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008a68:	2303      	movs	r3, #3
 8008a6a:	e01b      	b.n	8008aa4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	691b      	ldr	r3, [r3, #16]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	daf2      	bge.n	8008a5a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008a74:	2300      	movs	r3, #0
 8008a76:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	019b      	lsls	r3, r3, #6
 8008a7c:	f043 0220 	orr.w	r2, r3, #32
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	3301      	adds	r3, #1
 8008a88:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008a90:	d901      	bls.n	8008a96 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008a92:	2303      	movs	r3, #3
 8008a94:	e006      	b.n	8008aa4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	691b      	ldr	r3, [r3, #16]
 8008a9a:	f003 0320 	and.w	r3, r3, #32
 8008a9e:	2b20      	cmp	r3, #32
 8008aa0:	d0f0      	beq.n	8008a84 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008aa2:	2300      	movs	r3, #0
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3714      	adds	r7, #20
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr

08008ab0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b085      	sub	sp, #20
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	3301      	adds	r3, #1
 8008ac0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008ac8:	d901      	bls.n	8008ace <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008aca:	2303      	movs	r3, #3
 8008acc:	e018      	b.n	8008b00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	691b      	ldr	r3, [r3, #16]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	daf2      	bge.n	8008abc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2210      	movs	r2, #16
 8008ade:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008aec:	d901      	bls.n	8008af2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008aee:	2303      	movs	r3, #3
 8008af0:	e006      	b.n	8008b00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	691b      	ldr	r3, [r3, #16]
 8008af6:	f003 0310 	and.w	r3, r3, #16
 8008afa:	2b10      	cmp	r3, #16
 8008afc:	d0f0      	beq.n	8008ae0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008afe:	2300      	movs	r3, #0
}
 8008b00:	4618      	mov	r0, r3
 8008b02:	3714      	adds	r7, #20
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr

08008b0c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b085      	sub	sp, #20
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	460b      	mov	r3, r1
 8008b16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	78fb      	ldrb	r3, [r7, #3]
 8008b26:	68f9      	ldr	r1, [r7, #12]
 8008b28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008b30:	2300      	movs	r3, #0
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	3714      	adds	r7, #20
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr

08008b3e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008b3e:	b480      	push	{r7}
 8008b40:	b087      	sub	sp, #28
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b50:	689b      	ldr	r3, [r3, #8]
 8008b52:	f003 0306 	and.w	r3, r3, #6
 8008b56:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d102      	bne.n	8008b64 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	75fb      	strb	r3, [r7, #23]
 8008b62:	e00a      	b.n	8008b7a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	d002      	beq.n	8008b70 <USB_GetDevSpeed+0x32>
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2b06      	cmp	r3, #6
 8008b6e:	d102      	bne.n	8008b76 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008b70:	2302      	movs	r3, #2
 8008b72:	75fb      	strb	r3, [r7, #23]
 8008b74:	e001      	b.n	8008b7a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008b76:	230f      	movs	r3, #15
 8008b78:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008b7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	371c      	adds	r7, #28
 8008b80:	46bd      	mov	sp, r7
 8008b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b86:	4770      	bx	lr

08008b88 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008b88:	b480      	push	{r7}
 8008b8a:	b085      	sub	sp, #20
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
 8008b90:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	781b      	ldrb	r3, [r3, #0]
 8008b9a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	785b      	ldrb	r3, [r3, #1]
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d13a      	bne.n	8008c1a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008baa:	69da      	ldr	r2, [r3, #28]
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	781b      	ldrb	r3, [r3, #0]
 8008bb0:	f003 030f 	and.w	r3, r3, #15
 8008bb4:	2101      	movs	r1, #1
 8008bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8008bba:	b29b      	uxth	r3, r3
 8008bbc:	68f9      	ldr	r1, [r7, #12]
 8008bbe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	015a      	lsls	r2, r3, #5
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	4413      	add	r3, r2
 8008bce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d155      	bne.n	8008c88 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	015a      	lsls	r2, r3, #5
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	4413      	add	r3, r2
 8008be4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	689b      	ldr	r3, [r3, #8]
 8008bee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	791b      	ldrb	r3, [r3, #4]
 8008bf6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008bf8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	059b      	lsls	r3, r3, #22
 8008bfe:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008c00:	4313      	orrs	r3, r2
 8008c02:	68ba      	ldr	r2, [r7, #8]
 8008c04:	0151      	lsls	r1, r2, #5
 8008c06:	68fa      	ldr	r2, [r7, #12]
 8008c08:	440a      	add	r2, r1
 8008c0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c16:	6013      	str	r3, [r2, #0]
 8008c18:	e036      	b.n	8008c88 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c20:	69da      	ldr	r2, [r3, #28]
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	781b      	ldrb	r3, [r3, #0]
 8008c26:	f003 030f 	and.w	r3, r3, #15
 8008c2a:	2101      	movs	r1, #1
 8008c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8008c30:	041b      	lsls	r3, r3, #16
 8008c32:	68f9      	ldr	r1, [r7, #12]
 8008c34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008c38:	4313      	orrs	r3, r2
 8008c3a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	015a      	lsls	r2, r3, #5
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	4413      	add	r3, r2
 8008c44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d11a      	bne.n	8008c88 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	015a      	lsls	r2, r3, #5
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	4413      	add	r3, r2
 8008c5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c5e:	681a      	ldr	r2, [r3, #0]
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	791b      	ldrb	r3, [r3, #4]
 8008c6c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008c6e:	430b      	orrs	r3, r1
 8008c70:	4313      	orrs	r3, r2
 8008c72:	68ba      	ldr	r2, [r7, #8]
 8008c74:	0151      	lsls	r1, r2, #5
 8008c76:	68fa      	ldr	r2, [r7, #12]
 8008c78:	440a      	add	r2, r1
 8008c7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c86:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008c88:	2300      	movs	r3, #0
}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	3714      	adds	r7, #20
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c94:	4770      	bx	lr
	...

08008c98 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b085      	sub	sp, #20
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
 8008ca0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	781b      	ldrb	r3, [r3, #0]
 8008caa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	785b      	ldrb	r3, [r3, #1]
 8008cb0:	2b01      	cmp	r3, #1
 8008cb2:	d161      	bne.n	8008d78 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	015a      	lsls	r2, r3, #5
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	4413      	add	r3, r2
 8008cbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008cc6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cca:	d11f      	bne.n	8008d0c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	015a      	lsls	r2, r3, #5
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	4413      	add	r3, r2
 8008cd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68ba      	ldr	r2, [r7, #8]
 8008cdc:	0151      	lsls	r1, r2, #5
 8008cde:	68fa      	ldr	r2, [r7, #12]
 8008ce0:	440a      	add	r2, r1
 8008ce2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ce6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008cea:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	015a      	lsls	r2, r3, #5
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	4413      	add	r3, r2
 8008cf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	68ba      	ldr	r2, [r7, #8]
 8008cfc:	0151      	lsls	r1, r2, #5
 8008cfe:	68fa      	ldr	r2, [r7, #12]
 8008d00:	440a      	add	r2, r1
 8008d02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d06:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d0a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	781b      	ldrb	r3, [r3, #0]
 8008d18:	f003 030f 	and.w	r3, r3, #15
 8008d1c:	2101      	movs	r1, #1
 8008d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8008d22:	b29b      	uxth	r3, r3
 8008d24:	43db      	mvns	r3, r3
 8008d26:	68f9      	ldr	r1, [r7, #12]
 8008d28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d2c:	4013      	ands	r3, r2
 8008d2e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d36:	69da      	ldr	r2, [r3, #28]
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	f003 030f 	and.w	r3, r3, #15
 8008d40:	2101      	movs	r1, #1
 8008d42:	fa01 f303 	lsl.w	r3, r1, r3
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	43db      	mvns	r3, r3
 8008d4a:	68f9      	ldr	r1, [r7, #12]
 8008d4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d50:	4013      	ands	r3, r2
 8008d52:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	015a      	lsls	r2, r3, #5
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	4413      	add	r3, r2
 8008d5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d60:	681a      	ldr	r2, [r3, #0]
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	0159      	lsls	r1, r3, #5
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	440b      	add	r3, r1
 8008d6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d6e:	4619      	mov	r1, r3
 8008d70:	4b35      	ldr	r3, [pc, #212]	@ (8008e48 <USB_DeactivateEndpoint+0x1b0>)
 8008d72:	4013      	ands	r3, r2
 8008d74:	600b      	str	r3, [r1, #0]
 8008d76:	e060      	b.n	8008e3a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	015a      	lsls	r2, r3, #5
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	4413      	add	r3, r2
 8008d80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d8e:	d11f      	bne.n	8008dd0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	015a      	lsls	r2, r3, #5
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	4413      	add	r3, r2
 8008d98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	68ba      	ldr	r2, [r7, #8]
 8008da0:	0151      	lsls	r1, r2, #5
 8008da2:	68fa      	ldr	r2, [r7, #12]
 8008da4:	440a      	add	r2, r1
 8008da6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008daa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008dae:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	015a      	lsls	r2, r3, #5
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	4413      	add	r3, r2
 8008db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	68ba      	ldr	r2, [r7, #8]
 8008dc0:	0151      	lsls	r1, r2, #5
 8008dc2:	68fa      	ldr	r2, [r7, #12]
 8008dc4:	440a      	add	r2, r1
 8008dc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008dca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008dce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dd6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	f003 030f 	and.w	r3, r3, #15
 8008de0:	2101      	movs	r1, #1
 8008de2:	fa01 f303 	lsl.w	r3, r1, r3
 8008de6:	041b      	lsls	r3, r3, #16
 8008de8:	43db      	mvns	r3, r3
 8008dea:	68f9      	ldr	r1, [r7, #12]
 8008dec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008df0:	4013      	ands	r3, r2
 8008df2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dfa:	69da      	ldr	r2, [r3, #28]
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	781b      	ldrb	r3, [r3, #0]
 8008e00:	f003 030f 	and.w	r3, r3, #15
 8008e04:	2101      	movs	r1, #1
 8008e06:	fa01 f303 	lsl.w	r3, r1, r3
 8008e0a:	041b      	lsls	r3, r3, #16
 8008e0c:	43db      	mvns	r3, r3
 8008e0e:	68f9      	ldr	r1, [r7, #12]
 8008e10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e14:	4013      	ands	r3, r2
 8008e16:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	015a      	lsls	r2, r3, #5
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	4413      	add	r3, r2
 8008e20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e24:	681a      	ldr	r2, [r3, #0]
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	0159      	lsls	r1, r3, #5
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	440b      	add	r3, r1
 8008e2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e32:	4619      	mov	r1, r3
 8008e34:	4b05      	ldr	r3, [pc, #20]	@ (8008e4c <USB_DeactivateEndpoint+0x1b4>)
 8008e36:	4013      	ands	r3, r2
 8008e38:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008e3a:	2300      	movs	r3, #0
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3714      	adds	r7, #20
 8008e40:	46bd      	mov	sp, r7
 8008e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e46:	4770      	bx	lr
 8008e48:	ec337800 	.word	0xec337800
 8008e4c:	eff37800 	.word	0xeff37800

08008e50 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b08a      	sub	sp, #40	@ 0x28
 8008e54:	af02      	add	r7, sp, #8
 8008e56:	60f8      	str	r0, [r7, #12]
 8008e58:	60b9      	str	r1, [r7, #8]
 8008e5a:	4613      	mov	r3, r2
 8008e5c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	781b      	ldrb	r3, [r3, #0]
 8008e66:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	785b      	ldrb	r3, [r3, #1]
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	f040 817f 	bne.w	8009170 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	691b      	ldr	r3, [r3, #16]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d132      	bne.n	8008ee0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008e7a:	69bb      	ldr	r3, [r7, #24]
 8008e7c:	015a      	lsls	r2, r3, #5
 8008e7e:	69fb      	ldr	r3, [r7, #28]
 8008e80:	4413      	add	r3, r2
 8008e82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e86:	691b      	ldr	r3, [r3, #16]
 8008e88:	69ba      	ldr	r2, [r7, #24]
 8008e8a:	0151      	lsls	r1, r2, #5
 8008e8c:	69fa      	ldr	r2, [r7, #28]
 8008e8e:	440a      	add	r2, r1
 8008e90:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e94:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008e98:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008e9c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008e9e:	69bb      	ldr	r3, [r7, #24]
 8008ea0:	015a      	lsls	r2, r3, #5
 8008ea2:	69fb      	ldr	r3, [r7, #28]
 8008ea4:	4413      	add	r3, r2
 8008ea6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008eaa:	691b      	ldr	r3, [r3, #16]
 8008eac:	69ba      	ldr	r2, [r7, #24]
 8008eae:	0151      	lsls	r1, r2, #5
 8008eb0:	69fa      	ldr	r2, [r7, #28]
 8008eb2:	440a      	add	r2, r1
 8008eb4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008eb8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008ebc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008ebe:	69bb      	ldr	r3, [r7, #24]
 8008ec0:	015a      	lsls	r2, r3, #5
 8008ec2:	69fb      	ldr	r3, [r7, #28]
 8008ec4:	4413      	add	r3, r2
 8008ec6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008eca:	691b      	ldr	r3, [r3, #16]
 8008ecc:	69ba      	ldr	r2, [r7, #24]
 8008ece:	0151      	lsls	r1, r2, #5
 8008ed0:	69fa      	ldr	r2, [r7, #28]
 8008ed2:	440a      	add	r2, r1
 8008ed4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ed8:	0cdb      	lsrs	r3, r3, #19
 8008eda:	04db      	lsls	r3, r3, #19
 8008edc:	6113      	str	r3, [r2, #16]
 8008ede:	e097      	b.n	8009010 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008ee0:	69bb      	ldr	r3, [r7, #24]
 8008ee2:	015a      	lsls	r2, r3, #5
 8008ee4:	69fb      	ldr	r3, [r7, #28]
 8008ee6:	4413      	add	r3, r2
 8008ee8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008eec:	691b      	ldr	r3, [r3, #16]
 8008eee:	69ba      	ldr	r2, [r7, #24]
 8008ef0:	0151      	lsls	r1, r2, #5
 8008ef2:	69fa      	ldr	r2, [r7, #28]
 8008ef4:	440a      	add	r2, r1
 8008ef6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008efa:	0cdb      	lsrs	r3, r3, #19
 8008efc:	04db      	lsls	r3, r3, #19
 8008efe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	015a      	lsls	r2, r3, #5
 8008f04:	69fb      	ldr	r3, [r7, #28]
 8008f06:	4413      	add	r3, r2
 8008f08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f0c:	691b      	ldr	r3, [r3, #16]
 8008f0e:	69ba      	ldr	r2, [r7, #24]
 8008f10:	0151      	lsls	r1, r2, #5
 8008f12:	69fa      	ldr	r2, [r7, #28]
 8008f14:	440a      	add	r2, r1
 8008f16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f1a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008f1e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008f22:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008f24:	69bb      	ldr	r3, [r7, #24]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d11a      	bne.n	8008f60 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	691a      	ldr	r2, [r3, #16]
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	689b      	ldr	r3, [r3, #8]
 8008f32:	429a      	cmp	r2, r3
 8008f34:	d903      	bls.n	8008f3e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	689a      	ldr	r2, [r3, #8]
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008f3e:	69bb      	ldr	r3, [r7, #24]
 8008f40:	015a      	lsls	r2, r3, #5
 8008f42:	69fb      	ldr	r3, [r7, #28]
 8008f44:	4413      	add	r3, r2
 8008f46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f4a:	691b      	ldr	r3, [r3, #16]
 8008f4c:	69ba      	ldr	r2, [r7, #24]
 8008f4e:	0151      	lsls	r1, r2, #5
 8008f50:	69fa      	ldr	r2, [r7, #28]
 8008f52:	440a      	add	r2, r1
 8008f54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f58:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008f5c:	6113      	str	r3, [r2, #16]
 8008f5e:	e044      	b.n	8008fea <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	691a      	ldr	r2, [r3, #16]
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	689b      	ldr	r3, [r3, #8]
 8008f68:	4413      	add	r3, r2
 8008f6a:	1e5a      	subs	r2, r3, #1
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f74:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8008f76:	69bb      	ldr	r3, [r7, #24]
 8008f78:	015a      	lsls	r2, r3, #5
 8008f7a:	69fb      	ldr	r3, [r7, #28]
 8008f7c:	4413      	add	r3, r2
 8008f7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f82:	691a      	ldr	r2, [r3, #16]
 8008f84:	8afb      	ldrh	r3, [r7, #22]
 8008f86:	04d9      	lsls	r1, r3, #19
 8008f88:	4ba4      	ldr	r3, [pc, #656]	@ (800921c <USB_EPStartXfer+0x3cc>)
 8008f8a:	400b      	ands	r3, r1
 8008f8c:	69b9      	ldr	r1, [r7, #24]
 8008f8e:	0148      	lsls	r0, r1, #5
 8008f90:	69f9      	ldr	r1, [r7, #28]
 8008f92:	4401      	add	r1, r0
 8008f94:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	791b      	ldrb	r3, [r3, #4]
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d122      	bne.n	8008fea <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008fa4:	69bb      	ldr	r3, [r7, #24]
 8008fa6:	015a      	lsls	r2, r3, #5
 8008fa8:	69fb      	ldr	r3, [r7, #28]
 8008faa:	4413      	add	r3, r2
 8008fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fb0:	691b      	ldr	r3, [r3, #16]
 8008fb2:	69ba      	ldr	r2, [r7, #24]
 8008fb4:	0151      	lsls	r1, r2, #5
 8008fb6:	69fa      	ldr	r2, [r7, #28]
 8008fb8:	440a      	add	r2, r1
 8008fba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008fbe:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008fc2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008fc4:	69bb      	ldr	r3, [r7, #24]
 8008fc6:	015a      	lsls	r2, r3, #5
 8008fc8:	69fb      	ldr	r3, [r7, #28]
 8008fca:	4413      	add	r3, r2
 8008fcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fd0:	691a      	ldr	r2, [r3, #16]
 8008fd2:	8afb      	ldrh	r3, [r7, #22]
 8008fd4:	075b      	lsls	r3, r3, #29
 8008fd6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008fda:	69b9      	ldr	r1, [r7, #24]
 8008fdc:	0148      	lsls	r0, r1, #5
 8008fde:	69f9      	ldr	r1, [r7, #28]
 8008fe0:	4401      	add	r1, r0
 8008fe2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008fea:	69bb      	ldr	r3, [r7, #24]
 8008fec:	015a      	lsls	r2, r3, #5
 8008fee:	69fb      	ldr	r3, [r7, #28]
 8008ff0:	4413      	add	r3, r2
 8008ff2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ff6:	691a      	ldr	r2, [r3, #16]
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	691b      	ldr	r3, [r3, #16]
 8008ffc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009000:	69b9      	ldr	r1, [r7, #24]
 8009002:	0148      	lsls	r0, r1, #5
 8009004:	69f9      	ldr	r1, [r7, #28]
 8009006:	4401      	add	r1, r0
 8009008:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800900c:	4313      	orrs	r3, r2
 800900e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009010:	79fb      	ldrb	r3, [r7, #7]
 8009012:	2b01      	cmp	r3, #1
 8009014:	d14b      	bne.n	80090ae <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	69db      	ldr	r3, [r3, #28]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d009      	beq.n	8009032 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800901e:	69bb      	ldr	r3, [r7, #24]
 8009020:	015a      	lsls	r2, r3, #5
 8009022:	69fb      	ldr	r3, [r7, #28]
 8009024:	4413      	add	r3, r2
 8009026:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800902a:	461a      	mov	r2, r3
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	69db      	ldr	r3, [r3, #28]
 8009030:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	791b      	ldrb	r3, [r3, #4]
 8009036:	2b01      	cmp	r3, #1
 8009038:	d128      	bne.n	800908c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800903a:	69fb      	ldr	r3, [r7, #28]
 800903c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009046:	2b00      	cmp	r3, #0
 8009048:	d110      	bne.n	800906c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800904a:	69bb      	ldr	r3, [r7, #24]
 800904c:	015a      	lsls	r2, r3, #5
 800904e:	69fb      	ldr	r3, [r7, #28]
 8009050:	4413      	add	r3, r2
 8009052:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	69ba      	ldr	r2, [r7, #24]
 800905a:	0151      	lsls	r1, r2, #5
 800905c:	69fa      	ldr	r2, [r7, #28]
 800905e:	440a      	add	r2, r1
 8009060:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009064:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009068:	6013      	str	r3, [r2, #0]
 800906a:	e00f      	b.n	800908c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800906c:	69bb      	ldr	r3, [r7, #24]
 800906e:	015a      	lsls	r2, r3, #5
 8009070:	69fb      	ldr	r3, [r7, #28]
 8009072:	4413      	add	r3, r2
 8009074:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	69ba      	ldr	r2, [r7, #24]
 800907c:	0151      	lsls	r1, r2, #5
 800907e:	69fa      	ldr	r2, [r7, #28]
 8009080:	440a      	add	r2, r1
 8009082:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009086:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800908a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800908c:	69bb      	ldr	r3, [r7, #24]
 800908e:	015a      	lsls	r2, r3, #5
 8009090:	69fb      	ldr	r3, [r7, #28]
 8009092:	4413      	add	r3, r2
 8009094:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	69ba      	ldr	r2, [r7, #24]
 800909c:	0151      	lsls	r1, r2, #5
 800909e:	69fa      	ldr	r2, [r7, #28]
 80090a0:	440a      	add	r2, r1
 80090a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090a6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80090aa:	6013      	str	r3, [r2, #0]
 80090ac:	e166      	b.n	800937c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80090ae:	69bb      	ldr	r3, [r7, #24]
 80090b0:	015a      	lsls	r2, r3, #5
 80090b2:	69fb      	ldr	r3, [r7, #28]
 80090b4:	4413      	add	r3, r2
 80090b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	69ba      	ldr	r2, [r7, #24]
 80090be:	0151      	lsls	r1, r2, #5
 80090c0:	69fa      	ldr	r2, [r7, #28]
 80090c2:	440a      	add	r2, r1
 80090c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090c8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80090cc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	791b      	ldrb	r3, [r3, #4]
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	d015      	beq.n	8009102 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	691b      	ldr	r3, [r3, #16]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	f000 814e 	beq.w	800937c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80090e0:	69fb      	ldr	r3, [r7, #28]
 80090e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	f003 030f 	and.w	r3, r3, #15
 80090f0:	2101      	movs	r1, #1
 80090f2:	fa01 f303 	lsl.w	r3, r1, r3
 80090f6:	69f9      	ldr	r1, [r7, #28]
 80090f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80090fc:	4313      	orrs	r3, r2
 80090fe:	634b      	str	r3, [r1, #52]	@ 0x34
 8009100:	e13c      	b.n	800937c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009102:	69fb      	ldr	r3, [r7, #28]
 8009104:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009108:	689b      	ldr	r3, [r3, #8]
 800910a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800910e:	2b00      	cmp	r3, #0
 8009110:	d110      	bne.n	8009134 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009112:	69bb      	ldr	r3, [r7, #24]
 8009114:	015a      	lsls	r2, r3, #5
 8009116:	69fb      	ldr	r3, [r7, #28]
 8009118:	4413      	add	r3, r2
 800911a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	69ba      	ldr	r2, [r7, #24]
 8009122:	0151      	lsls	r1, r2, #5
 8009124:	69fa      	ldr	r2, [r7, #28]
 8009126:	440a      	add	r2, r1
 8009128:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800912c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009130:	6013      	str	r3, [r2, #0]
 8009132:	e00f      	b.n	8009154 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009134:	69bb      	ldr	r3, [r7, #24]
 8009136:	015a      	lsls	r2, r3, #5
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	4413      	add	r3, r2
 800913c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	69ba      	ldr	r2, [r7, #24]
 8009144:	0151      	lsls	r1, r2, #5
 8009146:	69fa      	ldr	r2, [r7, #28]
 8009148:	440a      	add	r2, r1
 800914a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800914e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009152:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	68d9      	ldr	r1, [r3, #12]
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	781a      	ldrb	r2, [r3, #0]
 800915c:	68bb      	ldr	r3, [r7, #8]
 800915e:	691b      	ldr	r3, [r3, #16]
 8009160:	b298      	uxth	r0, r3
 8009162:	79fb      	ldrb	r3, [r7, #7]
 8009164:	9300      	str	r3, [sp, #0]
 8009166:	4603      	mov	r3, r0
 8009168:	68f8      	ldr	r0, [r7, #12]
 800916a:	f000 f9b9 	bl	80094e0 <USB_WritePacket>
 800916e:	e105      	b.n	800937c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009170:	69bb      	ldr	r3, [r7, #24]
 8009172:	015a      	lsls	r2, r3, #5
 8009174:	69fb      	ldr	r3, [r7, #28]
 8009176:	4413      	add	r3, r2
 8009178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800917c:	691b      	ldr	r3, [r3, #16]
 800917e:	69ba      	ldr	r2, [r7, #24]
 8009180:	0151      	lsls	r1, r2, #5
 8009182:	69fa      	ldr	r2, [r7, #28]
 8009184:	440a      	add	r2, r1
 8009186:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800918a:	0cdb      	lsrs	r3, r3, #19
 800918c:	04db      	lsls	r3, r3, #19
 800918e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009190:	69bb      	ldr	r3, [r7, #24]
 8009192:	015a      	lsls	r2, r3, #5
 8009194:	69fb      	ldr	r3, [r7, #28]
 8009196:	4413      	add	r3, r2
 8009198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800919c:	691b      	ldr	r3, [r3, #16]
 800919e:	69ba      	ldr	r2, [r7, #24]
 80091a0:	0151      	lsls	r1, r2, #5
 80091a2:	69fa      	ldr	r2, [r7, #28]
 80091a4:	440a      	add	r2, r1
 80091a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091aa:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80091ae:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80091b2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80091b4:	69bb      	ldr	r3, [r7, #24]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d132      	bne.n	8009220 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	691b      	ldr	r3, [r3, #16]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d003      	beq.n	80091ca <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	689a      	ldr	r2, [r3, #8]
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	689a      	ldr	r2, [r3, #8]
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80091d2:	69bb      	ldr	r3, [r7, #24]
 80091d4:	015a      	lsls	r2, r3, #5
 80091d6:	69fb      	ldr	r3, [r7, #28]
 80091d8:	4413      	add	r3, r2
 80091da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091de:	691a      	ldr	r2, [r3, #16]
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	6a1b      	ldr	r3, [r3, #32]
 80091e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091e8:	69b9      	ldr	r1, [r7, #24]
 80091ea:	0148      	lsls	r0, r1, #5
 80091ec:	69f9      	ldr	r1, [r7, #28]
 80091ee:	4401      	add	r1, r0
 80091f0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80091f4:	4313      	orrs	r3, r2
 80091f6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80091f8:	69bb      	ldr	r3, [r7, #24]
 80091fa:	015a      	lsls	r2, r3, #5
 80091fc:	69fb      	ldr	r3, [r7, #28]
 80091fe:	4413      	add	r3, r2
 8009200:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009204:	691b      	ldr	r3, [r3, #16]
 8009206:	69ba      	ldr	r2, [r7, #24]
 8009208:	0151      	lsls	r1, r2, #5
 800920a:	69fa      	ldr	r2, [r7, #28]
 800920c:	440a      	add	r2, r1
 800920e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009212:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009216:	6113      	str	r3, [r2, #16]
 8009218:	e062      	b.n	80092e0 <USB_EPStartXfer+0x490>
 800921a:	bf00      	nop
 800921c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	691b      	ldr	r3, [r3, #16]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d123      	bne.n	8009270 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009228:	69bb      	ldr	r3, [r7, #24]
 800922a:	015a      	lsls	r2, r3, #5
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	4413      	add	r3, r2
 8009230:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009234:	691a      	ldr	r2, [r3, #16]
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	689b      	ldr	r3, [r3, #8]
 800923a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800923e:	69b9      	ldr	r1, [r7, #24]
 8009240:	0148      	lsls	r0, r1, #5
 8009242:	69f9      	ldr	r1, [r7, #28]
 8009244:	4401      	add	r1, r0
 8009246:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800924a:	4313      	orrs	r3, r2
 800924c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800924e:	69bb      	ldr	r3, [r7, #24]
 8009250:	015a      	lsls	r2, r3, #5
 8009252:	69fb      	ldr	r3, [r7, #28]
 8009254:	4413      	add	r3, r2
 8009256:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800925a:	691b      	ldr	r3, [r3, #16]
 800925c:	69ba      	ldr	r2, [r7, #24]
 800925e:	0151      	lsls	r1, r2, #5
 8009260:	69fa      	ldr	r2, [r7, #28]
 8009262:	440a      	add	r2, r1
 8009264:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009268:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800926c:	6113      	str	r3, [r2, #16]
 800926e:	e037      	b.n	80092e0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	691a      	ldr	r2, [r3, #16]
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	4413      	add	r3, r2
 800927a:	1e5a      	subs	r2, r3, #1
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	fbb2 f3f3 	udiv	r3, r2, r3
 8009284:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	689b      	ldr	r3, [r3, #8]
 800928a:	8afa      	ldrh	r2, [r7, #22]
 800928c:	fb03 f202 	mul.w	r2, r3, r2
 8009290:	68bb      	ldr	r3, [r7, #8]
 8009292:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009294:	69bb      	ldr	r3, [r7, #24]
 8009296:	015a      	lsls	r2, r3, #5
 8009298:	69fb      	ldr	r3, [r7, #28]
 800929a:	4413      	add	r3, r2
 800929c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092a0:	691a      	ldr	r2, [r3, #16]
 80092a2:	8afb      	ldrh	r3, [r7, #22]
 80092a4:	04d9      	lsls	r1, r3, #19
 80092a6:	4b38      	ldr	r3, [pc, #224]	@ (8009388 <USB_EPStartXfer+0x538>)
 80092a8:	400b      	ands	r3, r1
 80092aa:	69b9      	ldr	r1, [r7, #24]
 80092ac:	0148      	lsls	r0, r1, #5
 80092ae:	69f9      	ldr	r1, [r7, #28]
 80092b0:	4401      	add	r1, r0
 80092b2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80092b6:	4313      	orrs	r3, r2
 80092b8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80092ba:	69bb      	ldr	r3, [r7, #24]
 80092bc:	015a      	lsls	r2, r3, #5
 80092be:	69fb      	ldr	r3, [r7, #28]
 80092c0:	4413      	add	r3, r2
 80092c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092c6:	691a      	ldr	r2, [r3, #16]
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	6a1b      	ldr	r3, [r3, #32]
 80092cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092d0:	69b9      	ldr	r1, [r7, #24]
 80092d2:	0148      	lsls	r0, r1, #5
 80092d4:	69f9      	ldr	r1, [r7, #28]
 80092d6:	4401      	add	r1, r0
 80092d8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80092dc:	4313      	orrs	r3, r2
 80092de:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80092e0:	79fb      	ldrb	r3, [r7, #7]
 80092e2:	2b01      	cmp	r3, #1
 80092e4:	d10d      	bne.n	8009302 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80092e6:	68bb      	ldr	r3, [r7, #8]
 80092e8:	68db      	ldr	r3, [r3, #12]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d009      	beq.n	8009302 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	68d9      	ldr	r1, [r3, #12]
 80092f2:	69bb      	ldr	r3, [r7, #24]
 80092f4:	015a      	lsls	r2, r3, #5
 80092f6:	69fb      	ldr	r3, [r7, #28]
 80092f8:	4413      	add	r3, r2
 80092fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092fe:	460a      	mov	r2, r1
 8009300:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	791b      	ldrb	r3, [r3, #4]
 8009306:	2b01      	cmp	r3, #1
 8009308:	d128      	bne.n	800935c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800930a:	69fb      	ldr	r3, [r7, #28]
 800930c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009310:	689b      	ldr	r3, [r3, #8]
 8009312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009316:	2b00      	cmp	r3, #0
 8009318:	d110      	bne.n	800933c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800931a:	69bb      	ldr	r3, [r7, #24]
 800931c:	015a      	lsls	r2, r3, #5
 800931e:	69fb      	ldr	r3, [r7, #28]
 8009320:	4413      	add	r3, r2
 8009322:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	69ba      	ldr	r2, [r7, #24]
 800932a:	0151      	lsls	r1, r2, #5
 800932c:	69fa      	ldr	r2, [r7, #28]
 800932e:	440a      	add	r2, r1
 8009330:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009334:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009338:	6013      	str	r3, [r2, #0]
 800933a:	e00f      	b.n	800935c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800933c:	69bb      	ldr	r3, [r7, #24]
 800933e:	015a      	lsls	r2, r3, #5
 8009340:	69fb      	ldr	r3, [r7, #28]
 8009342:	4413      	add	r3, r2
 8009344:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	69ba      	ldr	r2, [r7, #24]
 800934c:	0151      	lsls	r1, r2, #5
 800934e:	69fa      	ldr	r2, [r7, #28]
 8009350:	440a      	add	r2, r1
 8009352:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009356:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800935a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800935c:	69bb      	ldr	r3, [r7, #24]
 800935e:	015a      	lsls	r2, r3, #5
 8009360:	69fb      	ldr	r3, [r7, #28]
 8009362:	4413      	add	r3, r2
 8009364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	69ba      	ldr	r2, [r7, #24]
 800936c:	0151      	lsls	r1, r2, #5
 800936e:	69fa      	ldr	r2, [r7, #28]
 8009370:	440a      	add	r2, r1
 8009372:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009376:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800937a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800937c:	2300      	movs	r3, #0
}
 800937e:	4618      	mov	r0, r3
 8009380:	3720      	adds	r7, #32
 8009382:	46bd      	mov	sp, r7
 8009384:	bd80      	pop	{r7, pc}
 8009386:	bf00      	nop
 8009388:	1ff80000 	.word	0x1ff80000

0800938c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800938c:	b480      	push	{r7}
 800938e:	b087      	sub	sp, #28
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
 8009394:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009396:	2300      	movs	r3, #0
 8009398:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800939a:	2300      	movs	r3, #0
 800939c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	785b      	ldrb	r3, [r3, #1]
 80093a6:	2b01      	cmp	r3, #1
 80093a8:	d14a      	bne.n	8009440 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	781b      	ldrb	r3, [r3, #0]
 80093ae:	015a      	lsls	r2, r3, #5
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	4413      	add	r3, r2
 80093b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80093be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80093c2:	f040 8086 	bne.w	80094d2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	781b      	ldrb	r3, [r3, #0]
 80093ca:	015a      	lsls	r2, r3, #5
 80093cc:	693b      	ldr	r3, [r7, #16]
 80093ce:	4413      	add	r3, r2
 80093d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	683a      	ldr	r2, [r7, #0]
 80093d8:	7812      	ldrb	r2, [r2, #0]
 80093da:	0151      	lsls	r1, r2, #5
 80093dc:	693a      	ldr	r2, [r7, #16]
 80093de:	440a      	add	r2, r1
 80093e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093e4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80093e8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	015a      	lsls	r2, r3, #5
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	4413      	add	r3, r2
 80093f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	683a      	ldr	r2, [r7, #0]
 80093fc:	7812      	ldrb	r2, [r2, #0]
 80093fe:	0151      	lsls	r1, r2, #5
 8009400:	693a      	ldr	r2, [r7, #16]
 8009402:	440a      	add	r2, r1
 8009404:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009408:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800940c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	3301      	adds	r3, #1
 8009412:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	f242 7210 	movw	r2, #10000	@ 0x2710
 800941a:	4293      	cmp	r3, r2
 800941c:	d902      	bls.n	8009424 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800941e:	2301      	movs	r3, #1
 8009420:	75fb      	strb	r3, [r7, #23]
          break;
 8009422:	e056      	b.n	80094d2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	781b      	ldrb	r3, [r3, #0]
 8009428:	015a      	lsls	r2, r3, #5
 800942a:	693b      	ldr	r3, [r7, #16]
 800942c:	4413      	add	r3, r2
 800942e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009438:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800943c:	d0e7      	beq.n	800940e <USB_EPStopXfer+0x82>
 800943e:	e048      	b.n	80094d2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	781b      	ldrb	r3, [r3, #0]
 8009444:	015a      	lsls	r2, r3, #5
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	4413      	add	r3, r2
 800944a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009454:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009458:	d13b      	bne.n	80094d2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	781b      	ldrb	r3, [r3, #0]
 800945e:	015a      	lsls	r2, r3, #5
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	4413      	add	r3, r2
 8009464:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	683a      	ldr	r2, [r7, #0]
 800946c:	7812      	ldrb	r2, [r2, #0]
 800946e:	0151      	lsls	r1, r2, #5
 8009470:	693a      	ldr	r2, [r7, #16]
 8009472:	440a      	add	r2, r1
 8009474:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009478:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800947c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	781b      	ldrb	r3, [r3, #0]
 8009482:	015a      	lsls	r2, r3, #5
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	4413      	add	r3, r2
 8009488:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	683a      	ldr	r2, [r7, #0]
 8009490:	7812      	ldrb	r2, [r2, #0]
 8009492:	0151      	lsls	r1, r2, #5
 8009494:	693a      	ldr	r2, [r7, #16]
 8009496:	440a      	add	r2, r1
 8009498:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800949c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80094a0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	3301      	adds	r3, #1
 80094a6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f242 7210 	movw	r2, #10000	@ 0x2710
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d902      	bls.n	80094b8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80094b2:	2301      	movs	r3, #1
 80094b4:	75fb      	strb	r3, [r7, #23]
          break;
 80094b6:	e00c      	b.n	80094d2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	781b      	ldrb	r3, [r3, #0]
 80094bc:	015a      	lsls	r2, r3, #5
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	4413      	add	r3, r2
 80094c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80094cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80094d0:	d0e7      	beq.n	80094a2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80094d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80094d4:	4618      	mov	r0, r3
 80094d6:	371c      	adds	r7, #28
 80094d8:	46bd      	mov	sp, r7
 80094da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094de:	4770      	bx	lr

080094e0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80094e0:	b480      	push	{r7}
 80094e2:	b089      	sub	sp, #36	@ 0x24
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	60b9      	str	r1, [r7, #8]
 80094ea:	4611      	mov	r1, r2
 80094ec:	461a      	mov	r2, r3
 80094ee:	460b      	mov	r3, r1
 80094f0:	71fb      	strb	r3, [r7, #7]
 80094f2:	4613      	mov	r3, r2
 80094f4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80094fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009502:	2b00      	cmp	r3, #0
 8009504:	d123      	bne.n	800954e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009506:	88bb      	ldrh	r3, [r7, #4]
 8009508:	3303      	adds	r3, #3
 800950a:	089b      	lsrs	r3, r3, #2
 800950c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800950e:	2300      	movs	r3, #0
 8009510:	61bb      	str	r3, [r7, #24]
 8009512:	e018      	b.n	8009546 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009514:	79fb      	ldrb	r3, [r7, #7]
 8009516:	031a      	lsls	r2, r3, #12
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	4413      	add	r3, r2
 800951c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009520:	461a      	mov	r2, r3
 8009522:	69fb      	ldr	r3, [r7, #28]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009528:	69fb      	ldr	r3, [r7, #28]
 800952a:	3301      	adds	r3, #1
 800952c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800952e:	69fb      	ldr	r3, [r7, #28]
 8009530:	3301      	adds	r3, #1
 8009532:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009534:	69fb      	ldr	r3, [r7, #28]
 8009536:	3301      	adds	r3, #1
 8009538:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800953a:	69fb      	ldr	r3, [r7, #28]
 800953c:	3301      	adds	r3, #1
 800953e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009540:	69bb      	ldr	r3, [r7, #24]
 8009542:	3301      	adds	r3, #1
 8009544:	61bb      	str	r3, [r7, #24]
 8009546:	69ba      	ldr	r2, [r7, #24]
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	429a      	cmp	r2, r3
 800954c:	d3e2      	bcc.n	8009514 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800954e:	2300      	movs	r3, #0
}
 8009550:	4618      	mov	r0, r3
 8009552:	3724      	adds	r7, #36	@ 0x24
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr

0800955c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800955c:	b480      	push	{r7}
 800955e:	b08b      	sub	sp, #44	@ 0x2c
 8009560:	af00      	add	r7, sp, #0
 8009562:	60f8      	str	r0, [r7, #12]
 8009564:	60b9      	str	r1, [r7, #8]
 8009566:	4613      	mov	r3, r2
 8009568:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009572:	88fb      	ldrh	r3, [r7, #6]
 8009574:	089b      	lsrs	r3, r3, #2
 8009576:	b29b      	uxth	r3, r3
 8009578:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800957a:	88fb      	ldrh	r3, [r7, #6]
 800957c:	f003 0303 	and.w	r3, r3, #3
 8009580:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009582:	2300      	movs	r3, #0
 8009584:	623b      	str	r3, [r7, #32]
 8009586:	e014      	b.n	80095b2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009588:	69bb      	ldr	r3, [r7, #24]
 800958a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800958e:	681a      	ldr	r2, [r3, #0]
 8009590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009592:	601a      	str	r2, [r3, #0]
    pDest++;
 8009594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009596:	3301      	adds	r3, #1
 8009598:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800959a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800959c:	3301      	adds	r3, #1
 800959e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80095a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095a2:	3301      	adds	r3, #1
 80095a4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80095a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095a8:	3301      	adds	r3, #1
 80095aa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80095ac:	6a3b      	ldr	r3, [r7, #32]
 80095ae:	3301      	adds	r3, #1
 80095b0:	623b      	str	r3, [r7, #32]
 80095b2:	6a3a      	ldr	r2, [r7, #32]
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d3e6      	bcc.n	8009588 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80095ba:	8bfb      	ldrh	r3, [r7, #30]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d01e      	beq.n	80095fe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80095c0:	2300      	movs	r3, #0
 80095c2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80095c4:	69bb      	ldr	r3, [r7, #24]
 80095c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80095ca:	461a      	mov	r2, r3
 80095cc:	f107 0310 	add.w	r3, r7, #16
 80095d0:	6812      	ldr	r2, [r2, #0]
 80095d2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80095d4:	693a      	ldr	r2, [r7, #16]
 80095d6:	6a3b      	ldr	r3, [r7, #32]
 80095d8:	b2db      	uxtb	r3, r3
 80095da:	00db      	lsls	r3, r3, #3
 80095dc:	fa22 f303 	lsr.w	r3, r2, r3
 80095e0:	b2da      	uxtb	r2, r3
 80095e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e4:	701a      	strb	r2, [r3, #0]
      i++;
 80095e6:	6a3b      	ldr	r3, [r7, #32]
 80095e8:	3301      	adds	r3, #1
 80095ea:	623b      	str	r3, [r7, #32]
      pDest++;
 80095ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ee:	3301      	adds	r3, #1
 80095f0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80095f2:	8bfb      	ldrh	r3, [r7, #30]
 80095f4:	3b01      	subs	r3, #1
 80095f6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80095f8:	8bfb      	ldrh	r3, [r7, #30]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d1ea      	bne.n	80095d4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80095fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009600:	4618      	mov	r0, r3
 8009602:	372c      	adds	r7, #44	@ 0x2c
 8009604:	46bd      	mov	sp, r7
 8009606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960a:	4770      	bx	lr

0800960c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800960c:	b480      	push	{r7}
 800960e:	b085      	sub	sp, #20
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
 8009614:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	785b      	ldrb	r3, [r3, #1]
 8009624:	2b01      	cmp	r3, #1
 8009626:	d12c      	bne.n	8009682 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	015a      	lsls	r2, r3, #5
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	4413      	add	r3, r2
 8009630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	db12      	blt.n	8009660 <USB_EPSetStall+0x54>
 800963a:	68bb      	ldr	r3, [r7, #8]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d00f      	beq.n	8009660 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	015a      	lsls	r2, r3, #5
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	4413      	add	r3, r2
 8009648:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	68ba      	ldr	r2, [r7, #8]
 8009650:	0151      	lsls	r1, r2, #5
 8009652:	68fa      	ldr	r2, [r7, #12]
 8009654:	440a      	add	r2, r1
 8009656:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800965a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800965e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	015a      	lsls	r2, r3, #5
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	4413      	add	r3, r2
 8009668:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	68ba      	ldr	r2, [r7, #8]
 8009670:	0151      	lsls	r1, r2, #5
 8009672:	68fa      	ldr	r2, [r7, #12]
 8009674:	440a      	add	r2, r1
 8009676:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800967a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800967e:	6013      	str	r3, [r2, #0]
 8009680:	e02b      	b.n	80096da <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	015a      	lsls	r2, r3, #5
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	4413      	add	r3, r2
 800968a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	2b00      	cmp	r3, #0
 8009692:	db12      	blt.n	80096ba <USB_EPSetStall+0xae>
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d00f      	beq.n	80096ba <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	015a      	lsls	r2, r3, #5
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	4413      	add	r3, r2
 80096a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	68ba      	ldr	r2, [r7, #8]
 80096aa:	0151      	lsls	r1, r2, #5
 80096ac:	68fa      	ldr	r2, [r7, #12]
 80096ae:	440a      	add	r2, r1
 80096b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096b4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80096b8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	015a      	lsls	r2, r3, #5
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	4413      	add	r3, r2
 80096c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	68ba      	ldr	r2, [r7, #8]
 80096ca:	0151      	lsls	r1, r2, #5
 80096cc:	68fa      	ldr	r2, [r7, #12]
 80096ce:	440a      	add	r2, r1
 80096d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80096d8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80096da:	2300      	movs	r3, #0
}
 80096dc:	4618      	mov	r0, r3
 80096de:	3714      	adds	r7, #20
 80096e0:	46bd      	mov	sp, r7
 80096e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e6:	4770      	bx	lr

080096e8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80096e8:	b480      	push	{r7}
 80096ea:	b085      	sub	sp, #20
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
 80096f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	781b      	ldrb	r3, [r3, #0]
 80096fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	785b      	ldrb	r3, [r3, #1]
 8009700:	2b01      	cmp	r3, #1
 8009702:	d128      	bne.n	8009756 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	015a      	lsls	r2, r3, #5
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	4413      	add	r3, r2
 800970c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	68ba      	ldr	r2, [r7, #8]
 8009714:	0151      	lsls	r1, r2, #5
 8009716:	68fa      	ldr	r2, [r7, #12]
 8009718:	440a      	add	r2, r1
 800971a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800971e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009722:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	791b      	ldrb	r3, [r3, #4]
 8009728:	2b03      	cmp	r3, #3
 800972a:	d003      	beq.n	8009734 <USB_EPClearStall+0x4c>
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	791b      	ldrb	r3, [r3, #4]
 8009730:	2b02      	cmp	r3, #2
 8009732:	d138      	bne.n	80097a6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	015a      	lsls	r2, r3, #5
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	4413      	add	r3, r2
 800973c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	68ba      	ldr	r2, [r7, #8]
 8009744:	0151      	lsls	r1, r2, #5
 8009746:	68fa      	ldr	r2, [r7, #12]
 8009748:	440a      	add	r2, r1
 800974a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800974e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009752:	6013      	str	r3, [r2, #0]
 8009754:	e027      	b.n	80097a6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	015a      	lsls	r2, r3, #5
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	4413      	add	r3, r2
 800975e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	68ba      	ldr	r2, [r7, #8]
 8009766:	0151      	lsls	r1, r2, #5
 8009768:	68fa      	ldr	r2, [r7, #12]
 800976a:	440a      	add	r2, r1
 800976c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009770:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009774:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	791b      	ldrb	r3, [r3, #4]
 800977a:	2b03      	cmp	r3, #3
 800977c:	d003      	beq.n	8009786 <USB_EPClearStall+0x9e>
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	791b      	ldrb	r3, [r3, #4]
 8009782:	2b02      	cmp	r3, #2
 8009784:	d10f      	bne.n	80097a6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	015a      	lsls	r2, r3, #5
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	4413      	add	r3, r2
 800978e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	68ba      	ldr	r2, [r7, #8]
 8009796:	0151      	lsls	r1, r2, #5
 8009798:	68fa      	ldr	r2, [r7, #12]
 800979a:	440a      	add	r2, r1
 800979c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097a4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80097a6:	2300      	movs	r3, #0
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3714      	adds	r7, #20
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr

080097b4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b085      	sub	sp, #20
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	460b      	mov	r3, r1
 80097be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	68fa      	ldr	r2, [r7, #12]
 80097ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80097d2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80097d6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097de:	681a      	ldr	r2, [r3, #0]
 80097e0:	78fb      	ldrb	r3, [r7, #3]
 80097e2:	011b      	lsls	r3, r3, #4
 80097e4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80097e8:	68f9      	ldr	r1, [r7, #12]
 80097ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80097ee:	4313      	orrs	r3, r2
 80097f0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80097f2:	2300      	movs	r3, #0
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3714      	adds	r7, #20
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr

08009800 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009800:	b480      	push	{r7}
 8009802:	b085      	sub	sp, #20
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	68fa      	ldr	r2, [r7, #12]
 8009816:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800981a:	f023 0303 	bic.w	r3, r3, #3
 800981e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009826:	685b      	ldr	r3, [r3, #4]
 8009828:	68fa      	ldr	r2, [r7, #12]
 800982a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800982e:	f023 0302 	bic.w	r3, r3, #2
 8009832:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009834:	2300      	movs	r3, #0
}
 8009836:	4618      	mov	r0, r3
 8009838:	3714      	adds	r7, #20
 800983a:	46bd      	mov	sp, r7
 800983c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009840:	4770      	bx	lr

08009842 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009842:	b480      	push	{r7}
 8009844:	b085      	sub	sp, #20
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	68fa      	ldr	r2, [r7, #12]
 8009858:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800985c:	f023 0303 	bic.w	r3, r3, #3
 8009860:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	68fa      	ldr	r2, [r7, #12]
 800986c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009870:	f043 0302 	orr.w	r3, r3, #2
 8009874:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009876:	2300      	movs	r3, #0
}
 8009878:	4618      	mov	r0, r3
 800987a:	3714      	adds	r7, #20
 800987c:	46bd      	mov	sp, r7
 800987e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009882:	4770      	bx	lr

08009884 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009884:	b480      	push	{r7}
 8009886:	b085      	sub	sp, #20
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	695b      	ldr	r3, [r3, #20]
 8009890:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	699b      	ldr	r3, [r3, #24]
 8009896:	68fa      	ldr	r2, [r7, #12]
 8009898:	4013      	ands	r3, r2
 800989a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800989c:	68fb      	ldr	r3, [r7, #12]
}
 800989e:	4618      	mov	r0, r3
 80098a0:	3714      	adds	r7, #20
 80098a2:	46bd      	mov	sp, r7
 80098a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a8:	4770      	bx	lr

080098aa <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80098aa:	b480      	push	{r7}
 80098ac:	b085      	sub	sp, #20
 80098ae:	af00      	add	r7, sp, #0
 80098b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098bc:	699b      	ldr	r3, [r3, #24]
 80098be:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098c6:	69db      	ldr	r3, [r3, #28]
 80098c8:	68ba      	ldr	r2, [r7, #8]
 80098ca:	4013      	ands	r3, r2
 80098cc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	0c1b      	lsrs	r3, r3, #16
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	3714      	adds	r7, #20
 80098d6:	46bd      	mov	sp, r7
 80098d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098dc:	4770      	bx	lr

080098de <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80098de:	b480      	push	{r7}
 80098e0:	b085      	sub	sp, #20
 80098e2:	af00      	add	r7, sp, #0
 80098e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098f0:	699b      	ldr	r3, [r3, #24]
 80098f2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098fa:	69db      	ldr	r3, [r3, #28]
 80098fc:	68ba      	ldr	r2, [r7, #8]
 80098fe:	4013      	ands	r3, r2
 8009900:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	b29b      	uxth	r3, r3
}
 8009906:	4618      	mov	r0, r3
 8009908:	3714      	adds	r7, #20
 800990a:	46bd      	mov	sp, r7
 800990c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009910:	4770      	bx	lr

08009912 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009912:	b480      	push	{r7}
 8009914:	b085      	sub	sp, #20
 8009916:	af00      	add	r7, sp, #0
 8009918:	6078      	str	r0, [r7, #4]
 800991a:	460b      	mov	r3, r1
 800991c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009922:	78fb      	ldrb	r3, [r7, #3]
 8009924:	015a      	lsls	r2, r3, #5
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	4413      	add	r3, r2
 800992a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800992e:	689b      	ldr	r3, [r3, #8]
 8009930:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009938:	695b      	ldr	r3, [r3, #20]
 800993a:	68ba      	ldr	r2, [r7, #8]
 800993c:	4013      	ands	r3, r2
 800993e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009940:	68bb      	ldr	r3, [r7, #8]
}
 8009942:	4618      	mov	r0, r3
 8009944:	3714      	adds	r7, #20
 8009946:	46bd      	mov	sp, r7
 8009948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994c:	4770      	bx	lr

0800994e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800994e:	b480      	push	{r7}
 8009950:	b087      	sub	sp, #28
 8009952:	af00      	add	r7, sp, #0
 8009954:	6078      	str	r0, [r7, #4]
 8009956:	460b      	mov	r3, r1
 8009958:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009964:	691b      	ldr	r3, [r3, #16]
 8009966:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800996e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009970:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009972:	78fb      	ldrb	r3, [r7, #3]
 8009974:	f003 030f 	and.w	r3, r3, #15
 8009978:	68fa      	ldr	r2, [r7, #12]
 800997a:	fa22 f303 	lsr.w	r3, r2, r3
 800997e:	01db      	lsls	r3, r3, #7
 8009980:	b2db      	uxtb	r3, r3
 8009982:	693a      	ldr	r2, [r7, #16]
 8009984:	4313      	orrs	r3, r2
 8009986:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009988:	78fb      	ldrb	r3, [r7, #3]
 800998a:	015a      	lsls	r2, r3, #5
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	4413      	add	r3, r2
 8009990:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009994:	689b      	ldr	r3, [r3, #8]
 8009996:	693a      	ldr	r2, [r7, #16]
 8009998:	4013      	ands	r3, r2
 800999a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800999c:	68bb      	ldr	r3, [r7, #8]
}
 800999e:	4618      	mov	r0, r3
 80099a0:	371c      	adds	r7, #28
 80099a2:	46bd      	mov	sp, r7
 80099a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a8:	4770      	bx	lr

080099aa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80099aa:	b480      	push	{r7}
 80099ac:	b083      	sub	sp, #12
 80099ae:	af00      	add	r7, sp, #0
 80099b0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	695b      	ldr	r3, [r3, #20]
 80099b6:	f003 0301 	and.w	r3, r3, #1
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	370c      	adds	r7, #12
 80099be:	46bd      	mov	sp, r7
 80099c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c4:	4770      	bx	lr

080099c6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80099c6:	b480      	push	{r7}
 80099c8:	b085      	sub	sp, #20
 80099ca:	af00      	add	r7, sp, #0
 80099cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	68fa      	ldr	r2, [r7, #12]
 80099dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80099e0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80099e4:	f023 0307 	bic.w	r3, r3, #7
 80099e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099f0:	685b      	ldr	r3, [r3, #4]
 80099f2:	68fa      	ldr	r2, [r7, #12]
 80099f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80099f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80099fe:	2300      	movs	r3, #0
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3714      	adds	r7, #20
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr

08009a0c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b087      	sub	sp, #28
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	60f8      	str	r0, [r7, #12]
 8009a14:	460b      	mov	r3, r1
 8009a16:	607a      	str	r2, [r7, #4]
 8009a18:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	333c      	adds	r3, #60	@ 0x3c
 8009a22:	3304      	adds	r3, #4
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	4a26      	ldr	r2, [pc, #152]	@ (8009ac4 <USB_EP0_OutStart+0xb8>)
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d90a      	bls.n	8009a46 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a40:	d101      	bne.n	8009a46 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009a42:	2300      	movs	r3, #0
 8009a44:	e037      	b.n	8009ab6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a4c:	461a      	mov	r2, r3
 8009a4e:	2300      	movs	r3, #0
 8009a50:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a58:	691b      	ldr	r3, [r3, #16]
 8009a5a:	697a      	ldr	r2, [r7, #20]
 8009a5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a60:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009a64:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a6c:	691b      	ldr	r3, [r3, #16]
 8009a6e:	697a      	ldr	r2, [r7, #20]
 8009a70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a74:	f043 0318 	orr.w	r3, r3, #24
 8009a78:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a80:	691b      	ldr	r3, [r3, #16]
 8009a82:	697a      	ldr	r2, [r7, #20]
 8009a84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a88:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009a8c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009a8e:	7afb      	ldrb	r3, [r7, #11]
 8009a90:	2b01      	cmp	r3, #1
 8009a92:	d10f      	bne.n	8009ab4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	697a      	ldr	r2, [r7, #20]
 8009aaa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009aae:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009ab2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009ab4:	2300      	movs	r3, #0
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	371c      	adds	r7, #28
 8009aba:	46bd      	mov	sp, r7
 8009abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac0:	4770      	bx	lr
 8009ac2:	bf00      	nop
 8009ac4:	4f54300a 	.word	0x4f54300a

08009ac8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b085      	sub	sp, #20
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ae0:	d901      	bls.n	8009ae6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009ae2:	2303      	movs	r3, #3
 8009ae4:	e022      	b.n	8009b2c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	691b      	ldr	r3, [r3, #16]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	daf2      	bge.n	8009ad4 <USB_CoreReset+0xc>

  count = 10U;
 8009aee:	230a      	movs	r3, #10
 8009af0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009af2:	e002      	b.n	8009afa <USB_CoreReset+0x32>
  {
    count--;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	3b01      	subs	r3, #1
 8009af8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d1f9      	bne.n	8009af4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	691b      	ldr	r3, [r3, #16]
 8009b04:	f043 0201 	orr.w	r2, r3, #1
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	3301      	adds	r3, #1
 8009b10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009b18:	d901      	bls.n	8009b1e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009b1a:	2303      	movs	r3, #3
 8009b1c:	e006      	b.n	8009b2c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	691b      	ldr	r3, [r3, #16]
 8009b22:	f003 0301 	and.w	r3, r3, #1
 8009b26:	2b01      	cmp	r3, #1
 8009b28:	d0f0      	beq.n	8009b0c <USB_CoreReset+0x44>

  return HAL_OK;
 8009b2a:	2300      	movs	r3, #0
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3714      	adds	r7, #20
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr

08009b38 <USBD_AUDIO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b084      	sub	sp, #16
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
 8009b40:	460b      	mov	r3, r1
 8009b42:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_AUDIO_HandleTypeDef *haudio;

  /* Allocate Audio structure */
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 8009b44:	f643 4050 	movw	r0, #15440	@ 0x3c50
 8009b48:	f002 fb46 	bl	800c1d8 <USBD_static_malloc>
 8009b4c:	60f8      	str	r0, [r7, #12]

  if (haudio == NULL)
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d109      	bne.n	8009b68 <USBD_AUDIO_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	32b0      	adds	r2, #176	@ 0xb0
 8009b5e:	2100      	movs	r1, #0
 8009b60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009b64:	2302      	movs	r3, #2
 8009b66:	e07e      	b.n	8009c66 <USBD_AUDIO_Init+0x12e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	32b0      	adds	r2, #176	@ 0xb0
 8009b72:	68f9      	ldr	r1, [r7, #12]
 8009b74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	32b0      	adds	r2, #176	@ 0xb0
 8009b82:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	7c1b      	ldrb	r3, [r3, #16]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d10e      	bne.n	8009bb2 <USBD_AUDIO_Init+0x7a>
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_HS_BINTERVAL;
 8009b94:	4b36      	ldr	r3, [pc, #216]	@ (8009c70 <USBD_AUDIO_Init+0x138>)
 8009b96:	781b      	ldrb	r3, [r3, #0]
 8009b98:	f003 020f 	and.w	r2, r3, #15
 8009b9c:	6879      	ldr	r1, [r7, #4]
 8009b9e:	4613      	mov	r3, r2
 8009ba0:	009b      	lsls	r3, r3, #2
 8009ba2:	4413      	add	r3, r2
 8009ba4:	009b      	lsls	r3, r3, #2
 8009ba6:	440b      	add	r3, r1
 8009ba8:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8009bac:	2201      	movs	r2, #1
 8009bae:	601a      	str	r2, [r3, #0]
 8009bb0:	e00d      	b.n	8009bce <USBD_AUDIO_Init+0x96>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_FS_BINTERVAL;
 8009bb2:	4b2f      	ldr	r3, [pc, #188]	@ (8009c70 <USBD_AUDIO_Init+0x138>)
 8009bb4:	781b      	ldrb	r3, [r3, #0]
 8009bb6:	f003 020f 	and.w	r2, r3, #15
 8009bba:	6879      	ldr	r1, [r7, #4]
 8009bbc:	4613      	mov	r3, r2
 8009bbe:	009b      	lsls	r3, r3, #2
 8009bc0:	4413      	add	r3, r2
 8009bc2:	009b      	lsls	r3, r3, #2
 8009bc4:	440b      	add	r3, r1
 8009bc6:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8009bca:	2201      	movs	r2, #1
 8009bcc:	601a      	str	r2, [r3, #0]
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 8009bce:	4b28      	ldr	r3, [pc, #160]	@ (8009c70 <USBD_AUDIO_Init+0x138>)
 8009bd0:	7819      	ldrb	r1, [r3, #0]
 8009bd2:	23c0      	movs	r3, #192	@ 0xc0
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f002 f9db 	bl	800bf92 <USBD_LL_OpenEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 8009bdc:	4b24      	ldr	r3, [pc, #144]	@ (8009c70 <USBD_AUDIO_Init+0x138>)
 8009bde:	781b      	ldrb	r3, [r3, #0]
 8009be0:	f003 020f 	and.w	r2, r3, #15
 8009be4:	6879      	ldr	r1, [r7, #4]
 8009be6:	4613      	mov	r3, r2
 8009be8:	009b      	lsls	r3, r3, #2
 8009bea:	4413      	add	r3, r2
 8009bec:	009b      	lsls	r3, r3, #2
 8009bee:	440b      	add	r3, r1
 8009bf0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009bf4:	2201      	movs	r2, #1
 8009bf6:	701a      	strb	r2, [r3, #0]

  haudio->alt_setting = 0U;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	601a      	str	r2, [r3, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009c04:	2203      	movs	r2, #3
 8009c06:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
  haudio->wr_ptr = 0U;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009c10:	2200      	movs	r2, #0
 8009c12:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
  haudio->rd_ptr = 0U;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
  haudio->rd_enable = 0U;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009c28:	2200      	movs	r2, #0
 8009c2a:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05

  /* Initialize the Audio output Hardware layer */
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009c34:	687a      	ldr	r2, [r7, #4]
 8009c36:	33b0      	adds	r3, #176	@ 0xb0
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	4413      	add	r3, r2
 8009c3c:	685b      	ldr	r3, [r3, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	2200      	movs	r2, #0
 8009c42:	2146      	movs	r1, #70	@ 0x46
 8009c44:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 8009c48:	4798      	blx	r3
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d001      	beq.n	8009c54 <USBD_AUDIO_Init+0x11c>
                                                                      AUDIO_DEFAULT_VOLUME,
                                                                      0U) != 0U)
  {
    return (uint8_t)USBD_FAIL;
 8009c50:	2303      	movs	r3, #3
 8009c52:	e008      	b.n	8009c66 <USBD_AUDIO_Init+0x12e>
  }

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 8009c54:	4b06      	ldr	r3, [pc, #24]	@ (8009c70 <USBD_AUDIO_Init+0x138>)
 8009c56:	7819      	ldrb	r1, [r3, #0]
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	1d1a      	adds	r2, r3, #4
 8009c5c:	23c0      	movs	r3, #192	@ 0xc0
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f002 fa86 	bl	800c170 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 8009c64:	2300      	movs	r3, #0
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3710      	adds	r7, #16
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}
 8009c6e:	bf00      	nop
 8009c70:	200000fe 	.word	0x200000fe

08009c74 <USBD_AUDIO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b082      	sub	sp, #8
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
 8009c7c:	460b      	mov	r3, r1
 8009c7e:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Open EP OUT */
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 8009c80:	4b28      	ldr	r3, [pc, #160]	@ (8009d24 <USBD_AUDIO_DeInit+0xb0>)
 8009c82:	781b      	ldrb	r3, [r3, #0]
 8009c84:	4619      	mov	r1, r3
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f002 f9a9 	bl	800bfde <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 8009c8c:	4b25      	ldr	r3, [pc, #148]	@ (8009d24 <USBD_AUDIO_DeInit+0xb0>)
 8009c8e:	781b      	ldrb	r3, [r3, #0]
 8009c90:	f003 020f 	and.w	r2, r3, #15
 8009c94:	6879      	ldr	r1, [r7, #4]
 8009c96:	4613      	mov	r3, r2
 8009c98:	009b      	lsls	r3, r3, #2
 8009c9a:	4413      	add	r3, r2
 8009c9c:	009b      	lsls	r3, r3, #2
 8009c9e:	440b      	add	r3, r1
 8009ca0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	701a      	strb	r2, [r3, #0]
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 8009ca8:	4b1e      	ldr	r3, [pc, #120]	@ (8009d24 <USBD_AUDIO_DeInit+0xb0>)
 8009caa:	781b      	ldrb	r3, [r3, #0]
 8009cac:	f003 020f 	and.w	r2, r3, #15
 8009cb0:	6879      	ldr	r1, [r7, #4]
 8009cb2:	4613      	mov	r3, r2
 8009cb4:	009b      	lsls	r3, r3, #2
 8009cb6:	4413      	add	r3, r2
 8009cb8:	009b      	lsls	r3, r3, #2
 8009cba:	440b      	add	r3, r1
 8009cbc:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	32b0      	adds	r2, #176	@ 0xb0
 8009cce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d020      	beq.n	8009d18 <USBD_AUDIO_DeInit+0xa4>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009cdc:	687a      	ldr	r2, [r7, #4]
 8009cde:	33b0      	adds	r3, #176	@ 0xb0
 8009ce0:	009b      	lsls	r3, r3, #2
 8009ce2:	4413      	add	r3, r2
 8009ce4:	685b      	ldr	r3, [r3, #4]
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	2000      	movs	r0, #0
 8009cea:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	32b0      	adds	r2, #176	@ 0xb0
 8009cf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f002 fa7a 	bl	800c1f4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	32b0      	adds	r2, #176	@ 0xb0
 8009d0a:	2100      	movs	r1, #0
 8009d0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2200      	movs	r2, #0
 8009d14:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009d18:	2300      	movs	r3, #0
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3708      	adds	r7, #8
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}
 8009d22:	bf00      	nop
 8009d24:	200000fe 	.word	0x200000fe

08009d28 <USBD_AUDIO_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b086      	sub	sp, #24
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
 8009d30:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8009d32:	2300      	movs	r3, #0
 8009d34:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d36:	2300      	movs	r3, #0
 8009d38:	75fb      	strb	r3, [r7, #23]

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	32b0      	adds	r2, #176	@ 0xb0
 8009d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d48:	613b      	str	r3, [r7, #16]

  if (haudio == NULL)
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d101      	bne.n	8009d54 <USBD_AUDIO_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8009d50:	2303      	movs	r3, #3
 8009d52:	e0c1      	b.n	8009ed8 <USBD_AUDIO_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	781b      	ldrb	r3, [r3, #0]
 8009d58:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d01a      	beq.n	8009d96 <USBD_AUDIO_Setup+0x6e>
 8009d60:	2b20      	cmp	r3, #32
 8009d62:	f040 80b1 	bne.w	8009ec8 <USBD_AUDIO_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	785b      	ldrb	r3, [r3, #1]
 8009d6a:	2b01      	cmp	r3, #1
 8009d6c:	d006      	beq.n	8009d7c <USBD_AUDIO_Setup+0x54>
 8009d6e:	2b81      	cmp	r3, #129	@ 0x81
 8009d70:	d109      	bne.n	8009d86 <USBD_AUDIO_Setup+0x5e>
      {
        case AUDIO_REQ_GET_CUR:
          AUDIO_REQ_GetCurrent(pdev, req);
 8009d72:	6839      	ldr	r1, [r7, #0]
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f000 f9f5 	bl	800a164 <AUDIO_REQ_GetCurrent>
          break;
 8009d7a:	e00b      	b.n	8009d94 <USBD_AUDIO_Setup+0x6c>

        case AUDIO_REQ_SET_CUR:
          AUDIO_REQ_SetCurrent(pdev, req);
 8009d7c:	6839      	ldr	r1, [r7, #0]
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	f000 fa1c 	bl	800a1bc <AUDIO_REQ_SetCurrent>
          break;
 8009d84:	e006      	b.n	8009d94 <USBD_AUDIO_Setup+0x6c>

        default:
          USBD_CtlError(pdev, req);
 8009d86:	6839      	ldr	r1, [r7, #0]
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f001 fc9a 	bl	800b6c2 <USBD_CtlError>
          ret = USBD_FAIL;
 8009d8e:	2303      	movs	r3, #3
 8009d90:	75fb      	strb	r3, [r7, #23]
          break;
 8009d92:	bf00      	nop
      }
      break;
 8009d94:	e09f      	b.n	8009ed6 <USBD_AUDIO_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	785b      	ldrb	r3, [r3, #1]
 8009d9a:	2b0b      	cmp	r3, #11
 8009d9c:	f200 8089 	bhi.w	8009eb2 <USBD_AUDIO_Setup+0x18a>
 8009da0:	a201      	add	r2, pc, #4	@ (adr r2, 8009da8 <USBD_AUDIO_Setup+0x80>)
 8009da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009da6:	bf00      	nop
 8009da8:	08009dd9 	.word	0x08009dd9
 8009dac:	08009ec1 	.word	0x08009ec1
 8009db0:	08009eb3 	.word	0x08009eb3
 8009db4:	08009eb3 	.word	0x08009eb3
 8009db8:	08009eb3 	.word	0x08009eb3
 8009dbc:	08009eb3 	.word	0x08009eb3
 8009dc0:	08009e03 	.word	0x08009e03
 8009dc4:	08009eb3 	.word	0x08009eb3
 8009dc8:	08009eb3 	.word	0x08009eb3
 8009dcc:	08009eb3 	.word	0x08009eb3
 8009dd0:	08009e4b 	.word	0x08009e4b
 8009dd4:	08009e73 	.word	0x08009e73
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dde:	b2db      	uxtb	r3, r3
 8009de0:	2b03      	cmp	r3, #3
 8009de2:	d107      	bne.n	8009df4 <USBD_AUDIO_Setup+0xcc>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009de4:	f107 0308 	add.w	r3, r7, #8
 8009de8:	2202      	movs	r2, #2
 8009dea:	4619      	mov	r1, r3
 8009dec:	6878      	ldr	r0, [r7, #4]
 8009dee:	f001 fce5 	bl	800b7bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009df2:	e068      	b.n	8009ec6 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009df4:	6839      	ldr	r1, [r7, #0]
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f001 fc63 	bl	800b6c2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009dfc:	2303      	movs	r3, #3
 8009dfe:	75fb      	strb	r3, [r7, #23]
          break;
 8009e00:	e061      	b.n	8009ec6 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	885b      	ldrh	r3, [r3, #2]
 8009e06:	0a1b      	lsrs	r3, r3, #8
 8009e08:	b29b      	uxth	r3, r3
 8009e0a:	2b21      	cmp	r3, #33	@ 0x21
 8009e0c:	d15a      	bne.n	8009ec4 <USBD_AUDIO_Setup+0x19c>
          {
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8009e14:	4618      	mov	r0, r3
 8009e16:	f000 fa3f 	bl	800a298 <USBD_AUDIO_GetAudioHeaderDesc>
 8009e1a:	60f8      	str	r0, [r7, #12]
            if (pbuf != NULL)
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d00c      	beq.n	8009e3c <USBD_AUDIO_Setup+0x114>
            {
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	88db      	ldrh	r3, [r3, #6]
 8009e26:	2b09      	cmp	r3, #9
 8009e28:	bf28      	it	cs
 8009e2a:	2309      	movcs	r3, #9
 8009e2c:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 8009e2e:	897b      	ldrh	r3, [r7, #10]
 8009e30:	461a      	mov	r2, r3
 8009e32:	68f9      	ldr	r1, [r7, #12]
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f001 fcc1 	bl	800b7bc <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 8009e3a:	e043      	b.n	8009ec4 <USBD_AUDIO_Setup+0x19c>
              USBD_CtlError(pdev, req);
 8009e3c:	6839      	ldr	r1, [r7, #0]
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f001 fc3f 	bl	800b6c2 <USBD_CtlError>
              ret = USBD_FAIL;
 8009e44:	2303      	movs	r3, #3
 8009e46:	75fb      	strb	r3, [r7, #23]
          break;
 8009e48:	e03c      	b.n	8009ec4 <USBD_AUDIO_Setup+0x19c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	2b03      	cmp	r3, #3
 8009e54:	d106      	bne.n	8009e64 <USBD_AUDIO_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	2201      	movs	r2, #1
 8009e5a:	4619      	mov	r1, r3
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	f001 fcad 	bl	800b7bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009e62:	e030      	b.n	8009ec6 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009e64:	6839      	ldr	r1, [r7, #0]
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f001 fc2b 	bl	800b6c2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009e6c:	2303      	movs	r3, #3
 8009e6e:	75fb      	strb	r3, [r7, #23]
          break;
 8009e70:	e029      	b.n	8009ec6 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e78:	b2db      	uxtb	r3, r3
 8009e7a:	2b03      	cmp	r3, #3
 8009e7c:	d112      	bne.n	8009ea4 <USBD_AUDIO_Setup+0x17c>
          {
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	885b      	ldrh	r3, [r3, #2]
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	2b01      	cmp	r3, #1
 8009e86:	d806      	bhi.n	8009e96 <USBD_AUDIO_Setup+0x16e>
            {
              haudio->alt_setting = (uint8_t)(req->wValue);
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	885b      	ldrh	r3, [r3, #2]
 8009e8c:	b2db      	uxtb	r3, r3
 8009e8e:	461a      	mov	r2, r3
 8009e90:	693b      	ldr	r3, [r7, #16]
 8009e92:	601a      	str	r2, [r3, #0]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009e94:	e017      	b.n	8009ec6 <USBD_AUDIO_Setup+0x19e>
              USBD_CtlError(pdev, req);
 8009e96:	6839      	ldr	r1, [r7, #0]
 8009e98:	6878      	ldr	r0, [r7, #4]
 8009e9a:	f001 fc12 	bl	800b6c2 <USBD_CtlError>
              ret = USBD_FAIL;
 8009e9e:	2303      	movs	r3, #3
 8009ea0:	75fb      	strb	r3, [r7, #23]
          break;
 8009ea2:	e010      	b.n	8009ec6 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009ea4:	6839      	ldr	r1, [r7, #0]
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f001 fc0b 	bl	800b6c2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009eac:	2303      	movs	r3, #3
 8009eae:	75fb      	strb	r3, [r7, #23]
          break;
 8009eb0:	e009      	b.n	8009ec6 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009eb2:	6839      	ldr	r1, [r7, #0]
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f001 fc04 	bl	800b6c2 <USBD_CtlError>
          ret = USBD_FAIL;
 8009eba:	2303      	movs	r3, #3
 8009ebc:	75fb      	strb	r3, [r7, #23]
          break;
 8009ebe:	e002      	b.n	8009ec6 <USBD_AUDIO_Setup+0x19e>
          break;
 8009ec0:	bf00      	nop
 8009ec2:	e008      	b.n	8009ed6 <USBD_AUDIO_Setup+0x1ae>
          break;
 8009ec4:	bf00      	nop
      }
      break;
 8009ec6:	e006      	b.n	8009ed6 <USBD_AUDIO_Setup+0x1ae>
    default:
      USBD_CtlError(pdev, req);
 8009ec8:	6839      	ldr	r1, [r7, #0]
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f001 fbf9 	bl	800b6c2 <USBD_CtlError>
      ret = USBD_FAIL;
 8009ed0:	2303      	movs	r3, #3
 8009ed2:	75fb      	strb	r3, [r7, #23]
      break;
 8009ed4:	bf00      	nop
  }

  return (uint8_t)ret;
 8009ed6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ed8:	4618      	mov	r0, r3
 8009eda:	3718      	adds	r7, #24
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}

08009ee0 <USBD_AUDIO_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
 8009ee0:	b480      	push	{r7}
 8009ee2:	b083      	sub	sp, #12
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	226d      	movs	r2, #109	@ 0x6d
 8009eec:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_CfgDesc;
 8009eee:	4b03      	ldr	r3, [pc, #12]	@ (8009efc <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	370c      	adds	r7, #12
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr
 8009efc:	20000084 	.word	0x20000084

08009f00 <USBD_AUDIO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009f00:	b480      	push	{r7}
 8009f02:	b083      	sub	sp, #12
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
 8009f08:	460b      	mov	r3, r1
 8009f0a:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
 8009f0c:	2300      	movs	r3, #0
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	370c      	adds	r7, #12
 8009f12:	46bd      	mov	sp, r7
 8009f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f18:	4770      	bx	lr

08009f1a <USBD_AUDIO_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009f1a:	b580      	push	{r7, lr}
 8009f1c:	b084      	sub	sp, #16
 8009f1e:	af00      	add	r7, sp, #0
 8009f20:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	32b0      	adds	r2, #176	@ 0xb0
 8009f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f30:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d101      	bne.n	8009f3c <USBD_AUDIO_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009f38:	2303      	movs	r3, #3
 8009f3a:	e02a      	b.n	8009f92 <USBD_AUDIO_EP0_RxReady+0x78>
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009f42:	f893 3c0a 	ldrb.w	r3, [r3, #3082]	@ 0xc0a
 8009f46:	2b01      	cmp	r3, #1
 8009f48:	d122      	bne.n	8009f90 <USBD_AUDIO_EP0_RxReady+0x76>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009f50:	f893 3c4c 	ldrb.w	r3, [r3, #3148]	@ 0xc4c
 8009f54:	2b02      	cmp	r3, #2
 8009f56:	d11b      	bne.n	8009f90 <USBD_AUDIO_EP0_RxReady+0x76>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009f5e:	687a      	ldr	r2, [r7, #4]
 8009f60:	33b0      	adds	r3, #176	@ 0xb0
 8009f62:	009b      	lsls	r3, r3, #2
 8009f64:	4413      	add	r3, r2
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	691b      	ldr	r3, [r3, #16]
 8009f6a:	68fa      	ldr	r2, [r7, #12]
 8009f6c:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8009f70:	f892 2c0b 	ldrb.w	r2, [r2, #3083]	@ 0xc0b
 8009f74:	4610      	mov	r0, r2
 8009f76:	4798      	blx	r3
      haudio->control.cmd = 0U;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009f7e:	2200      	movs	r2, #0
 8009f80:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
      haudio->control.len = 0U;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    }
  }

  return (uint8_t)USBD_OK;
 8009f90:	2300      	movs	r3, #0
}
 8009f92:	4618      	mov	r0, r3
 8009f94:	3710      	adds	r7, #16
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bd80      	pop	{r7, pc}

08009f9a <USBD_AUDIO_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 8009f9a:	b480      	push	{r7}
 8009f9c:	b083      	sub	sp, #12
 8009f9e:	af00      	add	r7, sp, #0
 8009fa0:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
 8009fa2:	2300      	movs	r3, #0
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	370c      	adds	r7, #12
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fae:	4770      	bx	lr

08009fb0 <USBD_AUDIO_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b083      	sub	sp, #12
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 8009fb8:	2300      	movs	r3, #0
}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	370c      	adds	r7, #12
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc4:	4770      	bx	lr

08009fc6 <USBD_AUDIO_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009fc6:	b480      	push	{r7}
 8009fc8:	b083      	sub	sp, #12
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	6078      	str	r0, [r7, #4]
 8009fce:	460b      	mov	r3, r1
 8009fd0:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  return (uint8_t)USBD_OK;
 8009fd2:	2300      	movs	r3, #0
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	370c      	adds	r7, #12
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fde:	4770      	bx	lr

08009fe0 <USBD_AUDIO_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b084      	sub	sp, #16
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
 8009fe8:	460b      	mov	r3, r1
 8009fea:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	32b0      	adds	r2, #176	@ 0xb0
 8009ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d101      	bne.n	800a002 <USBD_AUDIO_IsoOutIncomplete+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009ffe:	2303      	movs	r3, #3
 800a000:	e016      	b.n	800a030 <USBD_AUDIO_IsoOutIncomplete+0x50>
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	32b0      	adds	r2, #176	@ 0xb0
 800a00c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a010:	60fb      	str	r3, [r7, #12]

  /* Prepare Out endpoint to receive next audio packet */
  (void)USBD_LL_PrepareReceive(pdev, epnum,
                               &haudio->buffer[haudio->wr_ptr],
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a018:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800a01c:	461a      	mov	r2, r3
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	4413      	add	r3, r2
 800a022:	1d1a      	adds	r2, r3, #4
 800a024:	78f9      	ldrb	r1, [r7, #3]
 800a026:	23c0      	movs	r3, #192	@ 0xc0
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f002 f8a1 	bl	800c170 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 800a02e:	2300      	movs	r3, #0
}
 800a030:	4618      	mov	r0, r3
 800a032:	3710      	adds	r7, #16
 800a034:	46bd      	mov	sp, r7
 800a036:	bd80      	pop	{r7, pc}

0800a038 <USBD_AUDIO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b084      	sub	sp, #16
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	460b      	mov	r3, r1
 800a042:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	32b0      	adds	r2, #176	@ 0xb0
 800a04e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a052:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d101      	bne.n	800a05e <USBD_AUDIO_DataOut+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a05a:	2303      	movs	r3, #3
 800a05c:	e07c      	b.n	800a158 <USBD_AUDIO_DataOut+0x120>
  }

  if (epnum == AUDIOOutEpAdd)
 800a05e:	4b40      	ldr	r3, [pc, #256]	@ (800a160 <USBD_AUDIO_DataOut+0x128>)
 800a060:	781b      	ldrb	r3, [r3, #0]
 800a062:	78fa      	ldrb	r2, [r7, #3]
 800a064:	429a      	cmp	r2, r3
 800a066:	d176      	bne.n	800a156 <USBD_AUDIO_DataOut+0x11e>
  {
    /* Get received data packet length */
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 800a068:	78fb      	ldrb	r3, [r7, #3]
 800a06a:	4619      	mov	r1, r3
 800a06c:	6878      	ldr	r0, [r7, #4]
 800a06e:	f002 f8a0 	bl	800c1b2 <USBD_LL_GetRxDataSize>
 800a072:	4603      	mov	r3, r0
 800a074:	817b      	strh	r3, [r7, #10]

    /* Packet received Callback */
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a07c:	687a      	ldr	r2, [r7, #4]
 800a07e:	33b0      	adds	r3, #176	@ 0xb0
 800a080:	009b      	lsls	r3, r3, #2
 800a082:	4413      	add	r3, r2
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	695b      	ldr	r3, [r3, #20]
 800a088:	68fa      	ldr	r2, [r7, #12]
 800a08a:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800a08e:	f8b2 2c08 	ldrh.w	r2, [r2, #3080]	@ 0xc08
 800a092:	4611      	mov	r1, r2
 800a094:	68fa      	ldr	r2, [r7, #12]
 800a096:	440a      	add	r2, r1
 800a098:	1d10      	adds	r0, r2, #4
 800a09a:	8979      	ldrh	r1, [r7, #10]
 800a09c:	2201      	movs	r2, #1
 800a09e:	4798      	blx	r3
                                                                          PacketSize, AUDIO_OUT_TC);

    /* Increment the Buffer pointer or roll it back when all buffers are full */
    haudio->wr_ptr += PacketSize;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a0a6:	f8b3 2c08 	ldrh.w	r2, [r3, #3080]	@ 0xc08
 800a0aa:	897b      	ldrh	r3, [r7, #10]
 800a0ac:	4413      	add	r3, r2
 800a0ae:	b29a      	uxth	r2, r3
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a0b6:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a0c0:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800a0c4:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 800a0c8:	d321      	bcc.n	800a10e <USBD_AUDIO_DataOut+0xd6>
    {
      /* All buffers are full: roll back */
      haudio->wr_ptr = 0U;
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a0dc:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 800a0e0:	2b03      	cmp	r3, #3
 800a0e2:	d114      	bne.n	800a10e <USBD_AUDIO_DataOut+0xd6>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a0ea:	687a      	ldr	r2, [r7, #4]
 800a0ec:	33b0      	adds	r3, #176	@ 0xb0
 800a0ee:	009b      	lsls	r3, r3, #2
 800a0f0:	4413      	add	r3, r2
 800a0f2:	685b      	ldr	r3, [r3, #4]
 800a0f4:	689b      	ldr	r3, [r3, #8]
 800a0f6:	68fa      	ldr	r2, [r7, #12]
 800a0f8:	1d10      	adds	r0, r2, #4
 800a0fa:	2201      	movs	r2, #1
 800a0fc:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 800a100:	4798      	blx	r3
                                                                            AUDIO_TOTAL_BUF_SIZE / 2U,
                                                                            AUDIO_CMD_START);
        haudio->offset = AUDIO_OFFSET_NONE;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a108:	2200      	movs	r2, #0
 800a10a:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
      }
    }

    if (haudio->rd_enable == 0U)
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a114:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d10d      	bne.n	800a138 <USBD_AUDIO_DataOut+0x100>
    {
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a122:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800a126:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 800a12a:	d105      	bne.n	800a138 <USBD_AUDIO_DataOut+0x100>
      {
        haudio->rd_enable = 1U;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a132:	2201      	movs	r2, #1
 800a134:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05
      }
    }

    /* Prepare Out endpoint to receive next audio packet */
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 800a138:	4b09      	ldr	r3, [pc, #36]	@ (800a160 <USBD_AUDIO_DataOut+0x128>)
 800a13a:	7819      	ldrb	r1, [r3, #0]
                                 &haudio->buffer[haudio->wr_ptr],
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a142:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800a146:	461a      	mov	r2, r3
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	4413      	add	r3, r2
 800a14c:	1d1a      	adds	r2, r3, #4
 800a14e:	23c0      	movs	r3, #192	@ 0xc0
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f002 f80d 	bl	800c170 <USBD_LL_PrepareReceive>
                                 AUDIO_OUT_PACKET);
  }

  return (uint8_t)USBD_OK;
 800a156:	2300      	movs	r3, #0
}
 800a158:	4618      	mov	r0, r3
 800a15a:	3710      	adds	r7, #16
 800a15c:	46bd      	mov	sp, r7
 800a15e:	bd80      	pop	{r7, pc}
 800a160:	200000fe 	.word	0x200000fe

0800a164 <AUDIO_REQ_GetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b084      	sub	sp, #16
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
 800a16c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	32b0      	adds	r2, #176	@ 0xb0
 800a178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a17c:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d017      	beq.n	800a1b4 <AUDIO_REQ_GetCurrent+0x50>
  {
    return;
  }

  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 800a18a:	330b      	adds	r3, #11
 800a18c:	2240      	movs	r2, #64	@ 0x40
 800a18e:	2100      	movs	r1, #0
 800a190:	4618      	mov	r0, r3
 800a192:	f002 f865 	bl	800c260 <memset>

  /* Send the current mute state */
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 800a19c:	330b      	adds	r3, #11
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 800a19e:	683a      	ldr	r2, [r7, #0]
 800a1a0:	88d2      	ldrh	r2, [r2, #6]
 800a1a2:	2a40      	cmp	r2, #64	@ 0x40
 800a1a4:	bf28      	it	cs
 800a1a6:	2240      	movcs	r2, #64	@ 0x40
 800a1a8:	b292      	uxth	r2, r2
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800a1aa:	4619      	mov	r1, r3
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f001 fb05 	bl	800b7bc <USBD_CtlSendData>
 800a1b2:	e000      	b.n	800a1b6 <AUDIO_REQ_GetCurrent+0x52>
    return;
 800a1b4:	bf00      	nop
}
 800a1b6:	3710      	adds	r7, #16
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <AUDIO_REQ_SetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b084      	sub	sp, #16
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	32b0      	adds	r2, #176	@ 0xb0
 800a1d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1d4:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d02f      	beq.n	800a23c <AUDIO_REQ_SetCurrent+0x80>
  {
    return;
  }

  if (req->wLength != 0U)
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	88db      	ldrh	r3, [r3, #6]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d02c      	beq.n	800a23e <AUDIO_REQ_SetCurrent+0x82>
  {
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a1ea:	2201      	movs	r2, #1
 800a1ec:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	88db      	ldrh	r3, [r3, #6]
 800a1f4:	2b3f      	cmp	r3, #63	@ 0x3f
 800a1f6:	d803      	bhi.n	800a200 <AUDIO_REQ_SetCurrent+0x44>
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	88db      	ldrh	r3, [r3, #6]
 800a1fc:	b2da      	uxtb	r2, r3
 800a1fe:	e000      	b.n	800a202 <AUDIO_REQ_SetCurrent+0x46>
 800a200:	2240      	movs	r2, #64	@ 0x40
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a208:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	889b      	ldrh	r3, [r3, #4]
 800a210:	0a1b      	lsrs	r3, r3, #8
 800a212:	b29b      	uxth	r3, r3
 800a214:	b2da      	uxtb	r2, r3
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a21c:	f883 2c4c 	strb.w	r2, [r3, #3148]	@ 0xc4c

    /* Prepare the reception of the buffer over EP0 */
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 800a226:	330b      	adds	r3, #11
 800a228:	68fa      	ldr	r2, [r7, #12]
 800a22a:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800a22e:	f892 2c4b 	ldrb.w	r2, [r2, #3147]	@ 0xc4b
 800a232:	4619      	mov	r1, r3
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f001 faf0 	bl	800b81a <USBD_CtlPrepareRx>
 800a23a:	e000      	b.n	800a23e <AUDIO_REQ_SetCurrent+0x82>
    return;
 800a23c:	bf00      	nop
  }
}
 800a23e:	3710      	adds	r7, #16
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}

0800a244 <USBD_AUDIO_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
 800a244:	b480      	push	{r7}
 800a246:	b083      	sub	sp, #12
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	220a      	movs	r2, #10
 800a250:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
 800a252:	4b03      	ldr	r3, [pc, #12]	@ (800a260 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 800a254:	4618      	mov	r0, r3
 800a256:	370c      	adds	r7, #12
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr
 800a260:	200000f4 	.word	0x200000f4

0800a264 <USBD_AUDIO_RegisterInterface>:
  * @param  fops: Audio interface callback
  * @retval status
  */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev,
                                     USBD_AUDIO_ItfTypeDef *fops)
{
 800a264:	b480      	push	{r7}
 800a266:	b083      	sub	sp, #12
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
 800a26c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d101      	bne.n	800a278 <USBD_AUDIO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a274:	2303      	movs	r3, #3
 800a276:	e009      	b.n	800a28c <USBD_AUDIO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a27e:	687a      	ldr	r2, [r7, #4]
 800a280:	33b0      	adds	r3, #176	@ 0xb0
 800a282:	009b      	lsls	r3, r3, #2
 800a284:	4413      	add	r3, r2
 800a286:	683a      	ldr	r2, [r7, #0]
 800a288:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a28a:	2300      	movs	r3, #0
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	370c      	adds	r7, #12
 800a290:	46bd      	mov	sp, r7
 800a292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a296:	4770      	bx	lr

0800a298 <USBD_AUDIO_GetAudioHeaderDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the Audio AC Header descriptor
  */
static void *USBD_AUDIO_GetAudioHeaderDesc(uint8_t *pConfDesc)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b086      	sub	sp, #24
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	617b      	str	r3, [r7, #20]
  uint8_t *pAudioDesc =  NULL;
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	885b      	ldrh	r3, [r3, #2]
 800a2b0:	b29b      	uxth	r3, r3
 800a2b2:	68fa      	ldr	r2, [r7, #12]
 800a2b4:	7812      	ldrb	r2, [r2, #0]
 800a2b6:	4293      	cmp	r3, r2
 800a2b8:	d91b      	bls.n	800a2f2 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
  {
    ptr = desc->bLength;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	781b      	ldrb	r3, [r3, #0]
 800a2be:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a2c0:	e011      	b.n	800a2e6 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a2c2:	f107 030a 	add.w	r3, r7, #10
 800a2c6:	4619      	mov	r1, r3
 800a2c8:	6978      	ldr	r0, [r7, #20]
 800a2ca:	f000 fbf9 	bl	800aac0 <USBD_GetNextDesc>
 800a2ce:	6178      	str	r0, [r7, #20]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 800a2d0:	697b      	ldr	r3, [r7, #20]
 800a2d2:	785b      	ldrb	r3, [r3, #1]
 800a2d4:	2b24      	cmp	r3, #36	@ 0x24
 800a2d6:	d106      	bne.n	800a2e6 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
          (pdesc->bDescriptorSubType == AUDIO_CONTROL_HEADER))
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	789b      	ldrb	r3, [r3, #2]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 800a2dc:	2b01      	cmp	r3, #1
 800a2de:	d102      	bne.n	800a2e6 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
      {
        pAudioDesc = (uint8_t *)pdesc;
 800a2e0:	697b      	ldr	r3, [r7, #20]
 800a2e2:	613b      	str	r3, [r7, #16]
        break;
 800a2e4:	e005      	b.n	800a2f2 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
    while (ptr < desc->wTotalLength)
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	885b      	ldrh	r3, [r3, #2]
 800a2ea:	b29a      	uxth	r2, r3
 800a2ec:	897b      	ldrh	r3, [r7, #10]
 800a2ee:	429a      	cmp	r2, r3
 800a2f0:	d8e7      	bhi.n	800a2c2 <USBD_AUDIO_GetAudioHeaderDesc+0x2a>
      }
    }
  }
  return pAudioDesc;
 800a2f2:	693b      	ldr	r3, [r7, #16]
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	3718      	adds	r7, #24
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bd80      	pop	{r7, pc}

0800a2fc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b086      	sub	sp, #24
 800a300:	af00      	add	r7, sp, #0
 800a302:	60f8      	str	r0, [r7, #12]
 800a304:	60b9      	str	r1, [r7, #8]
 800a306:	4613      	mov	r3, r2
 800a308:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d101      	bne.n	800a314 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a310:	2303      	movs	r3, #3
 800a312:	e01f      	b.n	800a354 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	2200      	movs	r2, #0
 800a318:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	2200      	movs	r2, #0
 800a320:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	2200      	movs	r2, #0
 800a328:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a32c:	68bb      	ldr	r3, [r7, #8]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d003      	beq.n	800a33a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	68ba      	ldr	r2, [r7, #8]
 800a336:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2201      	movs	r2, #1
 800a33e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	79fa      	ldrb	r2, [r7, #7]
 800a346:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a348:	68f8      	ldr	r0, [r7, #12]
 800a34a:	f001 fdbb 	bl	800bec4 <USBD_LL_Init>
 800a34e:	4603      	mov	r3, r0
 800a350:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a352:	7dfb      	ldrb	r3, [r7, #23]
}
 800a354:	4618      	mov	r0, r3
 800a356:	3718      	adds	r7, #24
 800a358:	46bd      	mov	sp, r7
 800a35a:	bd80      	pop	{r7, pc}

0800a35c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b084      	sub	sp, #16
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
 800a364:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a366:	2300      	movs	r3, #0
 800a368:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d101      	bne.n	800a374 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a370:	2303      	movs	r3, #3
 800a372:	e025      	b.n	800a3c0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	683a      	ldr	r2, [r7, #0]
 800a378:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	32ae      	adds	r2, #174	@ 0xae
 800a386:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a38a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d00f      	beq.n	800a3b0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	32ae      	adds	r2, #174	@ 0xae
 800a39a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a39e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3a0:	f107 020e 	add.w	r2, r7, #14
 800a3a4:	4610      	mov	r0, r2
 800a3a6:	4798      	blx	r3
 800a3a8:	4602      	mov	r2, r0
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a3b6:	1c5a      	adds	r2, r3, #1
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a3be:	2300      	movs	r3, #0
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3710      	adds	r7, #16
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b082      	sub	sp, #8
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f001 fdc3 	bl	800bf5c <USBD_LL_Start>
 800a3d6:	4603      	mov	r3, r0
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3708      	adds	r7, #8
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}

0800a3e0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b083      	sub	sp, #12
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a3e8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	370c      	adds	r7, #12
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f4:	4770      	bx	lr

0800a3f6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a3f6:	b580      	push	{r7, lr}
 800a3f8:	b084      	sub	sp, #16
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]
 800a3fe:	460b      	mov	r3, r1
 800a400:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a402:	2300      	movs	r3, #0
 800a404:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d009      	beq.n	800a424 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	78fa      	ldrb	r2, [r7, #3]
 800a41a:	4611      	mov	r1, r2
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	4798      	blx	r3
 800a420:	4603      	mov	r3, r0
 800a422:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a424:	7bfb      	ldrb	r3, [r7, #15]
}
 800a426:	4618      	mov	r0, r3
 800a428:	3710      	adds	r7, #16
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bd80      	pop	{r7, pc}

0800a42e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a42e:	b580      	push	{r7, lr}
 800a430:	b084      	sub	sp, #16
 800a432:	af00      	add	r7, sp, #0
 800a434:	6078      	str	r0, [r7, #4]
 800a436:	460b      	mov	r3, r1
 800a438:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a43a:	2300      	movs	r3, #0
 800a43c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a444:	685b      	ldr	r3, [r3, #4]
 800a446:	78fa      	ldrb	r2, [r7, #3]
 800a448:	4611      	mov	r1, r2
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	4798      	blx	r3
 800a44e:	4603      	mov	r3, r0
 800a450:	2b00      	cmp	r3, #0
 800a452:	d001      	beq.n	800a458 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a454:	2303      	movs	r3, #3
 800a456:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a458:	7bfb      	ldrb	r3, [r7, #15]
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3710      	adds	r7, #16
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}

0800a462 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a462:	b580      	push	{r7, lr}
 800a464:	b084      	sub	sp, #16
 800a466:	af00      	add	r7, sp, #0
 800a468:	6078      	str	r0, [r7, #4]
 800a46a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a472:	6839      	ldr	r1, [r7, #0]
 800a474:	4618      	mov	r0, r3
 800a476:	f001 f8ea 	bl	800b64e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	2201      	movs	r2, #1
 800a47e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a488:	461a      	mov	r2, r3
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a496:	f003 031f 	and.w	r3, r3, #31
 800a49a:	2b02      	cmp	r3, #2
 800a49c:	d01a      	beq.n	800a4d4 <USBD_LL_SetupStage+0x72>
 800a49e:	2b02      	cmp	r3, #2
 800a4a0:	d822      	bhi.n	800a4e8 <USBD_LL_SetupStage+0x86>
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d002      	beq.n	800a4ac <USBD_LL_SetupStage+0x4a>
 800a4a6:	2b01      	cmp	r3, #1
 800a4a8:	d00a      	beq.n	800a4c0 <USBD_LL_SetupStage+0x5e>
 800a4aa:	e01d      	b.n	800a4e8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a4b2:	4619      	mov	r1, r3
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f000 fb3f 	bl	800ab38 <USBD_StdDevReq>
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	73fb      	strb	r3, [r7, #15]
      break;
 800a4be:	e020      	b.n	800a502 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a4c6:	4619      	mov	r1, r3
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f000 fba7 	bl	800ac1c <USBD_StdItfReq>
 800a4ce:	4603      	mov	r3, r0
 800a4d0:	73fb      	strb	r3, [r7, #15]
      break;
 800a4d2:	e016      	b.n	800a502 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a4da:	4619      	mov	r1, r3
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f000 fc09 	bl	800acf4 <USBD_StdEPReq>
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	73fb      	strb	r3, [r7, #15]
      break;
 800a4e6:	e00c      	b.n	800a502 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a4ee:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a4f2:	b2db      	uxtb	r3, r3
 800a4f4:	4619      	mov	r1, r3
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f001 fd90 	bl	800c01c <USBD_LL_StallEP>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	73fb      	strb	r3, [r7, #15]
      break;
 800a500:	bf00      	nop
  }

  return ret;
 800a502:	7bfb      	ldrb	r3, [r7, #15]
}
 800a504:	4618      	mov	r0, r3
 800a506:	3710      	adds	r7, #16
 800a508:	46bd      	mov	sp, r7
 800a50a:	bd80      	pop	{r7, pc}

0800a50c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b086      	sub	sp, #24
 800a510:	af00      	add	r7, sp, #0
 800a512:	60f8      	str	r0, [r7, #12]
 800a514:	460b      	mov	r3, r1
 800a516:	607a      	str	r2, [r7, #4]
 800a518:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a51a:	2300      	movs	r3, #0
 800a51c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a51e:	7afb      	ldrb	r3, [r7, #11]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d177      	bne.n	800a614 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a52a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a532:	2b03      	cmp	r3, #3
 800a534:	f040 80a1 	bne.w	800a67a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800a538:	693b      	ldr	r3, [r7, #16]
 800a53a:	685b      	ldr	r3, [r3, #4]
 800a53c:	693a      	ldr	r2, [r7, #16]
 800a53e:	8992      	ldrh	r2, [r2, #12]
 800a540:	4293      	cmp	r3, r2
 800a542:	d91c      	bls.n	800a57e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	685b      	ldr	r3, [r3, #4]
 800a548:	693a      	ldr	r2, [r7, #16]
 800a54a:	8992      	ldrh	r2, [r2, #12]
 800a54c:	1a9a      	subs	r2, r3, r2
 800a54e:	693b      	ldr	r3, [r7, #16]
 800a550:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	691b      	ldr	r3, [r3, #16]
 800a556:	693a      	ldr	r2, [r7, #16]
 800a558:	8992      	ldrh	r2, [r2, #12]
 800a55a:	441a      	add	r2, r3
 800a55c:	693b      	ldr	r3, [r7, #16]
 800a55e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	6919      	ldr	r1, [r3, #16]
 800a564:	693b      	ldr	r3, [r7, #16]
 800a566:	899b      	ldrh	r3, [r3, #12]
 800a568:	461a      	mov	r2, r3
 800a56a:	693b      	ldr	r3, [r7, #16]
 800a56c:	685b      	ldr	r3, [r3, #4]
 800a56e:	4293      	cmp	r3, r2
 800a570:	bf38      	it	cc
 800a572:	4613      	movcc	r3, r2
 800a574:	461a      	mov	r2, r3
 800a576:	68f8      	ldr	r0, [r7, #12]
 800a578:	f001 f970 	bl	800b85c <USBD_CtlContinueRx>
 800a57c:	e07d      	b.n	800a67a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a584:	f003 031f 	and.w	r3, r3, #31
 800a588:	2b02      	cmp	r3, #2
 800a58a:	d014      	beq.n	800a5b6 <USBD_LL_DataOutStage+0xaa>
 800a58c:	2b02      	cmp	r3, #2
 800a58e:	d81d      	bhi.n	800a5cc <USBD_LL_DataOutStage+0xc0>
 800a590:	2b00      	cmp	r3, #0
 800a592:	d002      	beq.n	800a59a <USBD_LL_DataOutStage+0x8e>
 800a594:	2b01      	cmp	r3, #1
 800a596:	d003      	beq.n	800a5a0 <USBD_LL_DataOutStage+0x94>
 800a598:	e018      	b.n	800a5cc <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a59a:	2300      	movs	r3, #0
 800a59c:	75bb      	strb	r3, [r7, #22]
            break;
 800a59e:	e018      	b.n	800a5d2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a5a6:	b2db      	uxtb	r3, r3
 800a5a8:	4619      	mov	r1, r3
 800a5aa:	68f8      	ldr	r0, [r7, #12]
 800a5ac:	f000 fa6e 	bl	800aa8c <USBD_CoreFindIF>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	75bb      	strb	r3, [r7, #22]
            break;
 800a5b4:	e00d      	b.n	800a5d2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a5bc:	b2db      	uxtb	r3, r3
 800a5be:	4619      	mov	r1, r3
 800a5c0:	68f8      	ldr	r0, [r7, #12]
 800a5c2:	f000 fa70 	bl	800aaa6 <USBD_CoreFindEP>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	75bb      	strb	r3, [r7, #22]
            break;
 800a5ca:	e002      	b.n	800a5d2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	75bb      	strb	r3, [r7, #22]
            break;
 800a5d0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a5d2:	7dbb      	ldrb	r3, [r7, #22]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d119      	bne.n	800a60c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5de:	b2db      	uxtb	r3, r3
 800a5e0:	2b03      	cmp	r3, #3
 800a5e2:	d113      	bne.n	800a60c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a5e4:	7dba      	ldrb	r2, [r7, #22]
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	32ae      	adds	r2, #174	@ 0xae
 800a5ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5ee:	691b      	ldr	r3, [r3, #16]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d00b      	beq.n	800a60c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800a5f4:	7dba      	ldrb	r2, [r7, #22]
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a5fc:	7dba      	ldrb	r2, [r7, #22]
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	32ae      	adds	r2, #174	@ 0xae
 800a602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a606:	691b      	ldr	r3, [r3, #16]
 800a608:	68f8      	ldr	r0, [r7, #12]
 800a60a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a60c:	68f8      	ldr	r0, [r7, #12]
 800a60e:	f001 f936 	bl	800b87e <USBD_CtlSendStatus>
 800a612:	e032      	b.n	800a67a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a614:	7afb      	ldrb	r3, [r7, #11]
 800a616:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a61a:	b2db      	uxtb	r3, r3
 800a61c:	4619      	mov	r1, r3
 800a61e:	68f8      	ldr	r0, [r7, #12]
 800a620:	f000 fa41 	bl	800aaa6 <USBD_CoreFindEP>
 800a624:	4603      	mov	r3, r0
 800a626:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a628:	7dbb      	ldrb	r3, [r7, #22]
 800a62a:	2bff      	cmp	r3, #255	@ 0xff
 800a62c:	d025      	beq.n	800a67a <USBD_LL_DataOutStage+0x16e>
 800a62e:	7dbb      	ldrb	r3, [r7, #22]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d122      	bne.n	800a67a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a63a:	b2db      	uxtb	r3, r3
 800a63c:	2b03      	cmp	r3, #3
 800a63e:	d117      	bne.n	800a670 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a640:	7dba      	ldrb	r2, [r7, #22]
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	32ae      	adds	r2, #174	@ 0xae
 800a646:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a64a:	699b      	ldr	r3, [r3, #24]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d00f      	beq.n	800a670 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800a650:	7dba      	ldrb	r2, [r7, #22]
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a658:	7dba      	ldrb	r2, [r7, #22]
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	32ae      	adds	r2, #174	@ 0xae
 800a65e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a662:	699b      	ldr	r3, [r3, #24]
 800a664:	7afa      	ldrb	r2, [r7, #11]
 800a666:	4611      	mov	r1, r2
 800a668:	68f8      	ldr	r0, [r7, #12]
 800a66a:	4798      	blx	r3
 800a66c:	4603      	mov	r3, r0
 800a66e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a670:	7dfb      	ldrb	r3, [r7, #23]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d001      	beq.n	800a67a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800a676:	7dfb      	ldrb	r3, [r7, #23]
 800a678:	e000      	b.n	800a67c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800a67a:	2300      	movs	r3, #0
}
 800a67c:	4618      	mov	r0, r3
 800a67e:	3718      	adds	r7, #24
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}

0800a684 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b086      	sub	sp, #24
 800a688:	af00      	add	r7, sp, #0
 800a68a:	60f8      	str	r0, [r7, #12]
 800a68c:	460b      	mov	r3, r1
 800a68e:	607a      	str	r2, [r7, #4]
 800a690:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a692:	7afb      	ldrb	r3, [r7, #11]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d178      	bne.n	800a78a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	3314      	adds	r3, #20
 800a69c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a6a4:	2b02      	cmp	r3, #2
 800a6a6:	d163      	bne.n	800a770 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800a6a8:	693b      	ldr	r3, [r7, #16]
 800a6aa:	685b      	ldr	r3, [r3, #4]
 800a6ac:	693a      	ldr	r2, [r7, #16]
 800a6ae:	8992      	ldrh	r2, [r2, #12]
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	d91c      	bls.n	800a6ee <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800a6b4:	693b      	ldr	r3, [r7, #16]
 800a6b6:	685b      	ldr	r3, [r3, #4]
 800a6b8:	693a      	ldr	r2, [r7, #16]
 800a6ba:	8992      	ldrh	r2, [r2, #12]
 800a6bc:	1a9a      	subs	r2, r3, r2
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a6c2:	693b      	ldr	r3, [r7, #16]
 800a6c4:	691b      	ldr	r3, [r3, #16]
 800a6c6:	693a      	ldr	r2, [r7, #16]
 800a6c8:	8992      	ldrh	r2, [r2, #12]
 800a6ca:	441a      	add	r2, r3
 800a6cc:	693b      	ldr	r3, [r7, #16]
 800a6ce:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800a6d0:	693b      	ldr	r3, [r7, #16]
 800a6d2:	6919      	ldr	r1, [r3, #16]
 800a6d4:	693b      	ldr	r3, [r7, #16]
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	461a      	mov	r2, r3
 800a6da:	68f8      	ldr	r0, [r7, #12]
 800a6dc:	f001 f88c 	bl	800b7f8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	2100      	movs	r1, #0
 800a6e6:	68f8      	ldr	r0, [r7, #12]
 800a6e8:	f001 fd42 	bl	800c170 <USBD_LL_PrepareReceive>
 800a6ec:	e040      	b.n	800a770 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a6ee:	693b      	ldr	r3, [r7, #16]
 800a6f0:	899b      	ldrh	r3, [r3, #12]
 800a6f2:	461a      	mov	r2, r3
 800a6f4:	693b      	ldr	r3, [r7, #16]
 800a6f6:	685b      	ldr	r3, [r3, #4]
 800a6f8:	429a      	cmp	r2, r3
 800a6fa:	d11c      	bne.n	800a736 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	693a      	ldr	r2, [r7, #16]
 800a702:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a704:	4293      	cmp	r3, r2
 800a706:	d316      	bcc.n	800a736 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800a708:	693b      	ldr	r3, [r7, #16]
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a712:	429a      	cmp	r2, r3
 800a714:	d20f      	bcs.n	800a736 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a716:	2200      	movs	r2, #0
 800a718:	2100      	movs	r1, #0
 800a71a:	68f8      	ldr	r0, [r7, #12]
 800a71c:	f001 f86c 	bl	800b7f8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	2200      	movs	r2, #0
 800a724:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a728:	2300      	movs	r3, #0
 800a72a:	2200      	movs	r2, #0
 800a72c:	2100      	movs	r1, #0
 800a72e:	68f8      	ldr	r0, [r7, #12]
 800a730:	f001 fd1e 	bl	800c170 <USBD_LL_PrepareReceive>
 800a734:	e01c      	b.n	800a770 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a73c:	b2db      	uxtb	r3, r3
 800a73e:	2b03      	cmp	r3, #3
 800a740:	d10f      	bne.n	800a762 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a748:	68db      	ldr	r3, [r3, #12]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d009      	beq.n	800a762 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	2200      	movs	r2, #0
 800a752:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a75c:	68db      	ldr	r3, [r3, #12]
 800a75e:	68f8      	ldr	r0, [r7, #12]
 800a760:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a762:	2180      	movs	r1, #128	@ 0x80
 800a764:	68f8      	ldr	r0, [r7, #12]
 800a766:	f001 fc59 	bl	800c01c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a76a:	68f8      	ldr	r0, [r7, #12]
 800a76c:	f001 f89a 	bl	800b8a4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a776:	2b00      	cmp	r3, #0
 800a778:	d03a      	beq.n	800a7f0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800a77a:	68f8      	ldr	r0, [r7, #12]
 800a77c:	f7ff fe30 	bl	800a3e0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	2200      	movs	r2, #0
 800a784:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a788:	e032      	b.n	800a7f0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a78a:	7afb      	ldrb	r3, [r7, #11]
 800a78c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a790:	b2db      	uxtb	r3, r3
 800a792:	4619      	mov	r1, r3
 800a794:	68f8      	ldr	r0, [r7, #12]
 800a796:	f000 f986 	bl	800aaa6 <USBD_CoreFindEP>
 800a79a:	4603      	mov	r3, r0
 800a79c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a79e:	7dfb      	ldrb	r3, [r7, #23]
 800a7a0:	2bff      	cmp	r3, #255	@ 0xff
 800a7a2:	d025      	beq.n	800a7f0 <USBD_LL_DataInStage+0x16c>
 800a7a4:	7dfb      	ldrb	r3, [r7, #23]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d122      	bne.n	800a7f0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7b0:	b2db      	uxtb	r3, r3
 800a7b2:	2b03      	cmp	r3, #3
 800a7b4:	d11c      	bne.n	800a7f0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a7b6:	7dfa      	ldrb	r2, [r7, #23]
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	32ae      	adds	r2, #174	@ 0xae
 800a7bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7c0:	695b      	ldr	r3, [r3, #20]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d014      	beq.n	800a7f0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800a7c6:	7dfa      	ldrb	r2, [r7, #23]
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a7ce:	7dfa      	ldrb	r2, [r7, #23]
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	32ae      	adds	r2, #174	@ 0xae
 800a7d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7d8:	695b      	ldr	r3, [r3, #20]
 800a7da:	7afa      	ldrb	r2, [r7, #11]
 800a7dc:	4611      	mov	r1, r2
 800a7de:	68f8      	ldr	r0, [r7, #12]
 800a7e0:	4798      	blx	r3
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a7e6:	7dbb      	ldrb	r3, [r7, #22]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d001      	beq.n	800a7f0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800a7ec:	7dbb      	ldrb	r3, [r7, #22]
 800a7ee:	e000      	b.n	800a7f2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800a7f0:	2300      	movs	r3, #0
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3718      	adds	r7, #24
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}

0800a7fa <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a7fa:	b580      	push	{r7, lr}
 800a7fc:	b084      	sub	sp, #16
 800a7fe:	af00      	add	r7, sp, #0
 800a800:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a802:	2300      	movs	r3, #0
 800a804:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2201      	movs	r2, #1
 800a80a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2200      	movs	r2, #0
 800a812:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2200      	movs	r2, #0
 800a81a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2200      	movs	r2, #0
 800a820:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2200      	movs	r2, #0
 800a828:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a832:	2b00      	cmp	r3, #0
 800a834:	d014      	beq.n	800a860 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a83c:	685b      	ldr	r3, [r3, #4]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d00e      	beq.n	800a860 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a848:	685b      	ldr	r3, [r3, #4]
 800a84a:	687a      	ldr	r2, [r7, #4]
 800a84c:	6852      	ldr	r2, [r2, #4]
 800a84e:	b2d2      	uxtb	r2, r2
 800a850:	4611      	mov	r1, r2
 800a852:	6878      	ldr	r0, [r7, #4]
 800a854:	4798      	blx	r3
 800a856:	4603      	mov	r3, r0
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d001      	beq.n	800a860 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a85c:	2303      	movs	r3, #3
 800a85e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a860:	2340      	movs	r3, #64	@ 0x40
 800a862:	2200      	movs	r2, #0
 800a864:	2100      	movs	r1, #0
 800a866:	6878      	ldr	r0, [r7, #4]
 800a868:	f001 fb93 	bl	800bf92 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2201      	movs	r2, #1
 800a870:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2240      	movs	r2, #64	@ 0x40
 800a878:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a87c:	2340      	movs	r3, #64	@ 0x40
 800a87e:	2200      	movs	r2, #0
 800a880:	2180      	movs	r1, #128	@ 0x80
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f001 fb85 	bl	800bf92 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2201      	movs	r2, #1
 800a88c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2240      	movs	r2, #64	@ 0x40
 800a894:	841a      	strh	r2, [r3, #32]

  return ret;
 800a896:	7bfb      	ldrb	r3, [r7, #15]
}
 800a898:	4618      	mov	r0, r3
 800a89a:	3710      	adds	r7, #16
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}

0800a8a0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b083      	sub	sp, #12
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	460b      	mov	r3, r1
 800a8aa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	78fa      	ldrb	r2, [r7, #3]
 800a8b0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a8b2:	2300      	movs	r3, #0
}
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	370c      	adds	r7, #12
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b083      	sub	sp, #12
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8ce:	b2db      	uxtb	r3, r3
 800a8d0:	2b04      	cmp	r3, #4
 800a8d2:	d006      	beq.n	800a8e2 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8da:	b2da      	uxtb	r2, r3
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2204      	movs	r2, #4
 800a8e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a8ea:	2300      	movs	r3, #0
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	370c      	adds	r7, #12
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f6:	4770      	bx	lr

0800a8f8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a8f8:	b480      	push	{r7}
 800a8fa:	b083      	sub	sp, #12
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a906:	b2db      	uxtb	r3, r3
 800a908:	2b04      	cmp	r3, #4
 800a90a:	d106      	bne.n	800a91a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a912:	b2da      	uxtb	r2, r3
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a91a:	2300      	movs	r3, #0
}
 800a91c:	4618      	mov	r0, r3
 800a91e:	370c      	adds	r7, #12
 800a920:	46bd      	mov	sp, r7
 800a922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a926:	4770      	bx	lr

0800a928 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b082      	sub	sp, #8
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a936:	b2db      	uxtb	r3, r3
 800a938:	2b03      	cmp	r3, #3
 800a93a:	d110      	bne.n	800a95e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a942:	2b00      	cmp	r3, #0
 800a944:	d00b      	beq.n	800a95e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a94c:	69db      	ldr	r3, [r3, #28]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d005      	beq.n	800a95e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a958:	69db      	ldr	r3, [r3, #28]
 800a95a:	6878      	ldr	r0, [r7, #4]
 800a95c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a95e:	2300      	movs	r3, #0
}
 800a960:	4618      	mov	r0, r3
 800a962:	3708      	adds	r7, #8
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}

0800a968 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b082      	sub	sp, #8
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
 800a970:	460b      	mov	r3, r1
 800a972:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	32ae      	adds	r2, #174	@ 0xae
 800a97e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d101      	bne.n	800a98a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a986:	2303      	movs	r3, #3
 800a988:	e01c      	b.n	800a9c4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a990:	b2db      	uxtb	r3, r3
 800a992:	2b03      	cmp	r3, #3
 800a994:	d115      	bne.n	800a9c2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	32ae      	adds	r2, #174	@ 0xae
 800a9a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9a4:	6a1b      	ldr	r3, [r3, #32]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d00b      	beq.n	800a9c2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	32ae      	adds	r2, #174	@ 0xae
 800a9b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9b8:	6a1b      	ldr	r3, [r3, #32]
 800a9ba:	78fa      	ldrb	r2, [r7, #3]
 800a9bc:	4611      	mov	r1, r2
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a9c2:	2300      	movs	r3, #0
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	3708      	adds	r7, #8
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	bd80      	pop	{r7, pc}

0800a9cc <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b082      	sub	sp, #8
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
 800a9d4:	460b      	mov	r3, r1
 800a9d6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	32ae      	adds	r2, #174	@ 0xae
 800a9e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d101      	bne.n	800a9ee <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a9ea:	2303      	movs	r3, #3
 800a9ec:	e01c      	b.n	800aa28 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9f4:	b2db      	uxtb	r3, r3
 800a9f6:	2b03      	cmp	r3, #3
 800a9f8:	d115      	bne.n	800aa26 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	32ae      	adds	r2, #174	@ 0xae
 800aa04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d00b      	beq.n	800aa26 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	32ae      	adds	r2, #174	@ 0xae
 800aa18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa1e:	78fa      	ldrb	r2, [r7, #3]
 800aa20:	4611      	mov	r1, r2
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800aa26:	2300      	movs	r3, #0
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	3708      	adds	r7, #8
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	bd80      	pop	{r7, pc}

0800aa30 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b083      	sub	sp, #12
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800aa38:	2300      	movs	r3, #0
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	370c      	adds	r7, #12
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa44:	4770      	bx	lr

0800aa46 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800aa46:	b580      	push	{r7, lr}
 800aa48:	b084      	sub	sp, #16
 800aa4a:	af00      	add	r7, sp, #0
 800aa4c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800aa4e:	2300      	movs	r3, #0
 800aa50:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2201      	movs	r2, #1
 800aa56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d00e      	beq.n	800aa82 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa6a:	685b      	ldr	r3, [r3, #4]
 800aa6c:	687a      	ldr	r2, [r7, #4]
 800aa6e:	6852      	ldr	r2, [r2, #4]
 800aa70:	b2d2      	uxtb	r2, r2
 800aa72:	4611      	mov	r1, r2
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	4798      	blx	r3
 800aa78:	4603      	mov	r3, r0
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d001      	beq.n	800aa82 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800aa7e:	2303      	movs	r3, #3
 800aa80:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800aa82:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa84:	4618      	mov	r0, r3
 800aa86:	3710      	adds	r7, #16
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	bd80      	pop	{r7, pc}

0800aa8c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800aa8c:	b480      	push	{r7}
 800aa8e:	b083      	sub	sp, #12
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
 800aa94:	460b      	mov	r3, r1
 800aa96:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800aa98:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	370c      	adds	r7, #12
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa4:	4770      	bx	lr

0800aaa6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800aaa6:	b480      	push	{r7}
 800aaa8:	b083      	sub	sp, #12
 800aaaa:	af00      	add	r7, sp, #0
 800aaac:	6078      	str	r0, [r7, #4]
 800aaae:	460b      	mov	r3, r1
 800aab0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800aab2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800aab4:	4618      	mov	r0, r3
 800aab6:	370c      	adds	r7, #12
 800aab8:	46bd      	mov	sp, r7
 800aaba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aabe:	4770      	bx	lr

0800aac0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b085      	sub	sp, #20
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
 800aac8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	881b      	ldrh	r3, [r3, #0]
 800aad2:	68fa      	ldr	r2, [r7, #12]
 800aad4:	7812      	ldrb	r2, [r2, #0]
 800aad6:	4413      	add	r3, r2
 800aad8:	b29a      	uxth	r2, r3
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	781b      	ldrb	r3, [r3, #0]
 800aae2:	461a      	mov	r2, r3
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	4413      	add	r3, r2
 800aae8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800aaea:	68fb      	ldr	r3, [r7, #12]
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	3714      	adds	r7, #20
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf6:	4770      	bx	lr

0800aaf8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b087      	sub	sp, #28
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ab04:	697b      	ldr	r3, [r7, #20]
 800ab06:	781b      	ldrb	r3, [r3, #0]
 800ab08:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ab0a:	697b      	ldr	r3, [r7, #20]
 800ab0c:	3301      	adds	r3, #1
 800ab0e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ab10:	697b      	ldr	r3, [r7, #20]
 800ab12:	781b      	ldrb	r3, [r3, #0]
 800ab14:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ab16:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800ab1a:	021b      	lsls	r3, r3, #8
 800ab1c:	b21a      	sxth	r2, r3
 800ab1e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ab22:	4313      	orrs	r3, r2
 800ab24:	b21b      	sxth	r3, r3
 800ab26:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ab28:	89fb      	ldrh	r3, [r7, #14]
}
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	371c      	adds	r7, #28
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab34:	4770      	bx	lr
	...

0800ab38 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b084      	sub	sp, #16
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
 800ab40:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ab42:	2300      	movs	r3, #0
 800ab44:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	781b      	ldrb	r3, [r3, #0]
 800ab4a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ab4e:	2b40      	cmp	r3, #64	@ 0x40
 800ab50:	d005      	beq.n	800ab5e <USBD_StdDevReq+0x26>
 800ab52:	2b40      	cmp	r3, #64	@ 0x40
 800ab54:	d857      	bhi.n	800ac06 <USBD_StdDevReq+0xce>
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d00f      	beq.n	800ab7a <USBD_StdDevReq+0x42>
 800ab5a:	2b20      	cmp	r3, #32
 800ab5c:	d153      	bne.n	800ac06 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	32ae      	adds	r2, #174	@ 0xae
 800ab68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab6c:	689b      	ldr	r3, [r3, #8]
 800ab6e:	6839      	ldr	r1, [r7, #0]
 800ab70:	6878      	ldr	r0, [r7, #4]
 800ab72:	4798      	blx	r3
 800ab74:	4603      	mov	r3, r0
 800ab76:	73fb      	strb	r3, [r7, #15]
      break;
 800ab78:	e04a      	b.n	800ac10 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	785b      	ldrb	r3, [r3, #1]
 800ab7e:	2b09      	cmp	r3, #9
 800ab80:	d83b      	bhi.n	800abfa <USBD_StdDevReq+0xc2>
 800ab82:	a201      	add	r2, pc, #4	@ (adr r2, 800ab88 <USBD_StdDevReq+0x50>)
 800ab84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab88:	0800abdd 	.word	0x0800abdd
 800ab8c:	0800abf1 	.word	0x0800abf1
 800ab90:	0800abfb 	.word	0x0800abfb
 800ab94:	0800abe7 	.word	0x0800abe7
 800ab98:	0800abfb 	.word	0x0800abfb
 800ab9c:	0800abbb 	.word	0x0800abbb
 800aba0:	0800abb1 	.word	0x0800abb1
 800aba4:	0800abfb 	.word	0x0800abfb
 800aba8:	0800abd3 	.word	0x0800abd3
 800abac:	0800abc5 	.word	0x0800abc5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800abb0:	6839      	ldr	r1, [r7, #0]
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f000 fa3e 	bl	800b034 <USBD_GetDescriptor>
          break;
 800abb8:	e024      	b.n	800ac04 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800abba:	6839      	ldr	r1, [r7, #0]
 800abbc:	6878      	ldr	r0, [r7, #4]
 800abbe:	f000 fba3 	bl	800b308 <USBD_SetAddress>
          break;
 800abc2:	e01f      	b.n	800ac04 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800abc4:	6839      	ldr	r1, [r7, #0]
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f000 fbe2 	bl	800b390 <USBD_SetConfig>
 800abcc:	4603      	mov	r3, r0
 800abce:	73fb      	strb	r3, [r7, #15]
          break;
 800abd0:	e018      	b.n	800ac04 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800abd2:	6839      	ldr	r1, [r7, #0]
 800abd4:	6878      	ldr	r0, [r7, #4]
 800abd6:	f000 fc85 	bl	800b4e4 <USBD_GetConfig>
          break;
 800abda:	e013      	b.n	800ac04 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800abdc:	6839      	ldr	r1, [r7, #0]
 800abde:	6878      	ldr	r0, [r7, #4]
 800abe0:	f000 fcb6 	bl	800b550 <USBD_GetStatus>
          break;
 800abe4:	e00e      	b.n	800ac04 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800abe6:	6839      	ldr	r1, [r7, #0]
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f000 fce5 	bl	800b5b8 <USBD_SetFeature>
          break;
 800abee:	e009      	b.n	800ac04 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800abf0:	6839      	ldr	r1, [r7, #0]
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f000 fd09 	bl	800b60a <USBD_ClrFeature>
          break;
 800abf8:	e004      	b.n	800ac04 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800abfa:	6839      	ldr	r1, [r7, #0]
 800abfc:	6878      	ldr	r0, [r7, #4]
 800abfe:	f000 fd60 	bl	800b6c2 <USBD_CtlError>
          break;
 800ac02:	bf00      	nop
      }
      break;
 800ac04:	e004      	b.n	800ac10 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ac06:	6839      	ldr	r1, [r7, #0]
 800ac08:	6878      	ldr	r0, [r7, #4]
 800ac0a:	f000 fd5a 	bl	800b6c2 <USBD_CtlError>
      break;
 800ac0e:	bf00      	nop
  }

  return ret;
 800ac10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac12:	4618      	mov	r0, r3
 800ac14:	3710      	adds	r7, #16
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bd80      	pop	{r7, pc}
 800ac1a:	bf00      	nop

0800ac1c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b084      	sub	sp, #16
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
 800ac24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac26:	2300      	movs	r3, #0
 800ac28:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	781b      	ldrb	r3, [r3, #0]
 800ac2e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ac32:	2b40      	cmp	r3, #64	@ 0x40
 800ac34:	d005      	beq.n	800ac42 <USBD_StdItfReq+0x26>
 800ac36:	2b40      	cmp	r3, #64	@ 0x40
 800ac38:	d852      	bhi.n	800ace0 <USBD_StdItfReq+0xc4>
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d001      	beq.n	800ac42 <USBD_StdItfReq+0x26>
 800ac3e:	2b20      	cmp	r3, #32
 800ac40:	d14e      	bne.n	800ace0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac48:	b2db      	uxtb	r3, r3
 800ac4a:	3b01      	subs	r3, #1
 800ac4c:	2b02      	cmp	r3, #2
 800ac4e:	d840      	bhi.n	800acd2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ac50:	683b      	ldr	r3, [r7, #0]
 800ac52:	889b      	ldrh	r3, [r3, #4]
 800ac54:	b2db      	uxtb	r3, r3
 800ac56:	2b01      	cmp	r3, #1
 800ac58:	d836      	bhi.n	800acc8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	889b      	ldrh	r3, [r3, #4]
 800ac5e:	b2db      	uxtb	r3, r3
 800ac60:	4619      	mov	r1, r3
 800ac62:	6878      	ldr	r0, [r7, #4]
 800ac64:	f7ff ff12 	bl	800aa8c <USBD_CoreFindIF>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ac6c:	7bbb      	ldrb	r3, [r7, #14]
 800ac6e:	2bff      	cmp	r3, #255	@ 0xff
 800ac70:	d01d      	beq.n	800acae <USBD_StdItfReq+0x92>
 800ac72:	7bbb      	ldrb	r3, [r7, #14]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d11a      	bne.n	800acae <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ac78:	7bba      	ldrb	r2, [r7, #14]
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	32ae      	adds	r2, #174	@ 0xae
 800ac7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac82:	689b      	ldr	r3, [r3, #8]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d00f      	beq.n	800aca8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ac88:	7bba      	ldrb	r2, [r7, #14]
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ac90:	7bba      	ldrb	r2, [r7, #14]
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	32ae      	adds	r2, #174	@ 0xae
 800ac96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac9a:	689b      	ldr	r3, [r3, #8]
 800ac9c:	6839      	ldr	r1, [r7, #0]
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	4798      	blx	r3
 800aca2:	4603      	mov	r3, r0
 800aca4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800aca6:	e004      	b.n	800acb2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800aca8:	2303      	movs	r3, #3
 800acaa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800acac:	e001      	b.n	800acb2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800acae:	2303      	movs	r3, #3
 800acb0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	88db      	ldrh	r3, [r3, #6]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d110      	bne.n	800acdc <USBD_StdItfReq+0xc0>
 800acba:	7bfb      	ldrb	r3, [r7, #15]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d10d      	bne.n	800acdc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800acc0:	6878      	ldr	r0, [r7, #4]
 800acc2:	f000 fddc 	bl	800b87e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800acc6:	e009      	b.n	800acdc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800acc8:	6839      	ldr	r1, [r7, #0]
 800acca:	6878      	ldr	r0, [r7, #4]
 800accc:	f000 fcf9 	bl	800b6c2 <USBD_CtlError>
          break;
 800acd0:	e004      	b.n	800acdc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800acd2:	6839      	ldr	r1, [r7, #0]
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f000 fcf4 	bl	800b6c2 <USBD_CtlError>
          break;
 800acda:	e000      	b.n	800acde <USBD_StdItfReq+0xc2>
          break;
 800acdc:	bf00      	nop
      }
      break;
 800acde:	e004      	b.n	800acea <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ace0:	6839      	ldr	r1, [r7, #0]
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f000 fced 	bl	800b6c2 <USBD_CtlError>
      break;
 800ace8:	bf00      	nop
  }

  return ret;
 800acea:	7bfb      	ldrb	r3, [r7, #15]
}
 800acec:	4618      	mov	r0, r3
 800acee:	3710      	adds	r7, #16
 800acf0:	46bd      	mov	sp, r7
 800acf2:	bd80      	pop	{r7, pc}

0800acf4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b084      	sub	sp, #16
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
 800acfc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800acfe:	2300      	movs	r3, #0
 800ad00:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	889b      	ldrh	r3, [r3, #4]
 800ad06:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	781b      	ldrb	r3, [r3, #0]
 800ad0c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ad10:	2b40      	cmp	r3, #64	@ 0x40
 800ad12:	d007      	beq.n	800ad24 <USBD_StdEPReq+0x30>
 800ad14:	2b40      	cmp	r3, #64	@ 0x40
 800ad16:	f200 8181 	bhi.w	800b01c <USBD_StdEPReq+0x328>
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d02a      	beq.n	800ad74 <USBD_StdEPReq+0x80>
 800ad1e:	2b20      	cmp	r3, #32
 800ad20:	f040 817c 	bne.w	800b01c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800ad24:	7bbb      	ldrb	r3, [r7, #14]
 800ad26:	4619      	mov	r1, r3
 800ad28:	6878      	ldr	r0, [r7, #4]
 800ad2a:	f7ff febc 	bl	800aaa6 <USBD_CoreFindEP>
 800ad2e:	4603      	mov	r3, r0
 800ad30:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ad32:	7b7b      	ldrb	r3, [r7, #13]
 800ad34:	2bff      	cmp	r3, #255	@ 0xff
 800ad36:	f000 8176 	beq.w	800b026 <USBD_StdEPReq+0x332>
 800ad3a:	7b7b      	ldrb	r3, [r7, #13]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	f040 8172 	bne.w	800b026 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800ad42:	7b7a      	ldrb	r2, [r7, #13]
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ad4a:	7b7a      	ldrb	r2, [r7, #13]
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	32ae      	adds	r2, #174	@ 0xae
 800ad50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad54:	689b      	ldr	r3, [r3, #8]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	f000 8165 	beq.w	800b026 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ad5c:	7b7a      	ldrb	r2, [r7, #13]
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	32ae      	adds	r2, #174	@ 0xae
 800ad62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad66:	689b      	ldr	r3, [r3, #8]
 800ad68:	6839      	ldr	r1, [r7, #0]
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	4798      	blx	r3
 800ad6e:	4603      	mov	r3, r0
 800ad70:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ad72:	e158      	b.n	800b026 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	785b      	ldrb	r3, [r3, #1]
 800ad78:	2b03      	cmp	r3, #3
 800ad7a:	d008      	beq.n	800ad8e <USBD_StdEPReq+0x9a>
 800ad7c:	2b03      	cmp	r3, #3
 800ad7e:	f300 8147 	bgt.w	800b010 <USBD_StdEPReq+0x31c>
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	f000 809b 	beq.w	800aebe <USBD_StdEPReq+0x1ca>
 800ad88:	2b01      	cmp	r3, #1
 800ad8a:	d03c      	beq.n	800ae06 <USBD_StdEPReq+0x112>
 800ad8c:	e140      	b.n	800b010 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad94:	b2db      	uxtb	r3, r3
 800ad96:	2b02      	cmp	r3, #2
 800ad98:	d002      	beq.n	800ada0 <USBD_StdEPReq+0xac>
 800ad9a:	2b03      	cmp	r3, #3
 800ad9c:	d016      	beq.n	800adcc <USBD_StdEPReq+0xd8>
 800ad9e:	e02c      	b.n	800adfa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ada0:	7bbb      	ldrb	r3, [r7, #14]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d00d      	beq.n	800adc2 <USBD_StdEPReq+0xce>
 800ada6:	7bbb      	ldrb	r3, [r7, #14]
 800ada8:	2b80      	cmp	r3, #128	@ 0x80
 800adaa:	d00a      	beq.n	800adc2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800adac:	7bbb      	ldrb	r3, [r7, #14]
 800adae:	4619      	mov	r1, r3
 800adb0:	6878      	ldr	r0, [r7, #4]
 800adb2:	f001 f933 	bl	800c01c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800adb6:	2180      	movs	r1, #128	@ 0x80
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f001 f92f 	bl	800c01c <USBD_LL_StallEP>
 800adbe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800adc0:	e020      	b.n	800ae04 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800adc2:	6839      	ldr	r1, [r7, #0]
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	f000 fc7c 	bl	800b6c2 <USBD_CtlError>
              break;
 800adca:	e01b      	b.n	800ae04 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	885b      	ldrh	r3, [r3, #2]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d10e      	bne.n	800adf2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800add4:	7bbb      	ldrb	r3, [r7, #14]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d00b      	beq.n	800adf2 <USBD_StdEPReq+0xfe>
 800adda:	7bbb      	ldrb	r3, [r7, #14]
 800addc:	2b80      	cmp	r3, #128	@ 0x80
 800adde:	d008      	beq.n	800adf2 <USBD_StdEPReq+0xfe>
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	88db      	ldrh	r3, [r3, #6]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d104      	bne.n	800adf2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ade8:	7bbb      	ldrb	r3, [r7, #14]
 800adea:	4619      	mov	r1, r3
 800adec:	6878      	ldr	r0, [r7, #4]
 800adee:	f001 f915 	bl	800c01c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 fd43 	bl	800b87e <USBD_CtlSendStatus>

              break;
 800adf8:	e004      	b.n	800ae04 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800adfa:	6839      	ldr	r1, [r7, #0]
 800adfc:	6878      	ldr	r0, [r7, #4]
 800adfe:	f000 fc60 	bl	800b6c2 <USBD_CtlError>
              break;
 800ae02:	bf00      	nop
          }
          break;
 800ae04:	e109      	b.n	800b01a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae0c:	b2db      	uxtb	r3, r3
 800ae0e:	2b02      	cmp	r3, #2
 800ae10:	d002      	beq.n	800ae18 <USBD_StdEPReq+0x124>
 800ae12:	2b03      	cmp	r3, #3
 800ae14:	d016      	beq.n	800ae44 <USBD_StdEPReq+0x150>
 800ae16:	e04b      	b.n	800aeb0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ae18:	7bbb      	ldrb	r3, [r7, #14]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d00d      	beq.n	800ae3a <USBD_StdEPReq+0x146>
 800ae1e:	7bbb      	ldrb	r3, [r7, #14]
 800ae20:	2b80      	cmp	r3, #128	@ 0x80
 800ae22:	d00a      	beq.n	800ae3a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ae24:	7bbb      	ldrb	r3, [r7, #14]
 800ae26:	4619      	mov	r1, r3
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f001 f8f7 	bl	800c01c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ae2e:	2180      	movs	r1, #128	@ 0x80
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f001 f8f3 	bl	800c01c <USBD_LL_StallEP>
 800ae36:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ae38:	e040      	b.n	800aebc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800ae3a:	6839      	ldr	r1, [r7, #0]
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f000 fc40 	bl	800b6c2 <USBD_CtlError>
              break;
 800ae42:	e03b      	b.n	800aebc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	885b      	ldrh	r3, [r3, #2]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d136      	bne.n	800aeba <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ae4c:	7bbb      	ldrb	r3, [r7, #14]
 800ae4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d004      	beq.n	800ae60 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ae56:	7bbb      	ldrb	r3, [r7, #14]
 800ae58:	4619      	mov	r1, r3
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f001 f8fd 	bl	800c05a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ae60:	6878      	ldr	r0, [r7, #4]
 800ae62:	f000 fd0c 	bl	800b87e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ae66:	7bbb      	ldrb	r3, [r7, #14]
 800ae68:	4619      	mov	r1, r3
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	f7ff fe1b 	bl	800aaa6 <USBD_CoreFindEP>
 800ae70:	4603      	mov	r3, r0
 800ae72:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ae74:	7b7b      	ldrb	r3, [r7, #13]
 800ae76:	2bff      	cmp	r3, #255	@ 0xff
 800ae78:	d01f      	beq.n	800aeba <USBD_StdEPReq+0x1c6>
 800ae7a:	7b7b      	ldrb	r3, [r7, #13]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d11c      	bne.n	800aeba <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ae80:	7b7a      	ldrb	r2, [r7, #13]
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ae88:	7b7a      	ldrb	r2, [r7, #13]
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	32ae      	adds	r2, #174	@ 0xae
 800ae8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae92:	689b      	ldr	r3, [r3, #8]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d010      	beq.n	800aeba <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ae98:	7b7a      	ldrb	r2, [r7, #13]
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	32ae      	adds	r2, #174	@ 0xae
 800ae9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aea2:	689b      	ldr	r3, [r3, #8]
 800aea4:	6839      	ldr	r1, [r7, #0]
 800aea6:	6878      	ldr	r0, [r7, #4]
 800aea8:	4798      	blx	r3
 800aeaa:	4603      	mov	r3, r0
 800aeac:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800aeae:	e004      	b.n	800aeba <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800aeb0:	6839      	ldr	r1, [r7, #0]
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	f000 fc05 	bl	800b6c2 <USBD_CtlError>
              break;
 800aeb8:	e000      	b.n	800aebc <USBD_StdEPReq+0x1c8>
              break;
 800aeba:	bf00      	nop
          }
          break;
 800aebc:	e0ad      	b.n	800b01a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aec4:	b2db      	uxtb	r3, r3
 800aec6:	2b02      	cmp	r3, #2
 800aec8:	d002      	beq.n	800aed0 <USBD_StdEPReq+0x1dc>
 800aeca:	2b03      	cmp	r3, #3
 800aecc:	d033      	beq.n	800af36 <USBD_StdEPReq+0x242>
 800aece:	e099      	b.n	800b004 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aed0:	7bbb      	ldrb	r3, [r7, #14]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d007      	beq.n	800aee6 <USBD_StdEPReq+0x1f2>
 800aed6:	7bbb      	ldrb	r3, [r7, #14]
 800aed8:	2b80      	cmp	r3, #128	@ 0x80
 800aeda:	d004      	beq.n	800aee6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800aedc:	6839      	ldr	r1, [r7, #0]
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	f000 fbef 	bl	800b6c2 <USBD_CtlError>
                break;
 800aee4:	e093      	b.n	800b00e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aee6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	da0b      	bge.n	800af06 <USBD_StdEPReq+0x212>
 800aeee:	7bbb      	ldrb	r3, [r7, #14]
 800aef0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aef4:	4613      	mov	r3, r2
 800aef6:	009b      	lsls	r3, r3, #2
 800aef8:	4413      	add	r3, r2
 800aefa:	009b      	lsls	r3, r3, #2
 800aefc:	3310      	adds	r3, #16
 800aefe:	687a      	ldr	r2, [r7, #4]
 800af00:	4413      	add	r3, r2
 800af02:	3304      	adds	r3, #4
 800af04:	e00b      	b.n	800af1e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800af06:	7bbb      	ldrb	r3, [r7, #14]
 800af08:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af0c:	4613      	mov	r3, r2
 800af0e:	009b      	lsls	r3, r3, #2
 800af10:	4413      	add	r3, r2
 800af12:	009b      	lsls	r3, r3, #2
 800af14:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800af18:	687a      	ldr	r2, [r7, #4]
 800af1a:	4413      	add	r3, r2
 800af1c:	3304      	adds	r3, #4
 800af1e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	2200      	movs	r2, #0
 800af24:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	330e      	adds	r3, #14
 800af2a:	2202      	movs	r2, #2
 800af2c:	4619      	mov	r1, r3
 800af2e:	6878      	ldr	r0, [r7, #4]
 800af30:	f000 fc44 	bl	800b7bc <USBD_CtlSendData>
              break;
 800af34:	e06b      	b.n	800b00e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800af36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	da11      	bge.n	800af62 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800af3e:	7bbb      	ldrb	r3, [r7, #14]
 800af40:	f003 020f 	and.w	r2, r3, #15
 800af44:	6879      	ldr	r1, [r7, #4]
 800af46:	4613      	mov	r3, r2
 800af48:	009b      	lsls	r3, r3, #2
 800af4a:	4413      	add	r3, r2
 800af4c:	009b      	lsls	r3, r3, #2
 800af4e:	440b      	add	r3, r1
 800af50:	3323      	adds	r3, #35	@ 0x23
 800af52:	781b      	ldrb	r3, [r3, #0]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d117      	bne.n	800af88 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800af58:	6839      	ldr	r1, [r7, #0]
 800af5a:	6878      	ldr	r0, [r7, #4]
 800af5c:	f000 fbb1 	bl	800b6c2 <USBD_CtlError>
                  break;
 800af60:	e055      	b.n	800b00e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800af62:	7bbb      	ldrb	r3, [r7, #14]
 800af64:	f003 020f 	and.w	r2, r3, #15
 800af68:	6879      	ldr	r1, [r7, #4]
 800af6a:	4613      	mov	r3, r2
 800af6c:	009b      	lsls	r3, r3, #2
 800af6e:	4413      	add	r3, r2
 800af70:	009b      	lsls	r3, r3, #2
 800af72:	440b      	add	r3, r1
 800af74:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800af78:	781b      	ldrb	r3, [r3, #0]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d104      	bne.n	800af88 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800af7e:	6839      	ldr	r1, [r7, #0]
 800af80:	6878      	ldr	r0, [r7, #4]
 800af82:	f000 fb9e 	bl	800b6c2 <USBD_CtlError>
                  break;
 800af86:	e042      	b.n	800b00e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	da0b      	bge.n	800afa8 <USBD_StdEPReq+0x2b4>
 800af90:	7bbb      	ldrb	r3, [r7, #14]
 800af92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800af96:	4613      	mov	r3, r2
 800af98:	009b      	lsls	r3, r3, #2
 800af9a:	4413      	add	r3, r2
 800af9c:	009b      	lsls	r3, r3, #2
 800af9e:	3310      	adds	r3, #16
 800afa0:	687a      	ldr	r2, [r7, #4]
 800afa2:	4413      	add	r3, r2
 800afa4:	3304      	adds	r3, #4
 800afa6:	e00b      	b.n	800afc0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800afa8:	7bbb      	ldrb	r3, [r7, #14]
 800afaa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800afae:	4613      	mov	r3, r2
 800afb0:	009b      	lsls	r3, r3, #2
 800afb2:	4413      	add	r3, r2
 800afb4:	009b      	lsls	r3, r3, #2
 800afb6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800afba:	687a      	ldr	r2, [r7, #4]
 800afbc:	4413      	add	r3, r2
 800afbe:	3304      	adds	r3, #4
 800afc0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800afc2:	7bbb      	ldrb	r3, [r7, #14]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d002      	beq.n	800afce <USBD_StdEPReq+0x2da>
 800afc8:	7bbb      	ldrb	r3, [r7, #14]
 800afca:	2b80      	cmp	r3, #128	@ 0x80
 800afcc:	d103      	bne.n	800afd6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800afce:	68bb      	ldr	r3, [r7, #8]
 800afd0:	2200      	movs	r2, #0
 800afd2:	739a      	strb	r2, [r3, #14]
 800afd4:	e00e      	b.n	800aff4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800afd6:	7bbb      	ldrb	r3, [r7, #14]
 800afd8:	4619      	mov	r1, r3
 800afda:	6878      	ldr	r0, [r7, #4]
 800afdc:	f001 f85c 	bl	800c098 <USBD_LL_IsStallEP>
 800afe0:	4603      	mov	r3, r0
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d003      	beq.n	800afee <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800afe6:	68bb      	ldr	r3, [r7, #8]
 800afe8:	2201      	movs	r2, #1
 800afea:	739a      	strb	r2, [r3, #14]
 800afec:	e002      	b.n	800aff4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800afee:	68bb      	ldr	r3, [r7, #8]
 800aff0:	2200      	movs	r2, #0
 800aff2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	330e      	adds	r3, #14
 800aff8:	2202      	movs	r2, #2
 800affa:	4619      	mov	r1, r3
 800affc:	6878      	ldr	r0, [r7, #4]
 800affe:	f000 fbdd 	bl	800b7bc <USBD_CtlSendData>
              break;
 800b002:	e004      	b.n	800b00e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800b004:	6839      	ldr	r1, [r7, #0]
 800b006:	6878      	ldr	r0, [r7, #4]
 800b008:	f000 fb5b 	bl	800b6c2 <USBD_CtlError>
              break;
 800b00c:	bf00      	nop
          }
          break;
 800b00e:	e004      	b.n	800b01a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800b010:	6839      	ldr	r1, [r7, #0]
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f000 fb55 	bl	800b6c2 <USBD_CtlError>
          break;
 800b018:	bf00      	nop
      }
      break;
 800b01a:	e005      	b.n	800b028 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800b01c:	6839      	ldr	r1, [r7, #0]
 800b01e:	6878      	ldr	r0, [r7, #4]
 800b020:	f000 fb4f 	bl	800b6c2 <USBD_CtlError>
      break;
 800b024:	e000      	b.n	800b028 <USBD_StdEPReq+0x334>
      break;
 800b026:	bf00      	nop
  }

  return ret;
 800b028:	7bfb      	ldrb	r3, [r7, #15]
}
 800b02a:	4618      	mov	r0, r3
 800b02c:	3710      	adds	r7, #16
 800b02e:	46bd      	mov	sp, r7
 800b030:	bd80      	pop	{r7, pc}
	...

0800b034 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b084      	sub	sp, #16
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
 800b03c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b03e:	2300      	movs	r3, #0
 800b040:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b042:	2300      	movs	r3, #0
 800b044:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b046:	2300      	movs	r3, #0
 800b048:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b04a:	683b      	ldr	r3, [r7, #0]
 800b04c:	885b      	ldrh	r3, [r3, #2]
 800b04e:	0a1b      	lsrs	r3, r3, #8
 800b050:	b29b      	uxth	r3, r3
 800b052:	3b01      	subs	r3, #1
 800b054:	2b06      	cmp	r3, #6
 800b056:	f200 8128 	bhi.w	800b2aa <USBD_GetDescriptor+0x276>
 800b05a:	a201      	add	r2, pc, #4	@ (adr r2, 800b060 <USBD_GetDescriptor+0x2c>)
 800b05c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b060:	0800b07d 	.word	0x0800b07d
 800b064:	0800b095 	.word	0x0800b095
 800b068:	0800b0d5 	.word	0x0800b0d5
 800b06c:	0800b2ab 	.word	0x0800b2ab
 800b070:	0800b2ab 	.word	0x0800b2ab
 800b074:	0800b24b 	.word	0x0800b24b
 800b078:	0800b277 	.word	0x0800b277
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	687a      	ldr	r2, [r7, #4]
 800b086:	7c12      	ldrb	r2, [r2, #16]
 800b088:	f107 0108 	add.w	r1, r7, #8
 800b08c:	4610      	mov	r0, r2
 800b08e:	4798      	blx	r3
 800b090:	60f8      	str	r0, [r7, #12]
      break;
 800b092:	e112      	b.n	800b2ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	7c1b      	ldrb	r3, [r3, #16]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d10d      	bne.n	800b0b8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0a4:	f107 0208 	add.w	r2, r7, #8
 800b0a8:	4610      	mov	r0, r2
 800b0aa:	4798      	blx	r3
 800b0ac:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	3301      	adds	r3, #1
 800b0b2:	2202      	movs	r2, #2
 800b0b4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b0b6:	e100      	b.n	800b2ba <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0c0:	f107 0208 	add.w	r2, r7, #8
 800b0c4:	4610      	mov	r0, r2
 800b0c6:	4798      	blx	r3
 800b0c8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	3301      	adds	r3, #1
 800b0ce:	2202      	movs	r2, #2
 800b0d0:	701a      	strb	r2, [r3, #0]
      break;
 800b0d2:	e0f2      	b.n	800b2ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	885b      	ldrh	r3, [r3, #2]
 800b0d8:	b2db      	uxtb	r3, r3
 800b0da:	2b05      	cmp	r3, #5
 800b0dc:	f200 80ac 	bhi.w	800b238 <USBD_GetDescriptor+0x204>
 800b0e0:	a201      	add	r2, pc, #4	@ (adr r2, 800b0e8 <USBD_GetDescriptor+0xb4>)
 800b0e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0e6:	bf00      	nop
 800b0e8:	0800b101 	.word	0x0800b101
 800b0ec:	0800b135 	.word	0x0800b135
 800b0f0:	0800b169 	.word	0x0800b169
 800b0f4:	0800b19d 	.word	0x0800b19d
 800b0f8:	0800b1d1 	.word	0x0800b1d1
 800b0fc:	0800b205 	.word	0x0800b205
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b106:	685b      	ldr	r3, [r3, #4]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d00b      	beq.n	800b124 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b112:	685b      	ldr	r3, [r3, #4]
 800b114:	687a      	ldr	r2, [r7, #4]
 800b116:	7c12      	ldrb	r2, [r2, #16]
 800b118:	f107 0108 	add.w	r1, r7, #8
 800b11c:	4610      	mov	r0, r2
 800b11e:	4798      	blx	r3
 800b120:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b122:	e091      	b.n	800b248 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b124:	6839      	ldr	r1, [r7, #0]
 800b126:	6878      	ldr	r0, [r7, #4]
 800b128:	f000 facb 	bl	800b6c2 <USBD_CtlError>
            err++;
 800b12c:	7afb      	ldrb	r3, [r7, #11]
 800b12e:	3301      	adds	r3, #1
 800b130:	72fb      	strb	r3, [r7, #11]
          break;
 800b132:	e089      	b.n	800b248 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b13a:	689b      	ldr	r3, [r3, #8]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d00b      	beq.n	800b158 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b146:	689b      	ldr	r3, [r3, #8]
 800b148:	687a      	ldr	r2, [r7, #4]
 800b14a:	7c12      	ldrb	r2, [r2, #16]
 800b14c:	f107 0108 	add.w	r1, r7, #8
 800b150:	4610      	mov	r0, r2
 800b152:	4798      	blx	r3
 800b154:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b156:	e077      	b.n	800b248 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b158:	6839      	ldr	r1, [r7, #0]
 800b15a:	6878      	ldr	r0, [r7, #4]
 800b15c:	f000 fab1 	bl	800b6c2 <USBD_CtlError>
            err++;
 800b160:	7afb      	ldrb	r3, [r7, #11]
 800b162:	3301      	adds	r3, #1
 800b164:	72fb      	strb	r3, [r7, #11]
          break;
 800b166:	e06f      	b.n	800b248 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b16e:	68db      	ldr	r3, [r3, #12]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d00b      	beq.n	800b18c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b17a:	68db      	ldr	r3, [r3, #12]
 800b17c:	687a      	ldr	r2, [r7, #4]
 800b17e:	7c12      	ldrb	r2, [r2, #16]
 800b180:	f107 0108 	add.w	r1, r7, #8
 800b184:	4610      	mov	r0, r2
 800b186:	4798      	blx	r3
 800b188:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b18a:	e05d      	b.n	800b248 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b18c:	6839      	ldr	r1, [r7, #0]
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f000 fa97 	bl	800b6c2 <USBD_CtlError>
            err++;
 800b194:	7afb      	ldrb	r3, [r7, #11]
 800b196:	3301      	adds	r3, #1
 800b198:	72fb      	strb	r3, [r7, #11]
          break;
 800b19a:	e055      	b.n	800b248 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b1a2:	691b      	ldr	r3, [r3, #16]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d00b      	beq.n	800b1c0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b1ae:	691b      	ldr	r3, [r3, #16]
 800b1b0:	687a      	ldr	r2, [r7, #4]
 800b1b2:	7c12      	ldrb	r2, [r2, #16]
 800b1b4:	f107 0108 	add.w	r1, r7, #8
 800b1b8:	4610      	mov	r0, r2
 800b1ba:	4798      	blx	r3
 800b1bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b1be:	e043      	b.n	800b248 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b1c0:	6839      	ldr	r1, [r7, #0]
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f000 fa7d 	bl	800b6c2 <USBD_CtlError>
            err++;
 800b1c8:	7afb      	ldrb	r3, [r7, #11]
 800b1ca:	3301      	adds	r3, #1
 800b1cc:	72fb      	strb	r3, [r7, #11]
          break;
 800b1ce:	e03b      	b.n	800b248 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b1d6:	695b      	ldr	r3, [r3, #20]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d00b      	beq.n	800b1f4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b1e2:	695b      	ldr	r3, [r3, #20]
 800b1e4:	687a      	ldr	r2, [r7, #4]
 800b1e6:	7c12      	ldrb	r2, [r2, #16]
 800b1e8:	f107 0108 	add.w	r1, r7, #8
 800b1ec:	4610      	mov	r0, r2
 800b1ee:	4798      	blx	r3
 800b1f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b1f2:	e029      	b.n	800b248 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b1f4:	6839      	ldr	r1, [r7, #0]
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f000 fa63 	bl	800b6c2 <USBD_CtlError>
            err++;
 800b1fc:	7afb      	ldrb	r3, [r7, #11]
 800b1fe:	3301      	adds	r3, #1
 800b200:	72fb      	strb	r3, [r7, #11]
          break;
 800b202:	e021      	b.n	800b248 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b20a:	699b      	ldr	r3, [r3, #24]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d00b      	beq.n	800b228 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b216:	699b      	ldr	r3, [r3, #24]
 800b218:	687a      	ldr	r2, [r7, #4]
 800b21a:	7c12      	ldrb	r2, [r2, #16]
 800b21c:	f107 0108 	add.w	r1, r7, #8
 800b220:	4610      	mov	r0, r2
 800b222:	4798      	blx	r3
 800b224:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b226:	e00f      	b.n	800b248 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b228:	6839      	ldr	r1, [r7, #0]
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f000 fa49 	bl	800b6c2 <USBD_CtlError>
            err++;
 800b230:	7afb      	ldrb	r3, [r7, #11]
 800b232:	3301      	adds	r3, #1
 800b234:	72fb      	strb	r3, [r7, #11]
          break;
 800b236:	e007      	b.n	800b248 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b238:	6839      	ldr	r1, [r7, #0]
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f000 fa41 	bl	800b6c2 <USBD_CtlError>
          err++;
 800b240:	7afb      	ldrb	r3, [r7, #11]
 800b242:	3301      	adds	r3, #1
 800b244:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b246:	bf00      	nop
      }
      break;
 800b248:	e037      	b.n	800b2ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	7c1b      	ldrb	r3, [r3, #16]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d109      	bne.n	800b266 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b25a:	f107 0208 	add.w	r2, r7, #8
 800b25e:	4610      	mov	r0, r2
 800b260:	4798      	blx	r3
 800b262:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b264:	e029      	b.n	800b2ba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b266:	6839      	ldr	r1, [r7, #0]
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f000 fa2a 	bl	800b6c2 <USBD_CtlError>
        err++;
 800b26e:	7afb      	ldrb	r3, [r7, #11]
 800b270:	3301      	adds	r3, #1
 800b272:	72fb      	strb	r3, [r7, #11]
      break;
 800b274:	e021      	b.n	800b2ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	7c1b      	ldrb	r3, [r3, #16]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d10d      	bne.n	800b29a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b286:	f107 0208 	add.w	r2, r7, #8
 800b28a:	4610      	mov	r0, r2
 800b28c:	4798      	blx	r3
 800b28e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	3301      	adds	r3, #1
 800b294:	2207      	movs	r2, #7
 800b296:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b298:	e00f      	b.n	800b2ba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b29a:	6839      	ldr	r1, [r7, #0]
 800b29c:	6878      	ldr	r0, [r7, #4]
 800b29e:	f000 fa10 	bl	800b6c2 <USBD_CtlError>
        err++;
 800b2a2:	7afb      	ldrb	r3, [r7, #11]
 800b2a4:	3301      	adds	r3, #1
 800b2a6:	72fb      	strb	r3, [r7, #11]
      break;
 800b2a8:	e007      	b.n	800b2ba <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b2aa:	6839      	ldr	r1, [r7, #0]
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 fa08 	bl	800b6c2 <USBD_CtlError>
      err++;
 800b2b2:	7afb      	ldrb	r3, [r7, #11]
 800b2b4:	3301      	adds	r3, #1
 800b2b6:	72fb      	strb	r3, [r7, #11]
      break;
 800b2b8:	bf00      	nop
  }

  if (err != 0U)
 800b2ba:	7afb      	ldrb	r3, [r7, #11]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d11e      	bne.n	800b2fe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	88db      	ldrh	r3, [r3, #6]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d016      	beq.n	800b2f6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b2c8:	893b      	ldrh	r3, [r7, #8]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d00e      	beq.n	800b2ec <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	88da      	ldrh	r2, [r3, #6]
 800b2d2:	893b      	ldrh	r3, [r7, #8]
 800b2d4:	4293      	cmp	r3, r2
 800b2d6:	bf28      	it	cs
 800b2d8:	4613      	movcs	r3, r2
 800b2da:	b29b      	uxth	r3, r3
 800b2dc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b2de:	893b      	ldrh	r3, [r7, #8]
 800b2e0:	461a      	mov	r2, r3
 800b2e2:	68f9      	ldr	r1, [r7, #12]
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f000 fa69 	bl	800b7bc <USBD_CtlSendData>
 800b2ea:	e009      	b.n	800b300 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b2ec:	6839      	ldr	r1, [r7, #0]
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f000 f9e7 	bl	800b6c2 <USBD_CtlError>
 800b2f4:	e004      	b.n	800b300 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b2f6:	6878      	ldr	r0, [r7, #4]
 800b2f8:	f000 fac1 	bl	800b87e <USBD_CtlSendStatus>
 800b2fc:	e000      	b.n	800b300 <USBD_GetDescriptor+0x2cc>
    return;
 800b2fe:	bf00      	nop
  }
}
 800b300:	3710      	adds	r7, #16
 800b302:	46bd      	mov	sp, r7
 800b304:	bd80      	pop	{r7, pc}
 800b306:	bf00      	nop

0800b308 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b084      	sub	sp, #16
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
 800b310:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	889b      	ldrh	r3, [r3, #4]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d131      	bne.n	800b37e <USBD_SetAddress+0x76>
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	88db      	ldrh	r3, [r3, #6]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d12d      	bne.n	800b37e <USBD_SetAddress+0x76>
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	885b      	ldrh	r3, [r3, #2]
 800b326:	2b7f      	cmp	r3, #127	@ 0x7f
 800b328:	d829      	bhi.n	800b37e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	885b      	ldrh	r3, [r3, #2]
 800b32e:	b2db      	uxtb	r3, r3
 800b330:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b334:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b33c:	b2db      	uxtb	r3, r3
 800b33e:	2b03      	cmp	r3, #3
 800b340:	d104      	bne.n	800b34c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b342:	6839      	ldr	r1, [r7, #0]
 800b344:	6878      	ldr	r0, [r7, #4]
 800b346:	f000 f9bc 	bl	800b6c2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b34a:	e01d      	b.n	800b388 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	7bfa      	ldrb	r2, [r7, #15]
 800b350:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b354:	7bfb      	ldrb	r3, [r7, #15]
 800b356:	4619      	mov	r1, r3
 800b358:	6878      	ldr	r0, [r7, #4]
 800b35a:	f000 fec9 	bl	800c0f0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f000 fa8d 	bl	800b87e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b364:	7bfb      	ldrb	r3, [r7, #15]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d004      	beq.n	800b374 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	2202      	movs	r2, #2
 800b36e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b372:	e009      	b.n	800b388 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	2201      	movs	r2, #1
 800b378:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b37c:	e004      	b.n	800b388 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b37e:	6839      	ldr	r1, [r7, #0]
 800b380:	6878      	ldr	r0, [r7, #4]
 800b382:	f000 f99e 	bl	800b6c2 <USBD_CtlError>
  }
}
 800b386:	bf00      	nop
 800b388:	bf00      	nop
 800b38a:	3710      	adds	r7, #16
 800b38c:	46bd      	mov	sp, r7
 800b38e:	bd80      	pop	{r7, pc}

0800b390 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b084      	sub	sp, #16
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
 800b398:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b39a:	2300      	movs	r3, #0
 800b39c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	885b      	ldrh	r3, [r3, #2]
 800b3a2:	b2da      	uxtb	r2, r3
 800b3a4:	4b4e      	ldr	r3, [pc, #312]	@ (800b4e0 <USBD_SetConfig+0x150>)
 800b3a6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b3a8:	4b4d      	ldr	r3, [pc, #308]	@ (800b4e0 <USBD_SetConfig+0x150>)
 800b3aa:	781b      	ldrb	r3, [r3, #0]
 800b3ac:	2b01      	cmp	r3, #1
 800b3ae:	d905      	bls.n	800b3bc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b3b0:	6839      	ldr	r1, [r7, #0]
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f000 f985 	bl	800b6c2 <USBD_CtlError>
    return USBD_FAIL;
 800b3b8:	2303      	movs	r3, #3
 800b3ba:	e08c      	b.n	800b4d6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3c2:	b2db      	uxtb	r3, r3
 800b3c4:	2b02      	cmp	r3, #2
 800b3c6:	d002      	beq.n	800b3ce <USBD_SetConfig+0x3e>
 800b3c8:	2b03      	cmp	r3, #3
 800b3ca:	d029      	beq.n	800b420 <USBD_SetConfig+0x90>
 800b3cc:	e075      	b.n	800b4ba <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b3ce:	4b44      	ldr	r3, [pc, #272]	@ (800b4e0 <USBD_SetConfig+0x150>)
 800b3d0:	781b      	ldrb	r3, [r3, #0]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d020      	beq.n	800b418 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b3d6:	4b42      	ldr	r3, [pc, #264]	@ (800b4e0 <USBD_SetConfig+0x150>)
 800b3d8:	781b      	ldrb	r3, [r3, #0]
 800b3da:	461a      	mov	r2, r3
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b3e0:	4b3f      	ldr	r3, [pc, #252]	@ (800b4e0 <USBD_SetConfig+0x150>)
 800b3e2:	781b      	ldrb	r3, [r3, #0]
 800b3e4:	4619      	mov	r1, r3
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f7ff f805 	bl	800a3f6 <USBD_SetClassConfig>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b3f0:	7bfb      	ldrb	r3, [r7, #15]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d008      	beq.n	800b408 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b3f6:	6839      	ldr	r1, [r7, #0]
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f000 f962 	bl	800b6c2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2202      	movs	r2, #2
 800b402:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b406:	e065      	b.n	800b4d4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	f000 fa38 	bl	800b87e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2203      	movs	r2, #3
 800b412:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b416:	e05d      	b.n	800b4d4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b418:	6878      	ldr	r0, [r7, #4]
 800b41a:	f000 fa30 	bl	800b87e <USBD_CtlSendStatus>
      break;
 800b41e:	e059      	b.n	800b4d4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b420:	4b2f      	ldr	r3, [pc, #188]	@ (800b4e0 <USBD_SetConfig+0x150>)
 800b422:	781b      	ldrb	r3, [r3, #0]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d112      	bne.n	800b44e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2202      	movs	r2, #2
 800b42c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b430:	4b2b      	ldr	r3, [pc, #172]	@ (800b4e0 <USBD_SetConfig+0x150>)
 800b432:	781b      	ldrb	r3, [r3, #0]
 800b434:	461a      	mov	r2, r3
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b43a:	4b29      	ldr	r3, [pc, #164]	@ (800b4e0 <USBD_SetConfig+0x150>)
 800b43c:	781b      	ldrb	r3, [r3, #0]
 800b43e:	4619      	mov	r1, r3
 800b440:	6878      	ldr	r0, [r7, #4]
 800b442:	f7fe fff4 	bl	800a42e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b446:	6878      	ldr	r0, [r7, #4]
 800b448:	f000 fa19 	bl	800b87e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b44c:	e042      	b.n	800b4d4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b44e:	4b24      	ldr	r3, [pc, #144]	@ (800b4e0 <USBD_SetConfig+0x150>)
 800b450:	781b      	ldrb	r3, [r3, #0]
 800b452:	461a      	mov	r2, r3
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	685b      	ldr	r3, [r3, #4]
 800b458:	429a      	cmp	r2, r3
 800b45a:	d02a      	beq.n	800b4b2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	685b      	ldr	r3, [r3, #4]
 800b460:	b2db      	uxtb	r3, r3
 800b462:	4619      	mov	r1, r3
 800b464:	6878      	ldr	r0, [r7, #4]
 800b466:	f7fe ffe2 	bl	800a42e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b46a:	4b1d      	ldr	r3, [pc, #116]	@ (800b4e0 <USBD_SetConfig+0x150>)
 800b46c:	781b      	ldrb	r3, [r3, #0]
 800b46e:	461a      	mov	r2, r3
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b474:	4b1a      	ldr	r3, [pc, #104]	@ (800b4e0 <USBD_SetConfig+0x150>)
 800b476:	781b      	ldrb	r3, [r3, #0]
 800b478:	4619      	mov	r1, r3
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f7fe ffbb 	bl	800a3f6 <USBD_SetClassConfig>
 800b480:	4603      	mov	r3, r0
 800b482:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b484:	7bfb      	ldrb	r3, [r7, #15]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d00f      	beq.n	800b4aa <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b48a:	6839      	ldr	r1, [r7, #0]
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	f000 f918 	bl	800b6c2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	685b      	ldr	r3, [r3, #4]
 800b496:	b2db      	uxtb	r3, r3
 800b498:	4619      	mov	r1, r3
 800b49a:	6878      	ldr	r0, [r7, #4]
 800b49c:	f7fe ffc7 	bl	800a42e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2202      	movs	r2, #2
 800b4a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b4a8:	e014      	b.n	800b4d4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b4aa:	6878      	ldr	r0, [r7, #4]
 800b4ac:	f000 f9e7 	bl	800b87e <USBD_CtlSendStatus>
      break;
 800b4b0:	e010      	b.n	800b4d4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	f000 f9e3 	bl	800b87e <USBD_CtlSendStatus>
      break;
 800b4b8:	e00c      	b.n	800b4d4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b4ba:	6839      	ldr	r1, [r7, #0]
 800b4bc:	6878      	ldr	r0, [r7, #4]
 800b4be:	f000 f900 	bl	800b6c2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b4c2:	4b07      	ldr	r3, [pc, #28]	@ (800b4e0 <USBD_SetConfig+0x150>)
 800b4c4:	781b      	ldrb	r3, [r3, #0]
 800b4c6:	4619      	mov	r1, r3
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f7fe ffb0 	bl	800a42e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b4ce:	2303      	movs	r3, #3
 800b4d0:	73fb      	strb	r3, [r7, #15]
      break;
 800b4d2:	bf00      	nop
  }

  return ret;
 800b4d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3710      	adds	r7, #16
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd80      	pop	{r7, pc}
 800b4de:	bf00      	nop
 800b4e0:	20002434 	.word	0x20002434

0800b4e4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b082      	sub	sp, #8
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
 800b4ec:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	88db      	ldrh	r3, [r3, #6]
 800b4f2:	2b01      	cmp	r3, #1
 800b4f4:	d004      	beq.n	800b500 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b4f6:	6839      	ldr	r1, [r7, #0]
 800b4f8:	6878      	ldr	r0, [r7, #4]
 800b4fa:	f000 f8e2 	bl	800b6c2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b4fe:	e023      	b.n	800b548 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b506:	b2db      	uxtb	r3, r3
 800b508:	2b02      	cmp	r3, #2
 800b50a:	dc02      	bgt.n	800b512 <USBD_GetConfig+0x2e>
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	dc03      	bgt.n	800b518 <USBD_GetConfig+0x34>
 800b510:	e015      	b.n	800b53e <USBD_GetConfig+0x5a>
 800b512:	2b03      	cmp	r3, #3
 800b514:	d00b      	beq.n	800b52e <USBD_GetConfig+0x4a>
 800b516:	e012      	b.n	800b53e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	2200      	movs	r2, #0
 800b51c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	3308      	adds	r3, #8
 800b522:	2201      	movs	r2, #1
 800b524:	4619      	mov	r1, r3
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	f000 f948 	bl	800b7bc <USBD_CtlSendData>
        break;
 800b52c:	e00c      	b.n	800b548 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	3304      	adds	r3, #4
 800b532:	2201      	movs	r2, #1
 800b534:	4619      	mov	r1, r3
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f000 f940 	bl	800b7bc <USBD_CtlSendData>
        break;
 800b53c:	e004      	b.n	800b548 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b53e:	6839      	ldr	r1, [r7, #0]
 800b540:	6878      	ldr	r0, [r7, #4]
 800b542:	f000 f8be 	bl	800b6c2 <USBD_CtlError>
        break;
 800b546:	bf00      	nop
}
 800b548:	bf00      	nop
 800b54a:	3708      	adds	r7, #8
 800b54c:	46bd      	mov	sp, r7
 800b54e:	bd80      	pop	{r7, pc}

0800b550 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b082      	sub	sp, #8
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
 800b558:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b560:	b2db      	uxtb	r3, r3
 800b562:	3b01      	subs	r3, #1
 800b564:	2b02      	cmp	r3, #2
 800b566:	d81e      	bhi.n	800b5a6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	88db      	ldrh	r3, [r3, #6]
 800b56c:	2b02      	cmp	r3, #2
 800b56e:	d004      	beq.n	800b57a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b570:	6839      	ldr	r1, [r7, #0]
 800b572:	6878      	ldr	r0, [r7, #4]
 800b574:	f000 f8a5 	bl	800b6c2 <USBD_CtlError>
        break;
 800b578:	e01a      	b.n	800b5b0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	2201      	movs	r2, #1
 800b57e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b586:	2b00      	cmp	r3, #0
 800b588:	d005      	beq.n	800b596 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	68db      	ldr	r3, [r3, #12]
 800b58e:	f043 0202 	orr.w	r2, r3, #2
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	330c      	adds	r3, #12
 800b59a:	2202      	movs	r2, #2
 800b59c:	4619      	mov	r1, r3
 800b59e:	6878      	ldr	r0, [r7, #4]
 800b5a0:	f000 f90c 	bl	800b7bc <USBD_CtlSendData>
      break;
 800b5a4:	e004      	b.n	800b5b0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b5a6:	6839      	ldr	r1, [r7, #0]
 800b5a8:	6878      	ldr	r0, [r7, #4]
 800b5aa:	f000 f88a 	bl	800b6c2 <USBD_CtlError>
      break;
 800b5ae:	bf00      	nop
  }
}
 800b5b0:	bf00      	nop
 800b5b2:	3708      	adds	r7, #8
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	bd80      	pop	{r7, pc}

0800b5b8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	b082      	sub	sp, #8
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
 800b5c0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	885b      	ldrh	r3, [r3, #2]
 800b5c6:	2b01      	cmp	r3, #1
 800b5c8:	d107      	bne.n	800b5da <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2201      	movs	r2, #1
 800b5ce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f000 f953 	bl	800b87e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b5d8:	e013      	b.n	800b602 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	885b      	ldrh	r3, [r3, #2]
 800b5de:	2b02      	cmp	r3, #2
 800b5e0:	d10b      	bne.n	800b5fa <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	889b      	ldrh	r3, [r3, #4]
 800b5e6:	0a1b      	lsrs	r3, r3, #8
 800b5e8:	b29b      	uxth	r3, r3
 800b5ea:	b2da      	uxtb	r2, r3
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b5f2:	6878      	ldr	r0, [r7, #4]
 800b5f4:	f000 f943 	bl	800b87e <USBD_CtlSendStatus>
}
 800b5f8:	e003      	b.n	800b602 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b5fa:	6839      	ldr	r1, [r7, #0]
 800b5fc:	6878      	ldr	r0, [r7, #4]
 800b5fe:	f000 f860 	bl	800b6c2 <USBD_CtlError>
}
 800b602:	bf00      	nop
 800b604:	3708      	adds	r7, #8
 800b606:	46bd      	mov	sp, r7
 800b608:	bd80      	pop	{r7, pc}

0800b60a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b60a:	b580      	push	{r7, lr}
 800b60c:	b082      	sub	sp, #8
 800b60e:	af00      	add	r7, sp, #0
 800b610:	6078      	str	r0, [r7, #4]
 800b612:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b61a:	b2db      	uxtb	r3, r3
 800b61c:	3b01      	subs	r3, #1
 800b61e:	2b02      	cmp	r3, #2
 800b620:	d80b      	bhi.n	800b63a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b622:	683b      	ldr	r3, [r7, #0]
 800b624:	885b      	ldrh	r3, [r3, #2]
 800b626:	2b01      	cmp	r3, #1
 800b628:	d10c      	bne.n	800b644 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	2200      	movs	r2, #0
 800b62e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b632:	6878      	ldr	r0, [r7, #4]
 800b634:	f000 f923 	bl	800b87e <USBD_CtlSendStatus>
      }
      break;
 800b638:	e004      	b.n	800b644 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b63a:	6839      	ldr	r1, [r7, #0]
 800b63c:	6878      	ldr	r0, [r7, #4]
 800b63e:	f000 f840 	bl	800b6c2 <USBD_CtlError>
      break;
 800b642:	e000      	b.n	800b646 <USBD_ClrFeature+0x3c>
      break;
 800b644:	bf00      	nop
  }
}
 800b646:	bf00      	nop
 800b648:	3708      	adds	r7, #8
 800b64a:	46bd      	mov	sp, r7
 800b64c:	bd80      	pop	{r7, pc}

0800b64e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b64e:	b580      	push	{r7, lr}
 800b650:	b084      	sub	sp, #16
 800b652:	af00      	add	r7, sp, #0
 800b654:	6078      	str	r0, [r7, #4]
 800b656:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	781a      	ldrb	r2, [r3, #0]
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	3301      	adds	r3, #1
 800b668:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	781a      	ldrb	r2, [r3, #0]
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	3301      	adds	r3, #1
 800b676:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b678:	68f8      	ldr	r0, [r7, #12]
 800b67a:	f7ff fa3d 	bl	800aaf8 <SWAPBYTE>
 800b67e:	4603      	mov	r3, r0
 800b680:	461a      	mov	r2, r3
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	3301      	adds	r3, #1
 800b68a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	3301      	adds	r3, #1
 800b690:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b692:	68f8      	ldr	r0, [r7, #12]
 800b694:	f7ff fa30 	bl	800aaf8 <SWAPBYTE>
 800b698:	4603      	mov	r3, r0
 800b69a:	461a      	mov	r2, r3
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	3301      	adds	r3, #1
 800b6a4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	3301      	adds	r3, #1
 800b6aa:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b6ac:	68f8      	ldr	r0, [r7, #12]
 800b6ae:	f7ff fa23 	bl	800aaf8 <SWAPBYTE>
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	461a      	mov	r2, r3
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	80da      	strh	r2, [r3, #6]
}
 800b6ba:	bf00      	nop
 800b6bc:	3710      	adds	r7, #16
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}

0800b6c2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6c2:	b580      	push	{r7, lr}
 800b6c4:	b082      	sub	sp, #8
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	6078      	str	r0, [r7, #4]
 800b6ca:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b6cc:	2180      	movs	r1, #128	@ 0x80
 800b6ce:	6878      	ldr	r0, [r7, #4]
 800b6d0:	f000 fca4 	bl	800c01c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b6d4:	2100      	movs	r1, #0
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f000 fca0 	bl	800c01c <USBD_LL_StallEP>
}
 800b6dc:	bf00      	nop
 800b6de:	3708      	adds	r7, #8
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	bd80      	pop	{r7, pc}

0800b6e4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b086      	sub	sp, #24
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	60f8      	str	r0, [r7, #12]
 800b6ec:	60b9      	str	r1, [r7, #8]
 800b6ee:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d042      	beq.n	800b780 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b6fe:	6938      	ldr	r0, [r7, #16]
 800b700:	f000 f842 	bl	800b788 <USBD_GetLen>
 800b704:	4603      	mov	r3, r0
 800b706:	3301      	adds	r3, #1
 800b708:	005b      	lsls	r3, r3, #1
 800b70a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b70e:	d808      	bhi.n	800b722 <USBD_GetString+0x3e>
 800b710:	6938      	ldr	r0, [r7, #16]
 800b712:	f000 f839 	bl	800b788 <USBD_GetLen>
 800b716:	4603      	mov	r3, r0
 800b718:	3301      	adds	r3, #1
 800b71a:	b29b      	uxth	r3, r3
 800b71c:	005b      	lsls	r3, r3, #1
 800b71e:	b29a      	uxth	r2, r3
 800b720:	e001      	b.n	800b726 <USBD_GetString+0x42>
 800b722:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b72a:	7dfb      	ldrb	r3, [r7, #23]
 800b72c:	68ba      	ldr	r2, [r7, #8]
 800b72e:	4413      	add	r3, r2
 800b730:	687a      	ldr	r2, [r7, #4]
 800b732:	7812      	ldrb	r2, [r2, #0]
 800b734:	701a      	strb	r2, [r3, #0]
  idx++;
 800b736:	7dfb      	ldrb	r3, [r7, #23]
 800b738:	3301      	adds	r3, #1
 800b73a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b73c:	7dfb      	ldrb	r3, [r7, #23]
 800b73e:	68ba      	ldr	r2, [r7, #8]
 800b740:	4413      	add	r3, r2
 800b742:	2203      	movs	r2, #3
 800b744:	701a      	strb	r2, [r3, #0]
  idx++;
 800b746:	7dfb      	ldrb	r3, [r7, #23]
 800b748:	3301      	adds	r3, #1
 800b74a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b74c:	e013      	b.n	800b776 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b74e:	7dfb      	ldrb	r3, [r7, #23]
 800b750:	68ba      	ldr	r2, [r7, #8]
 800b752:	4413      	add	r3, r2
 800b754:	693a      	ldr	r2, [r7, #16]
 800b756:	7812      	ldrb	r2, [r2, #0]
 800b758:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b75a:	693b      	ldr	r3, [r7, #16]
 800b75c:	3301      	adds	r3, #1
 800b75e:	613b      	str	r3, [r7, #16]
    idx++;
 800b760:	7dfb      	ldrb	r3, [r7, #23]
 800b762:	3301      	adds	r3, #1
 800b764:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b766:	7dfb      	ldrb	r3, [r7, #23]
 800b768:	68ba      	ldr	r2, [r7, #8]
 800b76a:	4413      	add	r3, r2
 800b76c:	2200      	movs	r2, #0
 800b76e:	701a      	strb	r2, [r3, #0]
    idx++;
 800b770:	7dfb      	ldrb	r3, [r7, #23]
 800b772:	3301      	adds	r3, #1
 800b774:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b776:	693b      	ldr	r3, [r7, #16]
 800b778:	781b      	ldrb	r3, [r3, #0]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d1e7      	bne.n	800b74e <USBD_GetString+0x6a>
 800b77e:	e000      	b.n	800b782 <USBD_GetString+0x9e>
    return;
 800b780:	bf00      	nop
  }
}
 800b782:	3718      	adds	r7, #24
 800b784:	46bd      	mov	sp, r7
 800b786:	bd80      	pop	{r7, pc}

0800b788 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b788:	b480      	push	{r7}
 800b78a:	b085      	sub	sp, #20
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b790:	2300      	movs	r3, #0
 800b792:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b798:	e005      	b.n	800b7a6 <USBD_GetLen+0x1e>
  {
    len++;
 800b79a:	7bfb      	ldrb	r3, [r7, #15]
 800b79c:	3301      	adds	r3, #1
 800b79e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	3301      	adds	r3, #1
 800b7a4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	781b      	ldrb	r3, [r3, #0]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d1f5      	bne.n	800b79a <USBD_GetLen+0x12>
  }

  return len;
 800b7ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	3714      	adds	r7, #20
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ba:	4770      	bx	lr

0800b7bc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b084      	sub	sp, #16
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	60f8      	str	r0, [r7, #12]
 800b7c4:	60b9      	str	r1, [r7, #8]
 800b7c6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	2202      	movs	r2, #2
 800b7cc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	687a      	ldr	r2, [r7, #4]
 800b7d4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	68ba      	ldr	r2, [r7, #8]
 800b7da:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	687a      	ldr	r2, [r7, #4]
 800b7e0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	68ba      	ldr	r2, [r7, #8]
 800b7e6:	2100      	movs	r1, #0
 800b7e8:	68f8      	ldr	r0, [r7, #12]
 800b7ea:	f000 fca0 	bl	800c12e <USBD_LL_Transmit>

  return USBD_OK;
 800b7ee:	2300      	movs	r3, #0
}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	3710      	adds	r7, #16
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}

0800b7f8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b084      	sub	sp, #16
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	60f8      	str	r0, [r7, #12]
 800b800:	60b9      	str	r1, [r7, #8]
 800b802:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	68ba      	ldr	r2, [r7, #8]
 800b808:	2100      	movs	r1, #0
 800b80a:	68f8      	ldr	r0, [r7, #12]
 800b80c:	f000 fc8f 	bl	800c12e <USBD_LL_Transmit>

  return USBD_OK;
 800b810:	2300      	movs	r3, #0
}
 800b812:	4618      	mov	r0, r3
 800b814:	3710      	adds	r7, #16
 800b816:	46bd      	mov	sp, r7
 800b818:	bd80      	pop	{r7, pc}

0800b81a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b81a:	b580      	push	{r7, lr}
 800b81c:	b084      	sub	sp, #16
 800b81e:	af00      	add	r7, sp, #0
 800b820:	60f8      	str	r0, [r7, #12]
 800b822:	60b9      	str	r1, [r7, #8]
 800b824:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	2203      	movs	r2, #3
 800b82a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	687a      	ldr	r2, [r7, #4]
 800b832:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	68ba      	ldr	r2, [r7, #8]
 800b83a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	687a      	ldr	r2, [r7, #4]
 800b842:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	68ba      	ldr	r2, [r7, #8]
 800b84a:	2100      	movs	r1, #0
 800b84c:	68f8      	ldr	r0, [r7, #12]
 800b84e:	f000 fc8f 	bl	800c170 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b852:	2300      	movs	r3, #0
}
 800b854:	4618      	mov	r0, r3
 800b856:	3710      	adds	r7, #16
 800b858:	46bd      	mov	sp, r7
 800b85a:	bd80      	pop	{r7, pc}

0800b85c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b85c:	b580      	push	{r7, lr}
 800b85e:	b084      	sub	sp, #16
 800b860:	af00      	add	r7, sp, #0
 800b862:	60f8      	str	r0, [r7, #12]
 800b864:	60b9      	str	r1, [r7, #8]
 800b866:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	68ba      	ldr	r2, [r7, #8]
 800b86c:	2100      	movs	r1, #0
 800b86e:	68f8      	ldr	r0, [r7, #12]
 800b870:	f000 fc7e 	bl	800c170 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b874:	2300      	movs	r3, #0
}
 800b876:	4618      	mov	r0, r3
 800b878:	3710      	adds	r7, #16
 800b87a:	46bd      	mov	sp, r7
 800b87c:	bd80      	pop	{r7, pc}

0800b87e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b87e:	b580      	push	{r7, lr}
 800b880:	b082      	sub	sp, #8
 800b882:	af00      	add	r7, sp, #0
 800b884:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	2204      	movs	r2, #4
 800b88a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b88e:	2300      	movs	r3, #0
 800b890:	2200      	movs	r2, #0
 800b892:	2100      	movs	r1, #0
 800b894:	6878      	ldr	r0, [r7, #4]
 800b896:	f000 fc4a 	bl	800c12e <USBD_LL_Transmit>

  return USBD_OK;
 800b89a:	2300      	movs	r3, #0
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3708      	adds	r7, #8
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}

0800b8a4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b082      	sub	sp, #8
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2205      	movs	r2, #5
 800b8b0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	2100      	movs	r1, #0
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f000 fc58 	bl	800c170 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b8c0:	2300      	movs	r3, #0
}
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	3708      	adds	r7, #8
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	bd80      	pop	{r7, pc}
	...

0800b8cc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b8cc:	b580      	push	{r7, lr}
 800b8ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	4912      	ldr	r1, [pc, #72]	@ (800b91c <MX_USB_DEVICE_Init+0x50>)
 800b8d4:	4812      	ldr	r0, [pc, #72]	@ (800b920 <MX_USB_DEVICE_Init+0x54>)
 800b8d6:	f7fe fd11 	bl	800a2fc <USBD_Init>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d001      	beq.n	800b8e4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b8e0:	f7f6 fa60 	bl	8001da4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 800b8e4:	490f      	ldr	r1, [pc, #60]	@ (800b924 <MX_USB_DEVICE_Init+0x58>)
 800b8e6:	480e      	ldr	r0, [pc, #56]	@ (800b920 <MX_USB_DEVICE_Init+0x54>)
 800b8e8:	f7fe fd38 	bl	800a35c <USBD_RegisterClass>
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d001      	beq.n	800b8f6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b8f2:	f7f6 fa57 	bl	8001da4 <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 800b8f6:	490c      	ldr	r1, [pc, #48]	@ (800b928 <MX_USB_DEVICE_Init+0x5c>)
 800b8f8:	4809      	ldr	r0, [pc, #36]	@ (800b920 <MX_USB_DEVICE_Init+0x54>)
 800b8fa:	f7fe fcb3 	bl	800a264 <USBD_AUDIO_RegisterInterface>
 800b8fe:	4603      	mov	r3, r0
 800b900:	2b00      	cmp	r3, #0
 800b902:	d001      	beq.n	800b908 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b904:	f7f6 fa4e 	bl	8001da4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b908:	4805      	ldr	r0, [pc, #20]	@ (800b920 <MX_USB_DEVICE_Init+0x54>)
 800b90a:	f7fe fd5d 	bl	800a3c8 <USBD_Start>
 800b90e:	4603      	mov	r3, r0
 800b910:	2b00      	cmp	r3, #0
 800b912:	d001      	beq.n	800b918 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b914:	f7f6 fa46 	bl	8001da4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b918:	bf00      	nop
 800b91a:	bd80      	pop	{r7, pc}
 800b91c:	2000011c 	.word	0x2000011c
 800b920:	20002438 	.word	0x20002438
 800b924:	2000004c 	.word	0x2000004c
 800b928:	20000100 	.word	0x20000100

0800b92c <AUDIO_Init_FS>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_Init_FS(uint32_t AudioFreq, uint32_t Volume, uint32_t options)
{
 800b92c:	b480      	push	{r7}
 800b92e:	b085      	sub	sp, #20
 800b930:	af00      	add	r7, sp, #0
 800b932:	60f8      	str	r0, [r7, #12]
 800b934:	60b9      	str	r1, [r7, #8]
 800b936:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 */
	  UNUSED(AudioFreq);
	  UNUSED(Volume);
	  UNUSED(options);
	  return (USBD_OK);
 800b938:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 800b93a:	4618      	mov	r0, r3
 800b93c:	3714      	adds	r7, #20
 800b93e:	46bd      	mov	sp, r7
 800b940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b944:	4770      	bx	lr

0800b946 <AUDIO_DeInit_FS>:
  * @brief  De-Initializes the AUDIO media low layer
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_DeInit_FS(uint32_t options)
{
 800b946:	b480      	push	{r7}
 800b948:	b083      	sub	sp, #12
 800b94a:	af00      	add	r7, sp, #0
 800b94c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 1 */
  UNUSED(options);
  return (USBD_OK);
 800b94e:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 800b950:	4618      	mov	r0, r3
 800b952:	370c      	adds	r7, #12
 800b954:	46bd      	mov	sp, r7
 800b956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95a:	4770      	bx	lr

0800b95c <AUDIO_AudioCmd_FS>:
  * @param  size: Number of data to be sent (in bytes)
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_AudioCmd_FS(uint8_t* pbuf, uint32_t size, uint8_t cmd)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b084      	sub	sp, #16
 800b960:	af00      	add	r7, sp, #0
 800b962:	60f8      	str	r0, [r7, #12]
 800b964:	60b9      	str	r1, [r7, #8]
 800b966:	4613      	mov	r3, r2
 800b968:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
	switch(cmd)
 800b96a:	79fb      	ldrb	r3, [r7, #7]
 800b96c:	2b01      	cmp	r3, #1
 800b96e:	d002      	beq.n	800b976 <AUDIO_AudioCmd_FS+0x1a>
 800b970:	2b03      	cmp	r3, #3
 800b972:	d009      	beq.n	800b988 <AUDIO_AudioCmd_FS+0x2c>
 800b974:	e00c      	b.n	800b990 <AUDIO_AudioCmd_FS+0x34>
	  {
	    case AUDIO_CMD_START:
	      // Paket boyutunu doğrula: size değeri byte cinsindendir.
	      // I2S 16-bit çalıştığı için toplam örnek sayısı size / 2 olur.
	      HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t*)pbuf, (uint16_t)(size / 2));
 800b976:	68bb      	ldr	r3, [r7, #8]
 800b978:	085b      	lsrs	r3, r3, #1
 800b97a:	b29b      	uxth	r3, r3
 800b97c:	461a      	mov	r2, r3
 800b97e:	68f9      	ldr	r1, [r7, #12]
 800b980:	4806      	ldr	r0, [pc, #24]	@ (800b99c <AUDIO_AudioCmd_FS+0x40>)
 800b982:	f7f9 fe55 	bl	8005630 <HAL_I2S_Transmit_DMA>
	      break;
 800b986:	e003      	b.n	800b990 <AUDIO_AudioCmd_FS+0x34>

	    case AUDIO_CMD_STOP:
	      HAL_I2S_DMAStop(&hi2s3);
 800b988:	4804      	ldr	r0, [pc, #16]	@ (800b99c <AUDIO_AudioCmd_FS+0x40>)
 800b98a:	f7f9 fef5 	bl	8005778 <HAL_I2S_DMAStop>
	      break;
 800b98e:	bf00      	nop
	  }
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
 800b990:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800b992:	4618      	mov	r0, r3
 800b994:	3710      	adds	r7, #16
 800b996:	46bd      	mov	sp, r7
 800b998:	bd80      	pop	{r7, pc}
 800b99a:	bf00      	nop
 800b99c:	20002230 	.word	0x20002230

0800b9a0 <AUDIO_VolumeCtl_FS>:
  * @brief  Controls AUDIO Volume.
  * @param  vol: volume level (0..100)
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_VolumeCtl_FS(uint8_t vol)
{
 800b9a0:	b480      	push	{r7}
 800b9a2:	b083      	sub	sp, #12
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */
  UNUSED(vol);
  return (USBD_OK);
 800b9aa:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	370c      	adds	r7, #12
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b6:	4770      	bx	lr

0800b9b8 <AUDIO_MuteCtl_FS>:
  * @brief  Controls AUDIO Mute.
  * @param  cmd: command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
{
 800b9b8:	b480      	push	{r7}
 800b9ba:	b083      	sub	sp, #12
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	4603      	mov	r3, r0
 800b9c0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  UNUSED(cmd);
  return (USBD_OK);
 800b9c2:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	370c      	adds	r7, #12
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ce:	4770      	bx	lr

0800b9d0 <AUDIO_PeriodicTC_FS>:
  * @brief  AUDIO_PeriodicT_FS
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd)
{
 800b9d0:	b480      	push	{r7}
 800b9d2:	b085      	sub	sp, #20
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	60f8      	str	r0, [r7, #12]
 800b9d8:	60b9      	str	r1, [r7, #8]
 800b9da:	4613      	mov	r3, r2
 800b9dc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
 800b9de:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	3714      	adds	r7, #20
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ea:	4770      	bx	lr

0800b9ec <AUDIO_GetState_FS>:
/**
  * @brief  Gets AUDIO State.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_GetState_FS(void)
{
 800b9ec:	b480      	push	{r7}
 800b9ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 800b9f0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fa:	4770      	bx	lr

0800b9fc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b083      	sub	sp, #12
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	4603      	mov	r3, r0
 800ba04:	6039      	str	r1, [r7, #0]
 800ba06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ba08:	683b      	ldr	r3, [r7, #0]
 800ba0a:	2212      	movs	r2, #18
 800ba0c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ba0e:	4b03      	ldr	r3, [pc, #12]	@ (800ba1c <USBD_FS_DeviceDescriptor+0x20>)
}
 800ba10:	4618      	mov	r0, r3
 800ba12:	370c      	adds	r7, #12
 800ba14:	46bd      	mov	sp, r7
 800ba16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1a:	4770      	bx	lr
 800ba1c:	20000138 	.word	0x20000138

0800ba20 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba20:	b480      	push	{r7}
 800ba22:	b083      	sub	sp, #12
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	4603      	mov	r3, r0
 800ba28:	6039      	str	r1, [r7, #0]
 800ba2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ba2c:	683b      	ldr	r3, [r7, #0]
 800ba2e:	2204      	movs	r2, #4
 800ba30:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ba32:	4b03      	ldr	r3, [pc, #12]	@ (800ba40 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ba34:	4618      	mov	r0, r3
 800ba36:	370c      	adds	r7, #12
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3e:	4770      	bx	lr
 800ba40:	2000014c 	.word	0x2000014c

0800ba44 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b082      	sub	sp, #8
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	6039      	str	r1, [r7, #0]
 800ba4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ba50:	79fb      	ldrb	r3, [r7, #7]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d105      	bne.n	800ba62 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ba56:	683a      	ldr	r2, [r7, #0]
 800ba58:	4907      	ldr	r1, [pc, #28]	@ (800ba78 <USBD_FS_ProductStrDescriptor+0x34>)
 800ba5a:	4808      	ldr	r0, [pc, #32]	@ (800ba7c <USBD_FS_ProductStrDescriptor+0x38>)
 800ba5c:	f7ff fe42 	bl	800b6e4 <USBD_GetString>
 800ba60:	e004      	b.n	800ba6c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ba62:	683a      	ldr	r2, [r7, #0]
 800ba64:	4904      	ldr	r1, [pc, #16]	@ (800ba78 <USBD_FS_ProductStrDescriptor+0x34>)
 800ba66:	4805      	ldr	r0, [pc, #20]	@ (800ba7c <USBD_FS_ProductStrDescriptor+0x38>)
 800ba68:	f7ff fe3c 	bl	800b6e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba6c:	4b02      	ldr	r3, [pc, #8]	@ (800ba78 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ba6e:	4618      	mov	r0, r3
 800ba70:	3708      	adds	r7, #8
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}
 800ba76:	bf00      	nop
 800ba78:	20002714 	.word	0x20002714
 800ba7c:	0800cd68 	.word	0x0800cd68

0800ba80 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b082      	sub	sp, #8
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	4603      	mov	r3, r0
 800ba88:	6039      	str	r1, [r7, #0]
 800ba8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ba8c:	683a      	ldr	r2, [r7, #0]
 800ba8e:	4904      	ldr	r1, [pc, #16]	@ (800baa0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ba90:	4804      	ldr	r0, [pc, #16]	@ (800baa4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ba92:	f7ff fe27 	bl	800b6e4 <USBD_GetString>
  return USBD_StrDesc;
 800ba96:	4b02      	ldr	r3, [pc, #8]	@ (800baa0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ba98:	4618      	mov	r0, r3
 800ba9a:	3708      	adds	r7, #8
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	bd80      	pop	{r7, pc}
 800baa0:	20002714 	.word	0x20002714
 800baa4:	0800cd7c 	.word	0x0800cd7c

0800baa8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b082      	sub	sp, #8
 800baac:	af00      	add	r7, sp, #0
 800baae:	4603      	mov	r3, r0
 800bab0:	6039      	str	r1, [r7, #0]
 800bab2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bab4:	683b      	ldr	r3, [r7, #0]
 800bab6:	221a      	movs	r2, #26
 800bab8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800baba:	f000 f843 	bl	800bb44 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800babe:	4b02      	ldr	r3, [pc, #8]	@ (800bac8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bac0:	4618      	mov	r0, r3
 800bac2:	3708      	adds	r7, #8
 800bac4:	46bd      	mov	sp, r7
 800bac6:	bd80      	pop	{r7, pc}
 800bac8:	20000150 	.word	0x20000150

0800bacc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b082      	sub	sp, #8
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	4603      	mov	r3, r0
 800bad4:	6039      	str	r1, [r7, #0]
 800bad6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bad8:	79fb      	ldrb	r3, [r7, #7]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d105      	bne.n	800baea <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bade:	683a      	ldr	r2, [r7, #0]
 800bae0:	4907      	ldr	r1, [pc, #28]	@ (800bb00 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bae2:	4808      	ldr	r0, [pc, #32]	@ (800bb04 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bae4:	f7ff fdfe 	bl	800b6e4 <USBD_GetString>
 800bae8:	e004      	b.n	800baf4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800baea:	683a      	ldr	r2, [r7, #0]
 800baec:	4904      	ldr	r1, [pc, #16]	@ (800bb00 <USBD_FS_ConfigStrDescriptor+0x34>)
 800baee:	4805      	ldr	r0, [pc, #20]	@ (800bb04 <USBD_FS_ConfigStrDescriptor+0x38>)
 800baf0:	f7ff fdf8 	bl	800b6e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800baf4:	4b02      	ldr	r3, [pc, #8]	@ (800bb00 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800baf6:	4618      	mov	r0, r3
 800baf8:	3708      	adds	r7, #8
 800bafa:	46bd      	mov	sp, r7
 800bafc:	bd80      	pop	{r7, pc}
 800bafe:	bf00      	nop
 800bb00:	20002714 	.word	0x20002714
 800bb04:	0800cd90 	.word	0x0800cd90

0800bb08 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b082      	sub	sp, #8
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	4603      	mov	r3, r0
 800bb10:	6039      	str	r1, [r7, #0]
 800bb12:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bb14:	79fb      	ldrb	r3, [r7, #7]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d105      	bne.n	800bb26 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bb1a:	683a      	ldr	r2, [r7, #0]
 800bb1c:	4907      	ldr	r1, [pc, #28]	@ (800bb3c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bb1e:	4808      	ldr	r0, [pc, #32]	@ (800bb40 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bb20:	f7ff fde0 	bl	800b6e4 <USBD_GetString>
 800bb24:	e004      	b.n	800bb30 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bb26:	683a      	ldr	r2, [r7, #0]
 800bb28:	4904      	ldr	r1, [pc, #16]	@ (800bb3c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bb2a:	4805      	ldr	r0, [pc, #20]	@ (800bb40 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bb2c:	f7ff fdda 	bl	800b6e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bb30:	4b02      	ldr	r3, [pc, #8]	@ (800bb3c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bb32:	4618      	mov	r0, r3
 800bb34:	3708      	adds	r7, #8
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bd80      	pop	{r7, pc}
 800bb3a:	bf00      	nop
 800bb3c:	20002714 	.word	0x20002714
 800bb40:	0800cda0 	.word	0x0800cda0

0800bb44 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b084      	sub	sp, #16
 800bb48:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bb4a:	4b0f      	ldr	r3, [pc, #60]	@ (800bb88 <Get_SerialNum+0x44>)
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bb50:	4b0e      	ldr	r3, [pc, #56]	@ (800bb8c <Get_SerialNum+0x48>)
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bb56:	4b0e      	ldr	r3, [pc, #56]	@ (800bb90 <Get_SerialNum+0x4c>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bb5c:	68fa      	ldr	r2, [r7, #12]
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	4413      	add	r3, r2
 800bb62:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d009      	beq.n	800bb7e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bb6a:	2208      	movs	r2, #8
 800bb6c:	4909      	ldr	r1, [pc, #36]	@ (800bb94 <Get_SerialNum+0x50>)
 800bb6e:	68f8      	ldr	r0, [r7, #12]
 800bb70:	f000 f814 	bl	800bb9c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bb74:	2204      	movs	r2, #4
 800bb76:	4908      	ldr	r1, [pc, #32]	@ (800bb98 <Get_SerialNum+0x54>)
 800bb78:	68b8      	ldr	r0, [r7, #8]
 800bb7a:	f000 f80f 	bl	800bb9c <IntToUnicode>
  }
}
 800bb7e:	bf00      	nop
 800bb80:	3710      	adds	r7, #16
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}
 800bb86:	bf00      	nop
 800bb88:	1fff7a10 	.word	0x1fff7a10
 800bb8c:	1fff7a14 	.word	0x1fff7a14
 800bb90:	1fff7a18 	.word	0x1fff7a18
 800bb94:	20000152 	.word	0x20000152
 800bb98:	20000162 	.word	0x20000162

0800bb9c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bb9c:	b480      	push	{r7}
 800bb9e:	b087      	sub	sp, #28
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	60f8      	str	r0, [r7, #12]
 800bba4:	60b9      	str	r1, [r7, #8]
 800bba6:	4613      	mov	r3, r2
 800bba8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bbae:	2300      	movs	r3, #0
 800bbb0:	75fb      	strb	r3, [r7, #23]
 800bbb2:	e027      	b.n	800bc04 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	0f1b      	lsrs	r3, r3, #28
 800bbb8:	2b09      	cmp	r3, #9
 800bbba:	d80b      	bhi.n	800bbd4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	0f1b      	lsrs	r3, r3, #28
 800bbc0:	b2da      	uxtb	r2, r3
 800bbc2:	7dfb      	ldrb	r3, [r7, #23]
 800bbc4:	005b      	lsls	r3, r3, #1
 800bbc6:	4619      	mov	r1, r3
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	440b      	add	r3, r1
 800bbcc:	3230      	adds	r2, #48	@ 0x30
 800bbce:	b2d2      	uxtb	r2, r2
 800bbd0:	701a      	strb	r2, [r3, #0]
 800bbd2:	e00a      	b.n	800bbea <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	0f1b      	lsrs	r3, r3, #28
 800bbd8:	b2da      	uxtb	r2, r3
 800bbda:	7dfb      	ldrb	r3, [r7, #23]
 800bbdc:	005b      	lsls	r3, r3, #1
 800bbde:	4619      	mov	r1, r3
 800bbe0:	68bb      	ldr	r3, [r7, #8]
 800bbe2:	440b      	add	r3, r1
 800bbe4:	3237      	adds	r2, #55	@ 0x37
 800bbe6:	b2d2      	uxtb	r2, r2
 800bbe8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	011b      	lsls	r3, r3, #4
 800bbee:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bbf0:	7dfb      	ldrb	r3, [r7, #23]
 800bbf2:	005b      	lsls	r3, r3, #1
 800bbf4:	3301      	adds	r3, #1
 800bbf6:	68ba      	ldr	r2, [r7, #8]
 800bbf8:	4413      	add	r3, r2
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bbfe:	7dfb      	ldrb	r3, [r7, #23]
 800bc00:	3301      	adds	r3, #1
 800bc02:	75fb      	strb	r3, [r7, #23]
 800bc04:	7dfa      	ldrb	r2, [r7, #23]
 800bc06:	79fb      	ldrb	r3, [r7, #7]
 800bc08:	429a      	cmp	r2, r3
 800bc0a:	d3d3      	bcc.n	800bbb4 <IntToUnicode+0x18>
  }
}
 800bc0c:	bf00      	nop
 800bc0e:	bf00      	nop
 800bc10:	371c      	adds	r7, #28
 800bc12:	46bd      	mov	sp, r7
 800bc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc18:	4770      	bx	lr
	...

0800bc1c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b08a      	sub	sp, #40	@ 0x28
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc24:	f107 0314 	add.w	r3, r7, #20
 800bc28:	2200      	movs	r2, #0
 800bc2a:	601a      	str	r2, [r3, #0]
 800bc2c:	605a      	str	r2, [r3, #4]
 800bc2e:	609a      	str	r2, [r3, #8]
 800bc30:	60da      	str	r2, [r3, #12]
 800bc32:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bc3c:	d147      	bne.n	800bcce <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bc3e:	2300      	movs	r3, #0
 800bc40:	613b      	str	r3, [r7, #16]
 800bc42:	4b25      	ldr	r3, [pc, #148]	@ (800bcd8 <HAL_PCD_MspInit+0xbc>)
 800bc44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc46:	4a24      	ldr	r2, [pc, #144]	@ (800bcd8 <HAL_PCD_MspInit+0xbc>)
 800bc48:	f043 0301 	orr.w	r3, r3, #1
 800bc4c:	6313      	str	r3, [r2, #48]	@ 0x30
 800bc4e:	4b22      	ldr	r3, [pc, #136]	@ (800bcd8 <HAL_PCD_MspInit+0xbc>)
 800bc50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc52:	f003 0301 	and.w	r3, r3, #1
 800bc56:	613b      	str	r3, [r7, #16]
 800bc58:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800bc5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bc5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bc60:	2300      	movs	r3, #0
 800bc62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc64:	2300      	movs	r3, #0
 800bc66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800bc68:	f107 0314 	add.w	r3, r7, #20
 800bc6c:	4619      	mov	r1, r3
 800bc6e:	481b      	ldr	r0, [pc, #108]	@ (800bcdc <HAL_PCD_MspInit+0xc0>)
 800bc70:	f7f8 f88a 	bl	8003d88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800bc74:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800bc78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bc7a:	2302      	movs	r3, #2
 800bc7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc7e:	2300      	movs	r3, #0
 800bc80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bc82:	2300      	movs	r3, #0
 800bc84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bc86:	230a      	movs	r3, #10
 800bc88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc8a:	f107 0314 	add.w	r3, r7, #20
 800bc8e:	4619      	mov	r1, r3
 800bc90:	4812      	ldr	r0, [pc, #72]	@ (800bcdc <HAL_PCD_MspInit+0xc0>)
 800bc92:	f7f8 f879 	bl	8003d88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bc96:	4b10      	ldr	r3, [pc, #64]	@ (800bcd8 <HAL_PCD_MspInit+0xbc>)
 800bc98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc9a:	4a0f      	ldr	r2, [pc, #60]	@ (800bcd8 <HAL_PCD_MspInit+0xbc>)
 800bc9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bca0:	6353      	str	r3, [r2, #52]	@ 0x34
 800bca2:	2300      	movs	r3, #0
 800bca4:	60fb      	str	r3, [r7, #12]
 800bca6:	4b0c      	ldr	r3, [pc, #48]	@ (800bcd8 <HAL_PCD_MspInit+0xbc>)
 800bca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcaa:	4a0b      	ldr	r2, [pc, #44]	@ (800bcd8 <HAL_PCD_MspInit+0xbc>)
 800bcac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bcb0:	6453      	str	r3, [r2, #68]	@ 0x44
 800bcb2:	4b09      	ldr	r3, [pc, #36]	@ (800bcd8 <HAL_PCD_MspInit+0xbc>)
 800bcb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bcba:	60fb      	str	r3, [r7, #12]
 800bcbc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	2100      	movs	r1, #0
 800bcc2:	2043      	movs	r0, #67	@ 0x43
 800bcc4:	f7f7 fbeb 	bl	800349e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bcc8:	2043      	movs	r0, #67	@ 0x43
 800bcca:	f7f7 fc04 	bl	80034d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bcce:	bf00      	nop
 800bcd0:	3728      	adds	r7, #40	@ 0x28
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	bd80      	pop	{r7, pc}
 800bcd6:	bf00      	nop
 800bcd8:	40023800 	.word	0x40023800
 800bcdc:	40020000 	.word	0x40020000

0800bce0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b082      	sub	sp, #8
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bcf4:	4619      	mov	r1, r3
 800bcf6:	4610      	mov	r0, r2
 800bcf8:	f7fe fbb3 	bl	800a462 <USBD_LL_SetupStage>
}
 800bcfc:	bf00      	nop
 800bcfe:	3708      	adds	r7, #8
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}

0800bd04 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b082      	sub	sp, #8
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	460b      	mov	r3, r1
 800bd0e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bd16:	78fa      	ldrb	r2, [r7, #3]
 800bd18:	6879      	ldr	r1, [r7, #4]
 800bd1a:	4613      	mov	r3, r2
 800bd1c:	00db      	lsls	r3, r3, #3
 800bd1e:	4413      	add	r3, r2
 800bd20:	009b      	lsls	r3, r3, #2
 800bd22:	440b      	add	r3, r1
 800bd24:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bd28:	681a      	ldr	r2, [r3, #0]
 800bd2a:	78fb      	ldrb	r3, [r7, #3]
 800bd2c:	4619      	mov	r1, r3
 800bd2e:	f7fe fbed 	bl	800a50c <USBD_LL_DataOutStage>
}
 800bd32:	bf00      	nop
 800bd34:	3708      	adds	r7, #8
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}

0800bd3a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd3a:	b580      	push	{r7, lr}
 800bd3c:	b082      	sub	sp, #8
 800bd3e:	af00      	add	r7, sp, #0
 800bd40:	6078      	str	r0, [r7, #4]
 800bd42:	460b      	mov	r3, r1
 800bd44:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bd4c:	78fa      	ldrb	r2, [r7, #3]
 800bd4e:	6879      	ldr	r1, [r7, #4]
 800bd50:	4613      	mov	r3, r2
 800bd52:	00db      	lsls	r3, r3, #3
 800bd54:	4413      	add	r3, r2
 800bd56:	009b      	lsls	r3, r3, #2
 800bd58:	440b      	add	r3, r1
 800bd5a:	3320      	adds	r3, #32
 800bd5c:	681a      	ldr	r2, [r3, #0]
 800bd5e:	78fb      	ldrb	r3, [r7, #3]
 800bd60:	4619      	mov	r1, r3
 800bd62:	f7fe fc8f 	bl	800a684 <USBD_LL_DataInStage>
}
 800bd66:	bf00      	nop
 800bd68:	3708      	adds	r7, #8
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	bd80      	pop	{r7, pc}

0800bd6e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd6e:	b580      	push	{r7, lr}
 800bd70:	b082      	sub	sp, #8
 800bd72:	af00      	add	r7, sp, #0
 800bd74:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	f7fe fdd3 	bl	800a928 <USBD_LL_SOF>
}
 800bd82:	bf00      	nop
 800bd84:	3708      	adds	r7, #8
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}

0800bd8a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd8a:	b580      	push	{r7, lr}
 800bd8c:	b084      	sub	sp, #16
 800bd8e:	af00      	add	r7, sp, #0
 800bd90:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bd92:	2301      	movs	r3, #1
 800bd94:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	79db      	ldrb	r3, [r3, #7]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d102      	bne.n	800bda4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	73fb      	strb	r3, [r7, #15]
 800bda2:	e008      	b.n	800bdb6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	79db      	ldrb	r3, [r3, #7]
 800bda8:	2b02      	cmp	r3, #2
 800bdaa:	d102      	bne.n	800bdb2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800bdac:	2301      	movs	r3, #1
 800bdae:	73fb      	strb	r3, [r7, #15]
 800bdb0:	e001      	b.n	800bdb6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800bdb2:	f7f5 fff7 	bl	8001da4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bdbc:	7bfa      	ldrb	r2, [r7, #15]
 800bdbe:	4611      	mov	r1, r2
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	f7fe fd6d 	bl	800a8a0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bdcc:	4618      	mov	r0, r3
 800bdce:	f7fe fd14 	bl	800a7fa <USBD_LL_Reset>
}
 800bdd2:	bf00      	nop
 800bdd4:	3710      	adds	r7, #16
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}
	...

0800bddc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b082      	sub	sp, #8
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bdea:	4618      	mov	r0, r3
 800bdec:	f7fe fd68 	bl	800a8c0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	687a      	ldr	r2, [r7, #4]
 800bdfc:	6812      	ldr	r2, [r2, #0]
 800bdfe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800be02:	f043 0301 	orr.w	r3, r3, #1
 800be06:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	7adb      	ldrb	r3, [r3, #11]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d005      	beq.n	800be1c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800be10:	4b04      	ldr	r3, [pc, #16]	@ (800be24 <HAL_PCD_SuspendCallback+0x48>)
 800be12:	691b      	ldr	r3, [r3, #16]
 800be14:	4a03      	ldr	r2, [pc, #12]	@ (800be24 <HAL_PCD_SuspendCallback+0x48>)
 800be16:	f043 0306 	orr.w	r3, r3, #6
 800be1a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800be1c:	bf00      	nop
 800be1e:	3708      	adds	r7, #8
 800be20:	46bd      	mov	sp, r7
 800be22:	bd80      	pop	{r7, pc}
 800be24:	e000ed00 	.word	0xe000ed00

0800be28 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b082      	sub	sp, #8
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be36:	4618      	mov	r0, r3
 800be38:	f7fe fd5e 	bl	800a8f8 <USBD_LL_Resume>
}
 800be3c:	bf00      	nop
 800be3e:	3708      	adds	r7, #8
 800be40:	46bd      	mov	sp, r7
 800be42:	bd80      	pop	{r7, pc}

0800be44 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b082      	sub	sp, #8
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
 800be4c:	460b      	mov	r3, r1
 800be4e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be56:	78fa      	ldrb	r2, [r7, #3]
 800be58:	4611      	mov	r1, r2
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7fe fdb6 	bl	800a9cc <USBD_LL_IsoOUTIncomplete>
}
 800be60:	bf00      	nop
 800be62:	3708      	adds	r7, #8
 800be64:	46bd      	mov	sp, r7
 800be66:	bd80      	pop	{r7, pc}

0800be68 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b082      	sub	sp, #8
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	6078      	str	r0, [r7, #4]
 800be70:	460b      	mov	r3, r1
 800be72:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be7a:	78fa      	ldrb	r2, [r7, #3]
 800be7c:	4611      	mov	r1, r2
 800be7e:	4618      	mov	r0, r3
 800be80:	f7fe fd72 	bl	800a968 <USBD_LL_IsoINIncomplete>
}
 800be84:	bf00      	nop
 800be86:	3708      	adds	r7, #8
 800be88:	46bd      	mov	sp, r7
 800be8a:	bd80      	pop	{r7, pc}

0800be8c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b082      	sub	sp, #8
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be9a:	4618      	mov	r0, r3
 800be9c:	f7fe fdc8 	bl	800aa30 <USBD_LL_DevConnected>
}
 800bea0:	bf00      	nop
 800bea2:	3708      	adds	r7, #8
 800bea4:	46bd      	mov	sp, r7
 800bea6:	bd80      	pop	{r7, pc}

0800bea8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b082      	sub	sp, #8
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800beb6:	4618      	mov	r0, r3
 800beb8:	f7fe fdc5 	bl	800aa46 <USBD_LL_DevDisconnected>
}
 800bebc:	bf00      	nop
 800bebe:	3708      	adds	r7, #8
 800bec0:	46bd      	mov	sp, r7
 800bec2:	bd80      	pop	{r7, pc}

0800bec4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b082      	sub	sp, #8
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	781b      	ldrb	r3, [r3, #0]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d13c      	bne.n	800bf4e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bed4:	4a20      	ldr	r2, [pc, #128]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	4a1e      	ldr	r2, [pc, #120]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bee0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bee4:	4b1c      	ldr	r3, [pc, #112]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bee6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800beea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800beec:	4b1a      	ldr	r3, [pc, #104]	@ (800bf58 <USBD_LL_Init+0x94>)
 800beee:	2204      	movs	r2, #4
 800bef0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bef2:	4b19      	ldr	r3, [pc, #100]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bef4:	2202      	movs	r2, #2
 800bef6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bef8:	4b17      	ldr	r3, [pc, #92]	@ (800bf58 <USBD_LL_Init+0x94>)
 800befa:	2200      	movs	r2, #0
 800befc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800befe:	4b16      	ldr	r3, [pc, #88]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bf00:	2202      	movs	r2, #2
 800bf02:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bf04:	4b14      	ldr	r3, [pc, #80]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bf06:	2200      	movs	r2, #0
 800bf08:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bf0a:	4b13      	ldr	r3, [pc, #76]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bf10:	4b11      	ldr	r3, [pc, #68]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bf12:	2200      	movs	r2, #0
 800bf14:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800bf16:	4b10      	ldr	r3, [pc, #64]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bf18:	2201      	movs	r2, #1
 800bf1a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bf1c:	4b0e      	ldr	r3, [pc, #56]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bf1e:	2200      	movs	r2, #0
 800bf20:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bf22:	480d      	ldr	r0, [pc, #52]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bf24:	f7fa f9ec 	bl	8006300 <HAL_PCD_Init>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d001      	beq.n	800bf32 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800bf2e:	f7f5 ff39 	bl	8001da4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bf32:	2180      	movs	r1, #128	@ 0x80
 800bf34:	4808      	ldr	r0, [pc, #32]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bf36:	f7fb fc18 	bl	800776a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bf3a:	2240      	movs	r2, #64	@ 0x40
 800bf3c:	2100      	movs	r1, #0
 800bf3e:	4806      	ldr	r0, [pc, #24]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bf40:	f7fb fbcc 	bl	80076dc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bf44:	2280      	movs	r2, #128	@ 0x80
 800bf46:	2101      	movs	r1, #1
 800bf48:	4803      	ldr	r0, [pc, #12]	@ (800bf58 <USBD_LL_Init+0x94>)
 800bf4a:	f7fb fbc7 	bl	80076dc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bf4e:	2300      	movs	r3, #0
}
 800bf50:	4618      	mov	r0, r3
 800bf52:	3708      	adds	r7, #8
 800bf54:	46bd      	mov	sp, r7
 800bf56:	bd80      	pop	{r7, pc}
 800bf58:	20002914 	.word	0x20002914

0800bf5c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bf5c:	b580      	push	{r7, lr}
 800bf5e:	b084      	sub	sp, #16
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf64:	2300      	movs	r3, #0
 800bf66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf68:	2300      	movs	r3, #0
 800bf6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bf72:	4618      	mov	r0, r3
 800bf74:	f7fa fad3 	bl	800651e <HAL_PCD_Start>
 800bf78:	4603      	mov	r3, r0
 800bf7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf7c:	7bfb      	ldrb	r3, [r7, #15]
 800bf7e:	4618      	mov	r0, r3
 800bf80:	f000 f942 	bl	800c208 <USBD_Get_USB_Status>
 800bf84:	4603      	mov	r3, r0
 800bf86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf88:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	3710      	adds	r7, #16
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	bd80      	pop	{r7, pc}

0800bf92 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bf92:	b580      	push	{r7, lr}
 800bf94:	b084      	sub	sp, #16
 800bf96:	af00      	add	r7, sp, #0
 800bf98:	6078      	str	r0, [r7, #4]
 800bf9a:	4608      	mov	r0, r1
 800bf9c:	4611      	mov	r1, r2
 800bf9e:	461a      	mov	r2, r3
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	70fb      	strb	r3, [r7, #3]
 800bfa4:	460b      	mov	r3, r1
 800bfa6:	70bb      	strb	r3, [r7, #2]
 800bfa8:	4613      	mov	r3, r2
 800bfaa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfac:	2300      	movs	r3, #0
 800bfae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfb0:	2300      	movs	r3, #0
 800bfb2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bfba:	78bb      	ldrb	r3, [r7, #2]
 800bfbc:	883a      	ldrh	r2, [r7, #0]
 800bfbe:	78f9      	ldrb	r1, [r7, #3]
 800bfc0:	f7fa ffa7 	bl	8006f12 <HAL_PCD_EP_Open>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfc8:	7bfb      	ldrb	r3, [r7, #15]
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f000 f91c 	bl	800c208 <USBD_Get_USB_Status>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bfd4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	3710      	adds	r7, #16
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	bd80      	pop	{r7, pc}

0800bfde <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfde:	b580      	push	{r7, lr}
 800bfe0:	b084      	sub	sp, #16
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	6078      	str	r0, [r7, #4]
 800bfe6:	460b      	mov	r3, r1
 800bfe8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfea:	2300      	movs	r3, #0
 800bfec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfee:	2300      	movs	r3, #0
 800bff0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bff8:	78fa      	ldrb	r2, [r7, #3]
 800bffa:	4611      	mov	r1, r2
 800bffc:	4618      	mov	r0, r3
 800bffe:	f7fa fff2 	bl	8006fe6 <HAL_PCD_EP_Close>
 800c002:	4603      	mov	r3, r0
 800c004:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c006:	7bfb      	ldrb	r3, [r7, #15]
 800c008:	4618      	mov	r0, r3
 800c00a:	f000 f8fd 	bl	800c208 <USBD_Get_USB_Status>
 800c00e:	4603      	mov	r3, r0
 800c010:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c012:	7bbb      	ldrb	r3, [r7, #14]
}
 800c014:	4618      	mov	r0, r3
 800c016:	3710      	adds	r7, #16
 800c018:	46bd      	mov	sp, r7
 800c01a:	bd80      	pop	{r7, pc}

0800c01c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b084      	sub	sp, #16
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
 800c024:	460b      	mov	r3, r1
 800c026:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c028:	2300      	movs	r3, #0
 800c02a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c02c:	2300      	movs	r3, #0
 800c02e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c036:	78fa      	ldrb	r2, [r7, #3]
 800c038:	4611      	mov	r1, r2
 800c03a:	4618      	mov	r0, r3
 800c03c:	f7fb f8aa 	bl	8007194 <HAL_PCD_EP_SetStall>
 800c040:	4603      	mov	r3, r0
 800c042:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c044:	7bfb      	ldrb	r3, [r7, #15]
 800c046:	4618      	mov	r0, r3
 800c048:	f000 f8de 	bl	800c208 <USBD_Get_USB_Status>
 800c04c:	4603      	mov	r3, r0
 800c04e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c050:	7bbb      	ldrb	r3, [r7, #14]
}
 800c052:	4618      	mov	r0, r3
 800c054:	3710      	adds	r7, #16
 800c056:	46bd      	mov	sp, r7
 800c058:	bd80      	pop	{r7, pc}

0800c05a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c05a:	b580      	push	{r7, lr}
 800c05c:	b084      	sub	sp, #16
 800c05e:	af00      	add	r7, sp, #0
 800c060:	6078      	str	r0, [r7, #4]
 800c062:	460b      	mov	r3, r1
 800c064:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c066:	2300      	movs	r3, #0
 800c068:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c06a:	2300      	movs	r3, #0
 800c06c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c074:	78fa      	ldrb	r2, [r7, #3]
 800c076:	4611      	mov	r1, r2
 800c078:	4618      	mov	r0, r3
 800c07a:	f7fb f8ee 	bl	800725a <HAL_PCD_EP_ClrStall>
 800c07e:	4603      	mov	r3, r0
 800c080:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c082:	7bfb      	ldrb	r3, [r7, #15]
 800c084:	4618      	mov	r0, r3
 800c086:	f000 f8bf 	bl	800c208 <USBD_Get_USB_Status>
 800c08a:	4603      	mov	r3, r0
 800c08c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c08e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c090:	4618      	mov	r0, r3
 800c092:	3710      	adds	r7, #16
 800c094:	46bd      	mov	sp, r7
 800c096:	bd80      	pop	{r7, pc}

0800c098 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c098:	b480      	push	{r7}
 800c09a:	b085      	sub	sp, #20
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	6078      	str	r0, [r7, #4]
 800c0a0:	460b      	mov	r3, r1
 800c0a2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c0aa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c0ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	da0b      	bge.n	800c0cc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c0b4:	78fb      	ldrb	r3, [r7, #3]
 800c0b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c0ba:	68f9      	ldr	r1, [r7, #12]
 800c0bc:	4613      	mov	r3, r2
 800c0be:	00db      	lsls	r3, r3, #3
 800c0c0:	4413      	add	r3, r2
 800c0c2:	009b      	lsls	r3, r3, #2
 800c0c4:	440b      	add	r3, r1
 800c0c6:	3316      	adds	r3, #22
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	e00b      	b.n	800c0e4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c0cc:	78fb      	ldrb	r3, [r7, #3]
 800c0ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c0d2:	68f9      	ldr	r1, [r7, #12]
 800c0d4:	4613      	mov	r3, r2
 800c0d6:	00db      	lsls	r3, r3, #3
 800c0d8:	4413      	add	r3, r2
 800c0da:	009b      	lsls	r3, r3, #2
 800c0dc:	440b      	add	r3, r1
 800c0de:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c0e2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3714      	adds	r7, #20
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ee:	4770      	bx	lr

0800c0f0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b084      	sub	sp, #16
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
 800c0f8:	460b      	mov	r3, r1
 800c0fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c100:	2300      	movs	r3, #0
 800c102:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c10a:	78fa      	ldrb	r2, [r7, #3]
 800c10c:	4611      	mov	r1, r2
 800c10e:	4618      	mov	r0, r3
 800c110:	f7fa fedb 	bl	8006eca <HAL_PCD_SetAddress>
 800c114:	4603      	mov	r3, r0
 800c116:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c118:	7bfb      	ldrb	r3, [r7, #15]
 800c11a:	4618      	mov	r0, r3
 800c11c:	f000 f874 	bl	800c208 <USBD_Get_USB_Status>
 800c120:	4603      	mov	r3, r0
 800c122:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c124:	7bbb      	ldrb	r3, [r7, #14]
}
 800c126:	4618      	mov	r0, r3
 800c128:	3710      	adds	r7, #16
 800c12a:	46bd      	mov	sp, r7
 800c12c:	bd80      	pop	{r7, pc}

0800c12e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c12e:	b580      	push	{r7, lr}
 800c130:	b086      	sub	sp, #24
 800c132:	af00      	add	r7, sp, #0
 800c134:	60f8      	str	r0, [r7, #12]
 800c136:	607a      	str	r2, [r7, #4]
 800c138:	603b      	str	r3, [r7, #0]
 800c13a:	460b      	mov	r3, r1
 800c13c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c13e:	2300      	movs	r3, #0
 800c140:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c142:	2300      	movs	r3, #0
 800c144:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c14c:	7af9      	ldrb	r1, [r7, #11]
 800c14e:	683b      	ldr	r3, [r7, #0]
 800c150:	687a      	ldr	r2, [r7, #4]
 800c152:	f7fa ffe5 	bl	8007120 <HAL_PCD_EP_Transmit>
 800c156:	4603      	mov	r3, r0
 800c158:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c15a:	7dfb      	ldrb	r3, [r7, #23]
 800c15c:	4618      	mov	r0, r3
 800c15e:	f000 f853 	bl	800c208 <USBD_Get_USB_Status>
 800c162:	4603      	mov	r3, r0
 800c164:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c166:	7dbb      	ldrb	r3, [r7, #22]
}
 800c168:	4618      	mov	r0, r3
 800c16a:	3718      	adds	r7, #24
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}

0800c170 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b086      	sub	sp, #24
 800c174:	af00      	add	r7, sp, #0
 800c176:	60f8      	str	r0, [r7, #12]
 800c178:	607a      	str	r2, [r7, #4]
 800c17a:	603b      	str	r3, [r7, #0]
 800c17c:	460b      	mov	r3, r1
 800c17e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c180:	2300      	movs	r3, #0
 800c182:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c184:	2300      	movs	r3, #0
 800c186:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c18e:	7af9      	ldrb	r1, [r7, #11]
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	687a      	ldr	r2, [r7, #4]
 800c194:	f7fa ff71 	bl	800707a <HAL_PCD_EP_Receive>
 800c198:	4603      	mov	r3, r0
 800c19a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c19c:	7dfb      	ldrb	r3, [r7, #23]
 800c19e:	4618      	mov	r0, r3
 800c1a0:	f000 f832 	bl	800c208 <USBD_Get_USB_Status>
 800c1a4:	4603      	mov	r3, r0
 800c1a6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c1a8:	7dbb      	ldrb	r3, [r7, #22]
}
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	3718      	adds	r7, #24
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	bd80      	pop	{r7, pc}

0800c1b2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c1b2:	b580      	push	{r7, lr}
 800c1b4:	b082      	sub	sp, #8
 800c1b6:	af00      	add	r7, sp, #0
 800c1b8:	6078      	str	r0, [r7, #4]
 800c1ba:	460b      	mov	r3, r1
 800c1bc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c1c4:	78fa      	ldrb	r2, [r7, #3]
 800c1c6:	4611      	mov	r1, r2
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	f7fa ff91 	bl	80070f0 <HAL_PCD_EP_GetRxCount>
 800c1ce:	4603      	mov	r3, r0
}
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	3708      	adds	r7, #8
 800c1d4:	46bd      	mov	sp, r7
 800c1d6:	bd80      	pop	{r7, pc}

0800c1d8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c1d8:	b480      	push	{r7}
 800c1da:	b083      	sub	sp, #12
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c1e0:	4b03      	ldr	r3, [pc, #12]	@ (800c1f0 <USBD_static_malloc+0x18>)
}
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	370c      	adds	r7, #12
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ec:	4770      	bx	lr
 800c1ee:	bf00      	nop
 800c1f0:	20002df8 	.word	0x20002df8

0800c1f4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c1f4:	b480      	push	{r7}
 800c1f6:	b083      	sub	sp, #12
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	6078      	str	r0, [r7, #4]

}
 800c1fc:	bf00      	nop
 800c1fe:	370c      	adds	r7, #12
 800c200:	46bd      	mov	sp, r7
 800c202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c206:	4770      	bx	lr

0800c208 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c208:	b480      	push	{r7}
 800c20a:	b085      	sub	sp, #20
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	4603      	mov	r3, r0
 800c210:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c212:	2300      	movs	r3, #0
 800c214:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c216:	79fb      	ldrb	r3, [r7, #7]
 800c218:	2b03      	cmp	r3, #3
 800c21a:	d817      	bhi.n	800c24c <USBD_Get_USB_Status+0x44>
 800c21c:	a201      	add	r2, pc, #4	@ (adr r2, 800c224 <USBD_Get_USB_Status+0x1c>)
 800c21e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c222:	bf00      	nop
 800c224:	0800c235 	.word	0x0800c235
 800c228:	0800c23b 	.word	0x0800c23b
 800c22c:	0800c241 	.word	0x0800c241
 800c230:	0800c247 	.word	0x0800c247
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c234:	2300      	movs	r3, #0
 800c236:	73fb      	strb	r3, [r7, #15]
    break;
 800c238:	e00b      	b.n	800c252 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c23a:	2303      	movs	r3, #3
 800c23c:	73fb      	strb	r3, [r7, #15]
    break;
 800c23e:	e008      	b.n	800c252 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c240:	2301      	movs	r3, #1
 800c242:	73fb      	strb	r3, [r7, #15]
    break;
 800c244:	e005      	b.n	800c252 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c246:	2303      	movs	r3, #3
 800c248:	73fb      	strb	r3, [r7, #15]
    break;
 800c24a:	e002      	b.n	800c252 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c24c:	2303      	movs	r3, #3
 800c24e:	73fb      	strb	r3, [r7, #15]
    break;
 800c250:	bf00      	nop
  }
  return usb_status;
 800c252:	7bfb      	ldrb	r3, [r7, #15]
}
 800c254:	4618      	mov	r0, r3
 800c256:	3714      	adds	r7, #20
 800c258:	46bd      	mov	sp, r7
 800c25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25e:	4770      	bx	lr

0800c260 <memset>:
 800c260:	4402      	add	r2, r0
 800c262:	4603      	mov	r3, r0
 800c264:	4293      	cmp	r3, r2
 800c266:	d100      	bne.n	800c26a <memset+0xa>
 800c268:	4770      	bx	lr
 800c26a:	f803 1b01 	strb.w	r1, [r3], #1
 800c26e:	e7f9      	b.n	800c264 <memset+0x4>

0800c270 <__libc_init_array>:
 800c270:	b570      	push	{r4, r5, r6, lr}
 800c272:	4d0d      	ldr	r5, [pc, #52]	@ (800c2a8 <__libc_init_array+0x38>)
 800c274:	4c0d      	ldr	r4, [pc, #52]	@ (800c2ac <__libc_init_array+0x3c>)
 800c276:	1b64      	subs	r4, r4, r5
 800c278:	10a4      	asrs	r4, r4, #2
 800c27a:	2600      	movs	r6, #0
 800c27c:	42a6      	cmp	r6, r4
 800c27e:	d109      	bne.n	800c294 <__libc_init_array+0x24>
 800c280:	4d0b      	ldr	r5, [pc, #44]	@ (800c2b0 <__libc_init_array+0x40>)
 800c282:	4c0c      	ldr	r4, [pc, #48]	@ (800c2b4 <__libc_init_array+0x44>)
 800c284:	f000 fd48 	bl	800cd18 <_init>
 800c288:	1b64      	subs	r4, r4, r5
 800c28a:	10a4      	asrs	r4, r4, #2
 800c28c:	2600      	movs	r6, #0
 800c28e:	42a6      	cmp	r6, r4
 800c290:	d105      	bne.n	800c29e <__libc_init_array+0x2e>
 800c292:	bd70      	pop	{r4, r5, r6, pc}
 800c294:	f855 3b04 	ldr.w	r3, [r5], #4
 800c298:	4798      	blx	r3
 800c29a:	3601      	adds	r6, #1
 800c29c:	e7ee      	b.n	800c27c <__libc_init_array+0xc>
 800c29e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2a2:	4798      	blx	r3
 800c2a4:	3601      	adds	r6, #1
 800c2a6:	e7f2      	b.n	800c28e <__libc_init_array+0x1e>
 800c2a8:	0800d208 	.word	0x0800d208
 800c2ac:	0800d208 	.word	0x0800d208
 800c2b0:	0800d208 	.word	0x0800d208
 800c2b4:	0800d20c 	.word	0x0800d20c

0800c2b8 <sinf>:
 800c2b8:	ee10 3a10 	vmov	r3, s0
 800c2bc:	b507      	push	{r0, r1, r2, lr}
 800c2be:	4a1f      	ldr	r2, [pc, #124]	@ (800c33c <sinf+0x84>)
 800c2c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c2c4:	4293      	cmp	r3, r2
 800c2c6:	d807      	bhi.n	800c2d8 <sinf+0x20>
 800c2c8:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800c340 <sinf+0x88>
 800c2cc:	2000      	movs	r0, #0
 800c2ce:	b003      	add	sp, #12
 800c2d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c2d4:	f000 b88e 	b.w	800c3f4 <__kernel_sinf>
 800c2d8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c2dc:	d304      	bcc.n	800c2e8 <sinf+0x30>
 800c2de:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c2e2:	b003      	add	sp, #12
 800c2e4:	f85d fb04 	ldr.w	pc, [sp], #4
 800c2e8:	4668      	mov	r0, sp
 800c2ea:	f000 f8cb 	bl	800c484 <__ieee754_rem_pio2f>
 800c2ee:	f000 0003 	and.w	r0, r0, #3
 800c2f2:	2801      	cmp	r0, #1
 800c2f4:	d00a      	beq.n	800c30c <sinf+0x54>
 800c2f6:	2802      	cmp	r0, #2
 800c2f8:	d00f      	beq.n	800c31a <sinf+0x62>
 800c2fa:	b9c0      	cbnz	r0, 800c32e <sinf+0x76>
 800c2fc:	eddd 0a01 	vldr	s1, [sp, #4]
 800c300:	ed9d 0a00 	vldr	s0, [sp]
 800c304:	2001      	movs	r0, #1
 800c306:	f000 f875 	bl	800c3f4 <__kernel_sinf>
 800c30a:	e7ea      	b.n	800c2e2 <sinf+0x2a>
 800c30c:	eddd 0a01 	vldr	s1, [sp, #4]
 800c310:	ed9d 0a00 	vldr	s0, [sp]
 800c314:	f000 f816 	bl	800c344 <__kernel_cosf>
 800c318:	e7e3      	b.n	800c2e2 <sinf+0x2a>
 800c31a:	eddd 0a01 	vldr	s1, [sp, #4]
 800c31e:	ed9d 0a00 	vldr	s0, [sp]
 800c322:	2001      	movs	r0, #1
 800c324:	f000 f866 	bl	800c3f4 <__kernel_sinf>
 800c328:	eeb1 0a40 	vneg.f32	s0, s0
 800c32c:	e7d9      	b.n	800c2e2 <sinf+0x2a>
 800c32e:	eddd 0a01 	vldr	s1, [sp, #4]
 800c332:	ed9d 0a00 	vldr	s0, [sp]
 800c336:	f000 f805 	bl	800c344 <__kernel_cosf>
 800c33a:	e7f5      	b.n	800c328 <sinf+0x70>
 800c33c:	3f490fd8 	.word	0x3f490fd8
 800c340:	00000000 	.word	0x00000000

0800c344 <__kernel_cosf>:
 800c344:	ee10 3a10 	vmov	r3, s0
 800c348:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c34c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800c350:	eef0 6a40 	vmov.f32	s13, s0
 800c354:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c358:	d204      	bcs.n	800c364 <__kernel_cosf+0x20>
 800c35a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800c35e:	ee17 2a90 	vmov	r2, s15
 800c362:	b342      	cbz	r2, 800c3b6 <__kernel_cosf+0x72>
 800c364:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800c368:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800c3d4 <__kernel_cosf+0x90>
 800c36c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800c3d8 <__kernel_cosf+0x94>
 800c370:	4a1a      	ldr	r2, [pc, #104]	@ (800c3dc <__kernel_cosf+0x98>)
 800c372:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c376:	4293      	cmp	r3, r2
 800c378:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c3e0 <__kernel_cosf+0x9c>
 800c37c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c380:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800c3e4 <__kernel_cosf+0xa0>
 800c384:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c388:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800c3e8 <__kernel_cosf+0xa4>
 800c38c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c390:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800c3ec <__kernel_cosf+0xa8>
 800c394:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c398:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800c39c:	ee26 6a07 	vmul.f32	s12, s12, s14
 800c3a0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c3a4:	eee7 0a06 	vfma.f32	s1, s14, s12
 800c3a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c3ac:	d804      	bhi.n	800c3b8 <__kernel_cosf+0x74>
 800c3ae:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800c3b2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c3b6:	4770      	bx	lr
 800c3b8:	4a0d      	ldr	r2, [pc, #52]	@ (800c3f0 <__kernel_cosf+0xac>)
 800c3ba:	4293      	cmp	r3, r2
 800c3bc:	bf9a      	itte	ls
 800c3be:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800c3c2:	ee07 3a10 	vmovls	s14, r3
 800c3c6:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800c3ca:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c3ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c3d2:	e7ec      	b.n	800c3ae <__kernel_cosf+0x6a>
 800c3d4:	ad47d74e 	.word	0xad47d74e
 800c3d8:	310f74f6 	.word	0x310f74f6
 800c3dc:	3e999999 	.word	0x3e999999
 800c3e0:	b493f27c 	.word	0xb493f27c
 800c3e4:	37d00d01 	.word	0x37d00d01
 800c3e8:	bab60b61 	.word	0xbab60b61
 800c3ec:	3d2aaaab 	.word	0x3d2aaaab
 800c3f0:	3f480000 	.word	0x3f480000

0800c3f4 <__kernel_sinf>:
 800c3f4:	ee10 3a10 	vmov	r3, s0
 800c3f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c3fc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800c400:	d204      	bcs.n	800c40c <__kernel_sinf+0x18>
 800c402:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800c406:	ee17 3a90 	vmov	r3, s15
 800c40a:	b35b      	cbz	r3, 800c464 <__kernel_sinf+0x70>
 800c40c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c410:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800c468 <__kernel_sinf+0x74>
 800c414:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800c46c <__kernel_sinf+0x78>
 800c418:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c41c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800c470 <__kernel_sinf+0x7c>
 800c420:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c424:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800c474 <__kernel_sinf+0x80>
 800c428:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c42c:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800c478 <__kernel_sinf+0x84>
 800c430:	ee60 6a07 	vmul.f32	s13, s0, s14
 800c434:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c438:	b930      	cbnz	r0, 800c448 <__kernel_sinf+0x54>
 800c43a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800c47c <__kernel_sinf+0x88>
 800c43e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c442:	eea6 0a26 	vfma.f32	s0, s12, s13
 800c446:	4770      	bx	lr
 800c448:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800c44c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800c450:	eee0 7a86 	vfma.f32	s15, s1, s12
 800c454:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800c458:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800c480 <__kernel_sinf+0x8c>
 800c45c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800c460:	ee30 0a60 	vsub.f32	s0, s0, s1
 800c464:	4770      	bx	lr
 800c466:	bf00      	nop
 800c468:	2f2ec9d3 	.word	0x2f2ec9d3
 800c46c:	b2d72f34 	.word	0xb2d72f34
 800c470:	3638ef1b 	.word	0x3638ef1b
 800c474:	b9500d01 	.word	0xb9500d01
 800c478:	3c088889 	.word	0x3c088889
 800c47c:	be2aaaab 	.word	0xbe2aaaab
 800c480:	3e2aaaab 	.word	0x3e2aaaab

0800c484 <__ieee754_rem_pio2f>:
 800c484:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c486:	ee10 6a10 	vmov	r6, s0
 800c48a:	4b88      	ldr	r3, [pc, #544]	@ (800c6ac <__ieee754_rem_pio2f+0x228>)
 800c48c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800c490:	429d      	cmp	r5, r3
 800c492:	b087      	sub	sp, #28
 800c494:	4604      	mov	r4, r0
 800c496:	d805      	bhi.n	800c4a4 <__ieee754_rem_pio2f+0x20>
 800c498:	2300      	movs	r3, #0
 800c49a:	ed80 0a00 	vstr	s0, [r0]
 800c49e:	6043      	str	r3, [r0, #4]
 800c4a0:	2000      	movs	r0, #0
 800c4a2:	e022      	b.n	800c4ea <__ieee754_rem_pio2f+0x66>
 800c4a4:	4b82      	ldr	r3, [pc, #520]	@ (800c6b0 <__ieee754_rem_pio2f+0x22c>)
 800c4a6:	429d      	cmp	r5, r3
 800c4a8:	d83a      	bhi.n	800c520 <__ieee754_rem_pio2f+0x9c>
 800c4aa:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800c4ae:	2e00      	cmp	r6, #0
 800c4b0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800c6b4 <__ieee754_rem_pio2f+0x230>
 800c4b4:	4a80      	ldr	r2, [pc, #512]	@ (800c6b8 <__ieee754_rem_pio2f+0x234>)
 800c4b6:	f023 030f 	bic.w	r3, r3, #15
 800c4ba:	dd18      	ble.n	800c4ee <__ieee754_rem_pio2f+0x6a>
 800c4bc:	4293      	cmp	r3, r2
 800c4be:	ee70 7a47 	vsub.f32	s15, s0, s14
 800c4c2:	bf09      	itett	eq
 800c4c4:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800c6bc <__ieee754_rem_pio2f+0x238>
 800c4c8:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800c6c0 <__ieee754_rem_pio2f+0x23c>
 800c4cc:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800c6c4 <__ieee754_rem_pio2f+0x240>
 800c4d0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800c4d4:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800c4d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c4dc:	ed80 7a00 	vstr	s14, [r0]
 800c4e0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c4e4:	edc0 7a01 	vstr	s15, [r0, #4]
 800c4e8:	2001      	movs	r0, #1
 800c4ea:	b007      	add	sp, #28
 800c4ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4ee:	4293      	cmp	r3, r2
 800c4f0:	ee70 7a07 	vadd.f32	s15, s0, s14
 800c4f4:	bf09      	itett	eq
 800c4f6:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800c6bc <__ieee754_rem_pio2f+0x238>
 800c4fa:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800c6c0 <__ieee754_rem_pio2f+0x23c>
 800c4fe:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800c6c4 <__ieee754_rem_pio2f+0x240>
 800c502:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800c506:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c50a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c50e:	ed80 7a00 	vstr	s14, [r0]
 800c512:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c516:	edc0 7a01 	vstr	s15, [r0, #4]
 800c51a:	f04f 30ff 	mov.w	r0, #4294967295
 800c51e:	e7e4      	b.n	800c4ea <__ieee754_rem_pio2f+0x66>
 800c520:	4b69      	ldr	r3, [pc, #420]	@ (800c6c8 <__ieee754_rem_pio2f+0x244>)
 800c522:	429d      	cmp	r5, r3
 800c524:	d873      	bhi.n	800c60e <__ieee754_rem_pio2f+0x18a>
 800c526:	f000 f8dd 	bl	800c6e4 <fabsf>
 800c52a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800c6cc <__ieee754_rem_pio2f+0x248>
 800c52e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c532:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c536:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c53a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c53e:	ee17 0a90 	vmov	r0, s15
 800c542:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c6b4 <__ieee754_rem_pio2f+0x230>
 800c546:	eea7 0a67 	vfms.f32	s0, s14, s15
 800c54a:	281f      	cmp	r0, #31
 800c54c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c6c0 <__ieee754_rem_pio2f+0x23c>
 800c550:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c554:	eeb1 6a47 	vneg.f32	s12, s14
 800c558:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c55c:	ee16 1a90 	vmov	r1, s13
 800c560:	dc09      	bgt.n	800c576 <__ieee754_rem_pio2f+0xf2>
 800c562:	4a5b      	ldr	r2, [pc, #364]	@ (800c6d0 <__ieee754_rem_pio2f+0x24c>)
 800c564:	1e47      	subs	r7, r0, #1
 800c566:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800c56a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800c56e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c572:	4293      	cmp	r3, r2
 800c574:	d107      	bne.n	800c586 <__ieee754_rem_pio2f+0x102>
 800c576:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800c57a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800c57e:	2a08      	cmp	r2, #8
 800c580:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800c584:	dc14      	bgt.n	800c5b0 <__ieee754_rem_pio2f+0x12c>
 800c586:	6021      	str	r1, [r4, #0]
 800c588:	ed94 7a00 	vldr	s14, [r4]
 800c58c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c590:	2e00      	cmp	r6, #0
 800c592:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c596:	ed84 0a01 	vstr	s0, [r4, #4]
 800c59a:	daa6      	bge.n	800c4ea <__ieee754_rem_pio2f+0x66>
 800c59c:	eeb1 7a47 	vneg.f32	s14, s14
 800c5a0:	eeb1 0a40 	vneg.f32	s0, s0
 800c5a4:	ed84 7a00 	vstr	s14, [r4]
 800c5a8:	ed84 0a01 	vstr	s0, [r4, #4]
 800c5ac:	4240      	negs	r0, r0
 800c5ae:	e79c      	b.n	800c4ea <__ieee754_rem_pio2f+0x66>
 800c5b0:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800c6bc <__ieee754_rem_pio2f+0x238>
 800c5b4:	eef0 6a40 	vmov.f32	s13, s0
 800c5b8:	eee6 6a25 	vfma.f32	s13, s12, s11
 800c5bc:	ee70 7a66 	vsub.f32	s15, s0, s13
 800c5c0:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c5c4:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800c6c4 <__ieee754_rem_pio2f+0x240>
 800c5c8:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800c5cc:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800c5d0:	ee15 2a90 	vmov	r2, s11
 800c5d4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800c5d8:	1a5b      	subs	r3, r3, r1
 800c5da:	2b19      	cmp	r3, #25
 800c5dc:	dc04      	bgt.n	800c5e8 <__ieee754_rem_pio2f+0x164>
 800c5de:	edc4 5a00 	vstr	s11, [r4]
 800c5e2:	eeb0 0a66 	vmov.f32	s0, s13
 800c5e6:	e7cf      	b.n	800c588 <__ieee754_rem_pio2f+0x104>
 800c5e8:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800c6d4 <__ieee754_rem_pio2f+0x250>
 800c5ec:	eeb0 0a66 	vmov.f32	s0, s13
 800c5f0:	eea6 0a25 	vfma.f32	s0, s12, s11
 800c5f4:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800c5f8:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800c6d8 <__ieee754_rem_pio2f+0x254>
 800c5fc:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c600:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800c604:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c608:	ed84 7a00 	vstr	s14, [r4]
 800c60c:	e7bc      	b.n	800c588 <__ieee754_rem_pio2f+0x104>
 800c60e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800c612:	d306      	bcc.n	800c622 <__ieee754_rem_pio2f+0x19e>
 800c614:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c618:	edc0 7a01 	vstr	s15, [r0, #4]
 800c61c:	edc0 7a00 	vstr	s15, [r0]
 800c620:	e73e      	b.n	800c4a0 <__ieee754_rem_pio2f+0x1c>
 800c622:	15ea      	asrs	r2, r5, #23
 800c624:	3a86      	subs	r2, #134	@ 0x86
 800c626:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800c62a:	ee07 3a90 	vmov	s15, r3
 800c62e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c632:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800c6dc <__ieee754_rem_pio2f+0x258>
 800c636:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c63a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c63e:	ed8d 7a03 	vstr	s14, [sp, #12]
 800c642:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c646:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c64a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c64e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c652:	ed8d 7a04 	vstr	s14, [sp, #16]
 800c656:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c65a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c65e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c662:	edcd 7a05 	vstr	s15, [sp, #20]
 800c666:	d11e      	bne.n	800c6a6 <__ieee754_rem_pio2f+0x222>
 800c668:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c66c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c670:	bf0c      	ite	eq
 800c672:	2301      	moveq	r3, #1
 800c674:	2302      	movne	r3, #2
 800c676:	491a      	ldr	r1, [pc, #104]	@ (800c6e0 <__ieee754_rem_pio2f+0x25c>)
 800c678:	9101      	str	r1, [sp, #4]
 800c67a:	2102      	movs	r1, #2
 800c67c:	9100      	str	r1, [sp, #0]
 800c67e:	a803      	add	r0, sp, #12
 800c680:	4621      	mov	r1, r4
 800c682:	f000 f837 	bl	800c6f4 <__kernel_rem_pio2f>
 800c686:	2e00      	cmp	r6, #0
 800c688:	f6bf af2f 	bge.w	800c4ea <__ieee754_rem_pio2f+0x66>
 800c68c:	edd4 7a00 	vldr	s15, [r4]
 800c690:	eef1 7a67 	vneg.f32	s15, s15
 800c694:	edc4 7a00 	vstr	s15, [r4]
 800c698:	edd4 7a01 	vldr	s15, [r4, #4]
 800c69c:	eef1 7a67 	vneg.f32	s15, s15
 800c6a0:	edc4 7a01 	vstr	s15, [r4, #4]
 800c6a4:	e782      	b.n	800c5ac <__ieee754_rem_pio2f+0x128>
 800c6a6:	2303      	movs	r3, #3
 800c6a8:	e7e5      	b.n	800c676 <__ieee754_rem_pio2f+0x1f2>
 800c6aa:	bf00      	nop
 800c6ac:	3f490fd8 	.word	0x3f490fd8
 800c6b0:	4016cbe3 	.word	0x4016cbe3
 800c6b4:	3fc90f80 	.word	0x3fc90f80
 800c6b8:	3fc90fd0 	.word	0x3fc90fd0
 800c6bc:	37354400 	.word	0x37354400
 800c6c0:	37354443 	.word	0x37354443
 800c6c4:	2e85a308 	.word	0x2e85a308
 800c6c8:	43490f80 	.word	0x43490f80
 800c6cc:	3f22f984 	.word	0x3f22f984
 800c6d0:	0800ce30 	.word	0x0800ce30
 800c6d4:	2e85a300 	.word	0x2e85a300
 800c6d8:	248d3132 	.word	0x248d3132
 800c6dc:	43800000 	.word	0x43800000
 800c6e0:	0800ceb0 	.word	0x0800ceb0

0800c6e4 <fabsf>:
 800c6e4:	ee10 3a10 	vmov	r3, s0
 800c6e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c6ec:	ee00 3a10 	vmov	s0, r3
 800c6f0:	4770      	bx	lr
	...

0800c6f4 <__kernel_rem_pio2f>:
 800c6f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6f8:	ed2d 8b04 	vpush	{d8-d9}
 800c6fc:	b0d9      	sub	sp, #356	@ 0x164
 800c6fe:	4690      	mov	r8, r2
 800c700:	9001      	str	r0, [sp, #4]
 800c702:	4ab6      	ldr	r2, [pc, #728]	@ (800c9dc <__kernel_rem_pio2f+0x2e8>)
 800c704:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800c706:	f118 0f04 	cmn.w	r8, #4
 800c70a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800c70e:	460f      	mov	r7, r1
 800c710:	f103 3bff 	add.w	fp, r3, #4294967295
 800c714:	db26      	blt.n	800c764 <__kernel_rem_pio2f+0x70>
 800c716:	f1b8 0203 	subs.w	r2, r8, #3
 800c71a:	bf48      	it	mi
 800c71c:	f108 0204 	addmi.w	r2, r8, #4
 800c720:	10d2      	asrs	r2, r2, #3
 800c722:	1c55      	adds	r5, r2, #1
 800c724:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800c726:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800c9ec <__kernel_rem_pio2f+0x2f8>
 800c72a:	00e8      	lsls	r0, r5, #3
 800c72c:	eba2 060b 	sub.w	r6, r2, fp
 800c730:	9002      	str	r0, [sp, #8]
 800c732:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800c736:	eb0a 0c0b 	add.w	ip, sl, fp
 800c73a:	ac1c      	add	r4, sp, #112	@ 0x70
 800c73c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800c740:	2000      	movs	r0, #0
 800c742:	4560      	cmp	r0, ip
 800c744:	dd10      	ble.n	800c768 <__kernel_rem_pio2f+0x74>
 800c746:	a91c      	add	r1, sp, #112	@ 0x70
 800c748:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800c74c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800c750:	2600      	movs	r6, #0
 800c752:	4556      	cmp	r6, sl
 800c754:	dc24      	bgt.n	800c7a0 <__kernel_rem_pio2f+0xac>
 800c756:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c75a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800c9ec <__kernel_rem_pio2f+0x2f8>
 800c75e:	4684      	mov	ip, r0
 800c760:	2400      	movs	r4, #0
 800c762:	e016      	b.n	800c792 <__kernel_rem_pio2f+0x9e>
 800c764:	2200      	movs	r2, #0
 800c766:	e7dc      	b.n	800c722 <__kernel_rem_pio2f+0x2e>
 800c768:	42c6      	cmn	r6, r0
 800c76a:	bf5d      	ittte	pl
 800c76c:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800c770:	ee07 1a90 	vmovpl	s15, r1
 800c774:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800c778:	eef0 7a47 	vmovmi.f32	s15, s14
 800c77c:	ece4 7a01 	vstmia	r4!, {s15}
 800c780:	3001      	adds	r0, #1
 800c782:	e7de      	b.n	800c742 <__kernel_rem_pio2f+0x4e>
 800c784:	ecfe 6a01 	vldmia	lr!, {s13}
 800c788:	ed3c 7a01 	vldmdb	ip!, {s14}
 800c78c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c790:	3401      	adds	r4, #1
 800c792:	455c      	cmp	r4, fp
 800c794:	ddf6      	ble.n	800c784 <__kernel_rem_pio2f+0x90>
 800c796:	ece9 7a01 	vstmia	r9!, {s15}
 800c79a:	3601      	adds	r6, #1
 800c79c:	3004      	adds	r0, #4
 800c79e:	e7d8      	b.n	800c752 <__kernel_rem_pio2f+0x5e>
 800c7a0:	a908      	add	r1, sp, #32
 800c7a2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c7a6:	9104      	str	r1, [sp, #16]
 800c7a8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800c7aa:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800c9e8 <__kernel_rem_pio2f+0x2f4>
 800c7ae:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800c9e4 <__kernel_rem_pio2f+0x2f0>
 800c7b2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800c7b6:	9203      	str	r2, [sp, #12]
 800c7b8:	4654      	mov	r4, sl
 800c7ba:	00a2      	lsls	r2, r4, #2
 800c7bc:	9205      	str	r2, [sp, #20]
 800c7be:	aa58      	add	r2, sp, #352	@ 0x160
 800c7c0:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800c7c4:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800c7c8:	a944      	add	r1, sp, #272	@ 0x110
 800c7ca:	aa08      	add	r2, sp, #32
 800c7cc:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800c7d0:	4694      	mov	ip, r2
 800c7d2:	4626      	mov	r6, r4
 800c7d4:	2e00      	cmp	r6, #0
 800c7d6:	dc4c      	bgt.n	800c872 <__kernel_rem_pio2f+0x17e>
 800c7d8:	4628      	mov	r0, r5
 800c7da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c7de:	f000 f9f1 	bl	800cbc4 <scalbnf>
 800c7e2:	eeb0 8a40 	vmov.f32	s16, s0
 800c7e6:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800c7ea:	ee28 0a00 	vmul.f32	s0, s16, s0
 800c7ee:	f000 fa4f 	bl	800cc90 <floorf>
 800c7f2:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800c7f6:	eea0 8a67 	vfms.f32	s16, s0, s15
 800c7fa:	2d00      	cmp	r5, #0
 800c7fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c800:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800c804:	ee17 9a90 	vmov	r9, s15
 800c808:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c80c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800c810:	dd41      	ble.n	800c896 <__kernel_rem_pio2f+0x1a2>
 800c812:	f104 3cff 	add.w	ip, r4, #4294967295
 800c816:	a908      	add	r1, sp, #32
 800c818:	f1c5 0e08 	rsb	lr, r5, #8
 800c81c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800c820:	fa46 f00e 	asr.w	r0, r6, lr
 800c824:	4481      	add	r9, r0
 800c826:	fa00 f00e 	lsl.w	r0, r0, lr
 800c82a:	1a36      	subs	r6, r6, r0
 800c82c:	f1c5 0007 	rsb	r0, r5, #7
 800c830:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800c834:	4106      	asrs	r6, r0
 800c836:	2e00      	cmp	r6, #0
 800c838:	dd3c      	ble.n	800c8b4 <__kernel_rem_pio2f+0x1c0>
 800c83a:	f04f 0e00 	mov.w	lr, #0
 800c83e:	f109 0901 	add.w	r9, r9, #1
 800c842:	4670      	mov	r0, lr
 800c844:	4574      	cmp	r4, lr
 800c846:	dc68      	bgt.n	800c91a <__kernel_rem_pio2f+0x226>
 800c848:	2d00      	cmp	r5, #0
 800c84a:	dd03      	ble.n	800c854 <__kernel_rem_pio2f+0x160>
 800c84c:	2d01      	cmp	r5, #1
 800c84e:	d074      	beq.n	800c93a <__kernel_rem_pio2f+0x246>
 800c850:	2d02      	cmp	r5, #2
 800c852:	d07d      	beq.n	800c950 <__kernel_rem_pio2f+0x25c>
 800c854:	2e02      	cmp	r6, #2
 800c856:	d12d      	bne.n	800c8b4 <__kernel_rem_pio2f+0x1c0>
 800c858:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c85c:	ee30 8a48 	vsub.f32	s16, s0, s16
 800c860:	b340      	cbz	r0, 800c8b4 <__kernel_rem_pio2f+0x1c0>
 800c862:	4628      	mov	r0, r5
 800c864:	9306      	str	r3, [sp, #24]
 800c866:	f000 f9ad 	bl	800cbc4 <scalbnf>
 800c86a:	9b06      	ldr	r3, [sp, #24]
 800c86c:	ee38 8a40 	vsub.f32	s16, s16, s0
 800c870:	e020      	b.n	800c8b4 <__kernel_rem_pio2f+0x1c0>
 800c872:	ee60 7a28 	vmul.f32	s15, s0, s17
 800c876:	3e01      	subs	r6, #1
 800c878:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c87c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c880:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800c884:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c888:	ecac 0a01 	vstmia	ip!, {s0}
 800c88c:	ed30 0a01 	vldmdb	r0!, {s0}
 800c890:	ee37 0a80 	vadd.f32	s0, s15, s0
 800c894:	e79e      	b.n	800c7d4 <__kernel_rem_pio2f+0xe0>
 800c896:	d105      	bne.n	800c8a4 <__kernel_rem_pio2f+0x1b0>
 800c898:	1e60      	subs	r0, r4, #1
 800c89a:	a908      	add	r1, sp, #32
 800c89c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800c8a0:	11f6      	asrs	r6, r6, #7
 800c8a2:	e7c8      	b.n	800c836 <__kernel_rem_pio2f+0x142>
 800c8a4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c8a8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800c8ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8b0:	da31      	bge.n	800c916 <__kernel_rem_pio2f+0x222>
 800c8b2:	2600      	movs	r6, #0
 800c8b4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c8b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8bc:	f040 8098 	bne.w	800c9f0 <__kernel_rem_pio2f+0x2fc>
 800c8c0:	1e60      	subs	r0, r4, #1
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	4550      	cmp	r0, sl
 800c8c6:	da4b      	bge.n	800c960 <__kernel_rem_pio2f+0x26c>
 800c8c8:	2a00      	cmp	r2, #0
 800c8ca:	d065      	beq.n	800c998 <__kernel_rem_pio2f+0x2a4>
 800c8cc:	3c01      	subs	r4, #1
 800c8ce:	ab08      	add	r3, sp, #32
 800c8d0:	3d08      	subs	r5, #8
 800c8d2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d0f8      	beq.n	800c8cc <__kernel_rem_pio2f+0x1d8>
 800c8da:	4628      	mov	r0, r5
 800c8dc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c8e0:	f000 f970 	bl	800cbc4 <scalbnf>
 800c8e4:	1c63      	adds	r3, r4, #1
 800c8e6:	aa44      	add	r2, sp, #272	@ 0x110
 800c8e8:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800c9e8 <__kernel_rem_pio2f+0x2f4>
 800c8ec:	0099      	lsls	r1, r3, #2
 800c8ee:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c8f2:	4623      	mov	r3, r4
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	f280 80a9 	bge.w	800ca4c <__kernel_rem_pio2f+0x358>
 800c8fa:	4623      	mov	r3, r4
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	f2c0 80c7 	blt.w	800ca90 <__kernel_rem_pio2f+0x39c>
 800c902:	aa44      	add	r2, sp, #272	@ 0x110
 800c904:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800c908:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800c9e0 <__kernel_rem_pio2f+0x2ec>
 800c90c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800c9ec <__kernel_rem_pio2f+0x2f8>
 800c910:	2000      	movs	r0, #0
 800c912:	1ae2      	subs	r2, r4, r3
 800c914:	e0b1      	b.n	800ca7a <__kernel_rem_pio2f+0x386>
 800c916:	2602      	movs	r6, #2
 800c918:	e78f      	b.n	800c83a <__kernel_rem_pio2f+0x146>
 800c91a:	f852 1b04 	ldr.w	r1, [r2], #4
 800c91e:	b948      	cbnz	r0, 800c934 <__kernel_rem_pio2f+0x240>
 800c920:	b121      	cbz	r1, 800c92c <__kernel_rem_pio2f+0x238>
 800c922:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800c926:	f842 1c04 	str.w	r1, [r2, #-4]
 800c92a:	2101      	movs	r1, #1
 800c92c:	f10e 0e01 	add.w	lr, lr, #1
 800c930:	4608      	mov	r0, r1
 800c932:	e787      	b.n	800c844 <__kernel_rem_pio2f+0x150>
 800c934:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800c938:	e7f5      	b.n	800c926 <__kernel_rem_pio2f+0x232>
 800c93a:	f104 3cff 	add.w	ip, r4, #4294967295
 800c93e:	aa08      	add	r2, sp, #32
 800c940:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c944:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c948:	a908      	add	r1, sp, #32
 800c94a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800c94e:	e781      	b.n	800c854 <__kernel_rem_pio2f+0x160>
 800c950:	f104 3cff 	add.w	ip, r4, #4294967295
 800c954:	aa08      	add	r2, sp, #32
 800c956:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c95a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800c95e:	e7f3      	b.n	800c948 <__kernel_rem_pio2f+0x254>
 800c960:	a908      	add	r1, sp, #32
 800c962:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800c966:	3801      	subs	r0, #1
 800c968:	430a      	orrs	r2, r1
 800c96a:	e7ab      	b.n	800c8c4 <__kernel_rem_pio2f+0x1d0>
 800c96c:	3201      	adds	r2, #1
 800c96e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800c972:	2e00      	cmp	r6, #0
 800c974:	d0fa      	beq.n	800c96c <__kernel_rem_pio2f+0x278>
 800c976:	9905      	ldr	r1, [sp, #20]
 800c978:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800c97c:	eb0d 0001 	add.w	r0, sp, r1
 800c980:	18e6      	adds	r6, r4, r3
 800c982:	a91c      	add	r1, sp, #112	@ 0x70
 800c984:	f104 0c01 	add.w	ip, r4, #1
 800c988:	384c      	subs	r0, #76	@ 0x4c
 800c98a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800c98e:	4422      	add	r2, r4
 800c990:	4562      	cmp	r2, ip
 800c992:	da04      	bge.n	800c99e <__kernel_rem_pio2f+0x2aa>
 800c994:	4614      	mov	r4, r2
 800c996:	e710      	b.n	800c7ba <__kernel_rem_pio2f+0xc6>
 800c998:	9804      	ldr	r0, [sp, #16]
 800c99a:	2201      	movs	r2, #1
 800c99c:	e7e7      	b.n	800c96e <__kernel_rem_pio2f+0x27a>
 800c99e:	9903      	ldr	r1, [sp, #12]
 800c9a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c9a4:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800c9a8:	9105      	str	r1, [sp, #20]
 800c9aa:	ee07 1a90 	vmov	s15, r1
 800c9ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c9b2:	2400      	movs	r4, #0
 800c9b4:	ece6 7a01 	vstmia	r6!, {s15}
 800c9b8:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800c9ec <__kernel_rem_pio2f+0x2f8>
 800c9bc:	46b1      	mov	r9, r6
 800c9be:	455c      	cmp	r4, fp
 800c9c0:	dd04      	ble.n	800c9cc <__kernel_rem_pio2f+0x2d8>
 800c9c2:	ece0 7a01 	vstmia	r0!, {s15}
 800c9c6:	f10c 0c01 	add.w	ip, ip, #1
 800c9ca:	e7e1      	b.n	800c990 <__kernel_rem_pio2f+0x29c>
 800c9cc:	ecfe 6a01 	vldmia	lr!, {s13}
 800c9d0:	ed39 7a01 	vldmdb	r9!, {s14}
 800c9d4:	3401      	adds	r4, #1
 800c9d6:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c9da:	e7f0      	b.n	800c9be <__kernel_rem_pio2f+0x2ca>
 800c9dc:	0800d1f4 	.word	0x0800d1f4
 800c9e0:	0800d1c8 	.word	0x0800d1c8
 800c9e4:	43800000 	.word	0x43800000
 800c9e8:	3b800000 	.word	0x3b800000
 800c9ec:	00000000 	.word	0x00000000
 800c9f0:	9b02      	ldr	r3, [sp, #8]
 800c9f2:	eeb0 0a48 	vmov.f32	s0, s16
 800c9f6:	eba3 0008 	sub.w	r0, r3, r8
 800c9fa:	f000 f8e3 	bl	800cbc4 <scalbnf>
 800c9fe:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800c9e4 <__kernel_rem_pio2f+0x2f0>
 800ca02:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800ca06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca0a:	db19      	blt.n	800ca40 <__kernel_rem_pio2f+0x34c>
 800ca0c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800c9e8 <__kernel_rem_pio2f+0x2f4>
 800ca10:	ee60 7a27 	vmul.f32	s15, s0, s15
 800ca14:	aa08      	add	r2, sp, #32
 800ca16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ca1a:	3508      	adds	r5, #8
 800ca1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ca20:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800ca24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ca28:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ca2c:	ee10 3a10 	vmov	r3, s0
 800ca30:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800ca34:	ee17 3a90 	vmov	r3, s15
 800ca38:	3401      	adds	r4, #1
 800ca3a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800ca3e:	e74c      	b.n	800c8da <__kernel_rem_pio2f+0x1e6>
 800ca40:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ca44:	aa08      	add	r2, sp, #32
 800ca46:	ee10 3a10 	vmov	r3, s0
 800ca4a:	e7f6      	b.n	800ca3a <__kernel_rem_pio2f+0x346>
 800ca4c:	a808      	add	r0, sp, #32
 800ca4e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800ca52:	9001      	str	r0, [sp, #4]
 800ca54:	ee07 0a90 	vmov	s15, r0
 800ca58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ca5c:	3b01      	subs	r3, #1
 800ca5e:	ee67 7a80 	vmul.f32	s15, s15, s0
 800ca62:	ee20 0a07 	vmul.f32	s0, s0, s14
 800ca66:	ed62 7a01 	vstmdb	r2!, {s15}
 800ca6a:	e743      	b.n	800c8f4 <__kernel_rem_pio2f+0x200>
 800ca6c:	ecfc 6a01 	vldmia	ip!, {s13}
 800ca70:	ecb5 7a01 	vldmia	r5!, {s14}
 800ca74:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ca78:	3001      	adds	r0, #1
 800ca7a:	4550      	cmp	r0, sl
 800ca7c:	dc01      	bgt.n	800ca82 <__kernel_rem_pio2f+0x38e>
 800ca7e:	4290      	cmp	r0, r2
 800ca80:	ddf4      	ble.n	800ca6c <__kernel_rem_pio2f+0x378>
 800ca82:	a858      	add	r0, sp, #352	@ 0x160
 800ca84:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800ca88:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800ca8c:	3b01      	subs	r3, #1
 800ca8e:	e735      	b.n	800c8fc <__kernel_rem_pio2f+0x208>
 800ca90:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800ca92:	2b02      	cmp	r3, #2
 800ca94:	dc09      	bgt.n	800caaa <__kernel_rem_pio2f+0x3b6>
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	dc27      	bgt.n	800caea <__kernel_rem_pio2f+0x3f6>
 800ca9a:	d040      	beq.n	800cb1e <__kernel_rem_pio2f+0x42a>
 800ca9c:	f009 0007 	and.w	r0, r9, #7
 800caa0:	b059      	add	sp, #356	@ 0x164
 800caa2:	ecbd 8b04 	vpop	{d8-d9}
 800caa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caaa:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800caac:	2b03      	cmp	r3, #3
 800caae:	d1f5      	bne.n	800ca9c <__kernel_rem_pio2f+0x3a8>
 800cab0:	aa30      	add	r2, sp, #192	@ 0xc0
 800cab2:	1f0b      	subs	r3, r1, #4
 800cab4:	4413      	add	r3, r2
 800cab6:	461a      	mov	r2, r3
 800cab8:	4620      	mov	r0, r4
 800caba:	2800      	cmp	r0, #0
 800cabc:	dc50      	bgt.n	800cb60 <__kernel_rem_pio2f+0x46c>
 800cabe:	4622      	mov	r2, r4
 800cac0:	2a01      	cmp	r2, #1
 800cac2:	dc5d      	bgt.n	800cb80 <__kernel_rem_pio2f+0x48c>
 800cac4:	ab30      	add	r3, sp, #192	@ 0xc0
 800cac6:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800c9ec <__kernel_rem_pio2f+0x2f8>
 800caca:	440b      	add	r3, r1
 800cacc:	2c01      	cmp	r4, #1
 800cace:	dc67      	bgt.n	800cba0 <__kernel_rem_pio2f+0x4ac>
 800cad0:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800cad4:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800cad8:	2e00      	cmp	r6, #0
 800cada:	d167      	bne.n	800cbac <__kernel_rem_pio2f+0x4b8>
 800cadc:	edc7 6a00 	vstr	s13, [r7]
 800cae0:	ed87 7a01 	vstr	s14, [r7, #4]
 800cae4:	edc7 7a02 	vstr	s15, [r7, #8]
 800cae8:	e7d8      	b.n	800ca9c <__kernel_rem_pio2f+0x3a8>
 800caea:	ab30      	add	r3, sp, #192	@ 0xc0
 800caec:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800c9ec <__kernel_rem_pio2f+0x2f8>
 800caf0:	440b      	add	r3, r1
 800caf2:	4622      	mov	r2, r4
 800caf4:	2a00      	cmp	r2, #0
 800caf6:	da24      	bge.n	800cb42 <__kernel_rem_pio2f+0x44e>
 800caf8:	b34e      	cbz	r6, 800cb4e <__kernel_rem_pio2f+0x45a>
 800cafa:	eef1 7a47 	vneg.f32	s15, s14
 800cafe:	edc7 7a00 	vstr	s15, [r7]
 800cb02:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800cb06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cb0a:	aa31      	add	r2, sp, #196	@ 0xc4
 800cb0c:	2301      	movs	r3, #1
 800cb0e:	429c      	cmp	r4, r3
 800cb10:	da20      	bge.n	800cb54 <__kernel_rem_pio2f+0x460>
 800cb12:	b10e      	cbz	r6, 800cb18 <__kernel_rem_pio2f+0x424>
 800cb14:	eef1 7a67 	vneg.f32	s15, s15
 800cb18:	edc7 7a01 	vstr	s15, [r7, #4]
 800cb1c:	e7be      	b.n	800ca9c <__kernel_rem_pio2f+0x3a8>
 800cb1e:	ab30      	add	r3, sp, #192	@ 0xc0
 800cb20:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800c9ec <__kernel_rem_pio2f+0x2f8>
 800cb24:	440b      	add	r3, r1
 800cb26:	2c00      	cmp	r4, #0
 800cb28:	da05      	bge.n	800cb36 <__kernel_rem_pio2f+0x442>
 800cb2a:	b10e      	cbz	r6, 800cb30 <__kernel_rem_pio2f+0x43c>
 800cb2c:	eef1 7a67 	vneg.f32	s15, s15
 800cb30:	edc7 7a00 	vstr	s15, [r7]
 800cb34:	e7b2      	b.n	800ca9c <__kernel_rem_pio2f+0x3a8>
 800cb36:	ed33 7a01 	vldmdb	r3!, {s14}
 800cb3a:	3c01      	subs	r4, #1
 800cb3c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cb40:	e7f1      	b.n	800cb26 <__kernel_rem_pio2f+0x432>
 800cb42:	ed73 7a01 	vldmdb	r3!, {s15}
 800cb46:	3a01      	subs	r2, #1
 800cb48:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cb4c:	e7d2      	b.n	800caf4 <__kernel_rem_pio2f+0x400>
 800cb4e:	eef0 7a47 	vmov.f32	s15, s14
 800cb52:	e7d4      	b.n	800cafe <__kernel_rem_pio2f+0x40a>
 800cb54:	ecb2 7a01 	vldmia	r2!, {s14}
 800cb58:	3301      	adds	r3, #1
 800cb5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cb5e:	e7d6      	b.n	800cb0e <__kernel_rem_pio2f+0x41a>
 800cb60:	ed72 7a01 	vldmdb	r2!, {s15}
 800cb64:	edd2 6a01 	vldr	s13, [r2, #4]
 800cb68:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800cb6c:	3801      	subs	r0, #1
 800cb6e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cb72:	ed82 7a00 	vstr	s14, [r2]
 800cb76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb7a:	edc2 7a01 	vstr	s15, [r2, #4]
 800cb7e:	e79c      	b.n	800caba <__kernel_rem_pio2f+0x3c6>
 800cb80:	ed73 7a01 	vldmdb	r3!, {s15}
 800cb84:	edd3 6a01 	vldr	s13, [r3, #4]
 800cb88:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800cb8c:	3a01      	subs	r2, #1
 800cb8e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cb92:	ed83 7a00 	vstr	s14, [r3]
 800cb96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb9a:	edc3 7a01 	vstr	s15, [r3, #4]
 800cb9e:	e78f      	b.n	800cac0 <__kernel_rem_pio2f+0x3cc>
 800cba0:	ed33 7a01 	vldmdb	r3!, {s14}
 800cba4:	3c01      	subs	r4, #1
 800cba6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cbaa:	e78f      	b.n	800cacc <__kernel_rem_pio2f+0x3d8>
 800cbac:	eef1 6a66 	vneg.f32	s13, s13
 800cbb0:	eeb1 7a47 	vneg.f32	s14, s14
 800cbb4:	edc7 6a00 	vstr	s13, [r7]
 800cbb8:	ed87 7a01 	vstr	s14, [r7, #4]
 800cbbc:	eef1 7a67 	vneg.f32	s15, s15
 800cbc0:	e790      	b.n	800cae4 <__kernel_rem_pio2f+0x3f0>
 800cbc2:	bf00      	nop

0800cbc4 <scalbnf>:
 800cbc4:	ee10 3a10 	vmov	r3, s0
 800cbc8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800cbcc:	d02b      	beq.n	800cc26 <scalbnf+0x62>
 800cbce:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800cbd2:	d302      	bcc.n	800cbda <scalbnf+0x16>
 800cbd4:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cbd8:	4770      	bx	lr
 800cbda:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800cbde:	d123      	bne.n	800cc28 <scalbnf+0x64>
 800cbe0:	4b24      	ldr	r3, [pc, #144]	@ (800cc74 <scalbnf+0xb0>)
 800cbe2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800cc78 <scalbnf+0xb4>
 800cbe6:	4298      	cmp	r0, r3
 800cbe8:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cbec:	db17      	blt.n	800cc1e <scalbnf+0x5a>
 800cbee:	ee10 3a10 	vmov	r3, s0
 800cbf2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800cbf6:	3a19      	subs	r2, #25
 800cbf8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800cbfc:	4288      	cmp	r0, r1
 800cbfe:	dd15      	ble.n	800cc2c <scalbnf+0x68>
 800cc00:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800cc7c <scalbnf+0xb8>
 800cc04:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800cc80 <scalbnf+0xbc>
 800cc08:	ee10 3a10 	vmov	r3, s0
 800cc0c:	eeb0 7a67 	vmov.f32	s14, s15
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	bfb8      	it	lt
 800cc14:	eef0 7a66 	vmovlt.f32	s15, s13
 800cc18:	ee27 0a87 	vmul.f32	s0, s15, s14
 800cc1c:	4770      	bx	lr
 800cc1e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800cc84 <scalbnf+0xc0>
 800cc22:	ee27 0a80 	vmul.f32	s0, s15, s0
 800cc26:	4770      	bx	lr
 800cc28:	0dd2      	lsrs	r2, r2, #23
 800cc2a:	e7e5      	b.n	800cbf8 <scalbnf+0x34>
 800cc2c:	4410      	add	r0, r2
 800cc2e:	28fe      	cmp	r0, #254	@ 0xfe
 800cc30:	dce6      	bgt.n	800cc00 <scalbnf+0x3c>
 800cc32:	2800      	cmp	r0, #0
 800cc34:	dd06      	ble.n	800cc44 <scalbnf+0x80>
 800cc36:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800cc3a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800cc3e:	ee00 3a10 	vmov	s0, r3
 800cc42:	4770      	bx	lr
 800cc44:	f110 0f16 	cmn.w	r0, #22
 800cc48:	da09      	bge.n	800cc5e <scalbnf+0x9a>
 800cc4a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800cc84 <scalbnf+0xc0>
 800cc4e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800cc88 <scalbnf+0xc4>
 800cc52:	ee10 3a10 	vmov	r3, s0
 800cc56:	eeb0 7a67 	vmov.f32	s14, s15
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	e7d9      	b.n	800cc12 <scalbnf+0x4e>
 800cc5e:	3019      	adds	r0, #25
 800cc60:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800cc64:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800cc68:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800cc8c <scalbnf+0xc8>
 800cc6c:	ee07 3a90 	vmov	s15, r3
 800cc70:	e7d7      	b.n	800cc22 <scalbnf+0x5e>
 800cc72:	bf00      	nop
 800cc74:	ffff3cb0 	.word	0xffff3cb0
 800cc78:	4c000000 	.word	0x4c000000
 800cc7c:	7149f2ca 	.word	0x7149f2ca
 800cc80:	f149f2ca 	.word	0xf149f2ca
 800cc84:	0da24260 	.word	0x0da24260
 800cc88:	8da24260 	.word	0x8da24260
 800cc8c:	33000000 	.word	0x33000000

0800cc90 <floorf>:
 800cc90:	ee10 3a10 	vmov	r3, s0
 800cc94:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800cc98:	3a7f      	subs	r2, #127	@ 0x7f
 800cc9a:	2a16      	cmp	r2, #22
 800cc9c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800cca0:	dc2b      	bgt.n	800ccfa <floorf+0x6a>
 800cca2:	2a00      	cmp	r2, #0
 800cca4:	da12      	bge.n	800cccc <floorf+0x3c>
 800cca6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800cd0c <floorf+0x7c>
 800ccaa:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ccae:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ccb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccb6:	dd06      	ble.n	800ccc6 <floorf+0x36>
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	da24      	bge.n	800cd06 <floorf+0x76>
 800ccbc:	2900      	cmp	r1, #0
 800ccbe:	4b14      	ldr	r3, [pc, #80]	@ (800cd10 <floorf+0x80>)
 800ccc0:	bf08      	it	eq
 800ccc2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800ccc6:	ee00 3a10 	vmov	s0, r3
 800ccca:	4770      	bx	lr
 800cccc:	4911      	ldr	r1, [pc, #68]	@ (800cd14 <floorf+0x84>)
 800ccce:	4111      	asrs	r1, r2
 800ccd0:	420b      	tst	r3, r1
 800ccd2:	d0fa      	beq.n	800ccca <floorf+0x3a>
 800ccd4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800cd0c <floorf+0x7c>
 800ccd8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ccdc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800cce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cce4:	ddef      	ble.n	800ccc6 <floorf+0x36>
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	bfbe      	ittt	lt
 800ccea:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800ccee:	fa40 f202 	asrlt.w	r2, r0, r2
 800ccf2:	189b      	addlt	r3, r3, r2
 800ccf4:	ea23 0301 	bic.w	r3, r3, r1
 800ccf8:	e7e5      	b.n	800ccc6 <floorf+0x36>
 800ccfa:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ccfe:	d3e4      	bcc.n	800ccca <floorf+0x3a>
 800cd00:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cd04:	4770      	bx	lr
 800cd06:	2300      	movs	r3, #0
 800cd08:	e7dd      	b.n	800ccc6 <floorf+0x36>
 800cd0a:	bf00      	nop
 800cd0c:	7149f2ca 	.word	0x7149f2ca
 800cd10:	bf800000 	.word	0xbf800000
 800cd14:	007fffff 	.word	0x007fffff

0800cd18 <_init>:
 800cd18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd1a:	bf00      	nop
 800cd1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd1e:	bc08      	pop	{r3}
 800cd20:	469e      	mov	lr, r3
 800cd22:	4770      	bx	lr

0800cd24 <_fini>:
 800cd24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd26:	bf00      	nop
 800cd28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd2a:	bc08      	pop	{r3}
 800cd2c:	469e      	mov	lr, r3
 800cd2e:	4770      	bx	lr
