{"Source Block": ["oh/src/common/dv/dv_ctrl.v@86:100@HdlStmProcess", "\n   //#################################\n   //SYNCHRONOUS STIMULUS\n   //#################################\n   //START TEST\n   always @ (posedge clk1 or negedge nreset)\n     if(!nreset)\n       start = 1'b0;\n     else if(dut_active)       \n       start = 1'b1;\n\n   //STOP SIMULATION\n   always @ (posedge clk1)\n     if(stim_done & test_done)       \n       #(CFG_TIMEOUT) $finish;\t  \n"], "Clone Blocks": [["oh/src/common/dv/dv_ctrl.v@93:105", "       start = 1'b0;\n     else if(dut_active)       \n       start = 1'b1;\n\n   //STOP SIMULATION\n   always @ (posedge clk1)\n     if(stim_done & test_done)       \n       #(CFG_TIMEOUT) $finish;\t  \n   \t   \n   //WAVEFORM DUMP\n   //Better solution?\n`ifndef VERILATOR \n   initial\n"]], "Diff Content": {"Delete": [[93, "       start = 1'b0;\n"], [95, "       start = 1'b1;\n"]], "Add": [[93, "       start <= 1'b0;\n"], [95, "       start <= 1'b1;\n"]]}}