// Seed: 490625132
`timescale 1 ps / 1ps
module module_0;
  always @(posedge 1, posedge id_0) begin
    id_0 <= id_0 - id_0;
  end
  assign id_0 = 1'b0;
endmodule
