// Seed: 3188823456
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3 = id_1 == 'b0;
  id_4 :
  assert property (@(posedge 1) id_1)
  else $unsigned(57);
  ;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output logic id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wand id_5,
    input wire id_6,
    input uwire id_7,
    output tri1 id_8,
    output tri id_9,
    output wand id_10,
    input tri0 id_11
);
  logic id_13 = -1'b0 != 1;
  always @(id_1, posedge 1)
    if (1 || 1 || 1 == 1) begin : LABEL_0
      id_2 <= -1;
      if (1) assert (1 || 1 - -1);
    end
  assign id_2 = 1;
  bit   id_14 = 1;
  logic id_15;
  ;
  wor id_16;
  assign id_16 = 1;
  always @(posedge id_6) id_14 = 1;
  module_0 modCall_1 (
      id_16,
      id_13
  );
  assign modCall_1.id_3 = 0;
endmodule
