<h1 class="subsection" id="x86-Function-Attributes-1">6.33.33 x86 Function Attributes</h1> <div class="subsection-level-extent" id="x86-Function-Attributes">    <p>These function attributes are supported by the x86 back end: </p> <dl class="table"> <dt>
  <span><code class="code">cdecl</code></span>
</dt> <dd>
<p>On the x86-32 targets, the <code class="code">cdecl</code> attribute causes the compiler to assume that the calling function pops off the stack space used to pass arguments. This is useful to override the effects of the <samp class="option">-mrtd</samp> switch. </p> </dd> <dt>
 <span><code class="code">fastcall</code></span>
</dt> <dd>
<p>On x86-32 targets, the <code class="code">fastcall</code> attribute causes the compiler to pass the first argument (if of integral type) in the register ECX and the second argument (if of integral type) in the register EDX. Subsequent and other typed arguments are passed on the stack. The called function pops the arguments off the stack. If the number of arguments is variable all arguments are pushed on the stack. </p> </dd> <dt>
 <span><code class="code">thiscall</code></span>
</dt> <dd>
<p>On x86-32 targets, the <code class="code">thiscall</code> attribute causes the compiler to pass the first argument (if of integral type) in the register ECX. Subsequent and other typed arguments are passed on the stack. The called function pops the arguments off the stack. If the number of arguments is variable all arguments are pushed on the stack. The <code class="code">thiscall</code> attribute is intended for C++ non-static member functions. As a GCC extension, this calling convention can be used for C functions and for static member methods. </p> </dd> <dt>
 <span><code class="code">ms_abi</code></span>
</dt> <dt><code class="code">sysv_abi</code></dt> <dd> <p>On 32-bit and 64-bit x86 targets, you can use an ABI attribute to indicate which calling convention should be used for a function. The <code class="code">ms_abi</code> attribute tells the compiler to use the Microsoft ABI, while the <code class="code">sysv_abi</code> attribute tells the compiler to use the System V ELF ABI, which is used on GNU/Linux and other systems. The default is to use the Microsoft ABI when targeting Windows. On all other systems, the default is the System V ELF ABI. </p> <p>Note, the <code class="code">ms_abi</code> attribute for Microsoft Windows 64-bit targets currently requires the <samp class="option">-maccumulate-outgoing-args</samp> option. </p> </dd> <dt>
<span><code class="code">callee_pop_aggregate_return (<var class="var">number</var>)</code></span>
</dt> <dd> <p>On x86-32 targets, you can use this attribute to control how aggregates are returned in memory. If the caller is responsible for popping the hidden pointer together with the rest of the arguments, specify <var class="var">number</var> equal to zero. If callee is responsible for popping the hidden pointer, specify <var class="var">number</var> equal to one. </p> <p>The default x86-32 ABI assumes that the callee pops the stack for hidden pointer. However, on x86-32 Microsoft Windows targets, the compiler assumes that the caller pops the stack for hidden pointer. </p> </dd> <dt>
<span><code class="code">ms_hook_prologue</code></span>
</dt> <dd> <p>On 32-bit and 64-bit x86 targets, you can use this function attribute to make GCC generate the “hot-patching” function prologue used in Win32 API functions in Microsoft Windows XP Service Pack 2 and newer. </p> </dd> <dt>
<span><code class="code">naked</code></span>
</dt> <dd>
<p>This attribute allows the compiler to construct the requisite function declaration, while allowing the body of the function to be assembly code. The specified function will not have prologue/epilogue sequences generated by the compiler. Only basic <code class="code">asm</code> statements can safely be included in naked functions (see <a class="pxref" href="basic-asm.html">Basic Asm — Assembler Instructions Without Operands</a>). While using extended <code class="code">asm</code> or a mixture of basic <code class="code">asm</code> and C code may appear to work, they cannot be depended upon to work reliably and are not supported. </p> </dd> <dt>
 <span><code class="code">regparm (<var class="var">number</var>)</code></span>
</dt> <dd>
<p>On x86-32 targets, the <code class="code">regparm</code> attribute causes the compiler to pass arguments number one to <var class="var">number</var> if they are of integral type in registers EAX, EDX, and ECX instead of on the stack. Functions that take a variable number of arguments continue to be passed all of their arguments on the stack. </p> <p>Beware that on some ELF systems this attribute is unsuitable for global functions in shared libraries with lazy binding (which is the default). Lazy binding sends the first call via resolving code in the loader, which might assume EAX, EDX and ECX can be clobbered, as per the standard calling conventions. Solaris 8 is affected by this. Systems with the GNU C Library version 2.1 or higher and FreeBSD are believed to be safe since the loaders there save EAX, EDX and ECX. (Lazy binding can be disabled with the linker or the loader if desired, to avoid the problem.) </p> </dd> <dt>
<span><code class="code">sseregparm</code></span>
</dt> <dd>
<p>On x86-32 targets with SSE support, the <code class="code">sseregparm</code> attribute causes the compiler to pass up to 3 floating-point arguments in SSE registers instead of on the stack. Functions that take a variable number of arguments continue to pass all of their floating-point arguments on the stack. </p> </dd> <dt>
<span><code class="code">force_align_arg_pointer</code></span>
</dt> <dd>
<p>On x86 targets, the <code class="code">force_align_arg_pointer</code> attribute may be applied to individual function definitions, generating an alternate prologue and epilogue that realigns the run-time stack if necessary. This supports mixing legacy codes that run with a 4-byte aligned stack with modern codes that keep a 16-byte stack for SSE compatibility. </p> </dd> <dt>
 <span><code class="code">stdcall</code></span>
</dt> <dd>
<p>On x86-32 targets, the <code class="code">stdcall</code> attribute causes the compiler to assume that the called function pops off the stack space used to pass arguments, unless it takes a variable number of arguments. </p> </dd> <dt>
<span><code class="code">no_callee_saved_registers</code></span>
</dt> <dd>
<p>Use this attribute to indicate that the specified function has no callee-saved registers. That is, all registers can be used as scratch registers. For example, this attribute can be used for a function called from the interrupt handler assembly stub which will preserve all registers and return from interrupt. </p> </dd> <dt>
<span><code class="code">no_caller_saved_registers</code></span>
</dt> <dd>
<p>Use this attribute to indicate that the specified function has no caller-saved registers. That is, all registers are callee-saved. For example, this attribute can be used for a function called from an interrupt handler. The compiler generates proper function entry and exit sequences to save and restore any modified registers, except for the EFLAGS register. Since GCC doesn’t preserve SSE, MMX nor x87 states, the GCC option <samp class="option">-mgeneral-regs-only</samp> should be used to compile functions with <code class="code">no_caller_saved_registers</code> attribute. </p> </dd> <dt>
<span><code class="code">interrupt</code></span>
</dt> <dd>
<p>Use this attribute to indicate that the specified function is an interrupt handler or an exception handler (depending on parameters passed to the function, explained further). The compiler generates function entry and exit sequences suitable for use in an interrupt handler when this attribute is present. The <code class="code">IRET</code> instruction, instead of the <code class="code">RET</code> instruction, is used to return from interrupt handlers. All registers, except for the EFLAGS register which is restored by the <code class="code">IRET</code> instruction, are preserved by the compiler. Since GCC doesn’t preserve SSE, MMX nor x87 states, the GCC option <samp class="option">-mgeneral-regs-only</samp> should be used to compile interrupt and exception handlers. </p> <p>Any interruptible-without-stack-switch code must be compiled with <samp class="option">-mno-red-zone</samp> since interrupt handlers can and will, because of the hardware design, touch the red zone. </p> <p>An interrupt handler must be declared with a mandatory pointer argument: </p> <div class="example smallexample"> <pre class="example-preformatted" data-language="cpp">struct interrupt_frame;

__attribute__ ((interrupt))
void
f (struct interrupt_frame *frame)
{
}</pre>
</div> <p>and you must define <code class="code">struct interrupt_frame</code> as described in the processor’s manual. </p> <p>Exception handlers differ from interrupt handlers because the system pushes an error code on the stack. An exception handler declaration is similar to that for an interrupt handler, but with a different mandatory function signature. The compiler arranges to pop the error code off the stack before the <code class="code">IRET</code> instruction. </p> <div class="example smallexample"> <pre class="example-preformatted" data-language="cpp">#ifdef __x86_64__
typedef unsigned long long int uword_t;
#else
typedef unsigned int uword_t;
#endif

struct interrupt_frame;

__attribute__ ((interrupt))
void
f (struct interrupt_frame *frame, uword_t error_code)
{
  ...
}</pre>
</div> <p>Exception handlers should only be used for exceptions that push an error code; you should use an interrupt handler in other cases. The system will crash if the wrong kind of handler is used. </p> </dd> <dt>
<span><code class="code">target (<var class="var">options</var>)</code></span>
</dt> <dd>
<p>As discussed in <a class="ref" href="common-function-attributes.html">Common Function Attributes</a>, this attribute allows specification of target-specific compilation options. </p> <p>On the x86, the following options are allowed: </p>
<dl class="table"> <dt>
<span>‘<samp class="samp">3dnow</samp>’</span>
</dt> <dt>‘<samp class="samp">no-3dnow</samp>’</dt> <dd>
<p>Enable/disable the generation of the 3DNow! instructions. </p> </dd> <dt>
<span>‘<samp class="samp">3dnowa</samp>’</span>
</dt> <dt>‘<samp class="samp">no-3dnowa</samp>’</dt> <dd>
<p>Enable/disable the generation of the enhanced 3DNow! instructions. </p> </dd> <dt>
<span>‘<samp class="samp">abm</samp>’</span>
</dt> <dt>‘<samp class="samp">no-abm</samp>’</dt> <dd>
<p>Enable/disable the generation of the advanced bit instructions. </p> </dd> <dt>
<span>‘<samp class="samp">adx</samp>’</span>
</dt> <dt>‘<samp class="samp">no-adx</samp>’</dt> <dd>
<p>Enable/disable the generation of the ADX instructions. </p> </dd> <dt>
<span>‘<samp class="samp">aes</samp>’</span>
</dt> <dt>‘<samp class="samp">no-aes</samp>’</dt> <dd>
<p>Enable/disable the generation of the AES instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx2</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx2</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX2 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx5124fmaps</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx5124fmaps</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX5124FMAPS instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx5124vnniw</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx5124vnniw</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX5124VNNIW instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx512bitalg</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx512bitalg</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX512BITALG instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx512bw</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx512bw</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX512BW instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx512cd</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx512cd</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX512CD instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx512dq</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx512dq</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX512DQ instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx512er</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx512er</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX512ER instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx512f</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx512f</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX512F instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx512ifma</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx512ifma</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX512IFMA instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx512pf</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx512pf</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX512PF instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx512vbmi</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx512vbmi</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX512VBMI instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx512vbmi2</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx512vbmi2</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX512VBMI2 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx512vl</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx512vl</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX512VL instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx512vnni</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx512vnni</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX512VNNI instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx512vpopcntdq</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx512vpopcntdq</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX512VPOPCNTDQ instructions. </p> </dd> <dt>
<span>‘<samp class="samp">bmi</samp>’</span>
</dt> <dt>‘<samp class="samp">no-bmi</samp>’</dt> <dd>
<p>Enable/disable the generation of the BMI instructions. </p> </dd> <dt>
<span>‘<samp class="samp">bmi2</samp>’</span>
</dt> <dt>‘<samp class="samp">no-bmi2</samp>’</dt> <dd>
<p>Enable/disable the generation of the BMI2 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">cldemote</samp>’</span>
</dt> <dt>‘<samp class="samp">no-cldemote</samp>’</dt> <dd>
<p>Enable/disable the generation of the CLDEMOTE instructions. </p> </dd> <dt>
<span>‘<samp class="samp">clflushopt</samp>’</span>
</dt> <dt>‘<samp class="samp">no-clflushopt</samp>’</dt> <dd>
<p>Enable/disable the generation of the CLFLUSHOPT instructions. </p> </dd> <dt>
<span>‘<samp class="samp">clwb</samp>’</span>
</dt> <dt>‘<samp class="samp">no-clwb</samp>’</dt> <dd>
<p>Enable/disable the generation of the CLWB instructions. </p> </dd> <dt>
<span>‘<samp class="samp">clzero</samp>’</span>
</dt> <dt>‘<samp class="samp">no-clzero</samp>’</dt> <dd>
<p>Enable/disable the generation of the CLZERO instructions. </p> </dd> <dt>
<span>‘<samp class="samp">crc32</samp>’</span>
</dt> <dt>‘<samp class="samp">no-crc32</samp>’</dt> <dd>
<p>Enable/disable the generation of the CRC32 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">cx16</samp>’</span>
</dt> <dt>‘<samp class="samp">no-cx16</samp>’</dt> <dd>
<p>Enable/disable the generation of the CMPXCHG16B instructions. </p> </dd> <dt>
<span>‘<samp class="samp">default</samp>’</span>
</dt> <dd>
<p>See <a class="xref" href="function-multiversioning.html">Function Multiversioning</a>, where it is used to specify the default function version. </p> </dd> <dt>
<span>‘<samp class="samp">f16c</samp>’</span>
</dt> <dt>‘<samp class="samp">no-f16c</samp>’</dt> <dd>
<p>Enable/disable the generation of the F16C instructions. </p> </dd> <dt>
<span>‘<samp class="samp">fma</samp>’</span>
</dt> <dt>‘<samp class="samp">no-fma</samp>’</dt> <dd>
<p>Enable/disable the generation of the FMA instructions. </p> </dd> <dt>
<span>‘<samp class="samp">fma4</samp>’</span>
</dt> <dt>‘<samp class="samp">no-fma4</samp>’</dt> <dd>
<p>Enable/disable the generation of the FMA4 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">fsgsbase</samp>’</span>
</dt> <dt>‘<samp class="samp">no-fsgsbase</samp>’</dt> <dd>
<p>Enable/disable the generation of the FSGSBASE instructions. </p> </dd> <dt>
<span>‘<samp class="samp">fxsr</samp>’</span>
</dt> <dt>‘<samp class="samp">no-fxsr</samp>’</dt> <dd>
<p>Enable/disable the generation of the FXSR instructions. </p> </dd> <dt>
<span>‘<samp class="samp">gfni</samp>’</span>
</dt> <dt>‘<samp class="samp">no-gfni</samp>’</dt> <dd>
<p>Enable/disable the generation of the GFNI instructions. </p> </dd> <dt>
<span>‘<samp class="samp">hle</samp>’</span>
</dt> <dt>‘<samp class="samp">no-hle</samp>’</dt> <dd>
<p>Enable/disable the generation of the HLE instruction prefixes. </p> </dd> <dt>
<span>‘<samp class="samp">lwp</samp>’</span>
</dt> <dt>‘<samp class="samp">no-lwp</samp>’</dt> <dd>
<p>Enable/disable the generation of the LWP instructions. </p> </dd> <dt>
<span>‘<samp class="samp">lzcnt</samp>’</span>
</dt> <dt>‘<samp class="samp">no-lzcnt</samp>’</dt> <dd>
<p>Enable/disable the generation of the LZCNT instructions. </p> </dd> <dt>
<span>‘<samp class="samp">mmx</samp>’</span>
</dt> <dt>‘<samp class="samp">no-mmx</samp>’</dt> <dd>
<p>Enable/disable the generation of the MMX instructions. </p> </dd> <dt>
<span>‘<samp class="samp">movbe</samp>’</span>
</dt> <dt>‘<samp class="samp">no-movbe</samp>’</dt> <dd>
<p>Enable/disable the generation of the MOVBE instructions. </p> </dd> <dt>
<span>‘<samp class="samp">movdir64b</samp>’</span>
</dt> <dt>‘<samp class="samp">no-movdir64b</samp>’</dt> <dd>
<p>Enable/disable the generation of the MOVDIR64B instructions. </p> </dd> <dt>
<span>‘<samp class="samp">movdiri</samp>’</span>
</dt> <dt>‘<samp class="samp">no-movdiri</samp>’</dt> <dd>
<p>Enable/disable the generation of the MOVDIRI instructions. </p> </dd> <dt>
<span>‘<samp class="samp">mwait</samp>’</span>
</dt> <dt>‘<samp class="samp">no-mwait</samp>’</dt> <dd>
<p>Enable/disable the generation of the MWAIT and MONITOR instructions. </p> </dd> <dt>
<span>‘<samp class="samp">mwaitx</samp>’</span>
</dt> <dt>‘<samp class="samp">no-mwaitx</samp>’</dt> <dd>
<p>Enable/disable the generation of the MWAITX instructions. </p> </dd> <dt>
<span>‘<samp class="samp">pclmul</samp>’</span>
</dt> <dt>‘<samp class="samp">no-pclmul</samp>’</dt> <dd>
<p>Enable/disable the generation of the PCLMUL instructions. </p> </dd> <dt>
<span>‘<samp class="samp">pconfig</samp>’</span>
</dt> <dt>‘<samp class="samp">no-pconfig</samp>’</dt> <dd>
<p>Enable/disable the generation of the PCONFIG instructions. </p> </dd> <dt>
<span>‘<samp class="samp">pku</samp>’</span>
</dt> <dt>‘<samp class="samp">no-pku</samp>’</dt> <dd>
<p>Enable/disable the generation of the PKU instructions. </p> </dd> <dt>
<span>‘<samp class="samp">popcnt</samp>’</span>
</dt> <dt>‘<samp class="samp">no-popcnt</samp>’</dt> <dd>
<p>Enable/disable the generation of the POPCNT instruction. </p> </dd> <dt>
<span>‘<samp class="samp">prefetchwt1</samp>’</span>
</dt> <dt>‘<samp class="samp">no-prefetchwt1</samp>’</dt> <dd>
<p>Enable/disable the generation of the PREFETCHWT1 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">prfchw</samp>’</span>
</dt> <dt>‘<samp class="samp">no-prfchw</samp>’</dt> <dd>
<p>Enable/disable the generation of the PREFETCHW instruction. </p> </dd> <dt>
<span>‘<samp class="samp">ptwrite</samp>’</span>
</dt> <dt>‘<samp class="samp">no-ptwrite</samp>’</dt> <dd>
<p>Enable/disable the generation of the PTWRITE instructions. </p> </dd> <dt>
<span>‘<samp class="samp">rdpid</samp>’</span>
</dt> <dt>‘<samp class="samp">no-rdpid</samp>’</dt> <dd>
<p>Enable/disable the generation of the RDPID instructions. </p> </dd> <dt>
<span>‘<samp class="samp">rdrnd</samp>’</span>
</dt> <dt>‘<samp class="samp">no-rdrnd</samp>’</dt> <dd>
<p>Enable/disable the generation of the RDRND instructions. </p> </dd> <dt>
<span>‘<samp class="samp">rdseed</samp>’</span>
</dt> <dt>‘<samp class="samp">no-rdseed</samp>’</dt> <dd>
<p>Enable/disable the generation of the RDSEED instructions. </p> </dd> <dt>
<span>‘<samp class="samp">rtm</samp>’</span>
</dt> <dt>‘<samp class="samp">no-rtm</samp>’</dt> <dd>
<p>Enable/disable the generation of the RTM instructions. </p> </dd> <dt>
<span>‘<samp class="samp">sahf</samp>’</span>
</dt> <dt>‘<samp class="samp">no-sahf</samp>’</dt> <dd>
<p>Enable/disable the generation of the SAHF instructions. </p> </dd> <dt>
<span>‘<samp class="samp">sgx</samp>’</span>
</dt> <dt>‘<samp class="samp">no-sgx</samp>’</dt> <dd>
<p>Enable/disable the generation of the SGX instructions. </p> </dd> <dt>
<span>‘<samp class="samp">sha</samp>’</span>
</dt> <dt>‘<samp class="samp">no-sha</samp>’</dt> <dd>
<p>Enable/disable the generation of the SHA instructions. </p> </dd> <dt>
<span>‘<samp class="samp">shstk</samp>’</span>
</dt> <dt>‘<samp class="samp">no-shstk</samp>’</dt> <dd>
<p>Enable/disable the shadow stack built-in functions from CET. </p> </dd> <dt>
<span>‘<samp class="samp">sse</samp>’</span>
</dt> <dt>‘<samp class="samp">no-sse</samp>’</dt> <dd>
<p>Enable/disable the generation of the SSE instructions. </p> </dd> <dt>
<span>‘<samp class="samp">sse2</samp>’</span>
</dt> <dt>‘<samp class="samp">no-sse2</samp>’</dt> <dd>
<p>Enable/disable the generation of the SSE2 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">sse3</samp>’</span>
</dt> <dt>‘<samp class="samp">no-sse3</samp>’</dt> <dd>
<p>Enable/disable the generation of the SSE3 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">sse4</samp>’</span>
</dt> <dt>‘<samp class="samp">no-sse4</samp>’</dt> <dd>
<p>Enable/disable the generation of the SSE4 instructions (both SSE4.1 and SSE4.2). </p> </dd> <dt>
<span>‘<samp class="samp">sse4.1</samp>’</span>
</dt> <dt>‘<samp class="samp">no-sse4.1</samp>’</dt> <dd>
<p>Enable/disable the generation of the SSE4.1 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">sse4.2</samp>’</span>
</dt> <dt>‘<samp class="samp">no-sse4.2</samp>’</dt> <dd>
<p>Enable/disable the generation of the SSE4.2 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">sse4a</samp>’</span>
</dt> <dt>‘<samp class="samp">no-sse4a</samp>’</dt> <dd>
<p>Enable/disable the generation of the SSE4A instructions. </p> </dd> <dt>
<span>‘<samp class="samp">ssse3</samp>’</span>
</dt> <dt>‘<samp class="samp">no-ssse3</samp>’</dt> <dd>
<p>Enable/disable the generation of the SSSE3 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">tbm</samp>’</span>
</dt> <dt>‘<samp class="samp">no-tbm</samp>’</dt> <dd>
<p>Enable/disable the generation of the TBM instructions. </p> </dd> <dt>
<span>‘<samp class="samp">vaes</samp>’</span>
</dt> <dt>‘<samp class="samp">no-vaes</samp>’</dt> <dd>
<p>Enable/disable the generation of the VAES instructions. </p> </dd> <dt>
<span>‘<samp class="samp">vpclmulqdq</samp>’</span>
</dt> <dt>‘<samp class="samp">no-vpclmulqdq</samp>’</dt> <dd>
<p>Enable/disable the generation of the VPCLMULQDQ instructions. </p> </dd> <dt>
<span>‘<samp class="samp">waitpkg</samp>’</span>
</dt> <dt>‘<samp class="samp">no-waitpkg</samp>’</dt> <dd>
<p>Enable/disable the generation of the WAITPKG instructions. </p> </dd> <dt>
<span>‘<samp class="samp">wbnoinvd</samp>’</span>
</dt> <dt>‘<samp class="samp">no-wbnoinvd</samp>’</dt> <dd>
<p>Enable/disable the generation of the WBNOINVD instructions. </p> </dd> <dt>
<span>‘<samp class="samp">xop</samp>’</span>
</dt> <dt>‘<samp class="samp">no-xop</samp>’</dt> <dd>
<p>Enable/disable the generation of the XOP instructions. </p> </dd> <dt>
<span>‘<samp class="samp">xsave</samp>’</span>
</dt> <dt>‘<samp class="samp">no-xsave</samp>’</dt> <dd>
<p>Enable/disable the generation of the XSAVE instructions. </p> </dd> <dt>
<span>‘<samp class="samp">xsavec</samp>’</span>
</dt> <dt>‘<samp class="samp">no-xsavec</samp>’</dt> <dd>
<p>Enable/disable the generation of the XSAVEC instructions. </p> </dd> <dt>
<span>‘<samp class="samp">xsaveopt</samp>’</span>
</dt> <dt>‘<samp class="samp">no-xsaveopt</samp>’</dt> <dd>
<p>Enable/disable the generation of the XSAVEOPT instructions. </p> </dd> <dt>
<span>‘<samp class="samp">xsaves</samp>’</span>
</dt> <dt>‘<samp class="samp">no-xsaves</samp>’</dt> <dd>
<p>Enable/disable the generation of the XSAVES instructions. </p> </dd> <dt>
<span>‘<samp class="samp">amx-tile</samp>’</span>
</dt> <dt>‘<samp class="samp">no-amx-tile</samp>’</dt> <dd>
<p>Enable/disable the generation of the AMX-TILE instructions. </p> </dd> <dt>
<span>‘<samp class="samp">amx-int8</samp>’</span>
</dt> <dt>‘<samp class="samp">no-amx-int8</samp>’</dt> <dd>
<p>Enable/disable the generation of the AMX-INT8 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">amx-bf16</samp>’</span>
</dt> <dt>‘<samp class="samp">no-amx-bf16</samp>’</dt> <dd>
<p>Enable/disable the generation of the AMX-BF16 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">uintr</samp>’</span>
</dt> <dt>‘<samp class="samp">no-uintr</samp>’</dt> <dd>
<p>Enable/disable the generation of the UINTR instructions. </p> </dd> <dt>
<span>‘<samp class="samp">hreset</samp>’</span>
</dt> <dt>‘<samp class="samp">no-hreset</samp>’</dt> <dd>
<p>Enable/disable the generation of the HRESET instruction. </p> </dd> <dt>
<span>‘<samp class="samp">kl</samp>’</span>
</dt> <dt>‘<samp class="samp">no-kl</samp>’</dt> <dd>
<p>Enable/disable the generation of the KEYLOCKER instructions. </p> </dd> <dt>
<span>‘<samp class="samp">widekl</samp>’</span>
</dt> <dt>‘<samp class="samp">no-widekl</samp>’</dt> <dd>
<p>Enable/disable the generation of the WIDEKL instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avxvnni</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avxvnni</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVXVNNI instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avxifma</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avxifma</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVXIFMA instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avxvnniint8</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avxvnniint8</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVXVNNIINT8 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avxneconvert</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avxneconvert</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVXNECONVERT instructions. </p> </dd> <dt>
<span>‘<samp class="samp">cmpccxadd</samp>’</span>
</dt> <dt>‘<samp class="samp">no-cmpccxadd</samp>’</dt> <dd>
<p>Enable/disable the generation of the CMPccXADD instructions. </p> </dd> <dt>
<span>‘<samp class="samp">amx-fp16</samp>’</span>
</dt> <dt>‘<samp class="samp">no-amx-fp16</samp>’</dt> <dd>
<p>Enable/disable the generation of the AMX-FP16 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">prefetchi</samp>’</span>
</dt> <dt>‘<samp class="samp">no-prefetchi</samp>’</dt> <dd>
<p>Enable/disable the generation of the PREFETCHI instructions. </p> </dd> <dt>
<span>‘<samp class="samp">raoint</samp>’</span>
</dt> <dt>‘<samp class="samp">no-raoint</samp>’</dt> <dd>
<p>Enable/disable the generation of the RAOINT instructions. </p> </dd> <dt>
<span>‘<samp class="samp">amx-complex</samp>’</span>
</dt> <dt>‘<samp class="samp">no-amx-complex</samp>’</dt> <dd>
<p>Enable/disable the generation of the AMX-COMPLEX instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avxvnniint16</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avxvnniint16</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVXVNNIINT16 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">sm3</samp>’</span>
</dt> <dt>‘<samp class="samp">no-sm3</samp>’</dt> <dd>
<p>Enable/disable the generation of the SM3 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">sha512</samp>’</span>
</dt> <dt>‘<samp class="samp">no-sha512</samp>’</dt> <dd>
<p>Enable/disable the generation of the SHA512 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">sm4</samp>’</span>
</dt> <dt>‘<samp class="samp">no-sm4</samp>’</dt> <dd>
<p>Enable/disable the generation of the SM4 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">usermsr</samp>’</span>
</dt> <dt>‘<samp class="samp">no-usermsr</samp>’</dt> <dd>
<p>Enable/disable the generation of the USER_MSR instructions. </p> </dd> <dt>
<span>‘<samp class="samp">apxf</samp>’</span>
</dt> <dt>‘<samp class="samp">no-apxf</samp>’</dt> <dd>
<p>Enable/disable the generation of the APX features, including EGPR, PUSH2POP2, NDD and PPX. </p> </dd> <dt>
<span>‘<samp class="samp">avx10.1</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx10.1</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX10.1 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx10.1-256</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx10.1-256</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX10.1 instructions. </p> </dd> <dt>
<span>‘<samp class="samp">avx10.1-512</samp>’</span>
</dt> <dt>‘<samp class="samp">no-avx10.1-512</samp>’</dt> <dd>
<p>Enable/disable the generation of the AVX10.1 512 bit instructions. </p> </dd> <dt>
<span>‘<samp class="samp">cld</samp>’</span>
</dt> <dt>‘<samp class="samp">no-cld</samp>’</dt> <dd>
<p>Enable/disable the generation of the CLD before string moves. </p> </dd> <dt>
<span>‘<samp class="samp">fancy-math-387</samp>’</span>
</dt> <dt>‘<samp class="samp">no-fancy-math-387</samp>’</dt> <dd>
<p>Enable/disable the generation of the <code class="code">sin</code>, <code class="code">cos</code>, and <code class="code">sqrt</code> instructions on the 387 floating-point unit. </p> </dd> <dt>
<span>‘<samp class="samp">ieee-fp</samp>’</span>
</dt> <dt>‘<samp class="samp">no-ieee-fp</samp>’</dt> <dd>
<p>Enable/disable the generation of floating point that depends on IEEE arithmetic. </p> </dd> <dt>
<span>‘<samp class="samp">inline-all-stringops</samp>’</span>
</dt> <dt>‘<samp class="samp">no-inline-all-stringops</samp>’</dt> <dd>
<p>Enable/disable inlining of string operations. </p> </dd> <dt>
<span>‘<samp class="samp">inline-stringops-dynamically</samp>’</span>
</dt> <dt>‘<samp class="samp">no-inline-stringops-dynamically</samp>’</dt> <dd>
<p>Enable/disable the generation of the inline code to do small string operations and calling the library routines for large operations. </p> </dd> <dt>
<span>‘<samp class="samp">align-stringops</samp>’</span>
</dt> <dt>‘<samp class="samp">no-align-stringops</samp>’</dt> <dd>
<p>Do/do not align destination of inlined string operations. </p> </dd> <dt>
<span>‘<samp class="samp">recip</samp>’</span>
</dt> <dt>‘<samp class="samp">no-recip</samp>’</dt> <dd>
<p>Enable/disable the generation of RCPSS, RCPPS, RSQRTSS and RSQRTPS instructions followed an additional Newton-Raphson step instead of doing a floating-point division. </p> </dd> <dt>
<span>‘<samp class="samp">general-regs-only</samp>’</span>
</dt> <dd>
<p>Generate code which uses only the general registers. </p> </dd> <dt>
<span>‘<samp class="samp">arch=<var class="var">ARCH</var></samp>’</span>
</dt> <dd>
<p>Specify the architecture to generate code for in compiling the function. </p> </dd> <dt>
<span>‘<samp class="samp">tune=<var class="var">TUNE</var></samp>’</span>
</dt> <dd>
<p>Specify the architecture to tune for in compiling the function. </p> </dd> <dt>
<span>‘<samp class="samp">fpmath=<var class="var">FPMATH</var></samp>’</span>
</dt> <dd>
<p>Specify which floating-point unit to use. You must specify the <code class="code">target("fpmath=sse,387")</code> option as <code class="code">target("fpmath=sse+387")</code> because the comma would separate different options. </p> </dd> <dt>
<span>‘<samp class="samp">prefer-vector-width=<var class="var">OPT</var></samp>’</span>
</dt> <dd>
<p>On x86 targets, the <code class="code">prefer-vector-width</code> attribute informs the compiler to use <var class="var">OPT</var>-bit vector width in instructions instead of the default on the selected platform. </p> <p>Valid <var class="var">OPT</var> values are: </p> <dl class="table"> <dt>‘<samp class="samp">none</samp>’</dt> <dd>
<p>No extra limitations applied to GCC other than defined by the selected platform. </p> </dd> <dt>‘<samp class="samp">128</samp>’</dt> <dd>
<p>Prefer 128-bit vector width for instructions. </p> </dd> <dt>‘<samp class="samp">256</samp>’</dt> <dd>
<p>Prefer 256-bit vector width for instructions. </p> </dd> <dt>‘<samp class="samp">512</samp>’</dt> <dd><p>Prefer 512-bit vector width for instructions. </p></dd> </dl> </dd> </dl> </dd> <dt>
<span><code class="code">indirect_branch("<var class="var">choice</var>")</code></span>
</dt> <dd>
<p>On x86 targets, the <code class="code">indirect_branch</code> attribute causes the compiler to convert indirect call and jump with <var class="var">choice</var>. ‘<samp class="samp">keep</samp>’ keeps indirect call and jump unmodified. ‘<samp class="samp">thunk</samp>’ converts indirect call and jump to call and return thunk. ‘<samp class="samp">thunk-inline</samp>’ converts indirect call and jump to inlined call and return thunk. ‘<samp class="samp">thunk-extern</samp>’ converts indirect call and jump to external call and return thunk provided in a separate object file. </p> </dd> <dt>
<span><code class="code">function_return("<var class="var">choice</var>")</code></span>
</dt> <dd>
<p>On x86 targets, the <code class="code">function_return</code> attribute causes the compiler to convert function return with <var class="var">choice</var>. ‘<samp class="samp">keep</samp>’ keeps function return unmodified. ‘<samp class="samp">thunk</samp>’ converts function return to call and return thunk. ‘<samp class="samp">thunk-inline</samp>’ converts function return to inlined call and return thunk. ‘<samp class="samp">thunk-extern</samp>’ converts function return to external call and return thunk provided in a separate object file. </p> </dd> <dt>
<span><code class="code">nocf_check</code></span>
</dt> <dd>
<p>The <code class="code">nocf_check</code> attribute on a function is used to inform the compiler that the function’s prologue should not be instrumented when compiled with the <samp class="option">-fcf-protection=branch</samp> option. The compiler assumes that the function’s address is a valid target for a control-flow transfer. </p> <p>The <code class="code">nocf_check</code> attribute on a type of pointer to function is used to inform the compiler that a call through the pointer should not be instrumented when compiled with the <samp class="option">-fcf-protection=branch</samp> option. The compiler assumes that the function’s address from the pointer is a valid target for a control-flow transfer. A direct function call through a function name is assumed to be a safe call thus direct calls are not instrumented by the compiler. </p> <p>The <code class="code">nocf_check</code> attribute is applied to an object’s type. In case of assignment of a function address or a function pointer to another pointer, the attribute is not carried over from the right-hand object’s type; the type of left-hand object stays unchanged. The compiler checks for <code class="code">nocf_check</code> attribute mismatch and reports a warning in case of mismatch. </p> <div class="example smallexample"> <pre class="example-preformatted" data-language="cpp">{
int foo (void) __attribute__(nocf_check);
void (*foo1)(void) __attribute__(nocf_check);
void (*foo2)(void);

/* foo's address is assumed to be valid.  */
int
foo (void) 

  /* This call site is not checked for control-flow 
     validity.  */
  (*foo1)();

  /* A warning is issued about attribute mismatch.  */
  foo1 = foo2; 

  /* This call site is still not checked.  */
  (*foo1)();

  /* This call site is checked.  */
  (*foo2)();

  /* A warning is issued about attribute mismatch.  */
  foo2 = foo1; 

  /* This call site is still checked.  */
  (*foo2)();

  return 0;
}</pre>
</div> </dd> <dt>
<span><code class="code">cf_check</code></span>
</dt> <dd> <p>The <code class="code">cf_check</code> attribute on a function is used to inform the compiler that ENDBR instruction should be placed at the function entry when <samp class="option">-fcf-protection=branch</samp> is enabled. </p> </dd> <dt>
<span><code class="code">indirect_return</code></span>
</dt> <dd> <p>The <code class="code">indirect_return</code> attribute can be applied to a function, as well as variable or type of function pointer to inform the compiler that the function may return via indirect branch. </p> </dd> <dt>
<span><code class="code">fentry_name("<var class="var">name</var>")</code></span>
</dt> <dd>
<p>On x86 targets, the <code class="code">fentry_name</code> attribute sets the function to call on function entry when function instrumentation is enabled with <samp class="option">-pg -mfentry</samp>. When <var class="var">name</var> is nop then a 5 byte nop sequence is generated. </p> </dd> <dt>
<span><code class="code">fentry_section("<var class="var">name</var>")</code></span>
</dt> <dd>
<p>On x86 targets, the <code class="code">fentry_section</code> attribute sets the name of the section to record function entry instrumentation calls in when enabled with <samp class="option">-pg -mrecord-mcount</samp> </p> </dd> <dt>
 <span><code class="code">nodirect_extern_access</code></span>
</dt> <dd>
<p>This attribute, attached to a global variable or function, is the counterpart to option <samp class="option">-mno-direct-extern-access</samp>. </p> </dd> </dl> <ul class="mini-toc"> <li><a href="#Inlining-rules-1" accesskey="1">Inlining rules</a></li> </ul> <div class="subsubsection-level-extent" id="Inlining-rules-1"> <h1 class="subsubsection"><span>6.33.33.1 Inlining rules</span></h1> <p>On the x86, the inliner does not inline a function that has different target options than the caller, unless the callee has a subset of the target options of the caller. For example a function declared with <code class="code">target("sse3")</code> can inline a function with <code class="code">target("sse2")</code>, since <code class="code">-msse3</code> implies <code class="code">-msse2</code>. </p> <p>Besides the basic rule, when a function specifies <code class="code">target("arch=<var class="var">ARCH</var>")</code> or <code class="code">target("tune=<var class="var">TUNE</var>")</code> attribute, the inlining rule will be different. It allows inlining of a function with default <samp class="option">-march=x86-64</samp> and <samp class="option">-mtune=generic</samp> specified, or a function that has a subset of ISA features and marked with always_inline. </p> </div> </div><div class="_attribution">
  <p class="_attribution-p">
    &copy; Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-14.2.0/gcc/x86-Function-Attributes.html" class="_attribution-link">https://gcc.gnu.org/onlinedocs/gcc-14.2.0/gcc/x86-Function-Attributes.html</a>
  </p>
</div>
