#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028d8b24e210 .scope module, "ALU_tb" "ALU_tb" 2 3;
 .timescale -9 -12;
P_0000028d8b3284a0 .param/l "Input_data_width" 1 2 6, +C4<00000000000000000000000000001000>;
P_0000028d8b3284d8 .param/l "Output_data_width" 1 2 7, +C4<00000000000000000000000000001000>;
v0000028d8b2c00d0_0 .var/s "A", 7 0;
v0000028d8b2c08f0_0 .var "ALU_FUN", 3 0;
v0000028d8b2bf8b0_0 .net/s "ALU_OUT", 7 0, v0000028d8b25bcd0_0;  1 drivers
v0000028d8b2bf9f0_0 .var/s "B", 7 0;
v0000028d8b2c0210_0 .var "CLK", 0 0;
v0000028d8b2c0990_0 .net "OUT_VALID", 0 0, v0000028d8b2ba510_0;  1 drivers
v0000028d8b2bf810_0 .var "RST", 0 0;
v0000028d8b2bfa90_0 .var/s "exp_out", 7 0;
v0000028d8b2bfb30_0 .var "exp_valid", 0 0;
S_0000028d8b24e3a0 .scope module, "DUT" "ALU" 2 21, 3 7 0, S_0000028d8b24e210;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 8 "ALU_OUT";
    .port_info 6 /OUTPUT 1 "OUT_VALID";
P_0000028d8b259a30 .param/l "Input_data_width" 0 3 7, +C4<00000000000000000000000000001000>;
P_0000028d8b259a68 .param/l "Output_data_width" 0 3 7, +C4<00000000000000000000000000001000>;
v0000028d8b2ba470_0 .net/s "A", 7 0, v0000028d8b2c00d0_0;  1 drivers
v0000028d8b2ba5b0_0 .net "ALU_FUN", 3 0, v0000028d8b2c08f0_0;  1 drivers
v0000028d8b2b9750_0 .net/s "ALU_OUT", 7 0, v0000028d8b25bcd0_0;  alias, 1 drivers
v0000028d8b2b8b70_0 .net "Arith_Enable_internal", 0 0, v0000028d8b2b96b0_0;  1 drivers
v0000028d8b2b8cb0_0 .net "Arith_Flag_internal", 0 0, v0000028d8b25b190_0;  1 drivers
v0000028d8b2b9cf0_0 .net/s "Arith_out_internal", 7 0, v0000028d8b25b7d0_0;  1 drivers
v0000028d8b2b9ed0_0 .net/s "B", 7 0, v0000028d8b2bf9f0_0;  1 drivers
v0000028d8b2b9bb0_0 .net "CLK", 0 0, v0000028d8b2c0210_0;  1 drivers
v0000028d8b2b8e90_0 .net "CMP_Enable_internal", 0 0, v0000028d8b2b8ad0_0;  1 drivers
v0000028d8b2b9d90_0 .net "CMP_Flag_internal", 0 0, v0000028d8b25bb90_0;  1 drivers
v0000028d8b2b9f70_0 .net/s "CMP_out_internal", 7 0, v0000028d8b25b230_0;  1 drivers
v0000028d8b2ba010_0 .net "Logic_Enable_internal", 0 0, v0000028d8b2b9930_0;  1 drivers
v0000028d8b2ba650_0 .net "Logic_Flag_internal", 0 0, v0000028d8b2ba0b0_0;  1 drivers
v0000028d8b2ba150_0 .net/s "Logic_out_internal", 7 0, v0000028d8b2b88f0_0;  1 drivers
v0000028d8b2ba1f0_0 .net "OUT_VALID", 0 0, v0000028d8b2ba510_0;  alias, 1 drivers
v0000028d8b2b8d50_0 .net "RST", 0 0, v0000028d8b2bf810_0;  1 drivers
v0000028d8b2b8df0_0 .net "Shift_Enable_internal", 0 0, v0000028d8b2ba330_0;  1 drivers
v0000028d8b2b8fd0_0 .net "Shift_Flag_internal", 0 0, v0000028d8b2b8990_0;  1 drivers
v0000028d8b2b9070_0 .net/s "Shift_out_internal", 7 0, v0000028d8b2b8a30_0;  1 drivers
L_0000028d8b2bfef0 .part v0000028d8b2c08f0_0, 2, 2;
L_0000028d8b2c0490 .part v0000028d8b2c08f0_0, 0, 2;
L_0000028d8b2bfbd0 .part v0000028d8b2c08f0_0, 0, 2;
L_0000028d8b2bf270 .part v0000028d8b2c08f0_0, 0, 2;
L_0000028d8b2c0030 .part v0000028d8b2c08f0_0, 0, 2;
L_0000028d8b2c0a30 .part v0000028d8b2c08f0_0, 2, 2;
L_0000028d8b2bf950 .part v0000028d8b2c08f0_0, 2, 2;
S_0000028d8b21e310 .scope module, "ALU_OUT_MUX" "MUX" 3 103, 4 1 0, S_0000028d8b24e3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 8 "In1";
    .port_info 2 /INPUT 8 "In2";
    .port_info 3 /INPUT 8 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 8 "Out";
P_0000028d8b20f0c0 .param/l "Output_data_width" 0 4 2, +C4<00000000000000000000000000001000>;
v0000028d8b25bd70_0 .net/s "In0", 7 0, v0000028d8b25b7d0_0;  alias, 1 drivers
v0000028d8b25b690_0 .net/s "In1", 7 0, v0000028d8b2b88f0_0;  alias, 1 drivers
v0000028d8b25b910_0 .net/s "In2", 7 0, v0000028d8b25b230_0;  alias, 1 drivers
v0000028d8b25bc30_0 .net/s "In3", 7 0, v0000028d8b2b8a30_0;  alias, 1 drivers
v0000028d8b25bcd0_0 .var/s "Out", 7 0;
v0000028d8b25be10_0 .net "Sel", 1 0, L_0000028d8b2c0a30;  1 drivers
E_0000028d8b210b00/0 .event anyedge, v0000028d8b25be10_0, v0000028d8b25bd70_0, v0000028d8b25b690_0, v0000028d8b25b910_0;
E_0000028d8b210b00/1 .event anyedge, v0000028d8b25bc30_0;
E_0000028d8b210b00 .event/or E_0000028d8b210b00/0, E_0000028d8b210b00/1;
S_0000028d8b21e4a0 .scope module, "ARU1" "ARITHMATIC_UNIT" 3 51, 5 1 0, S_0000028d8b24e3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 8 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_0000028d8b21e630 .param/l "ADD" 1 5 19, C4<00>;
P_0000028d8b21e668 .param/l "DIV" 1 5 22, C4<11>;
P_0000028d8b21e6a0 .param/l "Input_data_width" 0 5 2, +C4<00000000000000000000000000001000>;
P_0000028d8b21e6d8 .param/l "MUL" 1 5 21, C4<10>;
P_0000028d8b21e710 .param/l "Output_data_width" 0 5 2, +C4<00000000000000000000000000001000>;
P_0000028d8b21e748 .param/l "SUB" 1 5 20, C4<01>;
v0000028d8b25beb0_0 .net/s "A", 7 0, v0000028d8b2c00d0_0;  alias, 1 drivers
v0000028d8b25bf50_0 .net "ALU_FUN", 1 0, L_0000028d8b2c0490;  1 drivers
v0000028d8b25b370_0 .net "Arith_Enable", 0 0, v0000028d8b2b96b0_0;  alias, 1 drivers
v0000028d8b25b190_0 .var "Arith_Flag", 0 0;
v0000028d8b25b7d0_0 .var/s "Arith_OUT", 7 0;
v0000028d8b25b550_0 .net/s "B", 7 0, v0000028d8b2bf9f0_0;  alias, 1 drivers
v0000028d8b25b050_0 .net "CLK", 0 0, v0000028d8b2c0210_0;  alias, 1 drivers
v0000028d8b25b5f0_0 .net "RST", 0 0, v0000028d8b2bf810_0;  alias, 1 drivers
E_0000028d8b20f900/0 .event negedge, v0000028d8b25b5f0_0;
E_0000028d8b20f900/1 .event posedge, v0000028d8b25b050_0;
E_0000028d8b20f900 .event/or E_0000028d8b20f900/0, E_0000028d8b20f900/1;
S_0000028d8b218990 .scope module, "CMPU1" "CMP_UNIT" 3 77, 6 1 0, S_0000028d8b24e3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 8 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_0000028d8b218b20 .param/l "CMPEQ" 1 6 19, C4<01>;
P_0000028d8b218b58 .param/l "CMPG" 1 6 20, C4<10>;
P_0000028d8b218b90 .param/l "CMPL" 1 6 21, C4<11>;
P_0000028d8b218bc8 .param/l "Input_data_width" 0 6 1, +C4<00000000000000000000000000001000>;
P_0000028d8b218c00 .param/l "NOP" 1 6 18, C4<00>;
P_0000028d8b218c38 .param/l "Output_data_width" 0 6 1, +C4<00000000000000000000000000001000>;
v0000028d8b25b410_0 .net "A", 7 0, v0000028d8b2c00d0_0;  alias, 1 drivers
v0000028d8b25b730_0 .net "ALU_FUN", 1 0, L_0000028d8b2bf270;  1 drivers
v0000028d8b25b0f0_0 .net "B", 7 0, v0000028d8b2bf9f0_0;  alias, 1 drivers
v0000028d8b25b9b0_0 .net "CLK", 0 0, v0000028d8b2c0210_0;  alias, 1 drivers
v0000028d8b25ba50_0 .net "CMP_Enable", 0 0, v0000028d8b2b8ad0_0;  alias, 1 drivers
v0000028d8b25bb90_0 .var "CMP_Flag", 0 0;
v0000028d8b25b230_0 .var/s "CMP_OUT", 7 0;
v0000028d8b25b2d0_0 .net "RST", 0 0, v0000028d8b2bf810_0;  alias, 1 drivers
S_0000028d8b218c80 .scope module, "D1" "Decoder" 3 41, 7 1 0, S_0000028d8b24e3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /OUTPUT 1 "Arith_Enable";
    .port_info 2 /OUTPUT 1 "Logic_Enable";
    .port_info 3 /OUTPUT 1 "CMP_Enable";
    .port_info 4 /OUTPUT 1 "Shift_Enable";
P_0000028d8b24e530 .param/l "Arith" 1 7 15, C4<00>;
P_0000028d8b24e568 .param/l "CMP" 1 7 17, C4<10>;
P_0000028d8b24e5a0 .param/l "Logic" 1 7 16, C4<01>;
P_0000028d8b24e5d8 .param/l "Shift" 1 7 18, C4<11>;
v0000028d8b2b9e30_0 .net "ALU_FUN", 1 0, L_0000028d8b2bfef0;  1 drivers
v0000028d8b2b96b0_0 .var "Arith_Enable", 0 0;
v0000028d8b2b8ad0_0 .var "CMP_Enable", 0 0;
v0000028d8b2b9930_0 .var "Logic_Enable", 0 0;
v0000028d8b2ba330_0 .var "Shift_Enable", 0 0;
E_0000028d8b2109c0 .event anyedge, v0000028d8b2b9e30_0;
S_0000028d8b22a9b0 .scope module, "LU1" "LOGIC_UNIT" 3 64, 8 1 0, S_0000028d8b24e3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 8 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_0000028d8b22ab40 .param/l "AND" 1 8 18, C4<00>;
P_0000028d8b22ab78 .param/l "Input_data_width" 0 8 1, +C4<00000000000000000000000000001000>;
P_0000028d8b22abb0 .param/l "NAND" 1 8 20, C4<10>;
P_0000028d8b22abe8 .param/l "NOR" 1 8 21, C4<11>;
P_0000028d8b22ac20 .param/l "OR" 1 8 19, C4<01>;
P_0000028d8b22ac58 .param/l "Output_data_width" 0 8 1, +C4<00000000000000000000000000001000>;
v0000028d8b2b97f0_0 .net "A", 7 0, v0000028d8b2c00d0_0;  alias, 1 drivers
v0000028d8b2b9890_0 .net "ALU_FUN", 1 0, L_0000028d8b2bfbd0;  1 drivers
v0000028d8b2b8c10_0 .net "B", 7 0, v0000028d8b2bf9f0_0;  alias, 1 drivers
v0000028d8b2b8f30_0 .net "CLK", 0 0, v0000028d8b2c0210_0;  alias, 1 drivers
v0000028d8b2b8850_0 .net "Logic_Enable", 0 0, v0000028d8b2b9930_0;  alias, 1 drivers
v0000028d8b2ba0b0_0 .var "Logic_Flag", 0 0;
v0000028d8b2b88f0_0 .var "Logic_OUT", 7 0;
v0000028d8b2ba290_0 .net "RST", 0 0, v0000028d8b2bf810_0;  alias, 1 drivers
S_0000028d8b22aca0 .scope module, "OUT_VALID_MUX" "MUX" 3 114, 4 1 0, S_0000028d8b24e3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In0";
    .port_info 1 /INPUT 1 "In1";
    .port_info 2 /INPUT 1 "In2";
    .port_info 3 /INPUT 1 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 1 "Out";
P_0000028d8b210500 .param/l "Output_data_width" 0 4 2, +C4<00000000000000000000000000000001>;
v0000028d8b2b9b10_0 .net/s "In0", 0 0, v0000028d8b25b190_0;  alias, 1 drivers
v0000028d8b2b87b0_0 .net/s "In1", 0 0, v0000028d8b2ba0b0_0;  alias, 1 drivers
v0000028d8b2b9c50_0 .net/s "In2", 0 0, v0000028d8b25bb90_0;  alias, 1 drivers
v0000028d8b2b9570_0 .net/s "In3", 0 0, v0000028d8b2b8990_0;  alias, 1 drivers
v0000028d8b2ba510_0 .var/s "Out", 0 0;
v0000028d8b2b99d0_0 .net "Sel", 1 0, L_0000028d8b2bf950;  1 drivers
E_0000028d8b2101c0/0 .event anyedge, v0000028d8b2b99d0_0, v0000028d8b25b190_0, v0000028d8b2ba0b0_0, v0000028d8b25bb90_0;
E_0000028d8b2101c0/1 .event anyedge, v0000028d8b2b9570_0;
E_0000028d8b2101c0 .event/or E_0000028d8b2101c0/0, E_0000028d8b2101c0/1;
S_0000028d8b224d10 .scope module, "SHU1" "SHIFT_UNIT" 3 90, 9 1 0, S_0000028d8b24e3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 8 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_0000028d8b224ea0 .param/l "Input_data_width" 0 9 1, +C4<00000000000000000000000000001000>;
P_0000028d8b224ed8 .param/l "Output_data_width" 0 9 1, +C4<00000000000000000000000000001000>;
P_0000028d8b224f10 .param/l "SHLA" 1 9 19, C4<01>;
P_0000028d8b224f48 .param/l "SHLB" 1 9 21, C4<11>;
P_0000028d8b224f80 .param/l "SHRA" 1 9 18, C4<00>;
P_0000028d8b224fb8 .param/l "SHRB" 1 9 20, C4<10>;
v0000028d8b2b9a70_0 .net "A", 7 0, v0000028d8b2c00d0_0;  alias, 1 drivers
v0000028d8b2b9390_0 .net "ALU_FUN", 1 0, L_0000028d8b2c0030;  1 drivers
v0000028d8b2ba3d0_0 .net "B", 7 0, v0000028d8b2bf9f0_0;  alias, 1 drivers
v0000028d8b2b9430_0 .net "CLK", 0 0, v0000028d8b2c0210_0;  alias, 1 drivers
v0000028d8b2b9610_0 .net "RST", 0 0, v0000028d8b2bf810_0;  alias, 1 drivers
v0000028d8b2b94d0_0 .net "Shift_Enable", 0 0, v0000028d8b2ba330_0;  alias, 1 drivers
v0000028d8b2b8990_0 .var "Shift_Flag", 0 0;
v0000028d8b2b8a30_0 .var "Shift_OUT", 7 0;
S_0000028d8b225000 .scope task, "run_test" "run_test" 2 40, 2 40 0, S_0000028d8b24e210;
 .timescale -9 -12;
v0000028d8b2b9110_0 .var/s "expected_out", 7 0;
v0000028d8b2b91b0_0 .var "expected_valid", 0 0;
v0000028d8b2b9250_0 .var/s "tA", 7 0;
v0000028d8b2b92f0_0 .var/s "tB", 7 0;
v0000028d8b2c03f0_0 .var "tFUN", 3 0;
E_0000028d8b20f380 .event posedge, v0000028d8b25b050_0;
TD_ALU_tb.run_test ;
    %load/vec4 v0000028d8b2b9250_0;
    %store/vec4 v0000028d8b2c00d0_0, 0, 8;
    %load/vec4 v0000028d8b2b92f0_0;
    %store/vec4 v0000028d8b2bf9f0_0, 0, 8;
    %load/vec4 v0000028d8b2c03f0_0;
    %store/vec4 v0000028d8b2c08f0_0, 0, 4;
    %wait E_0000028d8b20f380;
    %wait E_0000028d8b20f380;
    %delay 1000, 0;
    %load/vec4 v0000028d8b2b9110_0;
    %store/vec4 v0000028d8b2bfa90_0, 0, 8;
    %load/vec4 v0000028d8b2b91b0_0;
    %store/vec4 v0000028d8b2bfb30_0, 0, 1;
    %vpi_call 2 58 "$display", "DEBUG: ALU_FUN=%b, [3:2]=%b, [1:0]=%b", v0000028d8b2c08f0_0, &PV<v0000028d8b2c08f0_0, 2, 2>, &PV<v0000028d8b2c08f0_0, 0, 2> {0 0 0};
    %vpi_call 2 59 "$display", "DEBUG: Enable signals - Arith:%b, Logic:%b, CMP:%b, Shift:%b", v0000028d8b2b8b70_0, v0000028d8b2ba010_0, v0000028d8b2b8e90_0, v0000028d8b2b8df0_0 {0 0 0};
    %vpi_call 2 62 "$display", "DEBUG: Unit outputs - Arith:%0d, Logic:%0d, CMP:%0d, Shift:%0d", v0000028d8b2b9cf0_0, v0000028d8b2ba150_0, v0000028d8b2b9f70_0, v0000028d8b2b9070_0 {0 0 0};
    %vpi_call 2 65 "$display", "DEBUG: Unit flags - Arith:%b, Logic:%b, CMP:%b, Shift:%b", v0000028d8b2b8cb0_0, v0000028d8b2ba650_0, v0000028d8b2b9d90_0, v0000028d8b2b8fd0_0 {0 0 0};
    %load/vec4 v0000028d8b2bf8b0_0;
    %load/vec4 v0000028d8b2bfa90_0;
    %cmp/ne;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000028d8b2c0990_0;
    %load/vec4 v0000028d8b2bfb30_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 70 "$display", "ERROR: time=%0t, OP=%b, A=%0d, B=%0d, DUT_OUT=%0d, EXP_OUT=%0d, DUT_VALID=%b, EXP_VALID=%b", $time, v0000028d8b2c08f0_0, v0000028d8b2c00d0_0, v0000028d8b2bf9f0_0, v0000028d8b2bf8b0_0, v0000028d8b2bfa90_0, v0000028d8b2c0990_0, v0000028d8b2bfb30_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 73 "$display", "PASS : time=%0t, OP=%b, A=%0d, B=%0d, OUT=%0d", $time, v0000028d8b2c08f0_0, v0000028d8b2c00d0_0, v0000028d8b2bf9f0_0, v0000028d8b2bf8b0_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 76 "$display", "\000" {0 0 0};
    %end;
    .scope S_0000028d8b218c80;
T_1 ;
    %wait E_0000028d8b2109c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d8b2b96b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d8b2b9930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d8b2b8ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d8b2ba330_0, 0, 1;
    %load/vec4 v0000028d8b2b9e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b96b0_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b9930_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b8ad0_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2ba330_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028d8b21e4a0;
T_2 ;
    %wait E_0000028d8b20f900;
    %load/vec4 v0000028d8b25b5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028d8b25b7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028d8b25b190_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028d8b25b370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000028d8b25bf50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0000028d8b25beb0_0;
    %load/vec4 v0000028d8b25b550_0;
    %add;
    %assign/vec4 v0000028d8b25b7d0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0000028d8b25beb0_0;
    %load/vec4 v0000028d8b25b550_0;
    %sub;
    %assign/vec4 v0000028d8b25b7d0_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0000028d8b25beb0_0;
    %load/vec4 v0000028d8b25b550_0;
    %mul;
    %assign/vec4 v0000028d8b25b7d0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0000028d8b25beb0_0;
    %load/vec4 v0000028d8b25b550_0;
    %div/s;
    %assign/vec4 v0000028d8b25b7d0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028d8b25b190_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028d8b25b7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028d8b25b190_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028d8b22a9b0;
T_3 ;
    %wait E_0000028d8b20f900;
    %load/vec4 v0000028d8b2ba290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028d8b2b88f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028d8b2ba0b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028d8b2b8850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000028d8b2b9890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0000028d8b2b97f0_0;
    %load/vec4 v0000028d8b2b8c10_0;
    %and;
    %assign/vec4 v0000028d8b2b88f0_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0000028d8b2b97f0_0;
    %load/vec4 v0000028d8b2b8c10_0;
    %or;
    %assign/vec4 v0000028d8b2b88f0_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0000028d8b2b97f0_0;
    %load/vec4 v0000028d8b2b8c10_0;
    %and;
    %inv;
    %assign/vec4 v0000028d8b2b88f0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0000028d8b2b97f0_0;
    %load/vec4 v0000028d8b2b8c10_0;
    %or;
    %inv;
    %assign/vec4 v0000028d8b2b88f0_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028d8b2ba0b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028d8b2b88f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028d8b2ba0b0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028d8b218990;
T_4 ;
    %wait E_0000028d8b20f900;
    %load/vec4 v0000028d8b25b2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028d8b25b230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028d8b25bb90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028d8b25ba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000028d8b25b730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028d8b25b230_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0000028d8b25b410_0;
    %load/vec4 v0000028d8b25b0f0_0;
    %cmp/e;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000028d8b25b230_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028d8b25b230_0, 0;
T_4.10 ;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0000028d8b25b0f0_0;
    %load/vec4 v0000028d8b25b410_0;
    %cmp/u;
    %jmp/0xz  T_4.11, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000028d8b25b230_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028d8b25b230_0, 0;
T_4.12 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000028d8b25b410_0;
    %load/vec4 v0000028d8b25b0f0_0;
    %cmp/u;
    %jmp/0xz  T_4.13, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000028d8b25b230_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028d8b25b230_0, 0;
T_4.14 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028d8b25bb90_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028d8b25b230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028d8b25bb90_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028d8b224d10;
T_5 ;
    %wait E_0000028d8b20f900;
    %load/vec4 v0000028d8b2b9610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028d8b2b8a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028d8b2b8990_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000028d8b2b94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000028d8b2b9390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0000028d8b2b9a70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000028d8b2b8a30_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0000028d8b2b9a70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000028d8b2b8a30_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0000028d8b2ba3d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000028d8b2b8a30_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0000028d8b2ba3d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000028d8b2b8a30_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028d8b2b8990_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028d8b2b8a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028d8b2b8990_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028d8b21e310;
T_6 ;
    %wait E_0000028d8b210b00;
    %load/vec4 v0000028d8b25be10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000028d8b25bd70_0;
    %store/vec4 v0000028d8b25bcd0_0, 0, 8;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0000028d8b25b690_0;
    %store/vec4 v0000028d8b25bcd0_0, 0, 8;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000028d8b25b910_0;
    %store/vec4 v0000028d8b25bcd0_0, 0, 8;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0000028d8b25bc30_0;
    %store/vec4 v0000028d8b25bcd0_0, 0, 8;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000028d8b22aca0;
T_7 ;
    %wait E_0000028d8b2101c0;
    %load/vec4 v0000028d8b2b99d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0000028d8b2b9b10_0;
    %store/vec4 v0000028d8b2ba510_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000028d8b2b87b0_0;
    %store/vec4 v0000028d8b2ba510_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000028d8b2b9c50_0;
    %store/vec4 v0000028d8b2ba510_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000028d8b2b9570_0;
    %store/vec4 v0000028d8b2ba510_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000028d8b24e210;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d8b2c0210_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000028d8b24e210;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0000028d8b2c0210_0;
    %inv;
    %store/vec4 v0000028d8b2c0210_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000028d8b24e210;
T_10 ;
    %vpi_call 2 82 "$dumpfile", "ALU.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars" {0 0 0};
    %vpi_call 2 84 "$display", "==== Starting ALU Testbench ====" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d8b2bf810_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028d8b2c00d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028d8b2bf9f0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028d8b2c08f0_0, 0, 4;
    %pushi/vec4 3, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028d8b20f380;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2bf810_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028d8b20f380;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %vpi_call 2 93 "$display", "=== ARITHMETIC TESTS ===" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000028d8b2b9250_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000028d8b2b92f0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028d8b2c03f0_0, 0, 4;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000028d8b2b9110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b91b0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000028d8b225000;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000028d8b2b9250_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000028d8b2b92f0_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028d8b2c03f0_0, 0, 4;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000028d8b2b9110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b91b0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000028d8b225000;
    %join;
    %vpi_call 2 98 "$display", "=== LOGIC TESTS ===" {0 0 0};
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0000028d8b2b9250_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000028d8b2b92f0_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000028d8b2c03f0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028d8b2b9110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b91b0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000028d8b225000;
    %join;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0000028d8b2b9250_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000028d8b2b92f0_0, 0, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000028d8b2c03f0_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000028d8b2b9110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b91b0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000028d8b225000;
    %join;
    %vpi_call 2 103 "$display", "=== COMPARE TESTS ===" {0 0 0};
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0000028d8b2b9250_0, 0, 8;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0000028d8b2b92f0_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000028d8b2c03f0_0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000028d8b2b9110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b91b0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000028d8b225000;
    %join;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0000028d8b2b9250_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000028d8b2b92f0_0, 0, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000028d8b2c03f0_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000028d8b2b9110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b91b0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000028d8b225000;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000028d8b2b9250_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0000028d8b2b92f0_0, 0, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000028d8b2c03f0_0, 0, 4;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000028d8b2b9110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b91b0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000028d8b225000;
    %join;
    %vpi_call 2 109 "$display", "=== SHIFT TESTS ===" {0 0 0};
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000028d8b2b9250_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000028d8b2b92f0_0, 0, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000028d8b2c03f0_0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000028d8b2b9110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b91b0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000028d8b225000;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000028d8b2b9250_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000028d8b2b92f0_0, 0, 8;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000028d8b2c03f0_0, 0, 4;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0000028d8b2b9110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b91b0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000028d8b225000;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000028d8b2b9250_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000028d8b2b92f0_0, 0, 8;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000028d8b2c03f0_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000028d8b2b9110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b91b0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000028d8b225000;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000028d8b2b9250_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000028d8b2b92f0_0, 0, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000028d8b2c03f0_0, 0, 4;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000028d8b2b9110_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028d8b2b91b0_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000028d8b225000;
    %join;
    %vpi_call 2 119 "$display", "==== Testbench Finished ====" {0 0 0};
    %vpi_call 2 120 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "./ALU.v";
    "./MUX.v";
    "./ARITHMATIC_UNIT.v";
    "./CMP_UNIT.v";
    "./Decoder.v";
    "./LOGIC_UNIT.v";
    "./SHIFT_UNIT.v";
