<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p48" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_48{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_48{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_48{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_48{left:79px;bottom:998px;letter-spacing:-0.16px;}
#t5_48{left:140px;bottom:998px;letter-spacing:-0.13px;}
#t6_48{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_48{left:424px;bottom:998px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t8_48{left:689px;bottom:998px;letter-spacing:-0.11px;}
#t9_48{left:689px;bottom:981px;letter-spacing:-0.12px;}
#ta_48{left:689px;bottom:964px;letter-spacing:-0.12px;}
#tb_48{left:689px;bottom:947px;letter-spacing:-0.13px;}
#tc_48{left:689px;bottom:930px;letter-spacing:-0.13px;word-spacing:0.01px;}
#td_48{left:189px;bottom:906px;}
#te_48{left:424px;bottom:906px;letter-spacing:-0.12px;}
#tf_48{left:689px;bottom:906px;letter-spacing:-0.11px;}
#tg_48{left:689px;bottom:889px;}
#th_48{left:189px;bottom:865px;}
#ti_48{left:424px;bottom:865px;letter-spacing:-0.12px;}
#tj_48{left:689px;bottom:865px;letter-spacing:-0.11px;}
#tk_48{left:689px;bottom:848px;}
#tl_48{left:189px;bottom:823px;}
#tm_48{left:424px;bottom:823px;letter-spacing:-0.12px;}
#tn_48{left:689px;bottom:823px;letter-spacing:-0.11px;}
#to_48{left:689px;bottom:807px;}
#tp_48{left:189px;bottom:782px;}
#tq_48{left:424px;bottom:782px;letter-spacing:-0.12px;}
#tr_48{left:689px;bottom:782px;letter-spacing:-0.11px;}
#ts_48{left:689px;bottom:765px;}
#tt_48{left:189px;bottom:741px;}
#tu_48{left:424px;bottom:741px;letter-spacing:-0.12px;}
#tv_48{left:689px;bottom:741px;letter-spacing:-0.11px;}
#tw_48{left:689px;bottom:724px;}
#tx_48{left:189px;bottom:700px;letter-spacing:-0.14px;}
#ty_48{left:424px;bottom:700px;letter-spacing:-0.12px;}
#tz_48{left:189px;bottom:675px;letter-spacing:-0.13px;}
#t10_48{left:424px;bottom:675px;letter-spacing:-0.11px;}
#t11_48{left:424px;bottom:658px;letter-spacing:-0.13px;}
#t12_48{left:689px;bottom:675px;letter-spacing:-0.12px;}
#t13_48{left:189px;bottom:634px;letter-spacing:-0.13px;}
#t14_48{left:424px;bottom:634px;letter-spacing:-0.11px;}
#t15_48{left:424px;bottom:617px;letter-spacing:-0.13px;}
#t16_48{left:689px;bottom:634px;letter-spacing:-0.12px;}
#t17_48{left:189px;bottom:593px;letter-spacing:-0.13px;}
#t18_48{left:424px;bottom:593px;letter-spacing:-0.11px;}
#t19_48{left:424px;bottom:576px;letter-spacing:-0.13px;}
#t1a_48{left:689px;bottom:593px;letter-spacing:-0.12px;}
#t1b_48{left:189px;bottom:551px;letter-spacing:-0.14px;}
#t1c_48{left:424px;bottom:551px;letter-spacing:-0.12px;}
#t1d_48{left:189px;bottom:527px;letter-spacing:-0.14px;}
#t1e_48{left:424px;bottom:527px;letter-spacing:-0.11px;}
#t1f_48{left:424px;bottom:510px;letter-spacing:-0.12px;}
#t1g_48{left:424px;bottom:493px;letter-spacing:-0.11px;word-spacing:-1.02px;}
#t1h_48{left:424px;bottom:477px;letter-spacing:-0.11px;}
#t1i_48{left:424px;bottom:460px;letter-spacing:-0.1px;}
#t1j_48{left:424px;bottom:443px;letter-spacing:-0.12px;}
#t1k_48{left:189px;bottom:419px;letter-spacing:-0.14px;}
#t1l_48{left:424px;bottom:419px;letter-spacing:-0.12px;}
#t1m_48{left:189px;bottom:394px;letter-spacing:-0.12px;}
#t1n_48{left:424px;bottom:394px;letter-spacing:-0.12px;}
#t1o_48{left:424px;bottom:377px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_48{left:424px;bottom:360px;letter-spacing:-0.1px;}
#t1q_48{left:689px;bottom:394px;letter-spacing:-0.12px;}
#t1r_48{left:689px;bottom:377px;letter-spacing:-0.12px;}
#t1s_48{left:689px;bottom:360px;letter-spacing:-0.13px;}
#t1t_48{left:689px;bottom:344px;letter-spacing:-0.12px;}
#t1u_48{left:189px;bottom:319px;letter-spacing:-0.14px;}
#t1v_48{left:424px;bottom:319px;letter-spacing:-0.12px;}
#t1w_48{left:189px;bottom:295px;letter-spacing:-0.11px;}
#t1x_48{left:424px;bottom:295px;letter-spacing:-0.12px;}
#t1y_48{left:424px;bottom:273px;}
#t1z_48{left:440px;bottom:273px;letter-spacing:-0.42px;}
#t20_48{left:424px;bottom:258px;}
#t21_48{left:440px;bottom:258px;letter-spacing:-0.12px;}
#t22_48{left:689px;bottom:295px;letter-spacing:-0.12px;}
#t23_48{left:189px;bottom:234px;letter-spacing:-0.14px;}
#t24_48{left:424px;bottom:234px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#t25_48{left:424px;bottom:217px;letter-spacing:-0.11px;}
#t26_48{left:424px;bottom:195px;}
#t27_48{left:440px;bottom:195px;letter-spacing:-0.3px;}
#t28_48{left:440px;bottom:180px;letter-spacing:-0.12px;}
#t29_48{left:424px;bottom:165px;}
#t2a_48{left:440px;bottom:165px;letter-spacing:-0.12px;}
#t2b_48{left:440px;bottom:150px;letter-spacing:-0.12px;}
#t2c_48{left:689px;bottom:234px;letter-spacing:-0.12px;}
#t2d_48{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2e_48{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2f_48{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2g_48{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2h_48{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2i_48{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2j_48{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2k_48{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2l_48{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2m_48{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_48{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_48{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_48{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_48{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_48{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts48" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg48Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg48" style="-webkit-user-select: none;"><object width="935" height="1210" data="48/48.svg" type="image/svg+xml" id="pdf48" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_48" class="t s1_48">2-32 </span><span id="t2_48" class="t s1_48">Vol. 4 </span>
<span id="t3_48" class="t s2_48">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_48" class="t s3_48">38EH </span><span id="t5_48" class="t s3_48">910 </span><span id="t6_48" class="t s3_48">IA32_PERF_GLOBAL_STATUS </span><span id="t7_48" class="t s3_48">Global Performance Counter Status (R/O) </span><span id="t8_48" class="t s3_48">If CPUID.0AH: EAX[7:0] &gt; 0 </span>
<span id="t9_48" class="t s3_48">II (CPUID.(EAX=07H, </span>
<span id="ta_48" class="t s3_48">ECX=0):EBX[25] = 1 &amp;&amp; </span>
<span id="tb_48" class="t s3_48">CPUID.(EAX=014H, </span>
<span id="tc_48" class="t s3_48">ECX=0):ECX[0] = 1) </span>
<span id="td_48" class="t s3_48">0 </span><span id="te_48" class="t s3_48">Ovf_PMC0: Overflow status of IA32_PMC0. </span><span id="tf_48" class="t s3_48">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="tg_48" class="t s3_48">0 </span>
<span id="th_48" class="t s3_48">1 </span><span id="ti_48" class="t s3_48">Ovf_PMC1: Overflow status of IA32_PMC1. </span><span id="tj_48" class="t s3_48">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="tk_48" class="t s3_48">1 </span>
<span id="tl_48" class="t s3_48">2 </span><span id="tm_48" class="t s3_48">Ovf_PMC2: Overflow status of IA32_PMC2. </span><span id="tn_48" class="t s3_48">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="to_48" class="t s3_48">2 </span>
<span id="tp_48" class="t s3_48">3 </span><span id="tq_48" class="t s3_48">Ovf_PMC3: Overflow status of IA32_PMC3. </span><span id="tr_48" class="t s3_48">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="ts_48" class="t s3_48">3 </span>
<span id="tt_48" class="t s3_48">n </span><span id="tu_48" class="t s3_48">Ovf_PMCn: Overflow status of IA32_PMCn. </span><span id="tv_48" class="t s3_48">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="tw_48" class="t s3_48">n </span>
<span id="tx_48" class="t s3_48">31:n+1 </span><span id="ty_48" class="t s3_48">Reserved </span>
<span id="tz_48" class="t s3_48">32 </span><span id="t10_48" class="t s3_48">Ovf_FixedCtr0: Overflow status of </span>
<span id="t11_48" class="t s3_48">IA32_FIXED_CTR0. </span>
<span id="t12_48" class="t s3_48">If CPUID.0AH: EAX[7:0] &gt; 1 </span>
<span id="t13_48" class="t s3_48">33 </span><span id="t14_48" class="t s3_48">Ovf_FixedCtr1: Overflow status of </span>
<span id="t15_48" class="t s3_48">IA32_FIXED_CTR1. </span>
<span id="t16_48" class="t s3_48">If CPUID.0AH: EAX[7:0] &gt; 1 </span>
<span id="t17_48" class="t s3_48">34 </span><span id="t18_48" class="t s3_48">Ovf_FixedCtr2: Overflow status of </span>
<span id="t19_48" class="t s3_48">IA32_FIXED_CTR2. </span>
<span id="t1a_48" class="t s3_48">If CPUID.0AH: EAX[7:0] &gt; 1 </span>
<span id="t1b_48" class="t s3_48">47:35 </span><span id="t1c_48" class="t s3_48">Reserved </span>
<span id="t1d_48" class="t s3_48">48 </span><span id="t1e_48" class="t s3_48">OVF_PERF_METRICS: If this bit is set, it </span>
<span id="t1f_48" class="t s3_48">indicates that PERF_METRIC counter has </span>
<span id="t1g_48" class="t s3_48">overflowed and a PMI is triggered; however, </span>
<span id="t1h_48" class="t s3_48">an overflow of fixed counter 3 should </span>
<span id="t1i_48" class="t s3_48">normally happen first. If this bit is clear no </span>
<span id="t1j_48" class="t s3_48">overflow occurred. </span>
<span id="t1k_48" class="t s3_48">54:49 </span><span id="t1l_48" class="t s3_48">Reserved </span>
<span id="t1m_48" class="t s3_48">55 </span><span id="t1n_48" class="t s3_48">Trace_ToPA_PMI: A PMI occurred due to a </span>
<span id="t1o_48" class="t s3_48">ToPA entry memory buffer that was </span>
<span id="t1p_48" class="t s3_48">completely filled. </span>
<span id="t1q_48" class="t s3_48">If CPUID.(EAX=07H, </span>
<span id="t1r_48" class="t s3_48">ECX=0):EBX[25] = 1 &amp;&amp; </span>
<span id="t1s_48" class="t s3_48">CPUID.(EAX=014H, </span>
<span id="t1t_48" class="t s3_48">ECX=0):ECX[0] = 1 </span>
<span id="t1u_48" class="t s3_48">57:56 </span><span id="t1v_48" class="t s3_48">Reserved </span>
<span id="t1w_48" class="t s3_48">58 </span><span id="t1x_48" class="t s3_48">LBR_Frz. LBRs are frozen due to: </span>
<span id="t1y_48" class="t s3_48">• </span><span id="t1z_48" class="t s3_48">IA32_DEBUGCTL.FREEZE_LBR_ON_PMI=1. </span>
<span id="t20_48" class="t s3_48">• </span><span id="t21_48" class="t s3_48">The LBR stack overflowed. </span>
<span id="t22_48" class="t s3_48">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t23_48" class="t s3_48">59 </span><span id="t24_48" class="t s3_48">CTR_Frz. Performance counters in the core </span>
<span id="t25_48" class="t s3_48">PMU are frozen due to: </span>
<span id="t26_48" class="t s3_48">• </span><span id="t27_48" class="t s3_48">IA32_DEBUGCTL.FREEZE_PERFMON_ON_ </span>
<span id="t28_48" class="t s3_48">PMI=1. </span>
<span id="t29_48" class="t s3_48">• </span><span id="t2a_48" class="t s3_48">One or more core PMU counters </span>
<span id="t2b_48" class="t s3_48">overflowed. </span>
<span id="t2c_48" class="t s3_48">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t2d_48" class="t s4_48">Table 2-2. </span><span id="t2e_48" class="t s4_48">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2f_48" class="t s5_48">Register </span>
<span id="t2g_48" class="t s5_48">Address </span>
<span id="t2h_48" class="t s5_48">Architectural MSR Name / Bit Fields </span>
<span id="t2i_48" class="t s5_48">(Former MSR Name) </span><span id="t2j_48" class="t s5_48">MSR/Bit Description </span><span id="t2k_48" class="t s5_48">Comment </span>
<span id="t2l_48" class="t s5_48">Hex </span><span id="t2m_48" class="t s5_48">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
