##############################################################################
## This file is part of 'SLAC Firmware Standard Library'.
## It is subject to the license terms in the LICENSE.txt file found in the 
## top-level directory of this distribution and at: 
##    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. 
## No part of 'SLAC Firmware Standard Library', including this file, 
## may be copied, modified, propagated, or distributed except according to 
## the terms contained in the LICENSE.txt file.
##############################################################################

Device: &AxiXadc 
  name: AxiXadc
  description: AXI-Lite XADC for Xilinx 7 Series (Refer to PG091 & PG019)
  size: 0x800
  IntField:
    #########################################################
    - offset: 0x00 
      name: SRR
      mode: WO
      description: Software Reset Register
    #########################################################
    - offset: 0x04 
      name: SR
      mode: RO
      description: Status Register
    #########################################################
    - offset: 0x08
      name: AOSR
      mode: RO
      description: Alarm Output Status Register    
    #########################################################
    - offset: 0x0C
      name: CONVSTR
      mode: WO
      description: CONVST Register
    #########################################################
    - offset: 0x10
      name: SYSMONRR
      mode: WO
      description: XADC Hard Macro Reset Register  
    #########################################################
    - offset: 0x5C
      name: GIER
      mode: RW
      description: Global Interrupt Enable Register   
    #########################################################
    - offset: 0x60
      name: IPISR
      mode: RO
      description: IP Interrupt Status Register
    #########################################################
    - offset: 0x68
      name: IPIER
      mode: RW
      description: IP Interrupt Enable Register   
    #########################################################
    - offset: 0x200
      name: Temperature
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        The result of the on-chip temperature sensor measurement is 
        stored in this location. The data is MSB justified in the 
        16-bit register (Read Only).  The 12 MSBs correspond to the 
        temperature sensor transfer function shown in Figure 2-8, 
        page 31 of UG480 (v1.2)
    #########################################################
    - offset: 0x204
      name: VCCINT
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        The result of the on-chip VccInt supply monitor measurement 
        is stored at this location. The data is MSB justified in the 
        16-bit register (Read Only). The 12 MSBs correspond to the 
        supply sensor transfer function shown in Figure 2-9, 
        page 32 of UG480 (v1.2)     
    #########################################################
    - offset: 0x208
      name: VCCAUX
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |   
        The result of the on-chip VccAux supply monitor measurement 
        is stored at this location. The data is MSB justified in the 
        16-bit register (Read Only). The 12 MSBs correspond to the 
        supply sensor transfer function shown in Figure 2-9, 
        page 32 of UG480 (v1.2)
    #########################################################
    - offset: 0x20C
      name: VP_VN
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        The result of a conversion on the dedicated analog input 
        channel is stored in this register. The data is MSB justified 
        in the 16-bit register (Read Only). The 12 MSBs correspond to the 
        transfer function shown in Figure 2-5, page 29 or 
        Figure 2-6, page 29 of UG480 (v1.2) depending on analog input mode 
        settings.
    #########################################################
    - offset: 0x210
      name: VREFP
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        The result of a conversion on the reference input VrefP is 
        stored in this register. The 12 MSBs correspond to the ADC 
        transfer function shown in Figure 2-9  of UG480 (v1.2). The data is MSB 
        justified in the 16-bit register (Read Only). The supply sensor is used 
        when measuring VrefP.
    #########################################################
    - offset: 0x214
      name: VREFN
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        The result of a conversion on the reference input VREFN is 
        stored in this register (Read Only). This channel is measured in bipolar 
        mode with a 2's complement output coding as shown in 
        Figure 2-2, page 25. By measuring in bipolar mode, small 
        positive and negative offset around 0V (VrefN) can be 
        measured. The supply sensor is also used to measure 
        VrefN, thus 1 LSB = 3V/4096. The data is MSB justified in 
        the 16-bit register.      
    #########################################################
    - offset: 0x218
      name: VBRAM
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        The result of the on-chip VccBram supply monitor measurement 
        is stored at this location. The data is MSB justified in the 
        16-bit register (Read Only). The 12 MSBs correspond to the 
        supply sensor transfer function shown in Figure 2-9, 
        page 32 of UG480 (v1.2)
    #########################################################
    - offset: 0x220
      name: SupplyOffset
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        The calibration coefficient for the supply sensor offset 
        using ADC A is stored at this location (Read Only).
    #########################################################
    - offset: 0x224
      name: ADCOffset
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        The calibration coefficient for the ADC A offset is stored at 
        this location (Read Only).
    #########################################################
    - offset: 0x228
      name: GainError
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        The calibration coefficient for the ADC A gain error is 
        stored at this location (Read Only).
    #########################################################
    - offset: 0x234
      name: VCCPINT
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        The result of a conversion on the PS supply, VccpInt is 
        stored in this register. The 12 MSBs correspond to the ADC 
        transfer function shown in Figure 2-9, page 32 of UG480 (v1.2). The data is 
        MSB justified in the 16-bit register (Zynq Only and Read Only).
        The supply sensor is used when measuring VccpInt.
    #########################################################
    - offset: 0x238
      name: VCCPAUX
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        The result of a conversion on the PS supply, VccpAux is 
        stored in this register. The 12 MSBs correspond to the ADC 
        transfer function shown in Figure 2-9, page 32 of UG480 (v1.2). The data is 
        MSB justified in the 16-bit register (Zynq Only and Read Only). 
        The supply sensor is used when measuring VccpAux.
    #########################################################
    - offset: 0x23C
      name: VCCDDRO
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        The result of a conversion on the PS supply, VccpDdr is 
        stored in this register. The 12 MSBs correspond to the ADC 
        transfer function shown in Figure 2-9, page 32 of UG480 (v1.2). The data is 
        MSB justified in the 16-bit register (Zynq Only and Read Only). 
        The supply sensor is used when measuring VccpDdr.
    #########################################################
    - offset: 0x240
      name: VAUXP_VAUXN
      nelms: 16
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        The results of the conversions on auxiliary analog input 
        channels are stored in this register. The data is MSB 
        justified in the 16-bit register (Read Only). The 12 MSBs correspond to 
        the transfer function shown in Figure 2-1, page 24 or 
        Figure 2-2, page 25 of UG480 (v1.2) depending on analog input mode 
        settings.
    #########################################################
    - offset: 0x280
      name: MaxTemp
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Maximum temperature measurement recorded since 
        power-up or the last AxiXadc reset (Read Only).
    #########################################################
    - offset: 0x284
      name: MaxVCCINT
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Maximum VccInt measurement recorded since power-up 
        or the last AxiXadc reset (Read Only).
    #########################################################
    - offset: 0x288
      name: MaxVCCAUX
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Maximum VccAux measurement recorded since power-up 
        or the last AxiXadc reset (Read Only).
    #########################################################
    - offset: 0x28C
      name: MaxVBRAM
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Maximum VccBram measurement recorded since power-up 
        or the last AxiXadc reset (Read Only).
    #########################################################
    - offset: 0x290
      name: MinTemp
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Minimum temperature measurement recorded since power-up 
        or the last AxiXadc reset (Read Only).
    #########################################################
    - offset: 0x294
      name: MinVCCINT
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Minimum VccInt measurement recorded since power-up 
        or the last AxiXadc reset (Read Only).
    #########################################################
    - offset: 0x298
      name: MinVCCAUX
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Minimum VccAux measurement recorded since power-up 
        or the last AxiXadc reset (Read Only).
    #########################################################
    - offset: 0x29C
      name: MinVBRAM
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Minimum VccBram measurement recorded since power-up 
        or the last AxiXadc reset (Read Only).
    #########################################################
    - offset: 0x20
      name: MaxVCCPINT
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Maximum VccpInt measurement recorded since power-up 
        or the last AxiXadc reset (Zynq Only and Read Only).
    #########################################################
    - offset: 0x2A4
      name: MaxVCCPAUX
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Maximum VccpAux measurement recorded since power-up 
        or the last AxiXadc reset (Zynq Only and Read Only).
    #########################################################
    - offset: 0x2A8
      name: MaxVCCDDRO
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Maximum VccpDdr measurement recorded since power-up 
        or the last AxiXadc reset (Zynq Only and Read Only).
    #########################################################
    - offset: 0x2B0
      name: MinVCCPINT
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Minimum VccpInt measurement recorded since power-up 
        or the last AxiXadc reset (Zynq Only and Read Only).
    #########################################################
    - offset: 0x2B4
      name: MinVCCPAUX
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Minimum VccpAux measurement recorded since power-up 
        or the last AxiXadc reset (Zynq Only and Read Only).
    #########################################################
    - offset: 0x2B8
      name: MinVCCDDRO
      sizeBits: 12
      lsBit: 4
      mode: RO
      description: |
        Minimum VccpDdr measurement recorded since power-up 
        or the last AxiXadc reset (Zynq Only and Read Only).
    #########################################################
    - offset: 0x2FC
      name: FlagRegister
      mode: RO
      description: |
        This register contains general status information (Read Only). 
        Flag Register Bits are defined in Figure 3-2 and Table 3-2 on 
        page 37 of UG480 (v1.2)
    #########################################################
    - offset: 0x300
      name: ConfigurationRegister
      nelms: 3
      mode: RW
      description: |
        These are AxiXadc configuration registers (see Configuration 
        Registers (40hto 42h)) on page 39 of UG480 (v1.2)
    #########################################################
    - offset: 0x320
      name: SequenceReg
      nelms: 8
      mode: RW
      description: |
        These registers are used to program the channel sequencer 
        function (see Chapter 4, AxiXadc Operating Modes) of UG480 (v1.2)
    #########################################################
    - offset: 0x340
      name: AlarmThreshold
      nelms: 16
      mode: RW
      description: |
        These are the alarm threshold registers for the AxiXadc alarm 
        function (see Automatic Alarms, page 59) of UG480 (v1.2)
    #########################################################
