
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.73

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.66 source latency aligned_a_mant[14]$_DFF_PN0_/CLK ^
  -0.67 target latency add_result[16]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: add_result[12]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.15    0.94    1.14 ^ hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net107 (net)
                  0.15    0.00    1.14 ^ input65/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.19    0.22    1.35 ^ input65/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net66 (net)
                  0.19    0.00    1.35 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.67    0.64    0.46    1.81 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.64    0.00    1.81 ^ add_result[12]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.08    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.02    0.65    0.45    0.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.65    0.00    0.45 ^ clkbuf_4_14_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.13    0.09    0.22    0.67 ^ clkbuf_4_14_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.67 ^ add_result[12]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.67   clock reconvergence pessimism
                          0.33    1.00   library removal time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: b[27] (input port clocked by core_clock)
Endpoint: invalid_op_stage2$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v b[27] (in)
                                         b[27] (net)
                  0.00    0.00    0.20 v input52/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.06    0.15    0.18    0.38 v input52/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net53 (net)
                  0.15    0.00    0.38 v _2469_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.11    0.25    0.63 v _2469_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0370_ (net)
                  0.11    0.00    0.63 v _2471_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     5    0.08    0.19    0.14    0.77 ^ _2471_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _0372_ (net)
                  0.19    0.00    0.77 ^ _3429_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.07    0.05    0.83 v _3429_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0121_ (net)
                  0.07    0.00    0.83 v invalid_op_stage2$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.08    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.02    0.65    0.45    0.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.65    0.00    0.45 ^ clkbuf_4_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    18    0.13    0.09    0.22    0.67 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_2_0_clk (net)
                  0.09    0.00    0.67 ^ invalid_op_stage2$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.67   clock reconvergence pessimism
                          0.05    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: add_result[7]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.15    0.94    1.14 ^ hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net107 (net)
                  0.15    0.00    1.14 ^ input65/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.19    0.22    1.35 ^ input65/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net66 (net)
                  0.19    0.00    1.35 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.67    0.64    0.46    1.81 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.64    0.00    1.81 ^ add_result[7]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.81   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.08    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.02    0.65    0.45   10.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.65    0.00   10.45 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.12    0.09    0.21   10.67 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.09    0.00   10.67 ^ add_result[7]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.67   clock reconvergence pessimism
                         -0.09   10.58   library recovery time
                                 10.58   data required time
-----------------------------------------------------------------------------
                                 10.58   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  8.77   slack (MET)


Startpoint: b[23] (input port clocked by core_clock)
Endpoint: aligned_a_mant[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v b[23] (in)
                                         b[23] (net)
                  0.00    0.00    0.20 v hold60/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.02    1.22 v hold60/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net163 (net)
                  0.17    0.00    1.22 v input48/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.07    0.17    0.24    1.46 v input48/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net49 (net)
                  0.17    0.00    1.46 v _2980_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    1.53 ^ _2980_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1691_ (net)
                  0.08    0.00    1.53 ^ _3629_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.26    0.30    1.83 ^ _3629_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1692_ (net)
                  0.26    0.00    1.83 ^ _3560_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.16    0.13    1.96 v _3560_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1566_ (net)
                  0.16    0.00    1.96 v _3587_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     4    0.05    0.21    0.38    2.35 v _3587_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _1567_ (net)
                  0.21    0.00    2.35 v _3555_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.29    0.22    2.57 ^ _3555_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1295_ (net)
                  0.29    0.00    2.57 ^ _3556_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.12    0.08    2.65 v _3556_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1296_ (net)
                  0.12    0.00    2.65 v _3557_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.35    3.00 v _3557_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _1297_ (net)
                  0.12    0.00    3.00 v _3558_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.15    0.38    3.37 ^ _3558_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1298_ (net)
                  0.15    0.00    3.37 ^ _1979_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     7    0.09    0.37    0.37    3.74 ^ _1979_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1385_ (net)
                  0.37    0.00    3.74 ^ _2027_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.26    0.19    3.93 v _2027_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _1433_ (net)
                  0.26    0.00    3.93 v _2064_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.10    0.13    0.24    4.17 v _2064_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1469_ (net)
                  0.13    0.00    4.17 v _2065_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.03    0.15    0.32    4.49 v _2065_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _1470_ (net)
                  0.15    0.00    4.49 v _2070_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.40    0.23    4.72 ^ _2070_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1475_ (net)
                  0.40    0.00    4.72 ^ _2077_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.04    0.24    0.16    4.88 v _2077_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1482_ (net)
                  0.24    0.00    4.88 v _2261_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.02    0.18    0.39    5.27 v _2261_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0219_ (net)
                  0.18    0.00    5.27 v _2262_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.14    0.29    5.56 v _2262_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0220_ (net)
                  0.14    0.00    5.56 v _2379_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.33    0.21    5.77 ^ _2379_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0045_ (net)
                  0.33    0.00    5.77 ^ aligned_a_mant[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.08    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.02    0.65    0.45   10.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.65    0.00   10.45 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.09    0.21   10.67 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.09    0.00   10.67 ^ aligned_a_mant[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.67   clock reconvergence pessimism
                         -0.16   10.51   library setup time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -5.77   data arrival time
-----------------------------------------------------------------------------
                                  4.73   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: add_result[7]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.15    0.94    1.14 ^ hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net107 (net)
                  0.15    0.00    1.14 ^ input65/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.19    0.22    1.35 ^ input65/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net66 (net)
                  0.19    0.00    1.35 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.67    0.64    0.46    1.81 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.64    0.00    1.81 ^ add_result[7]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.81   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.08    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.02    0.65    0.45   10.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.65    0.00   10.45 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.12    0.09    0.21   10.67 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.09    0.00   10.67 ^ add_result[7]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.67   clock reconvergence pessimism
                         -0.09   10.58   library recovery time
                                 10.58   data required time
-----------------------------------------------------------------------------
                                 10.58   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  8.77   slack (MET)


Startpoint: b[23] (input port clocked by core_clock)
Endpoint: aligned_a_mant[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v b[23] (in)
                                         b[23] (net)
                  0.00    0.00    0.20 v hold60/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.02    1.22 v hold60/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net163 (net)
                  0.17    0.00    1.22 v input48/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.07    0.17    0.24    1.46 v input48/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net49 (net)
                  0.17    0.00    1.46 v _2980_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    1.53 ^ _2980_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1691_ (net)
                  0.08    0.00    1.53 ^ _3629_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.26    0.30    1.83 ^ _3629_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1692_ (net)
                  0.26    0.00    1.83 ^ _3560_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.16    0.13    1.96 v _3560_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1566_ (net)
                  0.16    0.00    1.96 v _3587_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     4    0.05    0.21    0.38    2.35 v _3587_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _1567_ (net)
                  0.21    0.00    2.35 v _3555_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.29    0.22    2.57 ^ _3555_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1295_ (net)
                  0.29    0.00    2.57 ^ _3556_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.12    0.08    2.65 v _3556_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1296_ (net)
                  0.12    0.00    2.65 v _3557_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.35    3.00 v _3557_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _1297_ (net)
                  0.12    0.00    3.00 v _3558_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.15    0.38    3.37 ^ _3558_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1298_ (net)
                  0.15    0.00    3.37 ^ _1979_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     7    0.09    0.37    0.37    3.74 ^ _1979_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1385_ (net)
                  0.37    0.00    3.74 ^ _2027_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.26    0.19    3.93 v _2027_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _1433_ (net)
                  0.26    0.00    3.93 v _2064_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.10    0.13    0.24    4.17 v _2064_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1469_ (net)
                  0.13    0.00    4.17 v _2065_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.03    0.15    0.32    4.49 v _2065_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _1470_ (net)
                  0.15    0.00    4.49 v _2070_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.40    0.23    4.72 ^ _2070_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1475_ (net)
                  0.40    0.00    4.72 ^ _2077_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.04    0.24    0.16    4.88 v _2077_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1482_ (net)
                  0.24    0.00    4.88 v _2261_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.02    0.18    0.39    5.27 v _2261_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0219_ (net)
                  0.18    0.00    5.27 v _2262_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.14    0.29    5.56 v _2262_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0220_ (net)
                  0.14    0.00    5.56 v _2379_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.33    0.21    5.77 ^ _2379_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0045_ (net)
                  0.33    0.00    5.77 ^ aligned_a_mant[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.08    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.02    0.65    0.45   10.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.65    0.00   10.45 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.09    0.21   10.67 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.09    0.00   10.67 ^ aligned_a_mant[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.67   clock reconvergence pessimism
                         -0.16   10.51   library setup time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -5.77   data arrival time
-----------------------------------------------------------------------------
                                  4.73   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.9262480735778809

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6879

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.23664355278015137

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8778

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: result_exp_stage2[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: final_mant[22]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.45    0.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22    0.67 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.67 ^ result_exp_stage2[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.53    1.19 ^ result_exp_stage2[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.27    1.46 ^ _2459_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.27    1.73 ^ _2460_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.28    2.01 ^ _2461_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.19    2.20 v _2462_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
   0.27    2.47 v _3636_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.26    2.73 v _3098_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.23    2.96 v _3099_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.36    3.32 ^ _3100_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai33_2)
   0.31    3.63 ^ _3107_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.21    3.84 ^ _3270_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.22    4.05 ^ _3339_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.07    4.13 v _3340_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.28    4.41 ^ _3344_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.20    4.61 ^ _3349_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.14    4.74 v _3350_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.16    4.91 ^ _3351_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.16    5.07 ^ _3352_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    5.07 ^ final_mant[22]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           5.07   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.45   10.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22   10.67 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.67 ^ final_mant[22]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.67   clock reconvergence pessimism
  -0.11   10.56   library setup time
          10.56   data required time
---------------------------------------------------------
          10.56   data required time
          -5.07   data arrival time
---------------------------------------------------------
           5.49   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: larger_exp_stage1[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result_exp_stage2[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.45    0.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22    0.67 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.67 ^ larger_exp_stage1[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.36    1.03 v larger_exp_stage1[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    1.03 v result_exp_stage2[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.03   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.45    0.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22    0.67 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.67 ^ result_exp_stage2[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.67   clock reconvergence pessimism
   0.06    0.73   library hold time
           0.73   data required time
---------------------------------------------------------
           0.73   data required time
          -1.03   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.6660

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.6696

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.7725

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.7339

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
82.007796

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.67e-02   4.74e-03   1.00e-07   3.15e-02  20.9%
Combinational          5.27e-02   3.07e-02   4.68e-07   8.34e-02  55.3%
Clock                  2.71e-02   8.96e-03   4.65e-08   3.60e-02  23.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.06e-01   4.44e-02   6.15e-07   1.51e-01 100.0%
                          70.6%      29.4%       0.0%
