 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Thu Jan 26 19:02:17 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[6]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.5000     0.5000 r
  wdata_in[6] (in)                                           0.0000                         0.0000     0.5000 r
  wdata_in[6] (net)              1     2505.9155                                            0.0000     0.5000 r
  io_r_wdata_in_6_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     0.5000 r
  io_r_wdata_in_6_/DOUT (I1025_NS)                           0.1788                         0.3925     0.8925 r
  io_r_wdata_in_6__net (net)     1       0.5112                                             0.0000     0.8925 r
  wdata_reg_6_/D (SDFFARX1_RVT)                    0.0000    0.1788    0.0000               0.0000     0.8925 r
  data arrival time                                                                                    0.8925

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_6_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1712     0.8288
  data required time                                                                                   0.8288
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8288
  data arrival time                                                                                   -0.8925
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0637


  Startpoint: wdata_in[5]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.5000     0.5000 r
  wdata_in[5] (in)                                           0.0000                         0.0000     0.5000 r
  wdata_in[5] (net)              1     2505.9155                                            0.0000     0.5000 r
  io_r_wdata_in_5_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     0.5000 r
  io_r_wdata_in_5_/DOUT (I1025_NS)                           0.1788                         0.3925     0.8925 r
  io_r_wdata_in_5__net (net)     1       0.5112                                             0.0000     0.8925 r
  wdata_reg_5_/D (SDFFARX1_RVT)                    0.0000    0.1788    0.0000               0.0000     0.8925 r
  data arrival time                                                                                    0.8925

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_5_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1712     0.8288
  data required time                                                                                   0.8288
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8288
  data arrival time                                                                                   -0.8925
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0637


  Startpoint: wdata_in[4]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.5000     0.5000 r
  wdata_in[4] (in)                                           0.0000                         0.0000     0.5000 r
  wdata_in[4] (net)              1     2505.9155                                            0.0000     0.5000 r
  io_r_wdata_in_4_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     0.5000 r
  io_r_wdata_in_4_/DOUT (I1025_NS)                           0.1788                         0.3925     0.8925 r
  io_r_wdata_in_4__net (net)     1       0.5112                                             0.0000     0.8925 r
  wdata_reg_4_/D (SDFFARX1_RVT)                    0.0000    0.1788    0.0000               0.0000     0.8925 r
  data arrival time                                                                                    0.8925

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_4_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1712     0.8288
  data required time                                                                                   0.8288
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8288
  data arrival time                                                                                   -0.8925
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0637


  Startpoint: wdata_in[3]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.5000     0.5000 r
  wdata_in[3] (in)                                           0.0000                         0.0000     0.5000 r
  wdata_in[3] (net)              1     2505.9155                                            0.0000     0.5000 r
  io_r_wdata_in_3_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     0.5000 r
  io_r_wdata_in_3_/DOUT (I1025_NS)                           0.1788                         0.3925     0.8925 r
  io_r_wdata_in_3__net (net)     1       0.5112                                             0.0000     0.8925 r
  wdata_reg_3_/D (SDFFARX1_RVT)                    0.0000    0.1788    0.0000               0.0000     0.8925 r
  data arrival time                                                                                    0.8925

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_3_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1712     0.8288
  data required time                                                                                   0.8288
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8288
  data arrival time                                                                                   -0.8925
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0637


  Startpoint: wdata_in[2]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.5000     0.5000 r
  wdata_in[2] (in)                                           0.0000                         0.0000     0.5000 r
  wdata_in[2] (net)              1     2505.9155                                            0.0000     0.5000 r
  io_r_wdata_in_2_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     0.5000 r
  io_r_wdata_in_2_/DOUT (I1025_NS)                           0.1788                         0.3925     0.8925 r
  io_r_wdata_in_2__net (net)     1       0.5112                                             0.0000     0.8925 r
  wdata_reg_2_/D (SDFFARX1_RVT)                    0.0000    0.1788    0.0000               0.0000     0.8925 r
  data arrival time                                                                                    0.8925

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_2_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1712     0.8288
  data required time                                                                                   0.8288
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8288
  data arrival time                                                                                   -0.8925
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0637


  Startpoint: wdata_in[1]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.5000     0.5000 r
  wdata_in[1] (in)                                           0.0000                         0.0000     0.5000 r
  wdata_in[1] (net)              1     2505.9155                                            0.0000     0.5000 r
  io_r_wdata_in_1_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     0.5000 r
  io_r_wdata_in_1_/DOUT (I1025_NS)                           0.1788                         0.3925     0.8925 r
  io_r_wdata_in_1__net (net)     1       0.5112                                             0.0000     0.8925 r
  wdata_reg_1_/D (SDFFARX1_RVT)                    0.0000    0.1788    0.0000               0.0000     0.8925 r
  data arrival time                                                                                    0.8925

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_1_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1712     0.8288
  data required time                                                                                   0.8288
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8288
  data arrival time                                                                                   -0.8925
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0637


  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.5000     0.5000 r
  wdata_in[0] (in)                                           0.0000                         0.0000     0.5000 r
  wdata_in[0] (net)              1     2505.9155                                            0.0000     0.5000 r
  io_r_wdata_in_0_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     0.5000 r
  io_r_wdata_in_0_/DOUT (I1025_NS)                           0.1788                         0.3925     0.8925 r
  io_r_wdata_in_0__net (net)     1       0.5112                                             0.0000     0.8925 r
  wdata_reg_0_/D (SDFFARX1_RVT)                    0.0000    0.1788    0.0000               0.0000     0.8925 r
  data arrival time                                                                                    0.8925

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_0_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1712     0.8288
  data required time                                                                                   0.8288
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8288
  data arrival time                                                                                   -0.8925
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0637


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  rinc (in)                                                                 0.0000                         0.0000     1.0000 r
  rinc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1866                         0.4001     1.4001 r
  io_b_rinc_net (net)                          11      11.5195                                             0.0000     1.4001 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.4001 r
  rptr_empty/rinc (net)                                11.5195                                             0.0000     1.4001 r
  rptr_empty/U25/A1 (AND2X1_RVT)                                  0.0000    0.1866    0.0000               0.0000     1.4001 r
  rptr_empty/U25/Y (AND2X1_RVT)                                             0.0438                         0.0682     1.4683 r
  rptr_empty/n80 (net)                          2       1.2982                                             0.0000     1.4683 r
  rptr_empty/U10/A2 (OR2X1_RVT)                                   0.0000    0.0438    0.0000               0.0000     1.4683 r
  rptr_empty/U10/Y (OR2X1_RVT)                                              0.0277                         0.0592     1.5275 r
  rptr_empty/n102 (net)                         2       1.2024                                             0.0000     1.5275 r
  rptr_empty/U9/A1 (AND2X1_RVT)                                   0.0000    0.0277    0.0000               0.0000     1.5275 r
  rptr_empty/U9/Y (AND2X1_RVT)                                              0.0355                         0.0599     1.5875 r
  rptr_empty/n112 (net)                         3       2.3109                                             0.0000     1.5875 r
  rptr_empty/U26/S0 (MUX21X2_RVT)                                 0.0000    0.0355    0.0000               0.0000     1.5875 r
  rptr_empty/U26/Y (MUX21X2_RVT)                                            0.0436                         0.0971     1.6845 f
  rptr_empty/n119 (net)                         2       2.1905                                             0.0000     1.6845 f
  rptr_empty/U6/A1 (XNOR2X2_RVT)                                  0.0000    0.0436    0.0000               0.0000     1.6845 f
  rptr_empty/U6/Y (XNOR2X2_RVT)                                             0.0323                         0.0918     1.7764 r
  rptr_empty/n1 (net)                           1       0.6761                                             0.0000     1.7764 r
  rptr_empty/U5/A1 (NAND4X0_RVT)                                  0.0000    0.0323    0.0000               0.0000     1.7764 r
  rptr_empty/U5/Y (NAND4X0_RVT)                                             0.0616                         0.0478     1.8242 f
  rptr_empty/n66 (net)                          1       0.5996                                             0.0000     1.8242 f
  rptr_empty/U35/A2 (NOR3X0_RVT)                                  0.0000    0.0616    0.0000               0.0000     1.8242 f
  rptr_empty/U35/Y (NOR3X0_RVT)                                             0.0212                         0.1060     1.9302 r
  rptr_empty/rempty_val (net)                   1       0.5119                                             0.0000     1.9302 r
  rptr_empty/rempty_reg/D (SDFFASX2_RVT)                          0.0000    0.0212    0.0000               0.0000     1.9302 r
  data arrival time                                                                                                   1.9302

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  rptr_empty/rempty_reg/CLK (SDFFASX2_RVT)                                                                 0.0000     2.0000 r
  library setup time                                                                                      -0.1335     1.8665
  data required time                                                                                                  1.8665
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8665
  data arrival time                                                                                                  -1.9302
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0637


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                     1.0000     1.0000 r
  winc (in)                                                                 0.0000                         0.0000     1.0000 r
  winc (net)                                    1     2505.9155                                            0.0000     1.0000 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0000    0.0000               0.0000     1.0000 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1846                         0.3981     1.3981 r
  io_b_winc_net (net)                          17       8.6389                                             0.0000     1.3981 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.3981 r
  wptr_full/winc (net)                                  8.6389                                             0.0000     1.3981 r
  wptr_full/U5/A1 (NAND3X1_RVT)                                   0.0000    0.1846    0.0000               0.0000     1.3981 r
  wptr_full/U5/Y (NAND3X1_RVT)                                              0.0366                         0.1047     1.5028 f
  wptr_full/n51 (net)                           2       2.2199                                             0.0000     1.5028 f
  wptr_full/U38/A1 (XNOR2X2_RVT)                                  0.0000    0.0366    0.0000               0.0000     1.5028 f
  wptr_full/U38/Y (XNOR2X2_RVT)                                             0.0389                         0.0985     1.6013 r
  wptr_full/n82 (net)                           4       2.1914                                             0.0000     1.6013 r
  wptr_full/U28/A1 (NAND2X0_RVT)                                  0.0000    0.0389    0.0000               0.0000     1.6013 r
  wptr_full/U28/Y (NAND2X0_RVT)                                             0.0355                         0.0324     1.6337 f
  wptr_full/n4 (net)                            1       0.4727                                             0.0000     1.6337 f
  wptr_full/U27/A3 (OA21X1_RVT)                                   0.0000    0.0355    0.0000               0.0000     1.6337 f
  wptr_full/U27/Y (OA21X1_RVT)                                              0.0383                         0.0733     1.7070 f
  wptr_full/n91 (net)                           2       2.1905                                             0.0000     1.7070 f
  wptr_full/U35/A1 (XNOR2X2_RVT)                                  0.0000    0.0383    0.0000               0.0000     1.7070 f
  wptr_full/U35/Y (XNOR2X2_RVT)                                             0.0317                         0.0896     1.7966 r
  wptr_full/n70 (net)                           1       0.5524                                             0.0000     1.7966 r
  wptr_full/U77/A1 (AND3X1_RVT)                                   0.0000    0.0317    0.0000               0.0000     1.7966 r
  wptr_full/U77/Y (AND3X1_RVT)                                              0.0270                         0.0585     1.8551 r
  wptr_full/n71 (net)                           1       0.4641                                             0.0000     1.8551 r
  wptr_full/U34/A3 (AND3X1_RVT)                                   0.0000    0.0270    0.0000               0.0000     1.8551 r
  wptr_full/U34/Y (AND3X1_RVT)                                              0.0275                         0.0653     1.9204 r
  wptr_full/wfull_val (net)                     1       0.5121                                             0.0000     1.9204 r
  wptr_full/wfull_reg/D (SDFFARX2_RVT)                            0.0000    0.0275    0.0000               0.0000     1.9204 r
  data arrival time                                                                                                   1.9204

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  wptr_full/wfull_reg/CLK (SDFFARX2_RVT)                                                                   0.0000     2.0000 r
  library setup time                                                                                      -0.1390     1.8610
  data required time                                                                                                  1.8610
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8610
  data arrival time                                                                                                  -1.9204
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0594


  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0000     0.0000
  input external delay                                                                      0.5000     0.5000 r
  wdata_in[7] (in)                                           0.0000                         0.0000     0.5000 r
  wdata_in[7] (net)              1     2505.9155                                            0.0000     0.5000 r
  io_r_wdata_in_7_/PADIO (I1025_NS)                0.0000    0.0000    0.0000               0.0000     0.5000 r
  io_r_wdata_in_7_/DOUT (I1025_NS)                           0.1795                         0.3931     0.8931 r
  io_r_wdata_in_7__net (net)     1       1.4452                                             0.0000     0.8931 r
  U14/A (INVX2_RVT)                                0.0000    0.1795    0.0000               0.0000     0.8931 r
  U14/Y (INVX2_RVT)                                          0.0616                         0.0114     0.9045 f
  n10 (net)                      1       0.5090                                             0.0000     0.9045 f
  wdata_reg_7_/D (SDFFASX1_RVT)                    0.0000    0.0616    0.0000               0.0000     0.9045 f
  data arrival time                                                                                    0.9045

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.0000     1.0000
  wdata_reg_7_/CLK (SDFFASX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1346     0.8654
  data required time                                                                                   0.8654
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8654
  data arrival time                                                                                   -0.9045
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0391


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[7] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n90 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U38/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U38/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n23 (net)                             1       0.6132                                             0.0000     0.1063 r
  fifomem/U40/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U40/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n24 (net)                             1       5.3631                                             0.0000     0.1883 r
  fifomem/U16/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U16/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[7] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_7__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[7] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[7] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[6] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n82 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U35/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U35/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n20 (net)                             1       0.6132                                             0.0000     0.1063 r
  fifomem/U37/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U37/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n21 (net)                             1       5.3631                                             0.0000     0.1883 r
  fifomem/U15/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U15/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[6] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_6__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[6] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[6] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[5] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n74 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U32/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U32/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n17 (net)                             1       0.6132                                             0.0000     0.1063 r
  fifomem/U34/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U34/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n18 (net)                             1       5.3631                                             0.0000     0.1883 r
  fifomem/U14/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U14/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[5] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_5__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[5] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[5] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[4] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n66 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U29/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U29/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n14 (net)                             1       0.6132                                             0.0000     0.1063 r
  fifomem/U31/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U31/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n15 (net)                             1       5.3631                                             0.0000     0.1883 r
  fifomem/U13/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U13/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[4] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_4__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[4] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[4] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[3] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n58 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U26/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U26/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n11 (net)                             1       0.6132                                             0.0000     0.1063 r
  fifomem/U28/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U28/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n12 (net)                             1       5.3631                                             0.0000     0.1883 r
  fifomem/U12/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U12/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[3] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_3__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[3] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[3] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[2] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n50 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U23/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U23/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n8 (net)                              1       0.6132                                             0.0000     0.1063 r
  fifomem/U25/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U25/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n9 (net)                              1       5.3631                                             0.0000     0.1883 r
  fifomem/U11/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U11/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[2] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_2__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[2] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[2] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[1] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n42 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U20/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U20/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n5 (net)                              1       0.6132                                             0.0000     0.1063 r
  fifomem/U22/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U22/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n6 (net)                              1       5.3631                                             0.0000     0.1883 r
  fifomem/U10/A (INVX8_RVT)                                       0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U10/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.2234 f
  fifomem/rdata[1] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_1__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[1] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[1] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  fifomem/genblk1_5__U/CE2 (SRAM2RW128x8)                         0.0000    0.0000    0.0000               0.0000     0.0000 r
  fifomem/genblk1_5__U/O2[0] (SRAM2RW128x8)                                 0.0287                         0.0615     0.0615 f
  fifomem/n34 (net)                             1       0.5746                                             0.0000     0.0615 f
  fifomem/U17/A4 (NAND4X0_RVT)                                    0.0000    0.0287    0.0000               0.0000     0.0615 f
  fifomem/U17/Y (NAND4X0_RVT)                                               0.0453                         0.0448     0.1063 r
  fifomem/n2 (net)                              1       0.6132                                             0.0000     0.1063 r
  fifomem/U19/A1 (OR2X2_RVT)                                      0.0000    0.0453    0.0000               0.0000     0.1063 r
  fifomem/U19/Y (OR2X2_RVT)                                                 0.0426                         0.0820     0.1883 r
  fifomem/n3 (net)                              1       5.3631                                             0.0000     0.1883 r
  fifomem/U9/A (INVX8_RVT)                                        0.0000    0.0426    0.0000               0.0000     0.1883 r
  fifomem/U9/Y (INVX8_RVT)                                                  0.0390                         0.0351     0.2234 f
  fifomem/rdata[0] (net)                        1      21.8502                                             0.0000     0.2234 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.2234 f
  io_l_rdata_0__net (net)                              21.8502                                             0.0000     0.2234 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.2234 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.6067 f
  rdata[0] (net)                                1     1433.3105                                            0.0000     1.6067 f
  rdata[0] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.6067 f
  data arrival time                                                                                                   1.6067

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6067
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6067


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  rptr_empty/rempty_reg/CLK (SDFFASX2_RVT)                        0.0000    0.0000    0.0000               0.0000     0.0000 r
  rptr_empty/rempty_reg/QN (SDFFASX2_RVT)                                   0.0819                         0.1732     0.1732 r
  rptr_empty/rempty_BAR (net)                   2       5.9333                                             0.0000     0.1732 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)                                                            0.0000     0.1732 r
  io_t_rempty_net (net)                                 5.9333                                             0.0000     0.1732 r
  U16/A (INVX8_RVT)                                               0.0000    0.0819    0.0000               0.0000     0.1732 r
  U16/Y (INVX8_RVT)                                                         0.0539                         0.0423     0.2155 f
  n13 (net)                                     1      21.8502                                             0.0000     0.2155 f
  io_t_rempty/DIN (D8I1025_NS)                                    0.0000    0.0539    0.0000               0.0000     0.2155 f
  io_t_rempty/PADIO (D8I1025_NS)                                            0.8891                         1.3886     1.6041 f
  rempty (net)                                  1     1433.3105                                            0.0000     1.6041 f
  rempty (out)                                                    0.0000    0.8891    0.0000               0.0000     1.6041 f
  data arrival time                                                                                                   1.6041

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.6041
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6041


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  wptr_full/wfull_reg/CLK (SDFFARX2_RVT)                          0.0000    0.0000    0.0000               0.0000     0.0000 r
  wptr_full/wfull_reg/QN (SDFFARX2_RVT)                                     0.0661                         0.1467     0.1467 r
  wptr_full/wfull_BAR (net)                     3       6.4464                                             0.0000     0.1467 r
  wptr_full/wfull_BAR (wptr_full_ADDRSIZE10)                                                               0.0000     0.1467 r
  io_t_wfull_net (net)                                  6.4464                                             0.0000     0.1467 r
  U13/A (INVX8_RVT)                                               0.0000    0.0661    0.0000               0.0000     0.1467 r
  U13/Y (INVX8_RVT)                                                         0.0481                         0.0405     0.1872 f
  n12 (net)                                     1      21.8502                                             0.0000     0.1872 f
  io_t_wfull/DIN (D8I1025_NS)                                     0.0000    0.0481    0.0000               0.0000     0.1872 f
  io_t_wfull/PADIO (D8I1025_NS)                                             0.8901                         1.3865     1.5737 f
  wfull (net)                                   1     1433.3105                                            0.0000     1.5737 f
  wfull (out)                                                     0.0000    0.8901    0.0000               0.0000     1.5737 f
  data arrival time                                                                                                   1.5737

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.0000     2.0000
  output external delay                                                                                   -1.0000     1.0000
  data required time                                                                                                  1.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000
  data arrival time                                                                                                  -1.5737
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5737


1
