HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:HC74
Implementation;Synthesis|| MT530 ||@W:Found inferred clock HC74|Clk1 which controls 2 sequential elements including Q1. This clock has no specified timing constraint which may adversely impact design performance. ||HC74.srr(107);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\HC74\synthesis\HC74.srr'/linenumber/107||hc74.v(5);liberoaction://cross_probe/hdl/file/'d:\project\program\quartus\eda\hc74\hdl\hc74.v'/linenumber/5
Implementation;Synthesis|| MT530 ||@W:Found inferred clock HC74|Clk2 which controls 2 sequential elements including Q2. This clock has no specified timing constraint which may adversely impact design performance. ||HC74.srr(108);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\HC74\synthesis\HC74.srr'/linenumber/108||hc74.v(25);liberoaction://cross_probe/hdl/file/'d:\project\program\quartus\eda\hc74\hdl\hc74.v'/linenumber/25
Implementation;Synthesis|| MT420 ||@W:Found inferred clock HC74|Clk1 with period 10.00ns. Please declare a user-defined clock on object "p:Clk1"||HC74.srr(237);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\HC74\synthesis\HC74.srr'/linenumber/237||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock HC74|Clk2 with period 10.00ns. Please declare a user-defined clock on object "p:Clk2"||HC74.srr(238);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\HC74\synthesis\HC74.srr'/linenumber/238||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||HC74.srr(254);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\HC74\synthesis\HC74.srr'/linenumber/254||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||HC74.srr(256);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\HC74\synthesis\HC74.srr'/linenumber/256||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||HC74.srr(272);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\HC74\synthesis\HC74.srr'/linenumber/272||null;null
Implementation;Compile;RootName:HC74
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||HC74_compile_log.rpt;liberoaction://open_report/file/HC74_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:HC74
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||HC74_placeroute_log.rpt;liberoaction://open_report/file/HC74_placeroute_log.rpt||(null);(null)
