

================================================================
== Vivado HLS Report for 'chebyshev_openmp'
================================================================
* Date:           Mon Apr 27 11:58:02 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.530|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30202|  30202|  30202|  30202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  30200|  30200|       302|          -|          -|   100|    no    |
        | + Loop 1.1  |    300|    300|         3|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      2|        -|        -|    -|
|Expression           |        -|      5|        0|      140|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       71|    -|
|Register             |        -|      -|      105|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      7|      105|      211|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------------------------+-----------------------------------------+-----------+
    |                  Instance                  |                  Module                 | Expression|
    +--------------------------------------------+-----------------------------------------+-----------+
    |chebyshev_openmp_mul_mul_16s_16s_28_1_1_U1  |chebyshev_openmp_mul_mul_16s_16s_28_1_1  |  i0 * i0  |
    |chebyshev_openmp_mul_mul_16s_16s_32_1_1_U2  |chebyshev_openmp_mul_mul_16s_16s_32_1_1  |  i0 * i0  |
    +--------------------------------------------+-----------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |data_out_d0           |     *    |      2|  0|  20|          16|          32|
    |mul_ln54_2_fu_138_p2  |     *    |      3|  0|  20|          32|          32|
    |add_ln54_1_fu_143_p2  |     +    |      0|  0|  32|          32|           3|
    |add_ln54_fu_132_p2    |     +    |      0|  0|  32|          32|           6|
    |i_fu_94_p2            |     +    |      0|  0|   7|           7|           1|
    |k_fu_106_p2           |     +    |      0|  0|   7|           7|           1|
    |icmp_ln48_fu_88_p2    |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln52_fu_100_p2   |   icmp   |      0|  0|  11|           7|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      5|  0| 140|         140|          87|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |data_out_address0  |  15|          3|    7|         21|
    |i_0_reg_66         |   9|          2|    7|         14|
    |k_0_reg_77         |   9|          2|    7|         14|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  71|         14|   22|         56|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |A_reg_199           |  32|   0|   32|          0|
    |ap_CS_fsm           |   6|   0|    6|          0|
    |i_0_reg_66          |   7|   0|    7|          0|
    |i_reg_176           |   7|   0|    7|          0|
    |k_0_reg_77          |   7|   0|    7|          0|
    |k_reg_184           |   7|   0|    7|          0|
    |mul_ln54_2_reg_204  |  32|   0|   32|          0|
    |zext_ln53_reg_189   |   7|   0|   64|         57|
    +--------------------+----+----+-----+-----------+
    |Total               | 105|   0|  162|         57|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | chebyshev_openmp | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | chebyshev_openmp | return value |
|ap_start           |  in |    1| ap_ctrl_hs | chebyshev_openmp | return value |
|ap_done            | out |    1| ap_ctrl_hs | chebyshev_openmp | return value |
|ap_idle            | out |    1| ap_ctrl_hs | chebyshev_openmp | return value |
|ap_ready           | out |    1| ap_ctrl_hs | chebyshev_openmp | return value |
|ap_return          | out |   32| ap_ctrl_hs | chebyshev_openmp | return value |
|data_in_address0   | out |    7|  ap_memory |      data_in     |     array    |
|data_in_ce0        | out |    1|  ap_memory |      data_in     |     array    |
|data_in_q0         |  in |   16|  ap_memory |      data_in     |     array    |
|data_out_address0  | out |    7|  ap_memory |     data_out     |     array    |
|data_out_ce0       | out |    1|  ap_memory |     data_out     |     array    |
|data_out_we0       | out |    1|  ap_memory |     data_out     |     array    |
|data_out_d0        | out |   32|  ap_memory |     data_out     |     array    |
|data_out_q0        |  in |   32|  ap_memory |     data_out     |     array    |
+-------------------+-----+-----+------------+------------------+--------------+

