;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 5, -0
	SPL @136, 709
	SUB 1, 140
	SPL -6, <-19
	CMP 1, 140
	SUB @127, 106
	SUB @53, <0
	ADD -270, 71
	SUB 1, 140
	SLT <400, @302
	SUB -207, <-120
	SUB 135, 200
	SUB 135, 200
	MOV @-157, 100
	SUB -1, 0
	SUB 53, <20
	MOV -7, <-20
	SUB @121, 106
	ADD -270, 71
	DAT #-6, <-19
	SUB -1, 0
	SUB @0, @2
	SUB @127, 106
	ADD 11, 710
	SUB -1, 0
	ADD 11, 710
	SUB -1, 0
	SPL 0, <332
	ADD 411, 710
	SUB #75, @260
	SPL @975, #260
	SUB #75, @260
	CMP -207, <-126
	ADD 270, 60
	SUB #-1, @2
	SUB #-1, @2
	SUB @127, 106
	MOV @-157, 124
	CMP -207, <-126
	MOV @-157, 124
	CMP @121, <-606
	ADD 0, 2
	SPL 0, <332
	SPL 300, 20
