(S (NP (NNP Graph) (NNS algorithms)) (VP (VBP are) (ADVP (RB increasingly)) (VP (VBN used) (PP (IN in) (NP (NP (NNS applications)) (SBAR (WHNP (IN that)) (S (VP (VBP exploit) (NP (JJ large) (NNS databases))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (JJ conventional) (NN processor) (NNS architectures)) (VP (VBP are) (ADJP (JJ inadequate) (PP (IN for) (S (VP (VBG handling) (NP (NP (DT the) (NN throughput) (CC and) (NN memory) (NNS requirements)) (PP (IN of) (NP (JJ graph) (NN computation))))))))) (. .))
(S (NP (NP (NNP Lincoln) (NNP Laboratory) (POS 's)) (JJ graph-processor) (NN architecture)) (VP (VBZ represents) (NP (NP (DT a) (NN rethinking)) (PP (IN of) (NP (NP (JJ parallel) (NNS architectures)) (PP (IN for) (NP (NN graph) (NNS problems))))))) (. .))
(S (NP (PRP$ Our) (NN processor)) (VP (JJ utilizes) (NP (NP (NNS innovations)) (SBAR (WHNP (WDT that)) (S (VP (VBP include) (NP (NP (DT a) (JJ sparse) (JJ matrix-based) (NN graph) (NN instruction) (VBN set)) (, ,) (NP (DT a) (JJ cacheless) (NN memory) (NN system)) (, ,) (NP (JJ accelerator-based) (NN architecture)) (, ,) (NP (DT a) (JJ systolic) (NN sorter)) (, ,) (NP (JJ high-bandwidth) (JJ multi-dimensional) (NN toroidal) (NN communication) (NN network)) (, ,) (CC and) (NP (VBD randomized) (NNS communications)))))))) (. .))
(S (NP (NP (DT A) (ADJP (JJ field-programmable) (NN gate) (NN array) (PRN (-LRB- -LRB-) (NNP FPGA) (-RRB- -RRB-))) (NN prototype)) (PP (IN of) (NP (DT the) (JJ new) (NN graph) (NN processor)))) (VP (VBZ has) (VP (VBN been) (VP (VBN developed) (PP (IN with) (NP (NP (JJ significant) (NN performance) (NN enhancement)) (PP (IN over) (NP (JJ conventional) (NNS processors))) (PP (IN in) (NP (JJ graph) (JJ computational) (NN throughput)))))))) (. .))
