INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jason/Documents/Vivado/Verilog/Lab01/Lab01.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jason/Documents/Vivado/Verilog/Lab01/Lab01.srcs/sources_1/new/half_adder_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_TB
