@W: FA239 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|ROM addr_reg_H_1[4:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|ROM data_wr_H_1[7:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|ROM addr_reg_H_1[4:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|ROM data_wr_H_1[7:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX528 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1332:4:1332:9|Found syn_preserve on register step_cnt[0] which prevents the register from being packed into DSP
@W: FX528 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1332:4:1332:9|Found syn_preserve on register step_cnt[0] which prevents the register from being packed into DSP
@W: FX528 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1332:4:1332:9|Found syn_preserve on register step_cnt[0] which prevents the register from being packed into DSP
@W: FX528 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1332:4:1332:9|Found syn_preserve on register step_cnt[0] which prevents the register from being packed into DSP
@W: MO161 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1152:4:1152:9|Register bit u_colorbar_gen.rstn_cnt[7] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.cmd_0
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[0]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[1]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[2]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[3]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[4]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[5]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[6]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[0]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[1]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[2]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[3]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[4]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[5]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[6]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[7]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[0]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[1]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[2]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[3]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[4]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[5]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[6]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[7]
@W: MT246 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1113:12:1113:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":44:15:44:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v":1161:8:1161:21|Blackbox pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z6 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock pll_sensor_clk_uniq_1|CLKOP_inferred_clock with period 10.00ns. Please declare a user-defined clock on net u_pll_sensor_clk.CLKOP.
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net top_reveal_coretop_instance.jtck[0].
@W: MT420 |Found inferred clock top|clk_in with period 10.00ns. Please declare a user-defined clock on port clk_in.
