#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jan 28 15:13:03 2025
# Process ID         : 28736
# Current directory  : C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/project_1/project_1.runs/synth_1
# Command line       : vivado.exe -log float_add_pipeline_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source float_add_pipeline_test.tcl
# Log file           : C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/project_1/project_1.runs/synth_1/float_add_pipeline_test.vds
# Journal file       : C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/project_1/project_1.runs/synth_1\vivado.jou
# Running On         : JayanthLaptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22635
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16951 MB
# Swap memory        : 42949 MB
# Total Virtual      : 59901 MB
# Available Virtual  : 33786 MB
#-----------------------------------------------------------
source float_add_pipeline_test.tcl -notrace
Command: synth_design -top float_add_pipeline_test -part xck26-sfvc784-2LVI-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11516
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 844.184 ; gain = 477.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_add_pipeline_test' [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:3]
WARNING: [Synth 8-11581] system task call 'monitor' not supported [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:72]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
INFO: [Synth 8-251] reset going off [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:80]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:40]
INFO: [Synth 8-251] submitting req 1.000000 + 1.000000 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:41]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:109]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:48]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
INFO: [Synth 8-251] out x [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:51]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:52]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:55]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:58]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:119]
INFO: [Synth 8-251] test_add a=1.000000 b=1.000000 out=0.000000 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:59]
INFO: [Synth 8-251] failed assert at C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv line 60 value=1'b0 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:60]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:63]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:40]
INFO: [Synth 8-251] submitting req 1.230000 + 2.560000 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:41]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:109]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:102]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:109]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:48]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
INFO: [Synth 8-251] out x [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:51]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:52]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:55]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:58]
INFO: [Synth 8-251] test_add a=1.230000 b=2.560000 out=0.000000 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:59]
INFO: [Synth 8-251] failed assert at C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv line 60 value=1'b0 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:60]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:63]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:40]
INFO: [Synth 8-251] submitting req 1.230000 + 0.004560 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:41]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:106]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:106]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:106]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:106]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:106]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:106]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:106]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:106]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:109]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
WARNING: [Synth 8-6104] Input port 'val' has an internal driver [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/lib/float_test_funcs.sv:111]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:48]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
INFO: [Synth 8-251] out x [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:51]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:52]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:55]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:58]
INFO: [Synth 8-251] test_add a=1.230000 b=0.004560 out=0.000000 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:59]
INFO: [Synth 8-251] failed assert at C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv line 60 value=1'b0 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:60]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:63]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:40]
INFO: [Synth 8-251] submitting req 0.000123 + 0.000000 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:41]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:48]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
INFO: [Synth 8-251] out x [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:51]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:52]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:55]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:58]
INFO: [Synth 8-251] test_add a=0.000123 b=0.000000 out=0.000000 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:59]
INFO: [Synth 8-251] failed assert at C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv line 60 value=1'b0 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:60]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:63]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:40]
INFO: [Synth 8-251] submitting req 2.000000 + 3.000000 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:41]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:48]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
INFO: [Synth 8-251] out x [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:51]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:52]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:55]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:58]
INFO: [Synth 8-251] test_add a=2.000000 b=3.000000 out=0.000000 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:59]
INFO: [Synth 8-251] failed assert at C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv line 60 value=1'b0 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:60]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:63]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:40]
INFO: [Synth 8-251] submitting req 2000.000000 + 300.000000 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:41]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:48]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
INFO: [Synth 8-251] out x [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:51]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:52]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:55]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:58]
INFO: [Synth 8-251] test_add a=2000.000000 b=300.000000 out=0.000000 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:59]
INFO: [Synth 8-251] failed assert at C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv line 60 value=1'b0 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:60]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:63]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:40]
INFO: [Synth 8-251] submitting req -5.100000 + -3.200000 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:41]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:48]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
INFO: [Synth 8-251] out x [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:51]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:52]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:55]
INFO: [Synth 8-251] - [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:33]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
INFO: [Synth 8-251]   + [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:35]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:58]
INFO: [Synth 8-251] test_add a=-5.100000 b=-3.200000 out=0.000000 [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:59]
INFO: [Common 17-14] Message 'Synth 8-251' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:63]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:40]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:48]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:52]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:55]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:58]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:63]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:40]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:48]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:52]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:55]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:58]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:63]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:40]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:48]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:52]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:34]
WARNING: [Synth 8-6090] variable 'clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:36]
INFO: [Common 17-14] Message 'Synth 8-6090' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:55]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:58]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:63]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:40]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:48]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:52]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:55]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:58]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:63]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:40]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:48]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:52]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:55]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:58]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:63]
INFO: [Synth 8-6157] synthesizing module 'float_add_pipeline' [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:4]
WARNING: [Synth 8-567] referenced signal 'a_sign' should be on the sensitivity list [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:57]
WARNING: [Synth 8-567] referenced signal 'a_exp' should be on the sensitivity list [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:57]
WARNING: [Synth 8-567] referenced signal 'a_mant' should be on the sensitivity list [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:57]
WARNING: [Synth 8-567] referenced signal 'b_sign' should be on the sensitivity list [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:57]
WARNING: [Synth 8-567] referenced signal 'b_exp' should be on the sensitivity list [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:57]
WARNING: [Synth 8-567] referenced signal 'b_mant' should be on the sensitivity list [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:57]
WARNING: [Synth 8-567] referenced signal 'new_exp' should be on the sensitivity list [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:57]
WARNING: [Synth 8-567] referenced signal 'new_mant' should be on the sensitivity list [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:57]
WARNING: [Synth 8-567] referenced signal 'new_sign' should be on the sensitivity list [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:57]
WARNING: [Synth 8-567] referenced signal 'rst' should be on the sensitivity list [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:57]
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:57]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'float_add_pipeline' (0#1) [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'float_add_pipeline_test' (0#1) [C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/float_add_pipeline_test.sv:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 952.383 ; gain = 585.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 952.383 ; gain = 585.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LVI-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xck26-sfvc784-2LVI-i
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 952.383 ; gain = 585.914
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'float_add_pipeline'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                      S1 |                              010 |                               01
                      S2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'float_add_pipeline'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 952.383 ; gain = 585.914
---------------------------------------------------------------------------------
ERROR: [Synth 8-729] Failed to open 'C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/project_1/project_1.runs/synth_1/.Xil/Vivado-28736-JayanthLaptop//incrSyn/2062050061/u/g//global_name.straps.rtd': No such file or directory
ERROR: [Synth 8-787] cannot access rtd files in 'C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/project_1/project_1.runs/synth_1/.Xil/Vivado-28736-JayanthLaptop/realtime/tmp//', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
ERROR: [Synth 8-787] cannot access rtd files in 'C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/project_1/project_1.runs/synth_1/.Xil/Vivado-28736-JayanthLaptop/realtime/tmp//', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
