// Seed: 3851678725
module module_0;
  assign id_0 = id_0;
  logic id_1 = (1);
  logic id_2;
  type_10(
      id_1, ~id_0, 1, id_1, 1 ? 1'b0 : 1, 1, 1, 1, id_1
  );
  logic id_3;
  logic id_4 = 1;
  type_0 id_5 (
      .id_0(id_4),
      .id_1(id_3),
      .id_2(id_4)
  );
  logic id_6;
  logic id_7 = 1;
  always begin
    id_4 = (id_7);
  end
endmodule
`timescale 1ps / 1 ps `timescale 1ps / 1ps
