
matek-fixedwing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dcf0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000668  0800de80  0800de80  0001de80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e4e8  0800e4e8  00020218  2**0
                  CONTENTS
  4 .ARM          00000008  0800e4e8  0800e4e8  0001e4e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e4f0  0800e4f0  00020218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e4f0  0800e4f0  0001e4f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e4f4  0800e4f4  0001e4f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000218  20000000  0800e4f8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020218  2**0
                  CONTENTS
 10 .bss          00000d28  20000218  20000218  00020218  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000f40  20000f40  00020218  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020248  2**0
                  CONTENTS, READONLY
 14 .debug_info   00011038  00000000  00000000  0002028b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000332d  00000000  00000000  000312c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001228  00000000  00000000  000345f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000db4  00000000  00000000  00035818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002406d  00000000  00000000  000365cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00015c84  00000000  00000000  0005a639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ce162  00000000  00000000  000702bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000062cc  00000000  00000000  0013e420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  001446ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000218 	.word	0x20000218
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800de68 	.word	0x0800de68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000021c 	.word	0x2000021c
 80001cc:	0800de68 	.word	0x0800de68

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <get_phi_dot_ref>:
int servo1_offset = 0;
int servo2_offset = 0;
int servo3_offset = 0;
int servo4_offset = 0;

float get_phi_dot_ref () {
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
	return (phi_ref - phi) * phi_error_P_gain;
 8000ff4:	4b09      	ldr	r3, [pc, #36]	; (800101c <get_phi_dot_ref+0x2c>)
 8000ff6:	ed93 7a00 	vldr	s14, [r3]
 8000ffa:	4b09      	ldr	r3, [pc, #36]	; (8001020 <get_phi_dot_ref+0x30>)
 8000ffc:	edd3 7a00 	vldr	s15, [r3]
 8001000:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001004:	4b07      	ldr	r3, [pc, #28]	; (8001024 <get_phi_dot_ref+0x34>)
 8001006:	edd3 7a00 	vldr	s15, [r3]
 800100a:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800100e:	eeb0 0a67 	vmov.f32	s0, s15
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	20000314 	.word	0x20000314
 8001020:	20000350 	.word	0x20000350
 8001024:	20000004 	.word	0x20000004

08001028 <get_theta_dot_ref>:

float get_theta_dot_ref () {
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
	return (theta_ref - theta) * theta_error_P_gain;
 800102c:	4b09      	ldr	r3, [pc, #36]	; (8001054 <get_theta_dot_ref+0x2c>)
 800102e:	ed93 7a00 	vldr	s14, [r3]
 8001032:	4b09      	ldr	r3, [pc, #36]	; (8001058 <get_theta_dot_ref+0x30>)
 8001034:	edd3 7a00 	vldr	s15, [r3]
 8001038:	ee37 7a67 	vsub.f32	s14, s14, s15
 800103c:	4b07      	ldr	r3, [pc, #28]	; (800105c <get_theta_dot_ref+0x34>)
 800103e:	edd3 7a00 	vldr	s15, [r3]
 8001042:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001046:	eeb0 0a67 	vmov.f32	s0, s15
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	20000318 	.word	0x20000318
 8001058:	20000354 	.word	0x20000354
 800105c:	2000000c 	.word	0x2000000c

08001060 <get_psi_dot_ref>:

float get_psi_dot_ref () {
 8001060:	b5b0      	push	{r4, r5, r7, lr}
 8001062:	af00      	add	r7, sp, #0
	return g / (cruise_speed + 0.00001) * tan(phi_ref) * cos(theta_ref);
 8001064:	4b28      	ldr	r3, [pc, #160]	; (8001108 <get_psi_dot_ref+0xa8>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fa6d 	bl	8000548 <__aeabi_f2d>
 800106e:	4604      	mov	r4, r0
 8001070:	460d      	mov	r5, r1
 8001072:	4b26      	ldr	r3, [pc, #152]	; (800110c <get_psi_dot_ref+0xac>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff fa66 	bl	8000548 <__aeabi_f2d>
 800107c:	a320      	add	r3, pc, #128	; (adr r3, 8001100 <get_psi_dot_ref+0xa0>)
 800107e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001082:	f7ff f903 	bl	800028c <__adddf3>
 8001086:	4602      	mov	r2, r0
 8001088:	460b      	mov	r3, r1
 800108a:	4620      	mov	r0, r4
 800108c:	4629      	mov	r1, r5
 800108e:	f7ff fbdd 	bl	800084c <__aeabi_ddiv>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4614      	mov	r4, r2
 8001098:	461d      	mov	r5, r3
 800109a:	4b1d      	ldr	r3, [pc, #116]	; (8001110 <get_psi_dot_ref+0xb0>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fa52 	bl	8000548 <__aeabi_f2d>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	ec43 2b10 	vmov	d0, r2, r3
 80010ac:	f00b f9cc 	bl	800c448 <tan>
 80010b0:	ec53 2b10 	vmov	r2, r3, d0
 80010b4:	4620      	mov	r0, r4
 80010b6:	4629      	mov	r1, r5
 80010b8:	f7ff fa9e 	bl	80005f8 <__aeabi_dmul>
 80010bc:	4602      	mov	r2, r0
 80010be:	460b      	mov	r3, r1
 80010c0:	4614      	mov	r4, r2
 80010c2:	461d      	mov	r5, r3
 80010c4:	4b13      	ldr	r3, [pc, #76]	; (8001114 <get_psi_dot_ref+0xb4>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff fa3d 	bl	8000548 <__aeabi_f2d>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	ec43 2b10 	vmov	d0, r2, r3
 80010d6:	f00b f8ff 	bl	800c2d8 <cos>
 80010da:	ec53 2b10 	vmov	r2, r3, d0
 80010de:	4620      	mov	r0, r4
 80010e0:	4629      	mov	r1, r5
 80010e2:	f7ff fa89 	bl	80005f8 <__aeabi_dmul>
 80010e6:	4602      	mov	r2, r0
 80010e8:	460b      	mov	r3, r1
 80010ea:	4610      	mov	r0, r2
 80010ec:	4619      	mov	r1, r3
 80010ee:	f7ff fd7b 	bl	8000be8 <__aeabi_d2f>
 80010f2:	4603      	mov	r3, r0
 80010f4:	ee07 3a90 	vmov	s15, r3
}
 80010f8:	eeb0 0a67 	vmov.f32	s0, s15
 80010fc:	bdb0      	pop	{r4, r5, r7, pc}
 80010fe:	bf00      	nop
 8001100:	88e368f1 	.word	0x88e368f1
 8001104:	3ee4f8b5 	.word	0x3ee4f8b5
 8001108:	20000018 	.word	0x20000018
 800110c:	20000000 	.word	0x20000000
 8001110:	20000314 	.word	0x20000314
 8001114:	20000318 	.word	0x20000318

08001118 <get_w_ref>:

void get_w_ref (float w_ref[3]) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b08e      	sub	sp, #56	; 0x38
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
	float eta_dot[3] = {
		get_phi_dot_ref(),
 8001120:	f7ff ff66 	bl	8000ff0 <get_phi_dot_ref>
 8001124:	eef0 7a40 	vmov.f32	s15, s0
	float eta_dot[3] = {
 8001128:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		get_theta_dot_ref(),
 800112c:	f7ff ff7c 	bl	8001028 <get_theta_dot_ref>
 8001130:	eef0 7a40 	vmov.f32	s15, s0
	float eta_dot[3] = {
 8001134:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		get_psi_dot_ref()
 8001138:	f7ff ff92 	bl	8001060 <get_psi_dot_ref>
 800113c:	eef0 7a40 	vmov.f32	s15, s0
	float eta_dot[3] = {
 8001140:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	};
	float C[3][3];
	get_C(phi, theta, C);
 8001144:	4b0d      	ldr	r3, [pc, #52]	; (800117c <get_w_ref+0x64>)
 8001146:	edd3 7a00 	vldr	s15, [r3]
 800114a:	4b0d      	ldr	r3, [pc, #52]	; (8001180 <get_w_ref+0x68>)
 800114c:	ed93 7a00 	vldr	s14, [r3]
 8001150:	f107 0308 	add.w	r3, r7, #8
 8001154:	4618      	mov	r0, r3
 8001156:	eef0 0a47 	vmov.f32	s1, s14
 800115a:	eeb0 0a67 	vmov.f32	s0, s15
 800115e:	f000 fdcd 	bl	8001cfc <get_C>
	mul_mat_vec_3d(C, eta_dot, w_ref);
 8001162:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001166:	f107 0308 	add.w	r3, r7, #8
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	4618      	mov	r0, r3
 800116e:	f001 feb2 	bl	8002ed6 <mul_mat_vec_3d>
}
 8001172:	bf00      	nop
 8001174:	3738      	adds	r7, #56	; 0x38
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20000350 	.word	0x20000350
 8001180:	20000354 	.word	0x20000354

08001184 <get_w_dot_ref>:

void get_w_dot_ref (float w_ref[3], float w_dot_ref[3]) {
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]
	w_dot_ref[0] = w_ref[0] * w_x_FF_gain + (w_ref[0] - gyro_x) * w_x_error_P_gain;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	ed93 7a00 	vldr	s14, [r3]
 8001194:	4b2b      	ldr	r3, [pc, #172]	; (8001244 <get_w_dot_ref+0xc0>)
 8001196:	edd3 7a00 	vldr	s15, [r3]
 800119a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	edd3 6a00 	vldr	s13, [r3]
 80011a4:	4b28      	ldr	r3, [pc, #160]	; (8001248 <get_w_dot_ref+0xc4>)
 80011a6:	edd3 7a00 	vldr	s15, [r3]
 80011aa:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80011ae:	4b27      	ldr	r3, [pc, #156]	; (800124c <get_w_dot_ref+0xc8>)
 80011b0:	edd3 7a00 	vldr	s15, [r3]
 80011b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	edc3 7a00 	vstr	s15, [r3]
	w_dot_ref[1] = w_ref[1] * w_y_FF_gain + (w_ref[1] - gyro_y) * w_y_error_P_gain;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	3304      	adds	r3, #4
 80011c6:	ed93 7a00 	vldr	s14, [r3]
 80011ca:	4b21      	ldr	r3, [pc, #132]	; (8001250 <get_w_dot_ref+0xcc>)
 80011cc:	edd3 7a00 	vldr	s15, [r3]
 80011d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	3304      	adds	r3, #4
 80011d8:	edd3 6a00 	vldr	s13, [r3]
 80011dc:	4b1d      	ldr	r3, [pc, #116]	; (8001254 <get_w_dot_ref+0xd0>)
 80011de:	edd3 7a00 	vldr	s15, [r3]
 80011e2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80011e6:	4b1c      	ldr	r3, [pc, #112]	; (8001258 <get_w_dot_ref+0xd4>)
 80011e8:	edd3 7a00 	vldr	s15, [r3]
 80011ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	3304      	adds	r3, #4
 80011f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011f8:	edc3 7a00 	vstr	s15, [r3]
	w_dot_ref[2] = w_ref[2] * w_z_FF_gain + (w_ref[2] - gyro_z) * w_z_error_P_gain;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3308      	adds	r3, #8
 8001200:	ed93 7a00 	vldr	s14, [r3]
 8001204:	4b15      	ldr	r3, [pc, #84]	; (800125c <get_w_dot_ref+0xd8>)
 8001206:	edd3 7a00 	vldr	s15, [r3]
 800120a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	3308      	adds	r3, #8
 8001212:	edd3 6a00 	vldr	s13, [r3]
 8001216:	4b12      	ldr	r3, [pc, #72]	; (8001260 <get_w_dot_ref+0xdc>)
 8001218:	edd3 7a00 	vldr	s15, [r3]
 800121c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001220:	4b10      	ldr	r3, [pc, #64]	; (8001264 <get_w_dot_ref+0xe0>)
 8001222:	edd3 7a00 	vldr	s15, [r3]
 8001226:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	3308      	adds	r3, #8
 800122e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001232:	edc3 7a00 	vstr	s15, [r3]
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	20000008 	.word	0x20000008
 8001248:	20000344 	.word	0x20000344
 800124c:	20000234 	.word	0x20000234
 8001250:	20000010 	.word	0x20000010
 8001254:	20000348 	.word	0x20000348
 8001258:	2000023c 	.word	0x2000023c
 800125c:	20000014 	.word	0x20000014
 8001260:	2000034c 	.word	0x2000034c
 8001264:	20000244 	.word	0x20000244

08001268 <saturate>:

int saturate (int val, int bottom, int top) {
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
	return max(min(val, top), bottom);
 8001274:	6879      	ldr	r1, [r7, #4]
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f001 fe01 	bl	8002e7e <min>
 800127c:	4603      	mov	r3, r0
 800127e:	68b9      	ldr	r1, [r7, #8]
 8001280:	4618      	mov	r0, r3
 8001282:	f001 fdec 	bl	8002e5e <max>
 8001286:	4603      	mov	r3, r0
}
 8001288:	4618      	mov	r0, r3
 800128a:	3710      	adds	r7, #16
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <update_control_surface_angle>:

int update_control_surface_angle_cnt = 0;
void update_control_surface_angle () {
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
	get_w_ref(w_ref);
 8001294:	483a      	ldr	r0, [pc, #232]	; (8001380 <update_control_surface_angle+0xf0>)
 8001296:	f7ff ff3f 	bl	8001118 <get_w_ref>
	get_w_dot_ref(w_ref, w_dot_ref);
 800129a:	493a      	ldr	r1, [pc, #232]	; (8001384 <update_control_surface_angle+0xf4>)
 800129c:	4838      	ldr	r0, [pc, #224]	; (8001380 <update_control_surface_angle+0xf0>)
 800129e:	f7ff ff71 	bl	8001184 <get_w_dot_ref>
	update_servo1_pwm(saturate((int)w_dot_ref[0] + 1500 + servo1_offset, 1500 + servo1_offset - 400, 1500 + servo1_offset + 400));
 80012a2:	4b38      	ldr	r3, [pc, #224]	; (8001384 <update_control_surface_angle+0xf4>)
 80012a4:	edd3 7a00 	vldr	s15, [r3]
 80012a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012ac:	ee17 3a90 	vmov	r3, s15
 80012b0:	f203 52dc 	addw	r2, r3, #1500	; 0x5dc
 80012b4:	4b34      	ldr	r3, [pc, #208]	; (8001388 <update_control_surface_angle+0xf8>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	18d0      	adds	r0, r2, r3
 80012ba:	4b33      	ldr	r3, [pc, #204]	; (8001388 <update_control_surface_angle+0xf8>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f203 414c 	addw	r1, r3, #1100	; 0x44c
 80012c2:	4b31      	ldr	r3, [pc, #196]	; (8001388 <update_control_surface_angle+0xf8>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 80012ca:	461a      	mov	r2, r3
 80012cc:	f7ff ffcc 	bl	8001268 <saturate>
 80012d0:	4603      	mov	r3, r0
 80012d2:	4618      	mov	r0, r3
 80012d4:	f001 fe68 	bl	8002fa8 <update_servo1_pwm>
	update_servo2_pwm(saturate(-(int)w_dot_ref[0] + 1500 + servo2_offset, 1500 + servo2_offset - 400, 1500 + servo2_offset + 400));
 80012d8:	4b2a      	ldr	r3, [pc, #168]	; (8001384 <update_control_surface_angle+0xf4>)
 80012da:	edd3 7a00 	vldr	s15, [r3]
 80012de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012e2:	ee17 3a90 	vmov	r3, s15
 80012e6:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 80012ea:	3304      	adds	r3, #4
 80012ec:	4a27      	ldr	r2, [pc, #156]	; (800138c <update_control_surface_angle+0xfc>)
 80012ee:	6812      	ldr	r2, [r2, #0]
 80012f0:	1898      	adds	r0, r3, r2
 80012f2:	4b26      	ldr	r3, [pc, #152]	; (800138c <update_control_surface_angle+0xfc>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f203 414c 	addw	r1, r3, #1100	; 0x44c
 80012fa:	4b24      	ldr	r3, [pc, #144]	; (800138c <update_control_surface_angle+0xfc>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8001302:	461a      	mov	r2, r3
 8001304:	f7ff ffb0 	bl	8001268 <saturate>
 8001308:	4603      	mov	r3, r0
 800130a:	4618      	mov	r0, r3
 800130c:	f001 fe66 	bl	8002fdc <update_servo2_pwm>
	update_servo3_pwm(saturate((int)w_dot_ref[1] + 1500 + servo3_offset, 1500 + servo3_offset - 400, 1500 + servo3_offset + 400));
 8001310:	4b1c      	ldr	r3, [pc, #112]	; (8001384 <update_control_surface_angle+0xf4>)
 8001312:	edd3 7a01 	vldr	s15, [r3, #4]
 8001316:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800131a:	ee17 3a90 	vmov	r3, s15
 800131e:	f203 52dc 	addw	r2, r3, #1500	; 0x5dc
 8001322:	4b1b      	ldr	r3, [pc, #108]	; (8001390 <update_control_surface_angle+0x100>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	18d0      	adds	r0, r2, r3
 8001328:	4b19      	ldr	r3, [pc, #100]	; (8001390 <update_control_surface_angle+0x100>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f203 414c 	addw	r1, r3, #1100	; 0x44c
 8001330:	4b17      	ldr	r3, [pc, #92]	; (8001390 <update_control_surface_angle+0x100>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8001338:	461a      	mov	r2, r3
 800133a:	f7ff ff95 	bl	8001268 <saturate>
 800133e:	4603      	mov	r3, r0
 8001340:	4618      	mov	r0, r3
 8001342:	f001 fe65 	bl	8003010 <update_servo3_pwm>
	update_servo4_pwm(saturate((int)w_dot_ref[2] + 1500 + servo4_offset, 1500 + servo4_offset - 400, 1500 + servo4_offset + 400));
 8001346:	4b0f      	ldr	r3, [pc, #60]	; (8001384 <update_control_surface_angle+0xf4>)
 8001348:	edd3 7a02 	vldr	s15, [r3, #8]
 800134c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001350:	ee17 3a90 	vmov	r3, s15
 8001354:	f203 52dc 	addw	r2, r3, #1500	; 0x5dc
 8001358:	4b0e      	ldr	r3, [pc, #56]	; (8001394 <update_control_surface_angle+0x104>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	18d0      	adds	r0, r2, r3
 800135e:	4b0d      	ldr	r3, [pc, #52]	; (8001394 <update_control_surface_angle+0x104>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f203 414c 	addw	r1, r3, #1100	; 0x44c
 8001366:	4b0b      	ldr	r3, [pc, #44]	; (8001394 <update_control_surface_angle+0x104>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 800136e:	461a      	mov	r2, r3
 8001370:	f7ff ff7a 	bl	8001268 <saturate>
 8001374:	4603      	mov	r3, r0
 8001376:	4618      	mov	r0, r3
 8001378:	f001 fe64 	bl	8003044 <update_servo4_pwm>
}
 800137c:	bf00      	nop
 800137e:	bd80      	pop	{r7, pc}
 8001380:	2000024c 	.word	0x2000024c
 8001384:	20000258 	.word	0x20000258
 8001388:	20000264 	.word	0x20000264
 800138c:	20000268 	.word	0x20000268
 8001390:	2000026c 	.word	0x2000026c
 8001394:	20000270 	.word	0x20000270

08001398 <process_control_receive>:
float phi_ref = 0;
float theta_ref = 0;
uint16_t control_crc = 0;
uint8_t shutdown = 0;

void process_control_receive (uint8_t data) {
 8001398:	b580      	push	{r7, lr}
 800139a:	b088      	sub	sp, #32
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	71fb      	strb	r3, [r7, #7]
  if (control_payload_cnt == 0 && data == 0x20) {
 80013a2:	4b6c      	ldr	r3, [pc, #432]	; (8001554 <process_control_receive+0x1bc>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d10d      	bne.n	80013c6 <process_control_receive+0x2e>
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	2b20      	cmp	r3, #32
 80013ae:	d10a      	bne.n	80013c6 <process_control_receive+0x2e>
    control_rx_buf[control_payload_cnt] = data;
 80013b0:	4b68      	ldr	r3, [pc, #416]	; (8001554 <process_control_receive+0x1bc>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4968      	ldr	r1, [pc, #416]	; (8001558 <process_control_receive+0x1c0>)
 80013b6:	79fa      	ldrb	r2, [r7, #7]
 80013b8:	54ca      	strb	r2, [r1, r3]
    control_payload_cnt++;
 80013ba:	4b66      	ldr	r3, [pc, #408]	; (8001554 <process_control_receive+0x1bc>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	3301      	adds	r3, #1
 80013c0:	4a64      	ldr	r2, [pc, #400]	; (8001554 <process_control_receive+0x1bc>)
 80013c2:	6013      	str	r3, [r2, #0]
 80013c4:	e13d      	b.n	8001642 <process_control_receive+0x2aa>
  } else if (control_payload_cnt == 1 && data == 0x40) {
 80013c6:	4b63      	ldr	r3, [pc, #396]	; (8001554 <process_control_receive+0x1bc>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d10d      	bne.n	80013ea <process_control_receive+0x52>
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	2b40      	cmp	r3, #64	; 0x40
 80013d2:	d10a      	bne.n	80013ea <process_control_receive+0x52>
    control_rx_buf[control_payload_cnt] = data;
 80013d4:	4b5f      	ldr	r3, [pc, #380]	; (8001554 <process_control_receive+0x1bc>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	495f      	ldr	r1, [pc, #380]	; (8001558 <process_control_receive+0x1c0>)
 80013da:	79fa      	ldrb	r2, [r7, #7]
 80013dc:	54ca      	strb	r2, [r1, r3]
    control_payload_cnt++;
 80013de:	4b5d      	ldr	r3, [pc, #372]	; (8001554 <process_control_receive+0x1bc>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	3301      	adds	r3, #1
 80013e4:	4a5b      	ldr	r2, [pc, #364]	; (8001554 <process_control_receive+0x1bc>)
 80013e6:	6013      	str	r3, [r2, #0]
 80013e8:	e12b      	b.n	8001642 <process_control_receive+0x2aa>
  } else if (control_payload_cnt >= 2 && control_payload_cnt < 2 + 2 * MAX_CHANNEL_NUM) {
 80013ea:	4b5a      	ldr	r3, [pc, #360]	; (8001554 <process_control_receive+0x1bc>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	dd0e      	ble.n	8001410 <process_control_receive+0x78>
 80013f2:	4b58      	ldr	r3, [pc, #352]	; (8001554 <process_control_receive+0x1bc>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2b1d      	cmp	r3, #29
 80013f8:	dc0a      	bgt.n	8001410 <process_control_receive+0x78>
    control_rx_buf[control_payload_cnt] = data;
 80013fa:	4b56      	ldr	r3, [pc, #344]	; (8001554 <process_control_receive+0x1bc>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4956      	ldr	r1, [pc, #344]	; (8001558 <process_control_receive+0x1c0>)
 8001400:	79fa      	ldrb	r2, [r7, #7]
 8001402:	54ca      	strb	r2, [r1, r3]
    control_payload_cnt++;
 8001404:	4b53      	ldr	r3, [pc, #332]	; (8001554 <process_control_receive+0x1bc>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	3301      	adds	r3, #1
 800140a:	4a52      	ldr	r2, [pc, #328]	; (8001554 <process_control_receive+0x1bc>)
 800140c:	6013      	str	r3, [r2, #0]
 800140e:	e118      	b.n	8001642 <process_control_receive+0x2aa>
  } else if (control_payload_cnt == 2 + 2 * MAX_CHANNEL_NUM) {
 8001410:	4b50      	ldr	r3, [pc, #320]	; (8001554 <process_control_receive+0x1bc>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2b1e      	cmp	r3, #30
 8001416:	d114      	bne.n	8001442 <process_control_receive+0xaa>
    control_crc &= 0xff00;
 8001418:	4b50      	ldr	r3, [pc, #320]	; (800155c <process_control_receive+0x1c4>)
 800141a:	881b      	ldrh	r3, [r3, #0]
 800141c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001420:	b29a      	uxth	r2, r3
 8001422:	4b4e      	ldr	r3, [pc, #312]	; (800155c <process_control_receive+0x1c4>)
 8001424:	801a      	strh	r2, [r3, #0]
    control_crc |= data;
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	b29a      	uxth	r2, r3
 800142a:	4b4c      	ldr	r3, [pc, #304]	; (800155c <process_control_receive+0x1c4>)
 800142c:	881b      	ldrh	r3, [r3, #0]
 800142e:	4313      	orrs	r3, r2
 8001430:	b29a      	uxth	r2, r3
 8001432:	4b4a      	ldr	r3, [pc, #296]	; (800155c <process_control_receive+0x1c4>)
 8001434:	801a      	strh	r2, [r3, #0]
    control_payload_cnt++;
 8001436:	4b47      	ldr	r3, [pc, #284]	; (8001554 <process_control_receive+0x1bc>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	3301      	adds	r3, #1
 800143c:	4a45      	ldr	r2, [pc, #276]	; (8001554 <process_control_receive+0x1bc>)
 800143e:	6013      	str	r3, [r2, #0]
    }
    control_payload_cnt = 0;
  } else {
    control_payload_cnt = 0;
  }
}
 8001440:	e0ff      	b.n	8001642 <process_control_receive+0x2aa>
  } else if (control_payload_cnt == 2 + 2 * MAX_CHANNEL_NUM + 1) {
 8001442:	4b44      	ldr	r3, [pc, #272]	; (8001554 <process_control_receive+0x1bc>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2b1f      	cmp	r3, #31
 8001448:	f040 80f7 	bne.w	800163a <process_control_receive+0x2a2>
    control_crc &= 0x00ff;
 800144c:	4b43      	ldr	r3, [pc, #268]	; (800155c <process_control_receive+0x1c4>)
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	b2db      	uxtb	r3, r3
 8001452:	b29a      	uxth	r2, r3
 8001454:	4b41      	ldr	r3, [pc, #260]	; (800155c <process_control_receive+0x1c4>)
 8001456:	801a      	strh	r2, [r3, #0]
    control_crc |= (uint16_t)data << 8;
 8001458:	79fb      	ldrb	r3, [r7, #7]
 800145a:	021b      	lsls	r3, r3, #8
 800145c:	b21a      	sxth	r2, r3
 800145e:	4b3f      	ldr	r3, [pc, #252]	; (800155c <process_control_receive+0x1c4>)
 8001460:	881b      	ldrh	r3, [r3, #0]
 8001462:	b21b      	sxth	r3, r3
 8001464:	4313      	orrs	r3, r2
 8001466:	b21b      	sxth	r3, r3
 8001468:	b29a      	uxth	r2, r3
 800146a:	4b3c      	ldr	r3, [pc, #240]	; (800155c <process_control_receive+0x1c4>)
 800146c:	801a      	strh	r2, [r3, #0]
    uint16_t check_sum = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	83fb      	strh	r3, [r7, #30]
    for (int i = 0; i < (MAX_CHANNEL_NUM + 1) * 2; i++) {
 8001472:	2300      	movs	r3, #0
 8001474:	61bb      	str	r3, [r7, #24]
 8001476:	e00a      	b.n	800148e <process_control_receive+0xf6>
      check_sum += control_rx_buf[i];
 8001478:	4a37      	ldr	r2, [pc, #220]	; (8001558 <process_control_receive+0x1c0>)
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	4413      	add	r3, r2
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	b29a      	uxth	r2, r3
 8001482:	8bfb      	ldrh	r3, [r7, #30]
 8001484:	4413      	add	r3, r2
 8001486:	83fb      	strh	r3, [r7, #30]
    for (int i = 0; i < (MAX_CHANNEL_NUM + 1) * 2; i++) {
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	3301      	adds	r3, #1
 800148c:	61bb      	str	r3, [r7, #24]
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	2b1d      	cmp	r3, #29
 8001492:	ddf1      	ble.n	8001478 <process_control_receive+0xe0>
    if (0xffff - check_sum == control_crc) {
 8001494:	8bfb      	ldrh	r3, [r7, #30]
 8001496:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800149a:	33ff      	adds	r3, #255	; 0xff
 800149c:	4a2f      	ldr	r2, [pc, #188]	; (800155c <process_control_receive+0x1c4>)
 800149e:	8812      	ldrh	r2, [r2, #0]
 80014a0:	4293      	cmp	r3, r2
 80014a2:	f040 80c6 	bne.w	8001632 <process_control_receive+0x29a>
      for (int i = 0, j = 2; i < MAX_CHANNEL_NUM; i++, j += 2) {
 80014a6:	2300      	movs	r3, #0
 80014a8:	617b      	str	r3, [r7, #20]
 80014aa:	2302      	movs	r3, #2
 80014ac:	613b      	str	r3, [r7, #16]
 80014ae:	e011      	b.n	80014d4 <process_control_receive+0x13c>
        control[i] = *(uint16_t *)(control_rx_buf + j) & 0xfff;
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	4a29      	ldr	r2, [pc, #164]	; (8001558 <process_control_receive+0x1c0>)
 80014b4:	4413      	add	r3, r2
 80014b6:	881b      	ldrh	r3, [r3, #0]
 80014b8:	b21b      	sxth	r3, r3
 80014ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014be:	b219      	sxth	r1, r3
 80014c0:	4a27      	ldr	r2, [pc, #156]	; (8001560 <process_control_receive+0x1c8>)
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      for (int i = 0, j = 2; i < MAX_CHANNEL_NUM; i++, j += 2) {
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	3301      	adds	r3, #1
 80014cc:	617b      	str	r3, [r7, #20]
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	3302      	adds	r3, #2
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	2b0d      	cmp	r3, #13
 80014d8:	ddea      	ble.n	80014b0 <process_control_receive+0x118>
      control[0] -= 1500;
 80014da:	4b21      	ldr	r3, [pc, #132]	; (8001560 <process_control_receive+0x1c8>)
 80014dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	b21a      	sxth	r2, r3
 80014ea:	4b1d      	ldr	r3, [pc, #116]	; (8001560 <process_control_receive+0x1c8>)
 80014ec:	801a      	strh	r2, [r3, #0]
      control[1] -= 1500;
 80014ee:	4b1c      	ldr	r3, [pc, #112]	; (8001560 <process_control_receive+0x1c8>)
 80014f0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	b21a      	sxth	r2, r3
 80014fe:	4b18      	ldr	r3, [pc, #96]	; (8001560 <process_control_receive+0x1c8>)
 8001500:	805a      	strh	r2, [r3, #2]
      control[2] -= 1000;
 8001502:	4b17      	ldr	r3, [pc, #92]	; (8001560 <process_control_receive+0x1c8>)
 8001504:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001508:	b29b      	uxth	r3, r3
 800150a:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 800150e:	b29b      	uxth	r3, r3
 8001510:	b21a      	sxth	r2, r3
 8001512:	4b13      	ldr	r3, [pc, #76]	; (8001560 <process_control_receive+0x1c8>)
 8001514:	809a      	strh	r2, [r3, #4]
      control[2] = MAX(control[2], 0);
 8001516:	4b12      	ldr	r3, [pc, #72]	; (8001560 <process_control_receive+0x1c8>)
 8001518:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800151c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001520:	b21a      	sxth	r2, r3
 8001522:	4b0f      	ldr	r3, [pc, #60]	; (8001560 <process_control_receive+0x1c8>)
 8001524:	809a      	strh	r2, [r3, #4]
      control[3] -= 1500;
 8001526:	4b0e      	ldr	r3, [pc, #56]	; (8001560 <process_control_receive+0x1c8>)
 8001528:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800152c:	b29b      	uxth	r3, r3
 800152e:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8001532:	b29b      	uxth	r3, r3
 8001534:	b21a      	sxth	r2, r3
 8001536:	4b0a      	ldr	r3, [pc, #40]	; (8001560 <process_control_receive+0x1c8>)
 8001538:	80da      	strh	r2, [r3, #6]
      control[3] = -control[3];
 800153a:	4b09      	ldr	r3, [pc, #36]	; (8001560 <process_control_receive+0x1c8>)
 800153c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001540:	b29b      	uxth	r3, r3
 8001542:	425b      	negs	r3, r3
 8001544:	b29b      	uxth	r3, r3
 8001546:	b21a      	sxth	r2, r3
 8001548:	4b05      	ldr	r3, [pc, #20]	; (8001560 <process_control_receive+0x1c8>)
 800154a:	80da      	strh	r2, [r3, #6]
      for (int i = 0; i < 4; i++) {
 800154c:	2300      	movs	r3, #0
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	e019      	b.n	8001586 <process_control_receive+0x1ee>
 8001552:	bf00      	nop
 8001554:	20000284 	.word	0x20000284
 8001558:	20000288 	.word	0x20000288
 800155c:	2000031c 	.word	0x2000031c
 8001560:	200002ec 	.word	0x200002ec
        command[i] = control[i];
 8001564:	4a3e      	ldr	r2, [pc, #248]	; (8001660 <process_control_receive+0x2c8>)
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800156c:	ee07 3a90 	vmov	s15, r3
 8001570:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001574:	4a3b      	ldr	r2, [pc, #236]	; (8001664 <process_control_receive+0x2cc>)
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	4413      	add	r3, r2
 800157c:	edc3 7a00 	vstr	s15, [r3]
      for (int i = 0; i < 4; i++) {
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	3301      	adds	r3, #1
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2b03      	cmp	r3, #3
 800158a:	ddeb      	ble.n	8001564 <process_control_receive+0x1cc>
      phi_ref = command[0] / 500.0 * M_PI * (80.0 / 180.0);
 800158c:	4b35      	ldr	r3, [pc, #212]	; (8001664 <process_control_receive+0x2cc>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4618      	mov	r0, r3
 8001592:	f7fe ffd9 	bl	8000548 <__aeabi_f2d>
 8001596:	f04f 0200 	mov.w	r2, #0
 800159a:	4b33      	ldr	r3, [pc, #204]	; (8001668 <process_control_receive+0x2d0>)
 800159c:	f7ff f956 	bl	800084c <__aeabi_ddiv>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4610      	mov	r0, r2
 80015a6:	4619      	mov	r1, r3
 80015a8:	a329      	add	r3, pc, #164	; (adr r3, 8001650 <process_control_receive+0x2b8>)
 80015aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ae:	f7ff f823 	bl	80005f8 <__aeabi_dmul>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	4610      	mov	r0, r2
 80015b8:	4619      	mov	r1, r3
 80015ba:	a327      	add	r3, pc, #156	; (adr r3, 8001658 <process_control_receive+0x2c0>)
 80015bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c0:	f7ff f81a 	bl	80005f8 <__aeabi_dmul>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	4610      	mov	r0, r2
 80015ca:	4619      	mov	r1, r3
 80015cc:	f7ff fb0c 	bl	8000be8 <__aeabi_d2f>
 80015d0:	4603      	mov	r3, r0
 80015d2:	4a26      	ldr	r2, [pc, #152]	; (800166c <process_control_receive+0x2d4>)
 80015d4:	6013      	str	r3, [r2, #0]
      theta_ref = command[1] / 500.0 * M_PI * (80.0 / 180.0);
 80015d6:	4b23      	ldr	r3, [pc, #140]	; (8001664 <process_control_receive+0x2cc>)
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	4618      	mov	r0, r3
 80015dc:	f7fe ffb4 	bl	8000548 <__aeabi_f2d>
 80015e0:	f04f 0200 	mov.w	r2, #0
 80015e4:	4b20      	ldr	r3, [pc, #128]	; (8001668 <process_control_receive+0x2d0>)
 80015e6:	f7ff f931 	bl	800084c <__aeabi_ddiv>
 80015ea:	4602      	mov	r2, r0
 80015ec:	460b      	mov	r3, r1
 80015ee:	4610      	mov	r0, r2
 80015f0:	4619      	mov	r1, r3
 80015f2:	a317      	add	r3, pc, #92	; (adr r3, 8001650 <process_control_receive+0x2b8>)
 80015f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f8:	f7fe fffe 	bl	80005f8 <__aeabi_dmul>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	4610      	mov	r0, r2
 8001602:	4619      	mov	r1, r3
 8001604:	a314      	add	r3, pc, #80	; (adr r3, 8001658 <process_control_receive+0x2c0>)
 8001606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160a:	f7fe fff5 	bl	80005f8 <__aeabi_dmul>
 800160e:	4602      	mov	r2, r0
 8001610:	460b      	mov	r3, r1
 8001612:	4610      	mov	r0, r2
 8001614:	4619      	mov	r1, r3
 8001616:	f7ff fae7 	bl	8000be8 <__aeabi_d2f>
 800161a:	4603      	mov	r3, r0
 800161c:	4a14      	ldr	r2, [pc, #80]	; (8001670 <process_control_receive+0x2d8>)
 800161e:	6013      	str	r3, [r2, #0]
      if (control[4] == 2000) {
 8001620:	4b0f      	ldr	r3, [pc, #60]	; (8001660 <process_control_receive+0x2c8>)
 8001622:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001626:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800162a:	d102      	bne.n	8001632 <process_control_receive+0x29a>
        shutdown = 1;
 800162c:	4b11      	ldr	r3, [pc, #68]	; (8001674 <process_control_receive+0x2dc>)
 800162e:	2201      	movs	r2, #1
 8001630:	701a      	strb	r2, [r3, #0]
    control_payload_cnt = 0;
 8001632:	4b11      	ldr	r3, [pc, #68]	; (8001678 <process_control_receive+0x2e0>)
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
}
 8001638:	e003      	b.n	8001642 <process_control_receive+0x2aa>
    control_payload_cnt = 0;
 800163a:	4b0f      	ldr	r3, [pc, #60]	; (8001678 <process_control_receive+0x2e0>)
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
}
 8001640:	e7ff      	b.n	8001642 <process_control_receive+0x2aa>
 8001642:	bf00      	nop
 8001644:	3720      	adds	r7, #32
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	f3af 8000 	nop.w
 8001650:	54442d18 	.word	0x54442d18
 8001654:	400921fb 	.word	0x400921fb
 8001658:	1c71c71c 	.word	0x1c71c71c
 800165c:	3fdc71c7 	.word	0x3fdc71c7
 8001660:	200002ec 	.word	0x200002ec
 8001664:	20000274 	.word	0x20000274
 8001668:	407f4000 	.word	0x407f4000
 800166c:	20000314 	.word	0x20000314
 8001670:	20000318 	.word	0x20000318
 8001674:	2000031e 	.word	0x2000031e
 8001678:	20000284 	.word	0x20000284

0800167c <_write>:
 *      Author: akswnd98
 */

#include "uart_utils.h"

int _write (int fd, char *buf, int len) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	607a      	str	r2, [r7, #4]
  do_debug_transmit_it((uint8_t *)buf, len);
 8001688:	6879      	ldr	r1, [r7, #4]
 800168a:	68b8      	ldr	r0, [r7, #8]
 800168c:	f002 fc80 	bl	8003f90 <do_debug_transmit_it>
  return len;
 8001690:	687b      	ldr	r3, [r7, #4]
}
 8001692:	4618      	mov	r0, r3
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
	...

0800169c <start_esc>:
#include "main.h"
#include "esc.h"

extern TIM_HandleTypeDef htim4;

void start_esc () {
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80016a0:	2104      	movs	r1, #4
 80016a2:	4802      	ldr	r0, [pc, #8]	; (80016ac <start_esc+0x10>)
 80016a4:	f004 fbdc 	bl	8005e60 <HAL_TIM_PWM_Start>
}
 80016a8:	bf00      	nop
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000404 	.word	0x20000404

080016b0 <update_throttle>:

void terminate_esc () {
  HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_2);
}

void update_throttle (int throttle) {
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  htim4.Instance->CCR2 = throttle;
 80016b8:	4b04      	ldr	r3, [pc, #16]	; (80016cc <update_throttle+0x1c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	639a      	str	r2, [r3, #56]	; 0x38
}
 80016c0:	bf00      	nop
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	20000404 	.word	0x20000404

080016d0 <skip_arming_mode>:

void skip_arming_mode () {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  update_throttle(50);
 80016d4:	2032      	movs	r0, #50	; 0x32
 80016d6:	f7ff ffeb 	bl	80016b0 <update_throttle>
  HAL_Delay(100);
 80016da:	2064      	movs	r0, #100	; 0x64
 80016dc:	f002 fd2e 	bl	800413c <HAL_Delay>
  update_throttle(0);
 80016e0:	2000      	movs	r0, #0
 80016e2:	f7ff ffe5 	bl	80016b0 <update_throttle>
  HAL_Delay(3000);
 80016e6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80016ea:	f002 fd27 	bl	800413c <HAL_Delay>
  update_throttle(1000);
 80016ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016f2:	f7ff ffdd 	bl	80016b0 <update_throttle>
  HAL_Delay(3000);
 80016f6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80016fa:	f002 fd1f 	bl	800413c <HAL_Delay>
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
	...

08001704 <read_imu>:
uint8_t acc_offset[6];
int16_t acc_x_offset = 0;
int16_t acc_y_offset = 0;
int16_t acc_z_offset = 0;

void read_imu (uint8_t addr, uint8_t *data, uint8_t len) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	6039      	str	r1, [r7, #0]
 800170e:	71fb      	strb	r3, [r7, #7]
 8001710:	4613      	mov	r3, r2
 8001712:	71bb      	strb	r3, [r7, #6]
  uint8_t tmp = 0x80 | addr;
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800171a:	b2db      	uxtb	r3, r3
 800171c:	73fb      	strb	r3, [r7, #15]
  while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800171e:	bf00      	nop
 8001720:	4810      	ldr	r0, [pc, #64]	; (8001764 <read_imu+0x60>)
 8001722:	f004 f8ef 	bl	8005904 <HAL_SPI_GetState>
 8001726:	4603      	mov	r3, r0
 8001728:	2b01      	cmp	r3, #1
 800172a:	d1f9      	bne.n	8001720 <read_imu+0x1c>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800172c:	2200      	movs	r2, #0
 800172e:	2110      	movs	r1, #16
 8001730:	480d      	ldr	r0, [pc, #52]	; (8001768 <read_imu+0x64>)
 8001732:	f002 ffd5 	bl	80046e0 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, &tmp, 1, 100);
 8001736:	f107 010f 	add.w	r1, r7, #15
 800173a:	2364      	movs	r3, #100	; 0x64
 800173c:	2201      	movs	r2, #1
 800173e:	4809      	ldr	r0, [pc, #36]	; (8001764 <read_imu+0x60>)
 8001740:	f003 fcd5 	bl	80050ee <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi1, data, len, 100);
 8001744:	79bb      	ldrb	r3, [r7, #6]
 8001746:	b29a      	uxth	r2, r3
 8001748:	2364      	movs	r3, #100	; 0x64
 800174a:	6839      	ldr	r1, [r7, #0]
 800174c:	4805      	ldr	r0, [pc, #20]	; (8001764 <read_imu+0x60>)
 800174e:	f003 fe11 	bl	8005374 <HAL_SPI_Receive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001752:	2201      	movs	r2, #1
 8001754:	2110      	movs	r1, #16
 8001756:	4804      	ldr	r0, [pc, #16]	; (8001768 <read_imu+0x64>)
 8001758:	f002 ffc2 	bl	80046e0 <HAL_GPIO_WritePin>
}
 800175c:	bf00      	nop
 800175e:	3710      	adds	r7, #16
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20000364 	.word	0x20000364
 8001768:	40020000 	.word	0x40020000

0800176c <write_imu>:

void write_imu (uint8_t addr, uint8_t *data) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	6039      	str	r1, [r7, #0]
 8001776:	71fb      	strb	r3, [r7, #7]
  while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001778:	bf00      	nop
 800177a:	4810      	ldr	r0, [pc, #64]	; (80017bc <write_imu+0x50>)
 800177c:	f004 f8c2 	bl	8005904 <HAL_SPI_GetState>
 8001780:	4603      	mov	r3, r0
 8001782:	2b01      	cmp	r3, #1
 8001784:	d1f9      	bne.n	800177a <write_imu+0xe>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001786:	2200      	movs	r2, #0
 8001788:	2110      	movs	r1, #16
 800178a:	480d      	ldr	r0, [pc, #52]	; (80017c0 <write_imu+0x54>)
 800178c:	f002 ffa8 	bl	80046e0 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, &addr, 1, 100);
 8001790:	1df9      	adds	r1, r7, #7
 8001792:	2364      	movs	r3, #100	; 0x64
 8001794:	2201      	movs	r2, #1
 8001796:	4809      	ldr	r0, [pc, #36]	; (80017bc <write_imu+0x50>)
 8001798:	f003 fca9 	bl	80050ee <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, data, 1, 100);
 800179c:	2364      	movs	r3, #100	; 0x64
 800179e:	2201      	movs	r2, #1
 80017a0:	6839      	ldr	r1, [r7, #0]
 80017a2:	4806      	ldr	r0, [pc, #24]	; (80017bc <write_imu+0x50>)
 80017a4:	f003 fca3 	bl	80050ee <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80017a8:	2201      	movs	r2, #1
 80017aa:	2110      	movs	r1, #16
 80017ac:	4804      	ldr	r0, [pc, #16]	; (80017c0 <write_imu+0x54>)
 80017ae:	f002 ff97 	bl	80046e0 <HAL_GPIO_WritePin>
}
 80017b2:	bf00      	nop
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20000364 	.word	0x20000364
 80017c0:	40020000 	.word	0x40020000

080017c4 <init_imu>:

void init_imu () {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
  int delay_time = 100;
 80017ca:	2364      	movs	r3, #100	; 0x64
 80017cc:	607b      	str	r3, [r7, #4]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80017ce:	2201      	movs	r2, #1
 80017d0:	2110      	movs	r1, #16
 80017d2:	4855      	ldr	r0, [pc, #340]	; (8001928 <init_imu+0x164>)
 80017d4:	f002 ff84 	bl	80046e0 <HAL_GPIO_WritePin>
  HAL_Delay(delay_time);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	4618      	mov	r0, r3
 80017dc:	f002 fcae 	bl	800413c <HAL_Delay>

  uint8_t tx_val = 0x00;
 80017e0:	2300      	movs	r3, #0
 80017e2:	70fb      	strb	r3, [r7, #3]
  uint8_t rx_val;

  HAL_Delay(delay_time);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f002 fca8 	bl	800413c <HAL_Delay>

  read_imu(WHO_AM_I, &rx_val, 1);
 80017ec:	1cbb      	adds	r3, r7, #2
 80017ee:	2201      	movs	r2, #1
 80017f0:	4619      	mov	r1, r3
 80017f2:	2075      	movs	r0, #117	; 0x75
 80017f4:	f7ff ff86 	bl	8001704 <read_imu>
  HAL_Delay(delay_time);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f002 fc9e 	bl	800413c <HAL_Delay>

  tx_val = CALC_PWR_MGMT0_BITS(3, 3);
 8001800:	230f      	movs	r3, #15
 8001802:	70fb      	strb	r3, [r7, #3]
  write_imu(PWR_MGMT0, &tx_val);
 8001804:	1cfb      	adds	r3, r7, #3
 8001806:	4619      	mov	r1, r3
 8001808:	204e      	movs	r0, #78	; 0x4e
 800180a:	f7ff ffaf 	bl	800176c <write_imu>
  HAL_Delay(delay_time);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4618      	mov	r0, r3
 8001812:	f002 fc93 	bl	800413c <HAL_Delay>

  tx_val = CALC_GYRO_CONFIG0_BITS(0b0100, 0b000);
 8001816:	2304      	movs	r3, #4
 8001818:	70fb      	strb	r3, [r7, #3]
  write_imu(GYRO_CONFIG0, &tx_val);
 800181a:	1cfb      	adds	r3, r7, #3
 800181c:	4619      	mov	r1, r3
 800181e:	204f      	movs	r0, #79	; 0x4f
 8001820:	f7ff ffa4 	bl	800176c <write_imu>
  HAL_Delay(delay_time);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4618      	mov	r0, r3
 8001828:	f002 fc88 	bl	800413c <HAL_Delay>

  tx_val = CALC_ACCEL_CONFIG0_BITS(0b0100, 0b000);
 800182c:	2304      	movs	r3, #4
 800182e:	70fb      	strb	r3, [r7, #3]
  write_imu(ACCEL_CONFIG0, &tx_val);
 8001830:	1cfb      	adds	r3, r7, #3
 8001832:	4619      	mov	r1, r3
 8001834:	2050      	movs	r0, #80	; 0x50
 8001836:	f7ff ff99 	bl	800176c <write_imu>
  HAL_Delay(delay_time);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4618      	mov	r0, r3
 800183e:	f002 fc7d 	bl	800413c <HAL_Delay>

  tx_val = 0x01;
 8001842:	2301      	movs	r3, #1
 8001844:	70fb      	strb	r3, [r7, #3]
  write_imu(REG_BANK_SEL, &tx_val);
 8001846:	1cfb      	adds	r3, r7, #3
 8001848:	4619      	mov	r1, r3
 800184a:	2076      	movs	r0, #118	; 0x76
 800184c:	f7ff ff8e 	bl	800176c <write_imu>
  HAL_Delay(delay_time);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	4618      	mov	r0, r3
 8001854:	f002 fc72 	bl	800413c <HAL_Delay>

  tx_val = CALC_GYRO_CONFIG_STATIC2_BITS(1, 0);
 8001858:	2301      	movs	r3, #1
 800185a:	70fb      	strb	r3, [r7, #3]
  write_imu(GYRO_CONFIG_STATIC2, &tx_val);
 800185c:	1cfb      	adds	r3, r7, #3
 800185e:	4619      	mov	r1, r3
 8001860:	200b      	movs	r0, #11
 8001862:	f7ff ff83 	bl	800176c <write_imu>
  HAL_Delay(delay_time);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4618      	mov	r0, r3
 800186a:	f002 fc67 	bl	800413c <HAL_Delay>

  tx_val = CALC_GYRO_CONFIG_STATIC3_BITS(30);
 800186e:	231e      	movs	r3, #30
 8001870:	70fb      	strb	r3, [r7, #3]
  write_imu(GYRO_CONFIG_STATIC3, &tx_val);
 8001872:	1cfb      	adds	r3, r7, #3
 8001874:	4619      	mov	r1, r3
 8001876:	200c      	movs	r0, #12
 8001878:	f7ff ff78 	bl	800176c <write_imu>
  HAL_Delay(delay_time);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	4618      	mov	r0, r3
 8001880:	f002 fc5c 	bl	800413c <HAL_Delay>

  tx_val = CALC_GYRO_CONFIG_STATIC4_BITS(896);
 8001884:	2380      	movs	r3, #128	; 0x80
 8001886:	70fb      	strb	r3, [r7, #3]
  write_imu(GYRO_CONFIG_STATIC4, &tx_val);
 8001888:	1cfb      	adds	r3, r7, #3
 800188a:	4619      	mov	r1, r3
 800188c:	200d      	movs	r0, #13
 800188e:	f7ff ff6d 	bl	800176c <write_imu>
  HAL_Delay(delay_time);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4618      	mov	r0, r3
 8001896:	f002 fc51 	bl	800413c <HAL_Delay>

  tx_val = CALC_GYRO_CONFIG_STATIC5_BITS(896, 5);
 800189a:	2353      	movs	r3, #83	; 0x53
 800189c:	70fb      	strb	r3, [r7, #3]
  write_imu(GYRO_CONFIG_STATIC5, &tx_val);
 800189e:	1cfb      	adds	r3, r7, #3
 80018a0:	4619      	mov	r1, r3
 80018a2:	200e      	movs	r0, #14
 80018a4:	f7ff ff62 	bl	800176c <write_imu>
  HAL_Delay(delay_time);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f002 fc46 	bl	800413c <HAL_Delay>

  tx_val = 0x02;
 80018b0:	2302      	movs	r3, #2
 80018b2:	70fb      	strb	r3, [r7, #3]
  write_imu(REG_BANK_SEL, &tx_val);
 80018b4:	1cfb      	adds	r3, r7, #3
 80018b6:	4619      	mov	r1, r3
 80018b8:	2076      	movs	r0, #118	; 0x76
 80018ba:	f7ff ff57 	bl	800176c <write_imu>
  HAL_Delay(delay_time);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f002 fc3b 	bl	800413c <HAL_Delay>

  tx_val = CALC_ACCEL_CONFIG_STATIC2_BITS(0, 30);
 80018c6:	233c      	movs	r3, #60	; 0x3c
 80018c8:	70fb      	strb	r3, [r7, #3]
  write_imu(ACCEL_CONFIG_STATIC2, &tx_val);
 80018ca:	1cfb      	adds	r3, r7, #3
 80018cc:	4619      	mov	r1, r3
 80018ce:	2003      	movs	r0, #3
 80018d0:	f7ff ff4c 	bl	800176c <write_imu>
  HAL_Delay(delay_time);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f002 fc30 	bl	800413c <HAL_Delay>

  tx_val = CALC_ACCEL_CONFIG_STATIC3_BITS(896);
 80018dc:	2380      	movs	r3, #128	; 0x80
 80018de:	70fb      	strb	r3, [r7, #3]
  write_imu(ACCEL_CONFIG_STATIC3, &tx_val);
 80018e0:	1cfb      	adds	r3, r7, #3
 80018e2:	4619      	mov	r1, r3
 80018e4:	2004      	movs	r0, #4
 80018e6:	f7ff ff41 	bl	800176c <write_imu>
  HAL_Delay(delay_time);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f002 fc25 	bl	800413c <HAL_Delay>

  tx_val = CALC_ACCEL_CONFIG_STATIC4_BITS(896, 5);
 80018f2:	2353      	movs	r3, #83	; 0x53
 80018f4:	70fb      	strb	r3, [r7, #3]
  write_imu(ACCEL_CONFIG_STATIC4, &tx_val);
 80018f6:	1cfb      	adds	r3, r7, #3
 80018f8:	4619      	mov	r1, r3
 80018fa:	2005      	movs	r0, #5
 80018fc:	f7ff ff36 	bl	800176c <write_imu>
  HAL_Delay(delay_time);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	4618      	mov	r0, r3
 8001904:	f002 fc1a 	bl	800413c <HAL_Delay>

  tx_val = 0x00;
 8001908:	2300      	movs	r3, #0
 800190a:	70fb      	strb	r3, [r7, #3]
  write_imu(REG_BANK_SEL, &tx_val);
 800190c:	1cfb      	adds	r3, r7, #3
 800190e:	4619      	mov	r1, r3
 8001910:	2076      	movs	r0, #118	; 0x76
 8001912:	f7ff ff2b 	bl	800176c <write_imu>
  HAL_Delay(delay_time);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4618      	mov	r0, r3
 800191a:	f002 fc0f 	bl	800413c <HAL_Delay>
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40020000 	.word	0x40020000

0800192c <update_imu_value>:

void update_imu_value () {
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  read_imu(ACCEL_DATA_X1, imu_buf, 12);
 8001930:	220c      	movs	r2, #12
 8001932:	4943      	ldr	r1, [pc, #268]	; (8001a40 <update_imu_value+0x114>)
 8001934:	201f      	movs	r0, #31
 8001936:	f7ff fee5 	bl	8001704 <read_imu>

  raw_acc_x = (int16_t)(((uint16_t)imu_buf[0] << 8) | (uint16_t)imu_buf[1]);
 800193a:	4b41      	ldr	r3, [pc, #260]	; (8001a40 <update_imu_value+0x114>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	021b      	lsls	r3, r3, #8
 8001940:	b21a      	sxth	r2, r3
 8001942:	4b3f      	ldr	r3, [pc, #252]	; (8001a40 <update_imu_value+0x114>)
 8001944:	785b      	ldrb	r3, [r3, #1]
 8001946:	b21b      	sxth	r3, r3
 8001948:	4313      	orrs	r3, r2
 800194a:	b21a      	sxth	r2, r3
 800194c:	4b3d      	ldr	r3, [pc, #244]	; (8001a44 <update_imu_value+0x118>)
 800194e:	801a      	strh	r2, [r3, #0]
  // acc_x = acc_x_sensor / 32767.0 * 4.0 * g;
  raw_acc_y = (int16_t)(((uint16_t)imu_buf[2] << 8) | (uint16_t)imu_buf[3]);
 8001950:	4b3b      	ldr	r3, [pc, #236]	; (8001a40 <update_imu_value+0x114>)
 8001952:	789b      	ldrb	r3, [r3, #2]
 8001954:	021b      	lsls	r3, r3, #8
 8001956:	b21a      	sxth	r2, r3
 8001958:	4b39      	ldr	r3, [pc, #228]	; (8001a40 <update_imu_value+0x114>)
 800195a:	78db      	ldrb	r3, [r3, #3]
 800195c:	b21b      	sxth	r3, r3
 800195e:	4313      	orrs	r3, r2
 8001960:	b21a      	sxth	r2, r3
 8001962:	4b39      	ldr	r3, [pc, #228]	; (8001a48 <update_imu_value+0x11c>)
 8001964:	801a      	strh	r2, [r3, #0]
  raw_acc_z = (int16_t)(((uint16_t)imu_buf[4] << 8) | (uint16_t)imu_buf[5]);
 8001966:	4b36      	ldr	r3, [pc, #216]	; (8001a40 <update_imu_value+0x114>)
 8001968:	791b      	ldrb	r3, [r3, #4]
 800196a:	021b      	lsls	r3, r3, #8
 800196c:	b21a      	sxth	r2, r3
 800196e:	4b34      	ldr	r3, [pc, #208]	; (8001a40 <update_imu_value+0x114>)
 8001970:	795b      	ldrb	r3, [r3, #5]
 8001972:	b21b      	sxth	r3, r3
 8001974:	4313      	orrs	r3, r2
 8001976:	b21a      	sxth	r2, r3
 8001978:	4b34      	ldr	r3, [pc, #208]	; (8001a4c <update_imu_value+0x120>)
 800197a:	801a      	strh	r2, [r3, #0]

  raw_gyro_x = (int16_t)(((uint16_t)imu_buf[6] << 8) | (uint16_t)imu_buf[7]);
 800197c:	4b30      	ldr	r3, [pc, #192]	; (8001a40 <update_imu_value+0x114>)
 800197e:	799b      	ldrb	r3, [r3, #6]
 8001980:	021b      	lsls	r3, r3, #8
 8001982:	b21a      	sxth	r2, r3
 8001984:	4b2e      	ldr	r3, [pc, #184]	; (8001a40 <update_imu_value+0x114>)
 8001986:	79db      	ldrb	r3, [r3, #7]
 8001988:	b21b      	sxth	r3, r3
 800198a:	4313      	orrs	r3, r2
 800198c:	b21a      	sxth	r2, r3
 800198e:	4b30      	ldr	r3, [pc, #192]	; (8001a50 <update_imu_value+0x124>)
 8001990:	801a      	strh	r2, [r3, #0]
  // gyro_x_sensor = gyro_x_sensor / 32767.0 * 1000.0 * M_PI / 180.0;
  raw_gyro_y = (int16_t)(((uint16_t)imu_buf[8] << 8) | (uint16_t)imu_buf[9]);
 8001992:	4b2b      	ldr	r3, [pc, #172]	; (8001a40 <update_imu_value+0x114>)
 8001994:	7a1b      	ldrb	r3, [r3, #8]
 8001996:	021b      	lsls	r3, r3, #8
 8001998:	b21a      	sxth	r2, r3
 800199a:	4b29      	ldr	r3, [pc, #164]	; (8001a40 <update_imu_value+0x114>)
 800199c:	7a5b      	ldrb	r3, [r3, #9]
 800199e:	b21b      	sxth	r3, r3
 80019a0:	4313      	orrs	r3, r2
 80019a2:	b21a      	sxth	r2, r3
 80019a4:	4b2b      	ldr	r3, [pc, #172]	; (8001a54 <update_imu_value+0x128>)
 80019a6:	801a      	strh	r2, [r3, #0]
  raw_gyro_z = (int16_t)(((uint16_t)imu_buf[10] << 8) | (uint16_t)imu_buf[11]);
 80019a8:	4b25      	ldr	r3, [pc, #148]	; (8001a40 <update_imu_value+0x114>)
 80019aa:	7a9b      	ldrb	r3, [r3, #10]
 80019ac:	021b      	lsls	r3, r3, #8
 80019ae:	b21a      	sxth	r2, r3
 80019b0:	4b23      	ldr	r3, [pc, #140]	; (8001a40 <update_imu_value+0x114>)
 80019b2:	7adb      	ldrb	r3, [r3, #11]
 80019b4:	b21b      	sxth	r3, r3
 80019b6:	4313      	orrs	r3, r2
 80019b8:	b21a      	sxth	r2, r3
 80019ba:	4b27      	ldr	r3, [pc, #156]	; (8001a58 <update_imu_value+0x12c>)
 80019bc:	801a      	strh	r2, [r3, #0]

	acc_x = (float)raw_acc_x;
 80019be:	4b21      	ldr	r3, [pc, #132]	; (8001a44 <update_imu_value+0x118>)
 80019c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019c4:	ee07 3a90 	vmov	s15, r3
 80019c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019cc:	4b23      	ldr	r3, [pc, #140]	; (8001a5c <update_imu_value+0x130>)
 80019ce:	edc3 7a00 	vstr	s15, [r3]
	acc_y = (float)raw_acc_y;
 80019d2:	4b1d      	ldr	r3, [pc, #116]	; (8001a48 <update_imu_value+0x11c>)
 80019d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019d8:	ee07 3a90 	vmov	s15, r3
 80019dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019e0:	4b1f      	ldr	r3, [pc, #124]	; (8001a60 <update_imu_value+0x134>)
 80019e2:	edc3 7a00 	vstr	s15, [r3]
	acc_z = (float)raw_acc_z;
 80019e6:	4b19      	ldr	r3, [pc, #100]	; (8001a4c <update_imu_value+0x120>)
 80019e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019ec:	ee07 3a90 	vmov	s15, r3
 80019f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019f4:	4b1b      	ldr	r3, [pc, #108]	; (8001a64 <update_imu_value+0x138>)
 80019f6:	edc3 7a00 	vstr	s15, [r3]

	gyro_x = (float)raw_gyro_x;
 80019fa:	4b15      	ldr	r3, [pc, #84]	; (8001a50 <update_imu_value+0x124>)
 80019fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a00:	ee07 3a90 	vmov	s15, r3
 8001a04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a08:	4b17      	ldr	r3, [pc, #92]	; (8001a68 <update_imu_value+0x13c>)
 8001a0a:	edc3 7a00 	vstr	s15, [r3]
	gyro_y = (float)raw_gyro_y;
 8001a0e:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <update_imu_value+0x128>)
 8001a10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a14:	ee07 3a90 	vmov	s15, r3
 8001a18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a1c:	4b13      	ldr	r3, [pc, #76]	; (8001a6c <update_imu_value+0x140>)
 8001a1e:	edc3 7a00 	vstr	s15, [r3]
	gyro_z = (float)raw_gyro_z;
 8001a22:	4b0d      	ldr	r3, [pc, #52]	; (8001a58 <update_imu_value+0x12c>)
 8001a24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a28:	ee07 3a90 	vmov	s15, r3
 8001a2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a30:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <update_imu_value+0x144>)
 8001a32:	edc3 7a00 	vstr	s15, [r3]

  adjust_imu_unit();
 8001a36:	f000 f81d 	bl	8001a74 <adjust_imu_unit>
}
 8001a3a:	bf00      	nop
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	20000320 	.word	0x20000320
 8001a44:	2000032c 	.word	0x2000032c
 8001a48:	2000032e 	.word	0x2000032e
 8001a4c:	20000330 	.word	0x20000330
 8001a50:	20000332 	.word	0x20000332
 8001a54:	20000334 	.word	0x20000334
 8001a58:	20000336 	.word	0x20000336
 8001a5c:	2000033c 	.word	0x2000033c
 8001a60:	20000338 	.word	0x20000338
 8001a64:	20000340 	.word	0x20000340
 8001a68:	20000344 	.word	0x20000344
 8001a6c:	20000348 	.word	0x20000348
 8001a70:	2000034c 	.word	0x2000034c

08001a74 <adjust_imu_unit>:

void adjust_imu_unit () {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
	adjust_acc_unit();
 8001a78:	f000 f806 	bl	8001a88 <adjust_acc_unit>
	adjust_gyro_unit();
 8001a7c:	f000 f89c 	bl	8001bb8 <adjust_gyro_unit>
}
 8001a80:	bf00      	nop
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	0000      	movs	r0, r0
	...

08001a88 <adjust_acc_unit>:

void adjust_acc_unit () {
 8001a88:	b5b0      	push	{r4, r5, r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
	acc_x = acc_x / 32767.0 * ACCEL_FS * g;
 8001a8c:	4b44      	ldr	r3, [pc, #272]	; (8001ba0 <adjust_acc_unit+0x118>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7fe fd59 	bl	8000548 <__aeabi_f2d>
 8001a96:	a340      	add	r3, pc, #256	; (adr r3, 8001b98 <adjust_acc_unit+0x110>)
 8001a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a9c:	f7fe fed6 	bl	800084c <__aeabi_ddiv>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f04f 0200 	mov.w	r2, #0
 8001aac:	4b3d      	ldr	r3, [pc, #244]	; (8001ba4 <adjust_acc_unit+0x11c>)
 8001aae:	f7fe fda3 	bl	80005f8 <__aeabi_dmul>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	4614      	mov	r4, r2
 8001ab8:	461d      	mov	r5, r3
 8001aba:	4b3b      	ldr	r3, [pc, #236]	; (8001ba8 <adjust_acc_unit+0x120>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7fe fd42 	bl	8000548 <__aeabi_f2d>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	4620      	mov	r0, r4
 8001aca:	4629      	mov	r1, r5
 8001acc:	f7fe fd94 	bl	80005f8 <__aeabi_dmul>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	4610      	mov	r0, r2
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	f7ff f886 	bl	8000be8 <__aeabi_d2f>
 8001adc:	4603      	mov	r3, r0
 8001ade:	4a30      	ldr	r2, [pc, #192]	; (8001ba0 <adjust_acc_unit+0x118>)
 8001ae0:	6013      	str	r3, [r2, #0]
	acc_y = acc_y / 32767.0 * ACCEL_FS * g;
 8001ae2:	4b32      	ldr	r3, [pc, #200]	; (8001bac <adjust_acc_unit+0x124>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7fe fd2e 	bl	8000548 <__aeabi_f2d>
 8001aec:	a32a      	add	r3, pc, #168	; (adr r3, 8001b98 <adjust_acc_unit+0x110>)
 8001aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af2:	f7fe feab 	bl	800084c <__aeabi_ddiv>
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	4610      	mov	r0, r2
 8001afc:	4619      	mov	r1, r3
 8001afe:	f04f 0200 	mov.w	r2, #0
 8001b02:	4b28      	ldr	r3, [pc, #160]	; (8001ba4 <adjust_acc_unit+0x11c>)
 8001b04:	f7fe fd78 	bl	80005f8 <__aeabi_dmul>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	4614      	mov	r4, r2
 8001b0e:	461d      	mov	r5, r3
 8001b10:	4b25      	ldr	r3, [pc, #148]	; (8001ba8 <adjust_acc_unit+0x120>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7fe fd17 	bl	8000548 <__aeabi_f2d>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	4620      	mov	r0, r4
 8001b20:	4629      	mov	r1, r5
 8001b22:	f7fe fd69 	bl	80005f8 <__aeabi_dmul>
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	4610      	mov	r0, r2
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	f7ff f85b 	bl	8000be8 <__aeabi_d2f>
 8001b32:	4603      	mov	r3, r0
 8001b34:	4a1d      	ldr	r2, [pc, #116]	; (8001bac <adjust_acc_unit+0x124>)
 8001b36:	6013      	str	r3, [r2, #0]
	acc_z = acc_z / 32767.0 * ACCEL_FS * g;
 8001b38:	4b1d      	ldr	r3, [pc, #116]	; (8001bb0 <adjust_acc_unit+0x128>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7fe fd03 	bl	8000548 <__aeabi_f2d>
 8001b42:	a315      	add	r3, pc, #84	; (adr r3, 8001b98 <adjust_acc_unit+0x110>)
 8001b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b48:	f7fe fe80 	bl	800084c <__aeabi_ddiv>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4610      	mov	r0, r2
 8001b52:	4619      	mov	r1, r3
 8001b54:	f04f 0200 	mov.w	r2, #0
 8001b58:	4b12      	ldr	r3, [pc, #72]	; (8001ba4 <adjust_acc_unit+0x11c>)
 8001b5a:	f7fe fd4d 	bl	80005f8 <__aeabi_dmul>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	4614      	mov	r4, r2
 8001b64:	461d      	mov	r5, r3
 8001b66:	4b10      	ldr	r3, [pc, #64]	; (8001ba8 <adjust_acc_unit+0x120>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7fe fcec 	bl	8000548 <__aeabi_f2d>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4620      	mov	r0, r4
 8001b76:	4629      	mov	r1, r5
 8001b78:	f7fe fd3e 	bl	80005f8 <__aeabi_dmul>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4610      	mov	r0, r2
 8001b82:	4619      	mov	r1, r3
 8001b84:	f7ff f830 	bl	8000be8 <__aeabi_d2f>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	4a09      	ldr	r2, [pc, #36]	; (8001bb0 <adjust_acc_unit+0x128>)
 8001b8c:	6013      	str	r3, [r2, #0]
}
 8001b8e:	bf00      	nop
 8001b90:	bdb0      	pop	{r4, r5, r7, pc}
 8001b92:	bf00      	nop
 8001b94:	f3af 8000 	nop.w
 8001b98:	00000000 	.word	0x00000000
 8001b9c:	40dfffc0 	.word	0x40dfffc0
 8001ba0:	2000033c 	.word	0x2000033c
 8001ba4:	40300000 	.word	0x40300000
 8001ba8:	20000018 	.word	0x20000018
 8001bac:	20000338 	.word	0x20000338
 8001bb0:	20000340 	.word	0x20000340
 8001bb4:	00000000 	.word	0x00000000

08001bb8 <adjust_gyro_unit>:

void adjust_gyro_unit () {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
	gyro_x = gyro_x / 32767.0 * GYRO_FS * M_PI / 180;
 8001bbc:	4b4a      	ldr	r3, [pc, #296]	; (8001ce8 <adjust_gyro_unit+0x130>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7fe fcc1 	bl	8000548 <__aeabi_f2d>
 8001bc6:	a344      	add	r3, pc, #272	; (adr r3, 8001cd8 <adjust_gyro_unit+0x120>)
 8001bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bcc:	f7fe fe3e 	bl	800084c <__aeabi_ddiv>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	4610      	mov	r0, r2
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	f04f 0200 	mov.w	r2, #0
 8001bdc:	4b43      	ldr	r3, [pc, #268]	; (8001cec <adjust_gyro_unit+0x134>)
 8001bde:	f7fe fd0b 	bl	80005f8 <__aeabi_dmul>
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	4610      	mov	r0, r2
 8001be8:	4619      	mov	r1, r3
 8001bea:	a33d      	add	r3, pc, #244	; (adr r3, 8001ce0 <adjust_gyro_unit+0x128>)
 8001bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf0:	f7fe fd02 	bl	80005f8 <__aeabi_dmul>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	4610      	mov	r0, r2
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	4b3b      	ldr	r3, [pc, #236]	; (8001cf0 <adjust_gyro_unit+0x138>)
 8001c02:	f7fe fe23 	bl	800084c <__aeabi_ddiv>
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	4610      	mov	r0, r2
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	f7fe ffeb 	bl	8000be8 <__aeabi_d2f>
 8001c12:	4603      	mov	r3, r0
 8001c14:	4a34      	ldr	r2, [pc, #208]	; (8001ce8 <adjust_gyro_unit+0x130>)
 8001c16:	6013      	str	r3, [r2, #0]
	gyro_y = gyro_y / 32767.0 * GYRO_FS * M_PI / 180;
 8001c18:	4b36      	ldr	r3, [pc, #216]	; (8001cf4 <adjust_gyro_unit+0x13c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7fe fc93 	bl	8000548 <__aeabi_f2d>
 8001c22:	a32d      	add	r3, pc, #180	; (adr r3, 8001cd8 <adjust_gyro_unit+0x120>)
 8001c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c28:	f7fe fe10 	bl	800084c <__aeabi_ddiv>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	460b      	mov	r3, r1
 8001c30:	4610      	mov	r0, r2
 8001c32:	4619      	mov	r1, r3
 8001c34:	f04f 0200 	mov.w	r2, #0
 8001c38:	4b2c      	ldr	r3, [pc, #176]	; (8001cec <adjust_gyro_unit+0x134>)
 8001c3a:	f7fe fcdd 	bl	80005f8 <__aeabi_dmul>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	4610      	mov	r0, r2
 8001c44:	4619      	mov	r1, r3
 8001c46:	a326      	add	r3, pc, #152	; (adr r3, 8001ce0 <adjust_gyro_unit+0x128>)
 8001c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c4c:	f7fe fcd4 	bl	80005f8 <__aeabi_dmul>
 8001c50:	4602      	mov	r2, r0
 8001c52:	460b      	mov	r3, r1
 8001c54:	4610      	mov	r0, r2
 8001c56:	4619      	mov	r1, r3
 8001c58:	f04f 0200 	mov.w	r2, #0
 8001c5c:	4b24      	ldr	r3, [pc, #144]	; (8001cf0 <adjust_gyro_unit+0x138>)
 8001c5e:	f7fe fdf5 	bl	800084c <__aeabi_ddiv>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	4610      	mov	r0, r2
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f7fe ffbd 	bl	8000be8 <__aeabi_d2f>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	4a20      	ldr	r2, [pc, #128]	; (8001cf4 <adjust_gyro_unit+0x13c>)
 8001c72:	6013      	str	r3, [r2, #0]
	gyro_z = gyro_z / 32767.0 * GYRO_FS * M_PI / 180;
 8001c74:	4b20      	ldr	r3, [pc, #128]	; (8001cf8 <adjust_gyro_unit+0x140>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7fe fc65 	bl	8000548 <__aeabi_f2d>
 8001c7e:	a316      	add	r3, pc, #88	; (adr r3, 8001cd8 <adjust_gyro_unit+0x120>)
 8001c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c84:	f7fe fde2 	bl	800084c <__aeabi_ddiv>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	4610      	mov	r0, r2
 8001c8e:	4619      	mov	r1, r3
 8001c90:	f04f 0200 	mov.w	r2, #0
 8001c94:	4b15      	ldr	r3, [pc, #84]	; (8001cec <adjust_gyro_unit+0x134>)
 8001c96:	f7fe fcaf 	bl	80005f8 <__aeabi_dmul>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	4610      	mov	r0, r2
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	a30f      	add	r3, pc, #60	; (adr r3, 8001ce0 <adjust_gyro_unit+0x128>)
 8001ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca8:	f7fe fca6 	bl	80005f8 <__aeabi_dmul>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	4610      	mov	r0, r2
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	f04f 0200 	mov.w	r2, #0
 8001cb8:	4b0d      	ldr	r3, [pc, #52]	; (8001cf0 <adjust_gyro_unit+0x138>)
 8001cba:	f7fe fdc7 	bl	800084c <__aeabi_ddiv>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	4610      	mov	r0, r2
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	f7fe ff8f 	bl	8000be8 <__aeabi_d2f>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	4a0a      	ldr	r2, [pc, #40]	; (8001cf8 <adjust_gyro_unit+0x140>)
 8001cce:	6013      	str	r3, [r2, #0]
}
 8001cd0:	bf00      	nop
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	f3af 8000 	nop.w
 8001cd8:	00000000 	.word	0x00000000
 8001cdc:	40dfffc0 	.word	0x40dfffc0
 8001ce0:	54442d18 	.word	0x54442d18
 8001ce4:	400921fb 	.word	0x400921fb
 8001ce8:	20000344 	.word	0x20000344
 8001cec:	409f4000 	.word	0x409f4000
 8001cf0:	40668000 	.word	0x40668000
 8001cf4:	20000348 	.word	0x20000348
 8001cf8:	2000034c 	.word	0x2000034c

08001cfc <get_C>:
float psi_dot = 0;

float dt = 0.001;
float H = 0.004;

void get_C (float phi, float theta, float C[3][3]) {
 8001cfc:	b5b0      	push	{r4, r5, r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	ed87 0a03 	vstr	s0, [r7, #12]
 8001d06:	edc7 0a02 	vstr	s1, [r7, #8]
 8001d0a:	6078      	str	r0, [r7, #4]
	C[0][0] = 1.0;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001d12:	601a      	str	r2, [r3, #0]
	C[0][1] = 0.0;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	605a      	str	r2, [r3, #4]
	C[0][2] = -sin(theta);
 8001d1c:	68b8      	ldr	r0, [r7, #8]
 8001d1e:	f7fe fc13 	bl	8000548 <__aeabi_f2d>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	ec43 2b10 	vmov	d0, r2, r3
 8001d2a:	f00a fb35 	bl	800c398 <sin>
 8001d2e:	ec53 2b10 	vmov	r2, r3, d0
 8001d32:	4610      	mov	r0, r2
 8001d34:	4619      	mov	r1, r3
 8001d36:	f7fe ff57 	bl	8000be8 <__aeabi_d2f>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	ee07 3a90 	vmov	s15, r3
 8001d40:	eef1 7a67 	vneg.f32	s15, s15
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	edc3 7a02 	vstr	s15, [r3, #8]

	C[1][0] = 0.0;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	330c      	adds	r3, #12
 8001d4e:	f04f 0200 	mov.w	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
	C[1][1] = cos(phi);
 8001d54:	68f8      	ldr	r0, [r7, #12]
 8001d56:	f7fe fbf7 	bl	8000548 <__aeabi_f2d>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	ec43 2b10 	vmov	d0, r2, r3
 8001d62:	f00a fab9 	bl	800c2d8 <cos>
 8001d66:	ec51 0b10 	vmov	r0, r1, d0
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f103 040c 	add.w	r4, r3, #12
 8001d70:	f7fe ff3a 	bl	8000be8 <__aeabi_d2f>
 8001d74:	4603      	mov	r3, r0
 8001d76:	6063      	str	r3, [r4, #4]
	C[1][2] = sin(phi) * cos(theta);
 8001d78:	68f8      	ldr	r0, [r7, #12]
 8001d7a:	f7fe fbe5 	bl	8000548 <__aeabi_f2d>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	ec43 2b10 	vmov	d0, r2, r3
 8001d86:	f00a fb07 	bl	800c398 <sin>
 8001d8a:	ec55 4b10 	vmov	r4, r5, d0
 8001d8e:	68b8      	ldr	r0, [r7, #8]
 8001d90:	f7fe fbda 	bl	8000548 <__aeabi_f2d>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	ec43 2b10 	vmov	d0, r2, r3
 8001d9c:	f00a fa9c 	bl	800c2d8 <cos>
 8001da0:	ec53 2b10 	vmov	r2, r3, d0
 8001da4:	4620      	mov	r0, r4
 8001da6:	4629      	mov	r1, r5
 8001da8:	f7fe fc26 	bl	80005f8 <__aeabi_dmul>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4610      	mov	r0, r2
 8001db2:	4619      	mov	r1, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f103 040c 	add.w	r4, r3, #12
 8001dba:	f7fe ff15 	bl	8000be8 <__aeabi_d2f>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	60a3      	str	r3, [r4, #8]

	C[2][0] = 0.0;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	3318      	adds	r3, #24
 8001dc6:	f04f 0200 	mov.w	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
	C[2][1] = -sin(phi);
 8001dcc:	68f8      	ldr	r0, [r7, #12]
 8001dce:	f7fe fbbb 	bl	8000548 <__aeabi_f2d>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	ec43 2b10 	vmov	d0, r2, r3
 8001dda:	f00a fadd 	bl	800c398 <sin>
 8001dde:	ec53 2b10 	vmov	r2, r3, d0
 8001de2:	4610      	mov	r0, r2
 8001de4:	4619      	mov	r1, r3
 8001de6:	f7fe feff 	bl	8000be8 <__aeabi_d2f>
 8001dea:	4602      	mov	r2, r0
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	3318      	adds	r3, #24
 8001df0:	ee07 2a90 	vmov	s15, r2
 8001df4:	eef1 7a67 	vneg.f32	s15, s15
 8001df8:	edc3 7a01 	vstr	s15, [r3, #4]
	C[2][2] = cos(phi) * cos(theta);
 8001dfc:	68f8      	ldr	r0, [r7, #12]
 8001dfe:	f7fe fba3 	bl	8000548 <__aeabi_f2d>
 8001e02:	4602      	mov	r2, r0
 8001e04:	460b      	mov	r3, r1
 8001e06:	ec43 2b10 	vmov	d0, r2, r3
 8001e0a:	f00a fa65 	bl	800c2d8 <cos>
 8001e0e:	ec55 4b10 	vmov	r4, r5, d0
 8001e12:	68b8      	ldr	r0, [r7, #8]
 8001e14:	f7fe fb98 	bl	8000548 <__aeabi_f2d>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	ec43 2b10 	vmov	d0, r2, r3
 8001e20:	f00a fa5a 	bl	800c2d8 <cos>
 8001e24:	ec53 2b10 	vmov	r2, r3, d0
 8001e28:	4620      	mov	r0, r4
 8001e2a:	4629      	mov	r1, r5
 8001e2c:	f7fe fbe4 	bl	80005f8 <__aeabi_dmul>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	4610      	mov	r0, r2
 8001e36:	4619      	mov	r1, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f103 0418 	add.w	r4, r3, #24
 8001e3e:	f7fe fed3 	bl	8000be8 <__aeabi_d2f>
 8001e42:	4603      	mov	r3, r0
 8001e44:	60a3      	str	r3, [r4, #8]
}
 8001e46:	bf00      	nop
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bdb0      	pop	{r4, r5, r7, pc}

08001e4e <get_C_inv>:

void get_C_inv (float phi, float theta, float C_inv[3][3]) {
 8001e4e:	b5b0      	push	{r4, r5, r7, lr}
 8001e50:	b084      	sub	sp, #16
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	ed87 0a03 	vstr	s0, [r7, #12]
 8001e58:	edc7 0a02 	vstr	s1, [r7, #8]
 8001e5c:	6078      	str	r0, [r7, #4]
	C_inv[0][0] = 1.0;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001e64:	601a      	str	r2, [r3, #0]
	C_inv[0][1] = sin(phi) * tan(theta);
 8001e66:	68f8      	ldr	r0, [r7, #12]
 8001e68:	f7fe fb6e 	bl	8000548 <__aeabi_f2d>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	ec43 2b10 	vmov	d0, r2, r3
 8001e74:	f00a fa90 	bl	800c398 <sin>
 8001e78:	ec55 4b10 	vmov	r4, r5, d0
 8001e7c:	68b8      	ldr	r0, [r7, #8]
 8001e7e:	f7fe fb63 	bl	8000548 <__aeabi_f2d>
 8001e82:	4602      	mov	r2, r0
 8001e84:	460b      	mov	r3, r1
 8001e86:	ec43 2b10 	vmov	d0, r2, r3
 8001e8a:	f00a fadd 	bl	800c448 <tan>
 8001e8e:	ec53 2b10 	vmov	r2, r3, d0
 8001e92:	4620      	mov	r0, r4
 8001e94:	4629      	mov	r1, r5
 8001e96:	f7fe fbaf 	bl	80005f8 <__aeabi_dmul>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	4610      	mov	r0, r2
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f7fe fea1 	bl	8000be8 <__aeabi_d2f>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	605a      	str	r2, [r3, #4]
	C_inv[0][2] = cos(phi) * tan(theta);
 8001eac:	68f8      	ldr	r0, [r7, #12]
 8001eae:	f7fe fb4b 	bl	8000548 <__aeabi_f2d>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	ec43 2b10 	vmov	d0, r2, r3
 8001eba:	f00a fa0d 	bl	800c2d8 <cos>
 8001ebe:	ec55 4b10 	vmov	r4, r5, d0
 8001ec2:	68b8      	ldr	r0, [r7, #8]
 8001ec4:	f7fe fb40 	bl	8000548 <__aeabi_f2d>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	460b      	mov	r3, r1
 8001ecc:	ec43 2b10 	vmov	d0, r2, r3
 8001ed0:	f00a faba 	bl	800c448 <tan>
 8001ed4:	ec53 2b10 	vmov	r2, r3, d0
 8001ed8:	4620      	mov	r0, r4
 8001eda:	4629      	mov	r1, r5
 8001edc:	f7fe fb8c 	bl	80005f8 <__aeabi_dmul>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4610      	mov	r0, r2
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	f7fe fe7e 	bl	8000be8 <__aeabi_d2f>
 8001eec:	4602      	mov	r2, r0
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	609a      	str	r2, [r3, #8]

	C_inv[1][0] = 0.0;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	330c      	adds	r3, #12
 8001ef6:	f04f 0200 	mov.w	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
	C_inv[1][1] = cos(phi);
 8001efc:	68f8      	ldr	r0, [r7, #12]
 8001efe:	f7fe fb23 	bl	8000548 <__aeabi_f2d>
 8001f02:	4602      	mov	r2, r0
 8001f04:	460b      	mov	r3, r1
 8001f06:	ec43 2b10 	vmov	d0, r2, r3
 8001f0a:	f00a f9e5 	bl	800c2d8 <cos>
 8001f0e:	ec51 0b10 	vmov	r0, r1, d0
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f103 040c 	add.w	r4, r3, #12
 8001f18:	f7fe fe66 	bl	8000be8 <__aeabi_d2f>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	6063      	str	r3, [r4, #4]
	C_inv[1][2] = -sin(phi);
 8001f20:	68f8      	ldr	r0, [r7, #12]
 8001f22:	f7fe fb11 	bl	8000548 <__aeabi_f2d>
 8001f26:	4602      	mov	r2, r0
 8001f28:	460b      	mov	r3, r1
 8001f2a:	ec43 2b10 	vmov	d0, r2, r3
 8001f2e:	f00a fa33 	bl	800c398 <sin>
 8001f32:	ec53 2b10 	vmov	r2, r3, d0
 8001f36:	4610      	mov	r0, r2
 8001f38:	4619      	mov	r1, r3
 8001f3a:	f7fe fe55 	bl	8000be8 <__aeabi_d2f>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	330c      	adds	r3, #12
 8001f44:	ee07 2a90 	vmov	s15, r2
 8001f48:	eef1 7a67 	vneg.f32	s15, s15
 8001f4c:	edc3 7a02 	vstr	s15, [r3, #8]

	C_inv[2][0] = 0.0;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	3318      	adds	r3, #24
 8001f54:	f04f 0200 	mov.w	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
	C_inv[2][1] = sin(phi) / cos(theta);
 8001f5a:	68f8      	ldr	r0, [r7, #12]
 8001f5c:	f7fe faf4 	bl	8000548 <__aeabi_f2d>
 8001f60:	4602      	mov	r2, r0
 8001f62:	460b      	mov	r3, r1
 8001f64:	ec43 2b10 	vmov	d0, r2, r3
 8001f68:	f00a fa16 	bl	800c398 <sin>
 8001f6c:	ec55 4b10 	vmov	r4, r5, d0
 8001f70:	68b8      	ldr	r0, [r7, #8]
 8001f72:	f7fe fae9 	bl	8000548 <__aeabi_f2d>
 8001f76:	4602      	mov	r2, r0
 8001f78:	460b      	mov	r3, r1
 8001f7a:	ec43 2b10 	vmov	d0, r2, r3
 8001f7e:	f00a f9ab 	bl	800c2d8 <cos>
 8001f82:	ec53 2b10 	vmov	r2, r3, d0
 8001f86:	4620      	mov	r0, r4
 8001f88:	4629      	mov	r1, r5
 8001f8a:	f7fe fc5f 	bl	800084c <__aeabi_ddiv>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	460b      	mov	r3, r1
 8001f92:	4610      	mov	r0, r2
 8001f94:	4619      	mov	r1, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f103 0418 	add.w	r4, r3, #24
 8001f9c:	f7fe fe24 	bl	8000be8 <__aeabi_d2f>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	6063      	str	r3, [r4, #4]
	C_inv[2][2] = cos(phi) / cos(theta);
 8001fa4:	68f8      	ldr	r0, [r7, #12]
 8001fa6:	f7fe facf 	bl	8000548 <__aeabi_f2d>
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	ec43 2b10 	vmov	d0, r2, r3
 8001fb2:	f00a f991 	bl	800c2d8 <cos>
 8001fb6:	ec55 4b10 	vmov	r4, r5, d0
 8001fba:	68b8      	ldr	r0, [r7, #8]
 8001fbc:	f7fe fac4 	bl	8000548 <__aeabi_f2d>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	ec43 2b10 	vmov	d0, r2, r3
 8001fc8:	f00a f986 	bl	800c2d8 <cos>
 8001fcc:	ec53 2b10 	vmov	r2, r3, d0
 8001fd0:	4620      	mov	r0, r4
 8001fd2:	4629      	mov	r1, r5
 8001fd4:	f7fe fc3a 	bl	800084c <__aeabi_ddiv>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	460b      	mov	r3, r1
 8001fdc:	4610      	mov	r0, r2
 8001fde:	4619      	mov	r1, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f103 0418 	add.w	r4, r3, #24
 8001fe6:	f7fe fdff 	bl	8000be8 <__aeabi_d2f>
 8001fea:	4603      	mov	r3, r0
 8001fec:	60a3      	str	r3, [r4, #8]
}
 8001fee:	bf00      	nop
 8001ff0:	3710      	adds	r7, #16
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001ff8 <update_euler_state>:

void update_euler_state () {
 8001ff8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ffc:	b094      	sub	sp, #80	; 0x50
 8001ffe:	af00      	add	r7, sp, #0
	float new_phi_high_freq = phi + phi_dot * dt;
 8002000:	4b91      	ldr	r3, [pc, #580]	; (8002248 <update_euler_state+0x250>)
 8002002:	ed93 7a00 	vldr	s14, [r3]
 8002006:	4b91      	ldr	r3, [pc, #580]	; (800224c <update_euler_state+0x254>)
 8002008:	edd3 7a00 	vldr	s15, [r3]
 800200c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002010:	4b8f      	ldr	r3, [pc, #572]	; (8002250 <update_euler_state+0x258>)
 8002012:	edd3 7a00 	vldr	s15, [r3]
 8002016:	ee77 7a27 	vadd.f32	s15, s14, s15
 800201a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	float new_theta_high_freq = theta + theta_dot * dt;
 800201e:	4b8d      	ldr	r3, [pc, #564]	; (8002254 <update_euler_state+0x25c>)
 8002020:	ed93 7a00 	vldr	s14, [r3]
 8002024:	4b89      	ldr	r3, [pc, #548]	; (800224c <update_euler_state+0x254>)
 8002026:	edd3 7a00 	vldr	s15, [r3]
 800202a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800202e:	4b8a      	ldr	r3, [pc, #552]	; (8002258 <update_euler_state+0x260>)
 8002030:	edd3 7a00 	vldr	s15, [r3]
 8002034:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002038:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	float new_phi_low_freq = atan(acc_y / (acc_z + 0.00001));
 800203c:	4b87      	ldr	r3, [pc, #540]	; (800225c <update_euler_state+0x264>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4618      	mov	r0, r3
 8002042:	f7fe fa81 	bl	8000548 <__aeabi_f2d>
 8002046:	4604      	mov	r4, r0
 8002048:	460d      	mov	r5, r1
 800204a:	4b85      	ldr	r3, [pc, #532]	; (8002260 <update_euler_state+0x268>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe fa7a 	bl	8000548 <__aeabi_f2d>
 8002054:	a37a      	add	r3, pc, #488	; (adr r3, 8002240 <update_euler_state+0x248>)
 8002056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800205a:	f7fe f917 	bl	800028c <__adddf3>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
 8002062:	4620      	mov	r0, r4
 8002064:	4629      	mov	r1, r5
 8002066:	f7fe fbf1 	bl	800084c <__aeabi_ddiv>
 800206a:	4602      	mov	r2, r0
 800206c:	460b      	mov	r3, r1
 800206e:	ec43 2b17 	vmov	d7, r2, r3
 8002072:	eeb0 0a47 	vmov.f32	s0, s14
 8002076:	eef0 0a67 	vmov.f32	s1, s15
 800207a:	f009 ff8d 	bl	800bf98 <atan>
 800207e:	ec53 2b10 	vmov	r2, r3, d0
 8002082:	4610      	mov	r0, r2
 8002084:	4619      	mov	r1, r3
 8002086:	f7fe fdaf 	bl	8000be8 <__aeabi_d2f>
 800208a:	4603      	mov	r3, r0
 800208c:	647b      	str	r3, [r7, #68]	; 0x44
	float new_theta_low_freq = asin(acc_x / sqrt(acc_x * acc_x + acc_y * acc_y + acc_z * acc_z));
 800208e:	4b75      	ldr	r3, [pc, #468]	; (8002264 <update_euler_state+0x26c>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4618      	mov	r0, r3
 8002094:	f7fe fa58 	bl	8000548 <__aeabi_f2d>
 8002098:	4604      	mov	r4, r0
 800209a:	460d      	mov	r5, r1
 800209c:	4b71      	ldr	r3, [pc, #452]	; (8002264 <update_euler_state+0x26c>)
 800209e:	ed93 7a00 	vldr	s14, [r3]
 80020a2:	4b70      	ldr	r3, [pc, #448]	; (8002264 <update_euler_state+0x26c>)
 80020a4:	edd3 7a00 	vldr	s15, [r3]
 80020a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020ac:	4b6b      	ldr	r3, [pc, #428]	; (800225c <update_euler_state+0x264>)
 80020ae:	edd3 6a00 	vldr	s13, [r3]
 80020b2:	4b6a      	ldr	r3, [pc, #424]	; (800225c <update_euler_state+0x264>)
 80020b4:	edd3 7a00 	vldr	s15, [r3]
 80020b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020c0:	4b67      	ldr	r3, [pc, #412]	; (8002260 <update_euler_state+0x268>)
 80020c2:	edd3 6a00 	vldr	s13, [r3]
 80020c6:	4b66      	ldr	r3, [pc, #408]	; (8002260 <update_euler_state+0x268>)
 80020c8:	edd3 7a00 	vldr	s15, [r3]
 80020cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020d4:	ee17 0a90 	vmov	r0, s15
 80020d8:	f7fe fa36 	bl	8000548 <__aeabi_f2d>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	ec43 2b10 	vmov	d0, r2, r3
 80020e4:	f009 ff2c 	bl	800bf40 <sqrt>
 80020e8:	ec53 2b10 	vmov	r2, r3, d0
 80020ec:	4620      	mov	r0, r4
 80020ee:	4629      	mov	r1, r5
 80020f0:	f7fe fbac 	bl	800084c <__aeabi_ddiv>
 80020f4:	4602      	mov	r2, r0
 80020f6:	460b      	mov	r3, r1
 80020f8:	ec43 2b17 	vmov	d7, r2, r3
 80020fc:	eeb0 0a47 	vmov.f32	s0, s14
 8002100:	eef0 0a67 	vmov.f32	s1, s15
 8002104:	f009 fee8 	bl	800bed8 <asin>
 8002108:	ec53 2b10 	vmov	r2, r3, d0
 800210c:	4610      	mov	r0, r2
 800210e:	4619      	mov	r1, r3
 8002110:	f7fe fd6a 	bl	8000be8 <__aeabi_d2f>
 8002114:	4603      	mov	r3, r0
 8002116:	643b      	str	r3, [r7, #64]	; 0x40
	phi = new_phi_low_freq * H + new_phi_high_freq * (1.0 - H);
 8002118:	4b53      	ldr	r3, [pc, #332]	; (8002268 <update_euler_state+0x270>)
 800211a:	ed93 7a00 	vldr	s14, [r3]
 800211e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002126:	ee17 0a90 	vmov	r0, s15
 800212a:	f7fe fa0d 	bl	8000548 <__aeabi_f2d>
 800212e:	4604      	mov	r4, r0
 8002130:	460d      	mov	r5, r1
 8002132:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002134:	f7fe fa08 	bl	8000548 <__aeabi_f2d>
 8002138:	4680      	mov	r8, r0
 800213a:	4689      	mov	r9, r1
 800213c:	4b4a      	ldr	r3, [pc, #296]	; (8002268 <update_euler_state+0x270>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4618      	mov	r0, r3
 8002142:	f7fe fa01 	bl	8000548 <__aeabi_f2d>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	f04f 0000 	mov.w	r0, #0
 800214e:	4947      	ldr	r1, [pc, #284]	; (800226c <update_euler_state+0x274>)
 8002150:	f7fe f89a 	bl	8000288 <__aeabi_dsub>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	4640      	mov	r0, r8
 800215a:	4649      	mov	r1, r9
 800215c:	f7fe fa4c 	bl	80005f8 <__aeabi_dmul>
 8002160:	4602      	mov	r2, r0
 8002162:	460b      	mov	r3, r1
 8002164:	4620      	mov	r0, r4
 8002166:	4629      	mov	r1, r5
 8002168:	f7fe f890 	bl	800028c <__adddf3>
 800216c:	4602      	mov	r2, r0
 800216e:	460b      	mov	r3, r1
 8002170:	4610      	mov	r0, r2
 8002172:	4619      	mov	r1, r3
 8002174:	f7fe fd38 	bl	8000be8 <__aeabi_d2f>
 8002178:	4603      	mov	r3, r0
 800217a:	4a35      	ldr	r2, [pc, #212]	; (8002250 <update_euler_state+0x258>)
 800217c:	6013      	str	r3, [r2, #0]
	theta = new_theta_low_freq * H + new_theta_high_freq * (1.0 - H);
 800217e:	4b3a      	ldr	r3, [pc, #232]	; (8002268 <update_euler_state+0x270>)
 8002180:	ed93 7a00 	vldr	s14, [r3]
 8002184:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002188:	ee67 7a27 	vmul.f32	s15, s14, s15
 800218c:	ee17 0a90 	vmov	r0, s15
 8002190:	f7fe f9da 	bl	8000548 <__aeabi_f2d>
 8002194:	4604      	mov	r4, r0
 8002196:	460d      	mov	r5, r1
 8002198:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800219a:	f7fe f9d5 	bl	8000548 <__aeabi_f2d>
 800219e:	4680      	mov	r8, r0
 80021a0:	4689      	mov	r9, r1
 80021a2:	4b31      	ldr	r3, [pc, #196]	; (8002268 <update_euler_state+0x270>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4618      	mov	r0, r3
 80021a8:	f7fe f9ce 	bl	8000548 <__aeabi_f2d>
 80021ac:	4602      	mov	r2, r0
 80021ae:	460b      	mov	r3, r1
 80021b0:	f04f 0000 	mov.w	r0, #0
 80021b4:	492d      	ldr	r1, [pc, #180]	; (800226c <update_euler_state+0x274>)
 80021b6:	f7fe f867 	bl	8000288 <__aeabi_dsub>
 80021ba:	4602      	mov	r2, r0
 80021bc:	460b      	mov	r3, r1
 80021be:	4640      	mov	r0, r8
 80021c0:	4649      	mov	r1, r9
 80021c2:	f7fe fa19 	bl	80005f8 <__aeabi_dmul>
 80021c6:	4602      	mov	r2, r0
 80021c8:	460b      	mov	r3, r1
 80021ca:	4620      	mov	r0, r4
 80021cc:	4629      	mov	r1, r5
 80021ce:	f7fe f85d 	bl	800028c <__adddf3>
 80021d2:	4602      	mov	r2, r0
 80021d4:	460b      	mov	r3, r1
 80021d6:	4610      	mov	r0, r2
 80021d8:	4619      	mov	r1, r3
 80021da:	f7fe fd05 	bl	8000be8 <__aeabi_d2f>
 80021de:	4603      	mov	r3, r0
 80021e0:	4a1d      	ldr	r2, [pc, #116]	; (8002258 <update_euler_state+0x260>)
 80021e2:	6013      	str	r3, [r2, #0]

	float C_inv[3][3];
	get_C_inv(phi, theta, C_inv);
 80021e4:	4b1a      	ldr	r3, [pc, #104]	; (8002250 <update_euler_state+0x258>)
 80021e6:	edd3 7a00 	vldr	s15, [r3]
 80021ea:	4b1b      	ldr	r3, [pc, #108]	; (8002258 <update_euler_state+0x260>)
 80021ec:	ed93 7a00 	vldr	s14, [r3]
 80021f0:	f107 031c 	add.w	r3, r7, #28
 80021f4:	4618      	mov	r0, r3
 80021f6:	eef0 0a47 	vmov.f32	s1, s14
 80021fa:	eeb0 0a67 	vmov.f32	s0, s15
 80021fe:	f7ff fe26 	bl	8001e4e <get_C_inv>

	float w[3] = {gyro_x, gyro_y, gyro_z};
 8002202:	4b1b      	ldr	r3, [pc, #108]	; (8002270 <update_euler_state+0x278>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	613b      	str	r3, [r7, #16]
 8002208:	4b1a      	ldr	r3, [pc, #104]	; (8002274 <update_euler_state+0x27c>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	617b      	str	r3, [r7, #20]
 800220e:	4b1a      	ldr	r3, [pc, #104]	; (8002278 <update_euler_state+0x280>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	61bb      	str	r3, [r7, #24]

	float eta_dot[3];
	mul_mat_vec_3d(C_inv, w, eta_dot);
 8002214:	1d3a      	adds	r2, r7, #4
 8002216:	f107 0110 	add.w	r1, r7, #16
 800221a:	f107 031c 	add.w	r3, r7, #28
 800221e:	4618      	mov	r0, r3
 8002220:	f000 fe59 	bl	8002ed6 <mul_mat_vec_3d>
	phi_dot = eta_dot[0];
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a08      	ldr	r2, [pc, #32]	; (8002248 <update_euler_state+0x250>)
 8002228:	6013      	str	r3, [r2, #0]
	theta_dot = eta_dot[1];
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	4a09      	ldr	r2, [pc, #36]	; (8002254 <update_euler_state+0x25c>)
 800222e:	6013      	str	r3, [r2, #0]
	psi_dot = eta_dot[2];
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4a12      	ldr	r2, [pc, #72]	; (800227c <update_euler_state+0x284>)
 8002234:	6013      	str	r3, [r2, #0]
}
 8002236:	bf00      	nop
 8002238:	3750      	adds	r7, #80	; 0x50
 800223a:	46bd      	mov	sp, r7
 800223c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002240:	88e368f1 	.word	0x88e368f1
 8002244:	3ee4f8b5 	.word	0x3ee4f8b5
 8002248:	20000358 	.word	0x20000358
 800224c:	2000001c 	.word	0x2000001c
 8002250:	20000350 	.word	0x20000350
 8002254:	2000035c 	.word	0x2000035c
 8002258:	20000354 	.word	0x20000354
 800225c:	20000338 	.word	0x20000338
 8002260:	20000340 	.word	0x20000340
 8002264:	2000033c 	.word	0x2000033c
 8002268:	20000020 	.word	0x20000020
 800226c:	3ff00000 	.word	0x3ff00000
 8002270:	20000344 	.word	0x20000344
 8002274:	20000348 	.word	0x20000348
 8002278:	2000034c 	.word	0x2000034c
 800227c:	20000360 	.word	0x20000360

08002280 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002284:	4b04      	ldr	r3, [pc, #16]	; (8002298 <__NVIC_GetPriorityGrouping+0x18>)
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	0a1b      	lsrs	r3, r3, #8
 800228a:	f003 0307 	and.w	r3, r3, #7
}
 800228e:	4618      	mov	r0, r3
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	4603      	mov	r3, r0
 80022a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	db0b      	blt.n	80022c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	f003 021f 	and.w	r2, r3, #31
 80022b4:	4907      	ldr	r1, [pc, #28]	; (80022d4 <__NVIC_EnableIRQ+0x38>)
 80022b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ba:	095b      	lsrs	r3, r3, #5
 80022bc:	2001      	movs	r0, #1
 80022be:	fa00 f202 	lsl.w	r2, r0, r2
 80022c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022c6:	bf00      	nop
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	e000e100 	.word	0xe000e100

080022d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	6039      	str	r1, [r7, #0]
 80022e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	db0a      	blt.n	8002302 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	b2da      	uxtb	r2, r3
 80022f0:	490c      	ldr	r1, [pc, #48]	; (8002324 <__NVIC_SetPriority+0x4c>)
 80022f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f6:	0112      	lsls	r2, r2, #4
 80022f8:	b2d2      	uxtb	r2, r2
 80022fa:	440b      	add	r3, r1
 80022fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002300:	e00a      	b.n	8002318 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	b2da      	uxtb	r2, r3
 8002306:	4908      	ldr	r1, [pc, #32]	; (8002328 <__NVIC_SetPriority+0x50>)
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	f003 030f 	and.w	r3, r3, #15
 800230e:	3b04      	subs	r3, #4
 8002310:	0112      	lsls	r2, r2, #4
 8002312:	b2d2      	uxtb	r2, r2
 8002314:	440b      	add	r3, r1
 8002316:	761a      	strb	r2, [r3, #24]
}
 8002318:	bf00      	nop
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	e000e100 	.word	0xe000e100
 8002328:	e000ed00 	.word	0xe000ed00

0800232c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800232c:	b480      	push	{r7}
 800232e:	b089      	sub	sp, #36	; 0x24
 8002330:	af00      	add	r7, sp, #0
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	60b9      	str	r1, [r7, #8]
 8002336:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	f1c3 0307 	rsb	r3, r3, #7
 8002346:	2b04      	cmp	r3, #4
 8002348:	bf28      	it	cs
 800234a:	2304      	movcs	r3, #4
 800234c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	3304      	adds	r3, #4
 8002352:	2b06      	cmp	r3, #6
 8002354:	d902      	bls.n	800235c <NVIC_EncodePriority+0x30>
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	3b03      	subs	r3, #3
 800235a:	e000      	b.n	800235e <NVIC_EncodePriority+0x32>
 800235c:	2300      	movs	r3, #0
 800235e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002360:	f04f 32ff 	mov.w	r2, #4294967295
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	fa02 f303 	lsl.w	r3, r2, r3
 800236a:	43da      	mvns	r2, r3
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	401a      	ands	r2, r3
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002374:	f04f 31ff 	mov.w	r1, #4294967295
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	fa01 f303 	lsl.w	r3, r1, r3
 800237e:	43d9      	mvns	r1, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002384:	4313      	orrs	r3, r2
         );
}
 8002386:	4618      	mov	r0, r3
 8002388:	3724      	adds	r7, #36	; 0x24
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr

08002392 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8002392:	b480      	push	{r7}
 8002394:	b083      	sub	sp, #12
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	60da      	str	r2, [r3, #12]
}
 80023a6:	bf00      	nop
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr

080023b2 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80023b2:	b480      	push	{r7}
 80023b4:	b083      	sub	sp, #12
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	695b      	ldr	r3, [r3, #20]
 80023ca:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	615a      	str	r2, [r3, #20]
}
 80023d2:	bf00      	nop
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
	...

080023e0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80023e8:	4b08      	ldr	r3, [pc, #32]	; (800240c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80023ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023ec:	4907      	ldr	r1, [pc, #28]	; (800240c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80023f4:	4b05      	ldr	r3, [pc, #20]	; (800240c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80023f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4013      	ands	r3, r2
 80023fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023fe:	68fb      	ldr	r3, [r7, #12]
}
 8002400:	bf00      	nop
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr
 800240c:	40023800 	.word	0x40023800

08002410 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8002418:	4b08      	ldr	r3, [pc, #32]	; (800243c <LL_APB1_GRP1_EnableClock+0x2c>)
 800241a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800241c:	4907      	ldr	r1, [pc, #28]	; (800243c <LL_APB1_GRP1_EnableClock+0x2c>)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4313      	orrs	r3, r2
 8002422:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002424:	4b05      	ldr	r3, [pc, #20]	; (800243c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002426:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4013      	ands	r3, r2
 800242c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800242e:	68fb      	ldr	r3, [r7, #12]
}
 8002430:	bf00      	nop
 8002432:	3714      	adds	r7, #20
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	40023800 	.word	0x40023800

08002440 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002444:	b086      	sub	sp, #24
 8002446:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002448:	f001 fe06 	bl	8004058 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800244c:	f000 f8ac 	bl	80025a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002450:	f000 fc92 	bl	8002d78 <MX_GPIO_Init>
  MX_UART4_Init();
 8002454:	f000 fb58 	bl	8002b08 <MX_UART4_Init>
  MX_USART2_UART_Init();
 8002458:	f000 fc2e 	bl	8002cb8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800245c:	f000 f90e 	bl	800267c <MX_SPI1_Init>
  MX_TIM5_Init();
 8002460:	f000 fa00 	bl	8002864 <MX_TIM5_Init>
  MX_TIM4_Init();
 8002464:	f000 f9a4 	bl	80027b0 <MX_TIM4_Init>
  MX_TIM3_Init();
 8002468:	f000 f93e 	bl	80026e8 <MX_TIM3_Init>
  MX_TIM8_Init();
 800246c:	f000 fabc 	bl	80029e8 <MX_TIM8_Init>
  MX_TIM6_Init();
 8002470:	f000 fa4e 	bl	8002910 <MX_TIM6_Init>
  MX_TIM7_Init();
 8002474:	f000 fa82 	bl	800297c <MX_TIM7_Init>
  MX_UART5_Init();
 8002478:	f000 fba6 	bl	8002bc8 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  init_uarts();
 800247c:	f001 fcd6 	bl	8003e2c <init_uarts>
  init_imu();
 8002480:	f7ff f9a0 	bl	80017c4 <init_imu>
  start_euler_state_update_tim();
 8002484:	f001 f8ba 	bl	80035fc <start_euler_state_update_tim>
  start_control_surface_angle_update_tim();
 8002488:	f001 f8c2 	bl	8003610 <start_control_surface_angle_update_tim>
  start_debug_tim();
 800248c:	f001 f8ca 	bl	8003624 <start_debug_tim>
  start_servos();
 8002490:	f000 fd73 	bl	8002f7a <start_servos>

  start_esc();
 8002494:	f7ff f902 	bl	800169c <start_esc>
  // do_calibration();
  skip_arming_mode();
 8002498:	f7ff f91a 	bl	80016d0 <skip_arming_mode>
  update_throttle(1000);
 800249c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80024a0:	f7ff f906 	bl	80016b0 <update_throttle>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
		if (euler_state_update_it) {
 80024a4:	4b34      	ldr	r3, [pc, #208]	; (8002578 <main+0x138>)
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d006      	beq.n	80024ba <main+0x7a>
			update_imu_value();
 80024ac:	f7ff fa3e 	bl	800192c <update_imu_value>
			update_euler_state();
 80024b0:	f7ff fda2 	bl	8001ff8 <update_euler_state>
			euler_state_update_it = 0;
 80024b4:	4b30      	ldr	r3, [pc, #192]	; (8002578 <main+0x138>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	701a      	strb	r2, [r3, #0]
		}
		if (control_surface_angle_update_it) {
 80024ba:	4b30      	ldr	r3, [pc, #192]	; (800257c <main+0x13c>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d02a      	beq.n	8002518 <main+0xd8>
			update_control_surface_angle();
 80024c2:	f7fe fee5 	bl	8001290 <update_control_surface_angle>
			update_throttle(1000.0 + command[2] * 9.0 / 10.0);
 80024c6:	4b2e      	ldr	r3, [pc, #184]	; (8002580 <main+0x140>)
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe f83c 	bl	8000548 <__aeabi_f2d>
 80024d0:	f04f 0200 	mov.w	r2, #0
 80024d4:	4b2b      	ldr	r3, [pc, #172]	; (8002584 <main+0x144>)
 80024d6:	f7fe f88f 	bl	80005f8 <__aeabi_dmul>
 80024da:	4602      	mov	r2, r0
 80024dc:	460b      	mov	r3, r1
 80024de:	4610      	mov	r0, r2
 80024e0:	4619      	mov	r1, r3
 80024e2:	f04f 0200 	mov.w	r2, #0
 80024e6:	4b28      	ldr	r3, [pc, #160]	; (8002588 <main+0x148>)
 80024e8:	f7fe f9b0 	bl	800084c <__aeabi_ddiv>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	4610      	mov	r0, r2
 80024f2:	4619      	mov	r1, r3
 80024f4:	f04f 0200 	mov.w	r2, #0
 80024f8:	4b24      	ldr	r3, [pc, #144]	; (800258c <main+0x14c>)
 80024fa:	f7fd fec7 	bl	800028c <__adddf3>
 80024fe:	4602      	mov	r2, r0
 8002500:	460b      	mov	r3, r1
 8002502:	4610      	mov	r0, r2
 8002504:	4619      	mov	r1, r3
 8002506:	f7fe fb27 	bl	8000b58 <__aeabi_d2iz>
 800250a:	4603      	mov	r3, r0
 800250c:	4618      	mov	r0, r3
 800250e:	f7ff f8cf 	bl	80016b0 <update_throttle>
			control_surface_angle_update_it = 0;
 8002512:	4b1a      	ldr	r3, [pc, #104]	; (800257c <main+0x13c>)
 8002514:	2200      	movs	r2, #0
 8002516:	701a      	strb	r2, [r3, #0]
		}
		if (debug_it) {
 8002518:	4b1d      	ldr	r3, [pc, #116]	; (8002590 <main+0x150>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d0c1      	beq.n	80024a4 <main+0x64>
			printf(
 8002520:	4b1c      	ldr	r3, [pc, #112]	; (8002594 <main+0x154>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f7fe f80f 	bl	8000548 <__aeabi_f2d>
 800252a:	4682      	mov	sl, r0
 800252c:	468b      	mov	fp, r1
 800252e:	4b1a      	ldr	r3, [pc, #104]	; (8002598 <main+0x158>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4618      	mov	r0, r3
 8002534:	f7fe f808 	bl	8000548 <__aeabi_f2d>
 8002538:	4604      	mov	r4, r0
 800253a:	460d      	mov	r5, r1
 800253c:	4b17      	ldr	r3, [pc, #92]	; (800259c <main+0x15c>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4618      	mov	r0, r3
 8002542:	f7fe f801 	bl	8000548 <__aeabi_f2d>
 8002546:	4680      	mov	r8, r0
 8002548:	4689      	mov	r9, r1
 800254a:	4b15      	ldr	r3, [pc, #84]	; (80025a0 <main+0x160>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4618      	mov	r0, r3
 8002550:	f7fd fffa 	bl	8000548 <__aeabi_f2d>
 8002554:	4602      	mov	r2, r0
 8002556:	460b      	mov	r3, r1
 8002558:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800255c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002560:	e9cd 4500 	strd	r4, r5, [sp]
 8002564:	4652      	mov	r2, sl
 8002566:	465b      	mov	r3, fp
 8002568:	480e      	ldr	r0, [pc, #56]	; (80025a4 <main+0x164>)
 800256a:	f006 f801 	bl	8008570 <iprintf>
				phi_error_P_gain,
				w_x_FF_gain,
				w_x_error_P_gain,
				w_x_error_I_gain
			);
			debug_it = 0;
 800256e:	4b08      	ldr	r3, [pc, #32]	; (8002590 <main+0x150>)
 8002570:	2200      	movs	r2, #0
 8002572:	701a      	strb	r2, [r3, #0]
		if (euler_state_update_it) {
 8002574:	e796      	b.n	80024a4 <main+0x64>
 8002576:	bf00      	nop
 8002578:	20000570 	.word	0x20000570
 800257c:	20000571 	.word	0x20000571
 8002580:	20000274 	.word	0x20000274
 8002584:	40220000 	.word	0x40220000
 8002588:	40240000 	.word	0x40240000
 800258c:	408f4000 	.word	0x408f4000
 8002590:	20000572 	.word	0x20000572
 8002594:	20000004 	.word	0x20000004
 8002598:	20000008 	.word	0x20000008
 800259c:	20000234 	.word	0x20000234
 80025a0:	20000238 	.word	0x20000238
 80025a4:	0800de80 	.word	0x0800de80

080025a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b094      	sub	sp, #80	; 0x50
 80025ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025ae:	f107 0320 	add.w	r3, r7, #32
 80025b2:	2230      	movs	r2, #48	; 0x30
 80025b4:	2100      	movs	r1, #0
 80025b6:	4618      	mov	r0, r3
 80025b8:	f006 f84f 	bl	800865a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025bc:	f107 030c 	add.w	r3, r7, #12
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	605a      	str	r2, [r3, #4]
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	60da      	str	r2, [r3, #12]
 80025ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80025cc:	2300      	movs	r3, #0
 80025ce:	60bb      	str	r3, [r7, #8]
 80025d0:	4b28      	ldr	r3, [pc, #160]	; (8002674 <SystemClock_Config+0xcc>)
 80025d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d4:	4a27      	ldr	r2, [pc, #156]	; (8002674 <SystemClock_Config+0xcc>)
 80025d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025da:	6413      	str	r3, [r2, #64]	; 0x40
 80025dc:	4b25      	ldr	r3, [pc, #148]	; (8002674 <SystemClock_Config+0xcc>)
 80025de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025e4:	60bb      	str	r3, [r7, #8]
 80025e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025e8:	2300      	movs	r3, #0
 80025ea:	607b      	str	r3, [r7, #4]
 80025ec:	4b22      	ldr	r3, [pc, #136]	; (8002678 <SystemClock_Config+0xd0>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a21      	ldr	r2, [pc, #132]	; (8002678 <SystemClock_Config+0xd0>)
 80025f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025f6:	6013      	str	r3, [r2, #0]
 80025f8:	4b1f      	ldr	r3, [pc, #124]	; (8002678 <SystemClock_Config+0xd0>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002600:	607b      	str	r3, [r7, #4]
 8002602:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002604:	2301      	movs	r3, #1
 8002606:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002608:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800260c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800260e:	2302      	movs	r3, #2
 8002610:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002612:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002616:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002618:	2304      	movs	r3, #4
 800261a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800261c:	23a8      	movs	r3, #168	; 0xa8
 800261e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002620:	2302      	movs	r3, #2
 8002622:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002624:	2304      	movs	r3, #4
 8002626:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002628:	f107 0320 	add.w	r3, r7, #32
 800262c:	4618      	mov	r0, r3
 800262e:	f002 f871 	bl	8004714 <HAL_RCC_OscConfig>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002638:	f000 fc0c 	bl	8002e54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800263c:	230f      	movs	r3, #15
 800263e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002640:	2302      	movs	r3, #2
 8002642:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002644:	2300      	movs	r3, #0
 8002646:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002648:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800264c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800264e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002652:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002654:	f107 030c 	add.w	r3, r7, #12
 8002658:	2105      	movs	r1, #5
 800265a:	4618      	mov	r0, r3
 800265c:	f002 fad2 	bl	8004c04 <HAL_RCC_ClockConfig>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d001      	beq.n	800266a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002666:	f000 fbf5 	bl	8002e54 <Error_Handler>
  }
}
 800266a:	bf00      	nop
 800266c:	3750      	adds	r7, #80	; 0x50
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	40023800 	.word	0x40023800
 8002678:	40007000 	.word	0x40007000

0800267c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002680:	4b17      	ldr	r3, [pc, #92]	; (80026e0 <MX_SPI1_Init+0x64>)
 8002682:	4a18      	ldr	r2, [pc, #96]	; (80026e4 <MX_SPI1_Init+0x68>)
 8002684:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002686:	4b16      	ldr	r3, [pc, #88]	; (80026e0 <MX_SPI1_Init+0x64>)
 8002688:	f44f 7282 	mov.w	r2, #260	; 0x104
 800268c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800268e:	4b14      	ldr	r3, [pc, #80]	; (80026e0 <MX_SPI1_Init+0x64>)
 8002690:	2200      	movs	r2, #0
 8002692:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002694:	4b12      	ldr	r3, [pc, #72]	; (80026e0 <MX_SPI1_Init+0x64>)
 8002696:	2200      	movs	r2, #0
 8002698:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800269a:	4b11      	ldr	r3, [pc, #68]	; (80026e0 <MX_SPI1_Init+0x64>)
 800269c:	2202      	movs	r2, #2
 800269e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80026a0:	4b0f      	ldr	r3, [pc, #60]	; (80026e0 <MX_SPI1_Init+0x64>)
 80026a2:	2201      	movs	r2, #1
 80026a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80026a6:	4b0e      	ldr	r3, [pc, #56]	; (80026e0 <MX_SPI1_Init+0x64>)
 80026a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80026ae:	4b0c      	ldr	r3, [pc, #48]	; (80026e0 <MX_SPI1_Init+0x64>)
 80026b0:	2210      	movs	r2, #16
 80026b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026b4:	4b0a      	ldr	r3, [pc, #40]	; (80026e0 <MX_SPI1_Init+0x64>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80026ba:	4b09      	ldr	r3, [pc, #36]	; (80026e0 <MX_SPI1_Init+0x64>)
 80026bc:	2200      	movs	r2, #0
 80026be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026c0:	4b07      	ldr	r3, [pc, #28]	; (80026e0 <MX_SPI1_Init+0x64>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80026c6:	4b06      	ldr	r3, [pc, #24]	; (80026e0 <MX_SPI1_Init+0x64>)
 80026c8:	220a      	movs	r2, #10
 80026ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80026cc:	4804      	ldr	r0, [pc, #16]	; (80026e0 <MX_SPI1_Init+0x64>)
 80026ce:	f002 fc85 	bl	8004fdc <HAL_SPI_Init>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80026d8:	f000 fbbc 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80026dc:	bf00      	nop
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	20000364 	.word	0x20000364
 80026e4:	40013000 	.word	0x40013000

080026e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b08a      	sub	sp, #40	; 0x28
 80026ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ee:	f107 0320 	add.w	r3, r7, #32
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026f8:	1d3b      	adds	r3, r7, #4
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	605a      	str	r2, [r3, #4]
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	60da      	str	r2, [r3, #12]
 8002704:	611a      	str	r2, [r3, #16]
 8002706:	615a      	str	r2, [r3, #20]
 8002708:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800270a:	4b27      	ldr	r3, [pc, #156]	; (80027a8 <MX_TIM3_Init+0xc0>)
 800270c:	4a27      	ldr	r2, [pc, #156]	; (80027ac <MX_TIM3_Init+0xc4>)
 800270e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8002710:	4b25      	ldr	r3, [pc, #148]	; (80027a8 <MX_TIM3_Init+0xc0>)
 8002712:	2253      	movs	r2, #83	; 0x53
 8002714:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002716:	4b24      	ldr	r3, [pc, #144]	; (80027a8 <MX_TIM3_Init+0xc0>)
 8002718:	2200      	movs	r2, #0
 800271a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 800271c:	4b22      	ldr	r3, [pc, #136]	; (80027a8 <MX_TIM3_Init+0xc0>)
 800271e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002722:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002724:	4b20      	ldr	r3, [pc, #128]	; (80027a8 <MX_TIM3_Init+0xc0>)
 8002726:	2200      	movs	r2, #0
 8002728:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800272a:	4b1f      	ldr	r3, [pc, #124]	; (80027a8 <MX_TIM3_Init+0xc0>)
 800272c:	2200      	movs	r2, #0
 800272e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002730:	481d      	ldr	r0, [pc, #116]	; (80027a8 <MX_TIM3_Init+0xc0>)
 8002732:	f003 fb46 	bl	8005dc2 <HAL_TIM_PWM_Init>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800273c:	f000 fb8a 	bl	8002e54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002740:	2300      	movs	r3, #0
 8002742:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002744:	2300      	movs	r3, #0
 8002746:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002748:	f107 0320 	add.w	r3, r7, #32
 800274c:	4619      	mov	r1, r3
 800274e:	4816      	ldr	r0, [pc, #88]	; (80027a8 <MX_TIM3_Init+0xc0>)
 8002750:	f004 f906 	bl	8006960 <HAL_TIMEx_MasterConfigSynchronization>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800275a:	f000 fb7b 	bl	8002e54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800275e:	2360      	movs	r3, #96	; 0x60
 8002760:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002762:	2300      	movs	r3, #0
 8002764:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002766:	2300      	movs	r3, #0
 8002768:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800276a:	2300      	movs	r3, #0
 800276c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800276e:	1d3b      	adds	r3, r7, #4
 8002770:	2208      	movs	r2, #8
 8002772:	4619      	mov	r1, r3
 8002774:	480c      	ldr	r0, [pc, #48]	; (80027a8 <MX_TIM3_Init+0xc0>)
 8002776:	f003 fd87 	bl	8006288 <HAL_TIM_PWM_ConfigChannel>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d001      	beq.n	8002784 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002780:	f000 fb68 	bl	8002e54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002784:	1d3b      	adds	r3, r7, #4
 8002786:	220c      	movs	r2, #12
 8002788:	4619      	mov	r1, r3
 800278a:	4807      	ldr	r0, [pc, #28]	; (80027a8 <MX_TIM3_Init+0xc0>)
 800278c:	f003 fd7c 	bl	8006288 <HAL_TIM_PWM_ConfigChannel>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002796:	f000 fb5d 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800279a:	4803      	ldr	r0, [pc, #12]	; (80027a8 <MX_TIM3_Init+0xc0>)
 800279c:	f000 fd8e 	bl	80032bc <HAL_TIM_MspPostInit>

}
 80027a0:	bf00      	nop
 80027a2:	3728      	adds	r7, #40	; 0x28
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	200003bc 	.word	0x200003bc
 80027ac:	40000400 	.word	0x40000400

080027b0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b08a      	sub	sp, #40	; 0x28
 80027b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027b6:	f107 0320 	add.w	r3, r7, #32
 80027ba:	2200      	movs	r2, #0
 80027bc:	601a      	str	r2, [r3, #0]
 80027be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027c0:	1d3b      	adds	r3, r7, #4
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
 80027c6:	605a      	str	r2, [r3, #4]
 80027c8:	609a      	str	r2, [r3, #8]
 80027ca:	60da      	str	r2, [r3, #12]
 80027cc:	611a      	str	r2, [r3, #16]
 80027ce:	615a      	str	r2, [r3, #20]
 80027d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80027d2:	4b22      	ldr	r3, [pc, #136]	; (800285c <MX_TIM4_Init+0xac>)
 80027d4:	4a22      	ldr	r2, [pc, #136]	; (8002860 <MX_TIM4_Init+0xb0>)
 80027d6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 80027d8:	4b20      	ldr	r3, [pc, #128]	; (800285c <MX_TIM4_Init+0xac>)
 80027da:	2253      	movs	r2, #83	; 0x53
 80027dc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027de:	4b1f      	ldr	r3, [pc, #124]	; (800285c <MX_TIM4_Init+0xac>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1999;
 80027e4:	4b1d      	ldr	r3, [pc, #116]	; (800285c <MX_TIM4_Init+0xac>)
 80027e6:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80027ea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027ec:	4b1b      	ldr	r3, [pc, #108]	; (800285c <MX_TIM4_Init+0xac>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027f2:	4b1a      	ldr	r3, [pc, #104]	; (800285c <MX_TIM4_Init+0xac>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80027f8:	4818      	ldr	r0, [pc, #96]	; (800285c <MX_TIM4_Init+0xac>)
 80027fa:	f003 fae2 	bl	8005dc2 <HAL_TIM_PWM_Init>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002804:	f000 fb26 	bl	8002e54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002808:	2300      	movs	r3, #0
 800280a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800280c:	2300      	movs	r3, #0
 800280e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002810:	f107 0320 	add.w	r3, r7, #32
 8002814:	4619      	mov	r1, r3
 8002816:	4811      	ldr	r0, [pc, #68]	; (800285c <MX_TIM4_Init+0xac>)
 8002818:	f004 f8a2 	bl	8006960 <HAL_TIMEx_MasterConfigSynchronization>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002822:	f000 fb17 	bl	8002e54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002826:	2360      	movs	r3, #96	; 0x60
 8002828:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800282a:	2300      	movs	r3, #0
 800282c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800282e:	2300      	movs	r3, #0
 8002830:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002836:	1d3b      	adds	r3, r7, #4
 8002838:	2204      	movs	r2, #4
 800283a:	4619      	mov	r1, r3
 800283c:	4807      	ldr	r0, [pc, #28]	; (800285c <MX_TIM4_Init+0xac>)
 800283e:	f003 fd23 	bl	8006288 <HAL_TIM_PWM_ConfigChannel>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002848:	f000 fb04 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800284c:	4803      	ldr	r0, [pc, #12]	; (800285c <MX_TIM4_Init+0xac>)
 800284e:	f000 fd35 	bl	80032bc <HAL_TIM_MspPostInit>

}
 8002852:	bf00      	nop
 8002854:	3728      	adds	r7, #40	; 0x28
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	20000404 	.word	0x20000404
 8002860:	40000800 	.word	0x40000800

08002864 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b08a      	sub	sp, #40	; 0x28
 8002868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800286a:	f107 0320 	add.w	r3, r7, #32
 800286e:	2200      	movs	r2, #0
 8002870:	601a      	str	r2, [r3, #0]
 8002872:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002874:	1d3b      	adds	r3, r7, #4
 8002876:	2200      	movs	r2, #0
 8002878:	601a      	str	r2, [r3, #0]
 800287a:	605a      	str	r2, [r3, #4]
 800287c:	609a      	str	r2, [r3, #8]
 800287e:	60da      	str	r2, [r3, #12]
 8002880:	611a      	str	r2, [r3, #16]
 8002882:	615a      	str	r2, [r3, #20]
 8002884:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002886:	4b20      	ldr	r3, [pc, #128]	; (8002908 <MX_TIM5_Init+0xa4>)
 8002888:	4a20      	ldr	r2, [pc, #128]	; (800290c <MX_TIM5_Init+0xa8>)
 800288a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 800288c:	4b1e      	ldr	r3, [pc, #120]	; (8002908 <MX_TIM5_Init+0xa4>)
 800288e:	2253      	movs	r2, #83	; 0x53
 8002890:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002892:	4b1d      	ldr	r3, [pc, #116]	; (8002908 <MX_TIM5_Init+0xa4>)
 8002894:	2200      	movs	r2, #0
 8002896:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8002898:	4b1b      	ldr	r3, [pc, #108]	; (8002908 <MX_TIM5_Init+0xa4>)
 800289a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800289e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028a0:	4b19      	ldr	r3, [pc, #100]	; (8002908 <MX_TIM5_Init+0xa4>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028a6:	4b18      	ldr	r3, [pc, #96]	; (8002908 <MX_TIM5_Init+0xa4>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 80028ac:	4816      	ldr	r0, [pc, #88]	; (8002908 <MX_TIM5_Init+0xa4>)
 80028ae:	f003 fa39 	bl	8005d24 <HAL_TIM_OC_Init>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 80028b8:	f000 facc 	bl	8002e54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028bc:	2300      	movs	r3, #0
 80028be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028c0:	2300      	movs	r3, #0
 80028c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80028c4:	f107 0320 	add.w	r3, r7, #32
 80028c8:	4619      	mov	r1, r3
 80028ca:	480f      	ldr	r0, [pc, #60]	; (8002908 <MX_TIM5_Init+0xa4>)
 80028cc:	f004 f848 	bl	8006960 <HAL_TIMEx_MasterConfigSynchronization>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 80028d6:	f000 fabd 	bl	8002e54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80028da:	2300      	movs	r3, #0
 80028dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80028de:	2300      	movs	r3, #0
 80028e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028e2:	2300      	movs	r3, #0
 80028e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028e6:	2300      	movs	r3, #0
 80028e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028ea:	1d3b      	adds	r3, r7, #4
 80028ec:	2200      	movs	r2, #0
 80028ee:	4619      	mov	r1, r3
 80028f0:	4805      	ldr	r0, [pc, #20]	; (8002908 <MX_TIM5_Init+0xa4>)
 80028f2:	f003 fc6d 	bl	80061d0 <HAL_TIM_OC_ConfigChannel>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 80028fc:	f000 faaa 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002900:	bf00      	nop
 8002902:	3728      	adds	r7, #40	; 0x28
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	2000044c 	.word	0x2000044c
 800290c:	40000c00 	.word	0x40000c00

08002910 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002916:	463b      	mov	r3, r7
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]
 800291c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800291e:	4b15      	ldr	r3, [pc, #84]	; (8002974 <MX_TIM6_Init+0x64>)
 8002920:	4a15      	ldr	r2, [pc, #84]	; (8002978 <MX_TIM6_Init+0x68>)
 8002922:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8002924:	4b13      	ldr	r3, [pc, #76]	; (8002974 <MX_TIM6_Init+0x64>)
 8002926:	2253      	movs	r2, #83	; 0x53
 8002928:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800292a:	4b12      	ldr	r3, [pc, #72]	; (8002974 <MX_TIM6_Init+0x64>)
 800292c:	2200      	movs	r2, #0
 800292e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19999;
 8002930:	4b10      	ldr	r3, [pc, #64]	; (8002974 <MX_TIM6_Init+0x64>)
 8002932:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002936:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002938:	4b0e      	ldr	r3, [pc, #56]	; (8002974 <MX_TIM6_Init+0x64>)
 800293a:	2200      	movs	r2, #0
 800293c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800293e:	480d      	ldr	r0, [pc, #52]	; (8002974 <MX_TIM6_Init+0x64>)
 8002940:	f003 f930 	bl	8005ba4 <HAL_TIM_Base_Init>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800294a:	f000 fa83 	bl	8002e54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800294e:	2300      	movs	r3, #0
 8002950:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002952:	2300      	movs	r3, #0
 8002954:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002956:	463b      	mov	r3, r7
 8002958:	4619      	mov	r1, r3
 800295a:	4806      	ldr	r0, [pc, #24]	; (8002974 <MX_TIM6_Init+0x64>)
 800295c:	f004 f800 	bl	8006960 <HAL_TIMEx_MasterConfigSynchronization>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002966:	f000 fa75 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800296a:	bf00      	nop
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	20000494 	.word	0x20000494
 8002978:	40001000 	.word	0x40001000

0800297c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002982:	463b      	mov	r3, r7
 8002984:	2200      	movs	r2, #0
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800298a:	4b15      	ldr	r3, [pc, #84]	; (80029e0 <MX_TIM7_Init+0x64>)
 800298c:	4a15      	ldr	r2, [pc, #84]	; (80029e4 <MX_TIM7_Init+0x68>)
 800298e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8002990:	4b13      	ldr	r3, [pc, #76]	; (80029e0 <MX_TIM7_Init+0x64>)
 8002992:	2253      	movs	r2, #83	; 0x53
 8002994:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002996:	4b12      	ldr	r3, [pc, #72]	; (80029e0 <MX_TIM7_Init+0x64>)
 8002998:	2200      	movs	r2, #0
 800299a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 19999;
 800299c:	4b10      	ldr	r3, [pc, #64]	; (80029e0 <MX_TIM7_Init+0x64>)
 800299e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80029a2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029a4:	4b0e      	ldr	r3, [pc, #56]	; (80029e0 <MX_TIM7_Init+0x64>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80029aa:	480d      	ldr	r0, [pc, #52]	; (80029e0 <MX_TIM7_Init+0x64>)
 80029ac:	f003 f8fa 	bl	8005ba4 <HAL_TIM_Base_Init>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80029b6:	f000 fa4d 	bl	8002e54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029ba:	2300      	movs	r3, #0
 80029bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029be:	2300      	movs	r3, #0
 80029c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80029c2:	463b      	mov	r3, r7
 80029c4:	4619      	mov	r1, r3
 80029c6:	4806      	ldr	r0, [pc, #24]	; (80029e0 <MX_TIM7_Init+0x64>)
 80029c8:	f003 ffca 	bl	8006960 <HAL_TIMEx_MasterConfigSynchronization>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80029d2:	f000 fa3f 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	200004dc 	.word	0x200004dc
 80029e4:	40001400 	.word	0x40001400

080029e8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b092      	sub	sp, #72	; 0x48
 80029ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80029f2:	2200      	movs	r2, #0
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	605a      	str	r2, [r3, #4]
 8002a02:	609a      	str	r2, [r3, #8]
 8002a04:	60da      	str	r2, [r3, #12]
 8002a06:	611a      	str	r2, [r3, #16]
 8002a08:	615a      	str	r2, [r3, #20]
 8002a0a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002a0c:	1d3b      	adds	r3, r7, #4
 8002a0e:	2220      	movs	r2, #32
 8002a10:	2100      	movs	r1, #0
 8002a12:	4618      	mov	r0, r3
 8002a14:	f005 fe21 	bl	800865a <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002a18:	4b39      	ldr	r3, [pc, #228]	; (8002b00 <MX_TIM8_Init+0x118>)
 8002a1a:	4a3a      	ldr	r2, [pc, #232]	; (8002b04 <MX_TIM8_Init+0x11c>)
 8002a1c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 8002a1e:	4b38      	ldr	r3, [pc, #224]	; (8002b00 <MX_TIM8_Init+0x118>)
 8002a20:	2253      	movs	r2, #83	; 0x53
 8002a22:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a24:	4b36      	ldr	r3, [pc, #216]	; (8002b00 <MX_TIM8_Init+0x118>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 8002a2a:	4b35      	ldr	r3, [pc, #212]	; (8002b00 <MX_TIM8_Init+0x118>)
 8002a2c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002a30:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a32:	4b33      	ldr	r3, [pc, #204]	; (8002b00 <MX_TIM8_Init+0x118>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002a38:	4b31      	ldr	r3, [pc, #196]	; (8002b00 <MX_TIM8_Init+0x118>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a3e:	4b30      	ldr	r3, [pc, #192]	; (8002b00 <MX_TIM8_Init+0x118>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002a44:	482e      	ldr	r0, [pc, #184]	; (8002b00 <MX_TIM8_Init+0x118>)
 8002a46:	f003 f9bc 	bl	8005dc2 <HAL_TIM_PWM_Init>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8002a50:	f000 fa00 	bl	8002e54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a54:	2300      	movs	r3, #0
 8002a56:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002a5c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002a60:	4619      	mov	r1, r3
 8002a62:	4827      	ldr	r0, [pc, #156]	; (8002b00 <MX_TIM8_Init+0x118>)
 8002a64:	f003 ff7c 	bl	8006960 <HAL_TIMEx_MasterConfigSynchronization>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8002a6e:	f000 f9f1 	bl	8002e54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a72:	2360      	movs	r3, #96	; 0x60
 8002a74:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002a76:	2300      	movs	r3, #0
 8002a78:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a82:	2300      	movs	r3, #0
 8002a84:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a86:	2300      	movs	r3, #0
 8002a88:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002a8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a92:	2208      	movs	r2, #8
 8002a94:	4619      	mov	r1, r3
 8002a96:	481a      	ldr	r0, [pc, #104]	; (8002b00 <MX_TIM8_Init+0x118>)
 8002a98:	f003 fbf6 	bl	8006288 <HAL_TIM_PWM_ConfigChannel>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8002aa2:	f000 f9d7 	bl	8002e54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002aa6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002aaa:	220c      	movs	r2, #12
 8002aac:	4619      	mov	r1, r3
 8002aae:	4814      	ldr	r0, [pc, #80]	; (8002b00 <MX_TIM8_Init+0x118>)
 8002ab0:	f003 fbea 	bl	8006288 <HAL_TIM_PWM_ConfigChannel>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8002aba:	f000 f9cb 	bl	8002e54 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002ad2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ad6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002adc:	1d3b      	adds	r3, r7, #4
 8002ade:	4619      	mov	r1, r3
 8002ae0:	4807      	ldr	r0, [pc, #28]	; (8002b00 <MX_TIM8_Init+0x118>)
 8002ae2:	f003 ffb9 	bl	8006a58 <HAL_TIMEx_ConfigBreakDeadTime>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 8002aec:	f000 f9b2 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002af0:	4803      	ldr	r0, [pc, #12]	; (8002b00 <MX_TIM8_Init+0x118>)
 8002af2:	f000 fbe3 	bl	80032bc <HAL_TIM_MspPostInit>

}
 8002af6:	bf00      	nop
 8002af8:	3748      	adds	r7, #72	; 0x48
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	20000524 	.word	0x20000524
 8002b04:	40010400 	.word	0x40010400

08002b08 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08e      	sub	sp, #56	; 0x38
 8002b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002b0e:	f107 031c 	add.w	r3, r7, #28
 8002b12:	2200      	movs	r2, #0
 8002b14:	601a      	str	r2, [r3, #0]
 8002b16:	605a      	str	r2, [r3, #4]
 8002b18:	609a      	str	r2, [r3, #8]
 8002b1a:	60da      	str	r2, [r3, #12]
 8002b1c:	611a      	str	r2, [r3, #16]
 8002b1e:	615a      	str	r2, [r3, #20]
 8002b20:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b22:	1d3b      	adds	r3, r7, #4
 8002b24:	2200      	movs	r2, #0
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	605a      	str	r2, [r3, #4]
 8002b2a:	609a      	str	r2, [r3, #8]
 8002b2c:	60da      	str	r2, [r3, #12]
 8002b2e:	611a      	str	r2, [r3, #16]
 8002b30:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8002b32:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002b36:	f7ff fc6b 	bl	8002410 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002b3a:	2001      	movs	r0, #1
 8002b3c:	f7ff fc50 	bl	80023e0 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PA0-WKUP   ------> UART4_TX
  PA1   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 8002b40:	2303      	movs	r3, #3
 8002b42:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b44:	2302      	movs	r3, #2
 8002b46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b50:	2300      	movs	r3, #0
 8002b52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002b54:	2308      	movs	r3, #8
 8002b56:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b58:	1d3b      	adds	r3, r7, #4
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	4818      	ldr	r0, [pc, #96]	; (8002bc0 <MX_UART4_Init+0xb8>)
 8002b5e:	f004 f92c 	bl	8006dba <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002b62:	f7ff fb8d 	bl	8002280 <__NVIC_GetPriorityGrouping>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2200      	movs	r2, #0
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff fbdd 	bl	800232c <NVIC_EncodePriority>
 8002b72:	4603      	mov	r3, r0
 8002b74:	4619      	mov	r1, r3
 8002b76:	2034      	movs	r0, #52	; 0x34
 8002b78:	f7ff fbae 	bl	80022d8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 8002b7c:	2034      	movs	r0, #52	; 0x34
 8002b7e:	f7ff fb8d 	bl	800229c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 8002b82:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002b86:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002b90:	2300      	movs	r3, #0
 8002b92:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002b94:	230c      	movs	r3, #12
 8002b96:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 8002ba0:	f107 031c 	add.w	r3, r7, #28
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4807      	ldr	r0, [pc, #28]	; (8002bc4 <MX_UART4_Init+0xbc>)
 8002ba8:	f004 fd2a 	bl	8007600 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 8002bac:	4805      	ldr	r0, [pc, #20]	; (8002bc4 <MX_UART4_Init+0xbc>)
 8002bae:	f7ff fc00 	bl	80023b2 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 8002bb2:	4804      	ldr	r0, [pc, #16]	; (8002bc4 <MX_UART4_Init+0xbc>)
 8002bb4:	f7ff fbed 	bl	8002392 <LL_USART_Enable>
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002bb8:	bf00      	nop
 8002bba:	3738      	adds	r7, #56	; 0x38
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40020000 	.word	0x40020000
 8002bc4:	40004c00 	.word	0x40004c00

08002bc8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b08e      	sub	sp, #56	; 0x38
 8002bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002bce:	f107 031c 	add.w	r3, r7, #28
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	601a      	str	r2, [r3, #0]
 8002bd6:	605a      	str	r2, [r3, #4]
 8002bd8:	609a      	str	r2, [r3, #8]
 8002bda:	60da      	str	r2, [r3, #12]
 8002bdc:	611a      	str	r2, [r3, #16]
 8002bde:	615a      	str	r2, [r3, #20]
 8002be0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be2:	1d3b      	adds	r3, r7, #4
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	605a      	str	r2, [r3, #4]
 8002bea:	609a      	str	r2, [r3, #8]
 8002bec:	60da      	str	r2, [r3, #12]
 8002bee:	611a      	str	r2, [r3, #16]
 8002bf0:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 8002bf2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002bf6:	f7ff fc0b 	bl	8002410 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002bfa:	2004      	movs	r0, #4
 8002bfc:	f7ff fbf0 	bl	80023e0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8002c00:	2008      	movs	r0, #8
 8002c02:	f7ff fbed 	bl	80023e0 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8002c06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002c10:	2303      	movs	r3, #3
 8002c12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002c1c:	2308      	movs	r3, #8
 8002c1e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c20:	1d3b      	adds	r3, r7, #4
 8002c22:	4619      	mov	r1, r3
 8002c24:	4821      	ldr	r0, [pc, #132]	; (8002cac <MX_UART5_Init+0xe4>)
 8002c26:	f004 f8c8 	bl	8006dba <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8002c2a:	2304      	movs	r3, #4
 8002c2c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002c2e:	2302      	movs	r3, #2
 8002c30:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002c32:	2303      	movs	r3, #3
 8002c34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002c36:	2300      	movs	r3, #0
 8002c38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002c3e:	2308      	movs	r3, #8
 8002c40:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c42:	1d3b      	adds	r3, r7, #4
 8002c44:	4619      	mov	r1, r3
 8002c46:	481a      	ldr	r0, [pc, #104]	; (8002cb0 <MX_UART5_Init+0xe8>)
 8002c48:	f004 f8b7 	bl	8006dba <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002c4c:	f7ff fb18 	bl	8002280 <__NVIC_GetPriorityGrouping>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2200      	movs	r2, #0
 8002c54:	2100      	movs	r1, #0
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff fb68 	bl	800232c <NVIC_EncodePriority>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	4619      	mov	r1, r3
 8002c60:	2035      	movs	r0, #53	; 0x35
 8002c62:	f7ff fb39 	bl	80022d8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 8002c66:	2035      	movs	r0, #53	; 0x35
 8002c68:	f7ff fb18 	bl	800229c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 8002c6c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002c70:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002c72:	2300      	movs	r3, #0
 8002c74:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002c76:	2300      	movs	r3, #0
 8002c78:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002c7e:	230c      	movs	r3, #12
 8002c80:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002c82:	2300      	movs	r3, #0
 8002c84:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002c86:	2300      	movs	r3, #0
 8002c88:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 8002c8a:	f107 031c 	add.w	r3, r7, #28
 8002c8e:	4619      	mov	r1, r3
 8002c90:	4808      	ldr	r0, [pc, #32]	; (8002cb4 <MX_UART5_Init+0xec>)
 8002c92:	f004 fcb5 	bl	8007600 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 8002c96:	4807      	ldr	r0, [pc, #28]	; (8002cb4 <MX_UART5_Init+0xec>)
 8002c98:	f7ff fb8b 	bl	80023b2 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 8002c9c:	4805      	ldr	r0, [pc, #20]	; (8002cb4 <MX_UART5_Init+0xec>)
 8002c9e:	f7ff fb78 	bl	8002392 <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002ca2:	bf00      	nop
 8002ca4:	3738      	adds	r7, #56	; 0x38
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	40020800 	.word	0x40020800
 8002cb0:	40020c00 	.word	0x40020c00
 8002cb4:	40005000 	.word	0x40005000

08002cb8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b08e      	sub	sp, #56	; 0x38
 8002cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002cbe:	f107 031c 	add.w	r3, r7, #28
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	605a      	str	r2, [r3, #4]
 8002cc8:	609a      	str	r2, [r3, #8]
 8002cca:	60da      	str	r2, [r3, #12]
 8002ccc:	611a      	str	r2, [r3, #16]
 8002cce:	615a      	str	r2, [r3, #20]
 8002cd0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd2:	1d3b      	adds	r3, r7, #4
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	605a      	str	r2, [r3, #4]
 8002cda:	609a      	str	r2, [r3, #8]
 8002cdc:	60da      	str	r2, [r3, #12]
 8002cde:	611a      	str	r2, [r3, #16]
 8002ce0:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002ce2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002ce6:	f7ff fb93 	bl	8002410 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002cea:	2001      	movs	r0, #1
 8002cec:	f7ff fb78 	bl	80023e0 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8002cf0:	230c      	movs	r3, #12
 8002cf2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002cf4:	2302      	movs	r3, #2
 8002cf6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002d00:	2300      	movs	r3, #0
 8002d02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002d04:	2307      	movs	r3, #7
 8002d06:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d08:	1d3b      	adds	r3, r7, #4
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	4818      	ldr	r0, [pc, #96]	; (8002d70 <MX_USART2_UART_Init+0xb8>)
 8002d0e:	f004 f854 	bl	8006dba <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002d12:	f7ff fab5 	bl	8002280 <__NVIC_GetPriorityGrouping>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2200      	movs	r2, #0
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff fb05 	bl	800232c <NVIC_EncodePriority>
 8002d22:	4603      	mov	r3, r0
 8002d24:	4619      	mov	r1, r3
 8002d26:	2026      	movs	r0, #38	; 0x26
 8002d28:	f7ff fad6 	bl	80022d8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8002d2c:	2026      	movs	r0, #38	; 0x26
 8002d2e:	f7ff fab5 	bl	800229c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002d32:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002d36:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002d40:	2300      	movs	r3, #0
 8002d42:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002d44:	230c      	movs	r3, #12
 8002d46:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002d50:	f107 031c 	add.w	r3, r7, #28
 8002d54:	4619      	mov	r1, r3
 8002d56:	4807      	ldr	r0, [pc, #28]	; (8002d74 <MX_USART2_UART_Init+0xbc>)
 8002d58:	f004 fc52 	bl	8007600 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002d5c:	4805      	ldr	r0, [pc, #20]	; (8002d74 <MX_USART2_UART_Init+0xbc>)
 8002d5e:	f7ff fb28 	bl	80023b2 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8002d62:	4804      	ldr	r0, [pc, #16]	; (8002d74 <MX_USART2_UART_Init+0xbc>)
 8002d64:	f7ff fb15 	bl	8002392 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d68:	bf00      	nop
 8002d6a:	3738      	adds	r7, #56	; 0x38
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	40020000 	.word	0x40020000
 8002d74:	40004400 	.word	0x40004400

08002d78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b08a      	sub	sp, #40	; 0x28
 8002d7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d7e:	f107 0314 	add.w	r3, r7, #20
 8002d82:	2200      	movs	r2, #0
 8002d84:	601a      	str	r2, [r3, #0]
 8002d86:	605a      	str	r2, [r3, #4]
 8002d88:	609a      	str	r2, [r3, #8]
 8002d8a:	60da      	str	r2, [r3, #12]
 8002d8c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d8e:	2300      	movs	r3, #0
 8002d90:	613b      	str	r3, [r7, #16]
 8002d92:	4b2e      	ldr	r3, [pc, #184]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d96:	4a2d      	ldr	r2, [pc, #180]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002d98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d9e:	4b2b      	ldr	r3, [pc, #172]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002da6:	613b      	str	r3, [r7, #16]
 8002da8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	60fb      	str	r3, [r7, #12]
 8002dae:	4b27      	ldr	r3, [pc, #156]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	4a26      	ldr	r2, [pc, #152]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002db4:	f043 0301 	orr.w	r3, r3, #1
 8002db8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dba:	4b24      	ldr	r3, [pc, #144]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60bb      	str	r3, [r7, #8]
 8002dca:	4b20      	ldr	r3, [pc, #128]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dce:	4a1f      	ldr	r2, [pc, #124]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002dd0:	f043 0302 	orr.w	r3, r3, #2
 8002dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002dd6:	4b1d      	ldr	r3, [pc, #116]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	60bb      	str	r3, [r7, #8]
 8002de0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002de2:	2300      	movs	r3, #0
 8002de4:	607b      	str	r3, [r7, #4]
 8002de6:	4b19      	ldr	r3, [pc, #100]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dea:	4a18      	ldr	r2, [pc, #96]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002dec:	f043 0304 	orr.w	r3, r3, #4
 8002df0:	6313      	str	r3, [r2, #48]	; 0x30
 8002df2:	4b16      	ldr	r3, [pc, #88]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df6:	f003 0304 	and.w	r3, r3, #4
 8002dfa:	607b      	str	r3, [r7, #4]
 8002dfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002dfe:	2300      	movs	r3, #0
 8002e00:	603b      	str	r3, [r7, #0]
 8002e02:	4b12      	ldr	r3, [pc, #72]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e06:	4a11      	ldr	r2, [pc, #68]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002e08:	f043 0308 	orr.w	r3, r3, #8
 8002e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e0e:	4b0f      	ldr	r3, [pc, #60]	; (8002e4c <MX_GPIO_Init+0xd4>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e12:	f003 0308 	and.w	r3, r3, #8
 8002e16:	603b      	str	r3, [r7, #0]
 8002e18:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f246 0110 	movw	r1, #24592	; 0x6010
 8002e20:	480b      	ldr	r0, [pc, #44]	; (8002e50 <MX_GPIO_Init+0xd8>)
 8002e22:	f001 fc5d 	bl	80046e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA13 PA14 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_13|GPIO_PIN_14;
 8002e26:	f246 0310 	movw	r3, #24592	; 0x6010
 8002e2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e30:	2300      	movs	r3, #0
 8002e32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e34:	2300      	movs	r3, #0
 8002e36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e38:	f107 0314 	add.w	r3, r7, #20
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	4804      	ldr	r0, [pc, #16]	; (8002e50 <MX_GPIO_Init+0xd8>)
 8002e40:	f001 fab2 	bl	80043a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002e44:	bf00      	nop
 8002e46:	3728      	adds	r7, #40	; 0x28
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	40023800 	.word	0x40023800
 8002e50:	40020000 	.word	0x40020000

08002e54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e58:	b672      	cpsid	i
}
 8002e5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e5c:	e7fe      	b.n	8002e5c <Error_Handler+0x8>

08002e5e <max>:
 *      Author: akswnd98
 */

#include "math_utils.h"

int max (int a, int b) {
 8002e5e:	b480      	push	{r7}
 8002e60:	b083      	sub	sp, #12
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
 8002e66:	6039      	str	r1, [r7, #0]
	return a > b ? a : b;
 8002e68:	683a      	ldr	r2, [r7, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	bfb8      	it	lt
 8002e70:	4613      	movlt	r3, r2
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr

08002e7e <min>:

int min (int a, int b) {
 8002e7e:	b480      	push	{r7}
 8002e80:	b083      	sub	sp, #12
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
 8002e86:	6039      	str	r1, [r7, #0]
	return a < b ? a : b;
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	bfa8      	it	ge
 8002e90:	4613      	movge	r3, r2
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	370c      	adds	r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr

08002e9e <min_f>:

float max_f (float a, float b) {
	return a > b ? a : b;
}

float min_f (float a, float b) {
 8002e9e:	b480      	push	{r7}
 8002ea0:	b083      	sub	sp, #12
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	ed87 0a01 	vstr	s0, [r7, #4]
 8002ea8:	edc7 0a00 	vstr	s1, [r7]
	return a < b ? a : b;
 8002eac:	ed97 7a01 	vldr	s14, [r7, #4]
 8002eb0:	edd7 7a00 	vldr	s15, [r7]
 8002eb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ebc:	d501      	bpl.n	8002ec2 <min_f+0x24>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	e000      	b.n	8002ec4 <min_f+0x26>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	ee07 3a90 	vmov	s15, r3
}
 8002ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr

08002ed6 <mul_mat_vec_3d>:

void mul_mat_vec_3d (float mat[3][3], float vec[3], float rst[3]) {
 8002ed6:	b480      	push	{r7}
 8002ed8:	b089      	sub	sp, #36	; 0x24
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	60f8      	str	r0, [r7, #12]
 8002ede:	60b9      	str	r1, [r7, #8]
 8002ee0:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < 3; i++) {
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	61fb      	str	r3, [r7, #28]
 8002ee6:	e009      	b.n	8002efc <mul_mat_vec_3d+0x26>
		rst[i] = 0;
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	4413      	add	r3, r2
 8002ef0:	f04f 0200 	mov.w	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 3; i++) {
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	3301      	adds	r3, #1
 8002efa:	61fb      	str	r3, [r7, #28]
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	ddf2      	ble.n	8002ee8 <mul_mat_vec_3d+0x12>
	}
	for (int i = 0; i < 3; i++) {
 8002f02:	2300      	movs	r3, #0
 8002f04:	61bb      	str	r3, [r7, #24]
 8002f06:	e02e      	b.n	8002f66 <mul_mat_vec_3d+0x90>
		for (int j = 0; j < 3; j++) {
 8002f08:	2300      	movs	r3, #0
 8002f0a:	617b      	str	r3, [r7, #20]
 8002f0c:	e025      	b.n	8002f5a <mul_mat_vec_3d+0x84>
			rst[i] += mat[i][j] * vec[j];
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	4413      	add	r3, r2
 8002f16:	ed93 7a00 	vldr	s14, [r3]
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	4413      	add	r3, r2
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	461a      	mov	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	441a      	add	r2, r3
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	4413      	add	r3, r2
 8002f30:	edd3 6a00 	vldr	s13, [r3]
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	68ba      	ldr	r2, [r7, #8]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	edd3 7a00 	vldr	s15, [r3]
 8002f40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f50:	edc3 7a00 	vstr	s15, [r3]
		for (int j = 0; j < 3; j++) {
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	3301      	adds	r3, #1
 8002f58:	617b      	str	r3, [r7, #20]
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	ddd6      	ble.n	8002f0e <mul_mat_vec_3d+0x38>
	for (int i = 0; i < 3; i++) {
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	3301      	adds	r3, #1
 8002f64:	61bb      	str	r3, [r7, #24]
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	ddcd      	ble.n	8002f08 <mul_mat_vec_3d+0x32>
		}
	}
}
 8002f6c:	bf00      	nop
 8002f6e:	bf00      	nop
 8002f70:	3724      	adds	r7, #36	; 0x24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr

08002f7a <start_servos>:
#include "main.h"

extern TIM_HandleTypeDef htim3;
extern TIM_HandleTypeDef htim8;

void start_servos () {
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	af00      	add	r7, sp, #0
	start_servo1();
 8002f7e:	f000 f809 	bl	8002f94 <start_servo1>
	start_servo2();
 8002f82:	f000 f821 	bl	8002fc8 <start_servo2>
	start_servo3();
 8002f86:	f000 f839 	bl	8002ffc <start_servo3>
	start_servo4();
 8002f8a:	f000 f851 	bl	8003030 <start_servo4>
}
 8002f8e:	bf00      	nop
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <start_servo1>:

void start_servo1 () {
 8002f94:	b580      	push	{r7, lr}
 8002f96:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002f98:	2108      	movs	r1, #8
 8002f9a:	4802      	ldr	r0, [pc, #8]	; (8002fa4 <start_servo1+0x10>)
 8002f9c:	f002 ff60 	bl	8005e60 <HAL_TIM_PWM_Start>
}
 8002fa0:	bf00      	nop
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	200003bc 	.word	0x200003bc

08002fa8 <update_servo1_pwm>:

void update_servo1_pwm (int signal) {
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
	htim3.Instance->CCR3 = signal;
 8002fb0:	4b04      	ldr	r3, [pc, #16]	; (8002fc4 <update_servo1_pwm+0x1c>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002fb8:	bf00      	nop
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr
 8002fc4:	200003bc 	.word	0x200003bc

08002fc8 <start_servo2>:

void start_servo2 () {
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8002fcc:	210c      	movs	r1, #12
 8002fce:	4802      	ldr	r0, [pc, #8]	; (8002fd8 <start_servo2+0x10>)
 8002fd0:	f002 ff46 	bl	8005e60 <HAL_TIM_PWM_Start>
}
 8002fd4:	bf00      	nop
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	200003bc 	.word	0x200003bc

08002fdc <update_servo2_pwm>:

void update_servo2_pwm (int signal) {
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
	htim3.Instance->CCR4 = signal;
 8002fe4:	4b04      	ldr	r3, [pc, #16]	; (8002ff8 <update_servo2_pwm+0x1c>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr
 8002ff8:	200003bc 	.word	0x200003bc

08002ffc <start_servo3>:

void start_servo3 () {
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8003000:	2108      	movs	r1, #8
 8003002:	4802      	ldr	r0, [pc, #8]	; (800300c <start_servo3+0x10>)
 8003004:	f002 ff2c 	bl	8005e60 <HAL_TIM_PWM_Start>
}
 8003008:	bf00      	nop
 800300a:	bd80      	pop	{r7, pc}
 800300c:	20000524 	.word	0x20000524

08003010 <update_servo3_pwm>:

void update_servo3_pwm (int signal) {
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
	htim8.Instance->CCR3 = signal;
 8003018:	4b04      	ldr	r3, [pc, #16]	; (800302c <update_servo3_pwm+0x1c>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr
 800302c:	20000524 	.word	0x20000524

08003030 <start_servo4>:

void start_servo4 () {
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8003034:	210c      	movs	r1, #12
 8003036:	4802      	ldr	r0, [pc, #8]	; (8003040 <start_servo4+0x10>)
 8003038:	f002 ff12 	bl	8005e60 <HAL_TIM_PWM_Start>
}
 800303c:	bf00      	nop
 800303e:	bd80      	pop	{r7, pc}
 8003040:	20000524 	.word	0x20000524

08003044 <update_servo4_pwm>:

void update_servo4_pwm (int signal) {
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
	htim8.Instance->CCR4 = signal;
 800304c:	4b04      	ldr	r3, [pc, #16]	; (8003060 <update_servo4_pwm+0x1c>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003054:	bf00      	nop
 8003056:	370c      	adds	r7, #12
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr
 8003060:	20000524 	.word	0x20000524

08003064 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800306a:	2300      	movs	r3, #0
 800306c:	607b      	str	r3, [r7, #4]
 800306e:	4b10      	ldr	r3, [pc, #64]	; (80030b0 <HAL_MspInit+0x4c>)
 8003070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003072:	4a0f      	ldr	r2, [pc, #60]	; (80030b0 <HAL_MspInit+0x4c>)
 8003074:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003078:	6453      	str	r3, [r2, #68]	; 0x44
 800307a:	4b0d      	ldr	r3, [pc, #52]	; (80030b0 <HAL_MspInit+0x4c>)
 800307c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003082:	607b      	str	r3, [r7, #4]
 8003084:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003086:	2300      	movs	r3, #0
 8003088:	603b      	str	r3, [r7, #0]
 800308a:	4b09      	ldr	r3, [pc, #36]	; (80030b0 <HAL_MspInit+0x4c>)
 800308c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308e:	4a08      	ldr	r2, [pc, #32]	; (80030b0 <HAL_MspInit+0x4c>)
 8003090:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003094:	6413      	str	r3, [r2, #64]	; 0x40
 8003096:	4b06      	ldr	r3, [pc, #24]	; (80030b0 <HAL_MspInit+0x4c>)
 8003098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800309e:	603b      	str	r3, [r7, #0]
 80030a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030a2:	bf00      	nop
 80030a4:	370c      	adds	r7, #12
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	40023800 	.word	0x40023800

080030b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b08a      	sub	sp, #40	; 0x28
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030bc:	f107 0314 	add.w	r3, r7, #20
 80030c0:	2200      	movs	r2, #0
 80030c2:	601a      	str	r2, [r3, #0]
 80030c4:	605a      	str	r2, [r3, #4]
 80030c6:	609a      	str	r2, [r3, #8]
 80030c8:	60da      	str	r2, [r3, #12]
 80030ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a19      	ldr	r2, [pc, #100]	; (8003138 <HAL_SPI_MspInit+0x84>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d12b      	bne.n	800312e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80030d6:	2300      	movs	r3, #0
 80030d8:	613b      	str	r3, [r7, #16]
 80030da:	4b18      	ldr	r3, [pc, #96]	; (800313c <HAL_SPI_MspInit+0x88>)
 80030dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030de:	4a17      	ldr	r2, [pc, #92]	; (800313c <HAL_SPI_MspInit+0x88>)
 80030e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80030e4:	6453      	str	r3, [r2, #68]	; 0x44
 80030e6:	4b15      	ldr	r3, [pc, #84]	; (800313c <HAL_SPI_MspInit+0x88>)
 80030e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030ee:	613b      	str	r3, [r7, #16]
 80030f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030f2:	2300      	movs	r3, #0
 80030f4:	60fb      	str	r3, [r7, #12]
 80030f6:	4b11      	ldr	r3, [pc, #68]	; (800313c <HAL_SPI_MspInit+0x88>)
 80030f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fa:	4a10      	ldr	r2, [pc, #64]	; (800313c <HAL_SPI_MspInit+0x88>)
 80030fc:	f043 0301 	orr.w	r3, r3, #1
 8003100:	6313      	str	r3, [r2, #48]	; 0x30
 8003102:	4b0e      	ldr	r3, [pc, #56]	; (800313c <HAL_SPI_MspInit+0x88>)
 8003104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	60fb      	str	r3, [r7, #12]
 800310c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800310e:	23e0      	movs	r3, #224	; 0xe0
 8003110:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003112:	2302      	movs	r3, #2
 8003114:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003116:	2300      	movs	r3, #0
 8003118:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800311a:	2303      	movs	r3, #3
 800311c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800311e:	2305      	movs	r3, #5
 8003120:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003122:	f107 0314 	add.w	r3, r7, #20
 8003126:	4619      	mov	r1, r3
 8003128:	4805      	ldr	r0, [pc, #20]	; (8003140 <HAL_SPI_MspInit+0x8c>)
 800312a:	f001 f93d 	bl	80043a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800312e:	bf00      	nop
 8003130:	3728      	adds	r7, #40	; 0x28
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	40013000 	.word	0x40013000
 800313c:	40023800 	.word	0x40023800
 8003140:	40020000 	.word	0x40020000

08003144 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003144:	b480      	push	{r7}
 8003146:	b087      	sub	sp, #28
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a1f      	ldr	r2, [pc, #124]	; (80031d0 <HAL_TIM_PWM_MspInit+0x8c>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d10e      	bne.n	8003174 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003156:	2300      	movs	r3, #0
 8003158:	617b      	str	r3, [r7, #20]
 800315a:	4b1e      	ldr	r3, [pc, #120]	; (80031d4 <HAL_TIM_PWM_MspInit+0x90>)
 800315c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315e:	4a1d      	ldr	r2, [pc, #116]	; (80031d4 <HAL_TIM_PWM_MspInit+0x90>)
 8003160:	f043 0302 	orr.w	r3, r3, #2
 8003164:	6413      	str	r3, [r2, #64]	; 0x40
 8003166:	4b1b      	ldr	r3, [pc, #108]	; (80031d4 <HAL_TIM_PWM_MspInit+0x90>)
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	f003 0302 	and.w	r3, r3, #2
 800316e:	617b      	str	r3, [r7, #20]
 8003170:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003172:	e026      	b.n	80031c2 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM4)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a17      	ldr	r2, [pc, #92]	; (80031d8 <HAL_TIM_PWM_MspInit+0x94>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d10e      	bne.n	800319c <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	613b      	str	r3, [r7, #16]
 8003182:	4b14      	ldr	r3, [pc, #80]	; (80031d4 <HAL_TIM_PWM_MspInit+0x90>)
 8003184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003186:	4a13      	ldr	r2, [pc, #76]	; (80031d4 <HAL_TIM_PWM_MspInit+0x90>)
 8003188:	f043 0304 	orr.w	r3, r3, #4
 800318c:	6413      	str	r3, [r2, #64]	; 0x40
 800318e:	4b11      	ldr	r3, [pc, #68]	; (80031d4 <HAL_TIM_PWM_MspInit+0x90>)
 8003190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003192:	f003 0304 	and.w	r3, r3, #4
 8003196:	613b      	str	r3, [r7, #16]
 8003198:	693b      	ldr	r3, [r7, #16]
}
 800319a:	e012      	b.n	80031c2 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM8)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a0e      	ldr	r2, [pc, #56]	; (80031dc <HAL_TIM_PWM_MspInit+0x98>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d10d      	bne.n	80031c2 <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
 80031aa:	4b0a      	ldr	r3, [pc, #40]	; (80031d4 <HAL_TIM_PWM_MspInit+0x90>)
 80031ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ae:	4a09      	ldr	r2, [pc, #36]	; (80031d4 <HAL_TIM_PWM_MspInit+0x90>)
 80031b0:	f043 0302 	orr.w	r3, r3, #2
 80031b4:	6453      	str	r3, [r2, #68]	; 0x44
 80031b6:	4b07      	ldr	r3, [pc, #28]	; (80031d4 <HAL_TIM_PWM_MspInit+0x90>)
 80031b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	60fb      	str	r3, [r7, #12]
 80031c0:	68fb      	ldr	r3, [r7, #12]
}
 80031c2:	bf00      	nop
 80031c4:	371c      	adds	r7, #28
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	40000400 	.word	0x40000400
 80031d4:	40023800 	.word	0x40023800
 80031d8:	40000800 	.word	0x40000800
 80031dc:	40010400 	.word	0x40010400

080031e0 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM5)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a0e      	ldr	r2, [pc, #56]	; (8003228 <HAL_TIM_OC_MspInit+0x48>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d115      	bne.n	800321e <HAL_TIM_OC_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	60fb      	str	r3, [r7, #12]
 80031f6:	4b0d      	ldr	r3, [pc, #52]	; (800322c <HAL_TIM_OC_MspInit+0x4c>)
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	4a0c      	ldr	r2, [pc, #48]	; (800322c <HAL_TIM_OC_MspInit+0x4c>)
 80031fc:	f043 0308 	orr.w	r3, r3, #8
 8003200:	6413      	str	r3, [r2, #64]	; 0x40
 8003202:	4b0a      	ldr	r3, [pc, #40]	; (800322c <HAL_TIM_OC_MspInit+0x4c>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003206:	f003 0308 	and.w	r3, r3, #8
 800320a:	60fb      	str	r3, [r7, #12]
 800320c:	68fb      	ldr	r3, [r7, #12]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800320e:	2200      	movs	r2, #0
 8003210:	2100      	movs	r1, #0
 8003212:	2032      	movs	r0, #50	; 0x32
 8003214:	f001 f891 	bl	800433a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003218:	2032      	movs	r0, #50	; 0x32
 800321a:	f001 f8aa 	bl	8004372 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800321e:	bf00      	nop
 8003220:	3710      	adds	r7, #16
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	40000c00 	.word	0x40000c00
 800322c:	40023800 	.word	0x40023800

08003230 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a1c      	ldr	r2, [pc, #112]	; (80032b0 <HAL_TIM_Base_MspInit+0x80>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d116      	bne.n	8003270 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003242:	2300      	movs	r3, #0
 8003244:	60fb      	str	r3, [r7, #12]
 8003246:	4b1b      	ldr	r3, [pc, #108]	; (80032b4 <HAL_TIM_Base_MspInit+0x84>)
 8003248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324a:	4a1a      	ldr	r2, [pc, #104]	; (80032b4 <HAL_TIM_Base_MspInit+0x84>)
 800324c:	f043 0310 	orr.w	r3, r3, #16
 8003250:	6413      	str	r3, [r2, #64]	; 0x40
 8003252:	4b18      	ldr	r3, [pc, #96]	; (80032b4 <HAL_TIM_Base_MspInit+0x84>)
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	f003 0310 	and.w	r3, r3, #16
 800325a:	60fb      	str	r3, [r7, #12]
 800325c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800325e:	2200      	movs	r2, #0
 8003260:	2100      	movs	r1, #0
 8003262:	2036      	movs	r0, #54	; 0x36
 8003264:	f001 f869 	bl	800433a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003268:	2036      	movs	r0, #54	; 0x36
 800326a:	f001 f882 	bl	8004372 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800326e:	e01a      	b.n	80032a6 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a10      	ldr	r2, [pc, #64]	; (80032b8 <HAL_TIM_Base_MspInit+0x88>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d115      	bne.n	80032a6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800327a:	2300      	movs	r3, #0
 800327c:	60bb      	str	r3, [r7, #8]
 800327e:	4b0d      	ldr	r3, [pc, #52]	; (80032b4 <HAL_TIM_Base_MspInit+0x84>)
 8003280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003282:	4a0c      	ldr	r2, [pc, #48]	; (80032b4 <HAL_TIM_Base_MspInit+0x84>)
 8003284:	f043 0320 	orr.w	r3, r3, #32
 8003288:	6413      	str	r3, [r2, #64]	; 0x40
 800328a:	4b0a      	ldr	r3, [pc, #40]	; (80032b4 <HAL_TIM_Base_MspInit+0x84>)
 800328c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328e:	f003 0320 	and.w	r3, r3, #32
 8003292:	60bb      	str	r3, [r7, #8]
 8003294:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003296:	2200      	movs	r2, #0
 8003298:	2100      	movs	r1, #0
 800329a:	2037      	movs	r0, #55	; 0x37
 800329c:	f001 f84d 	bl	800433a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80032a0:	2037      	movs	r0, #55	; 0x37
 80032a2:	f001 f866 	bl	8004372 <HAL_NVIC_EnableIRQ>
}
 80032a6:	bf00      	nop
 80032a8:	3710      	adds	r7, #16
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	40001000 	.word	0x40001000
 80032b4:	40023800 	.word	0x40023800
 80032b8:	40001400 	.word	0x40001400

080032bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b08a      	sub	sp, #40	; 0x28
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032c4:	f107 0314 	add.w	r3, r7, #20
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]
 80032cc:	605a      	str	r2, [r3, #4]
 80032ce:	609a      	str	r2, [r3, #8]
 80032d0:	60da      	str	r2, [r3, #12]
 80032d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a36      	ldr	r2, [pc, #216]	; (80033b4 <HAL_TIM_MspPostInit+0xf8>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d11e      	bne.n	800331c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032de:	2300      	movs	r3, #0
 80032e0:	613b      	str	r3, [r7, #16]
 80032e2:	4b35      	ldr	r3, [pc, #212]	; (80033b8 <HAL_TIM_MspPostInit+0xfc>)
 80032e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e6:	4a34      	ldr	r2, [pc, #208]	; (80033b8 <HAL_TIM_MspPostInit+0xfc>)
 80032e8:	f043 0302 	orr.w	r3, r3, #2
 80032ec:	6313      	str	r3, [r2, #48]	; 0x30
 80032ee:	4b32      	ldr	r3, [pc, #200]	; (80033b8 <HAL_TIM_MspPostInit+0xfc>)
 80032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	613b      	str	r3, [r7, #16]
 80032f8:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80032fa:	2303      	movs	r3, #3
 80032fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032fe:	2302      	movs	r3, #2
 8003300:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003302:	2300      	movs	r3, #0
 8003304:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003306:	2300      	movs	r3, #0
 8003308:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800330a:	2302      	movs	r3, #2
 800330c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800330e:	f107 0314 	add.w	r3, r7, #20
 8003312:	4619      	mov	r1, r3
 8003314:	4829      	ldr	r0, [pc, #164]	; (80033bc <HAL_TIM_MspPostInit+0x100>)
 8003316:	f001 f847 	bl	80043a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800331a:	e047      	b.n	80033ac <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM4)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a27      	ldr	r2, [pc, #156]	; (80033c0 <HAL_TIM_MspPostInit+0x104>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d11e      	bne.n	8003364 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003326:	2300      	movs	r3, #0
 8003328:	60fb      	str	r3, [r7, #12]
 800332a:	4b23      	ldr	r3, [pc, #140]	; (80033b8 <HAL_TIM_MspPostInit+0xfc>)
 800332c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332e:	4a22      	ldr	r2, [pc, #136]	; (80033b8 <HAL_TIM_MspPostInit+0xfc>)
 8003330:	f043 0302 	orr.w	r3, r3, #2
 8003334:	6313      	str	r3, [r2, #48]	; 0x30
 8003336:	4b20      	ldr	r3, [pc, #128]	; (80033b8 <HAL_TIM_MspPostInit+0xfc>)
 8003338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800333a:	f003 0302 	and.w	r3, r3, #2
 800333e:	60fb      	str	r3, [r7, #12]
 8003340:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003342:	2380      	movs	r3, #128	; 0x80
 8003344:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003346:	2302      	movs	r3, #2
 8003348:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800334a:	2300      	movs	r3, #0
 800334c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800334e:	2300      	movs	r3, #0
 8003350:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003352:	2302      	movs	r3, #2
 8003354:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003356:	f107 0314 	add.w	r3, r7, #20
 800335a:	4619      	mov	r1, r3
 800335c:	4817      	ldr	r0, [pc, #92]	; (80033bc <HAL_TIM_MspPostInit+0x100>)
 800335e:	f001 f823 	bl	80043a8 <HAL_GPIO_Init>
}
 8003362:	e023      	b.n	80033ac <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM8)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a16      	ldr	r2, [pc, #88]	; (80033c4 <HAL_TIM_MspPostInit+0x108>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d11e      	bne.n	80033ac <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800336e:	2300      	movs	r3, #0
 8003370:	60bb      	str	r3, [r7, #8]
 8003372:	4b11      	ldr	r3, [pc, #68]	; (80033b8 <HAL_TIM_MspPostInit+0xfc>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003376:	4a10      	ldr	r2, [pc, #64]	; (80033b8 <HAL_TIM_MspPostInit+0xfc>)
 8003378:	f043 0304 	orr.w	r3, r3, #4
 800337c:	6313      	str	r3, [r2, #48]	; 0x30
 800337e:	4b0e      	ldr	r3, [pc, #56]	; (80033b8 <HAL_TIM_MspPostInit+0xfc>)
 8003380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003382:	f003 0304 	and.w	r3, r3, #4
 8003386:	60bb      	str	r3, [r7, #8]
 8003388:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800338a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800338e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003390:	2302      	movs	r3, #2
 8003392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003394:	2300      	movs	r3, #0
 8003396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003398:	2300      	movs	r3, #0
 800339a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800339c:	2303      	movs	r3, #3
 800339e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033a0:	f107 0314 	add.w	r3, r7, #20
 80033a4:	4619      	mov	r1, r3
 80033a6:	4808      	ldr	r0, [pc, #32]	; (80033c8 <HAL_TIM_MspPostInit+0x10c>)
 80033a8:	f000 fffe 	bl	80043a8 <HAL_GPIO_Init>
}
 80033ac:	bf00      	nop
 80033ae:	3728      	adds	r7, #40	; 0x28
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	40000400 	.word	0x40000400
 80033b8:	40023800 	.word	0x40023800
 80033bc:	40020400 	.word	0x40020400
 80033c0:	40000800 	.word	0x40000800
 80033c4:	40010400 	.word	0x40010400
 80033c8:	40020800 	.word	0x40020800

080033cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80033d0:	e7fe      	b.n	80033d0 <NMI_Handler+0x4>

080033d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033d2:	b480      	push	{r7}
 80033d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033d6:	e7fe      	b.n	80033d6 <HardFault_Handler+0x4>

080033d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033dc:	e7fe      	b.n	80033dc <MemManage_Handler+0x4>

080033de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033de:	b480      	push	{r7}
 80033e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033e2:	e7fe      	b.n	80033e2 <BusFault_Handler+0x4>

080033e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033e8:	e7fe      	b.n	80033e8 <UsageFault_Handler+0x4>

080033ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033ea:	b480      	push	{r7}
 80033ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033ee:	bf00      	nop
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033fc:	bf00      	nop
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr

08003406 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003406:	b480      	push	{r7}
 8003408:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800340a:	bf00      	nop
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003418:	f000 fe70 	bl	80040fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800341c:	bf00      	nop
 800341e:	bd80      	pop	{r7, pc}

08003420 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  // handle_hc12_transmit_it();
  // handle_hc12_receive_it();
	handle_ia6b_receive_it();
 8003424:	f000 fd98 	bl	8003f58 <handle_ia6b_receive_it>
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003428:	bf00      	nop
 800342a:	bd80      	pop	{r7, pc}

0800342c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003430:	4802      	ldr	r0, [pc, #8]	; (800343c <TIM5_IRQHandler+0x10>)
 8003432:	f002 fddd 	bl	8005ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003436:	bf00      	nop
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	2000044c 	.word	0x2000044c

08003440 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	handle_hc12_receive_it();
 8003444:	f000 fd6c 	bl	8003f20 <handle_hc12_receive_it>
	handle_hc12_transmit_it();
 8003448:	f000 fd50 	bl	8003eec <handle_hc12_transmit_it>
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800344c:	bf00      	nop
 800344e:	bd80      	pop	{r7, pc}

08003450 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
	handle_debug_transmit_it();
 8003454:	f000 fdbc 	bl	8003fd0 <handle_debug_transmit_it>
  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003458:	bf00      	nop
 800345a:	bd80      	pop	{r7, pc}

0800345c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003460:	4802      	ldr	r0, [pc, #8]	; (800346c <TIM6_DAC_IRQHandler+0x10>)
 8003462:	f002 fdc5 	bl	8005ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003466:	bf00      	nop
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	20000494 	.word	0x20000494

08003470 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003474:	4802      	ldr	r0, [pc, #8]	; (8003480 <TIM7_IRQHandler+0x10>)
 8003476:	f002 fdbb 	bl	8005ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800347a:	bf00      	nop
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	200004dc 	.word	0x200004dc

08003484 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  return 1;
 8003488:	2301      	movs	r3, #1
}
 800348a:	4618      	mov	r0, r3
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr

08003494 <_kill>:

int _kill(int pid, int sig)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800349e:	f005 f92f 	bl	8008700 <__errno>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2216      	movs	r2, #22
 80034a6:	601a      	str	r2, [r3, #0]
  return -1;
 80034a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3708      	adds	r7, #8
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <_exit>:

void _exit (int status)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80034bc:	f04f 31ff 	mov.w	r1, #4294967295
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f7ff ffe7 	bl	8003494 <_kill>
  while (1) {}    /* Make sure we hang here */
 80034c6:	e7fe      	b.n	80034c6 <_exit+0x12>

080034c8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b086      	sub	sp, #24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034d4:	2300      	movs	r3, #0
 80034d6:	617b      	str	r3, [r7, #20]
 80034d8:	e00a      	b.n	80034f0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80034da:	f3af 8000 	nop.w
 80034de:	4601      	mov	r1, r0
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	1c5a      	adds	r2, r3, #1
 80034e4:	60ba      	str	r2, [r7, #8]
 80034e6:	b2ca      	uxtb	r2, r1
 80034e8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	3301      	adds	r3, #1
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	dbf0      	blt.n	80034da <_read+0x12>
  }

  return len;
 80034f8:	687b      	ldr	r3, [r7, #4]
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3718      	adds	r7, #24
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}

08003502 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003502:	b480      	push	{r7}
 8003504:	b083      	sub	sp, #12
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800350a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800350e:	4618      	mov	r0, r3
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr

0800351a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800351a:	b480      	push	{r7}
 800351c:	b083      	sub	sp, #12
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
 8003522:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800352a:	605a      	str	r2, [r3, #4]
  return 0;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr

0800353a <_isatty>:

int _isatty(int file)
{
 800353a:	b480      	push	{r7}
 800353c:	b083      	sub	sp, #12
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003542:	2301      	movs	r3, #1
}
 8003544:	4618      	mov	r0, r3
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003550:	b480      	push	{r7}
 8003552:	b085      	sub	sp, #20
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3714      	adds	r7, #20
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
	...

0800356c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b086      	sub	sp, #24
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003574:	4a14      	ldr	r2, [pc, #80]	; (80035c8 <_sbrk+0x5c>)
 8003576:	4b15      	ldr	r3, [pc, #84]	; (80035cc <_sbrk+0x60>)
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003580:	4b13      	ldr	r3, [pc, #76]	; (80035d0 <_sbrk+0x64>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d102      	bne.n	800358e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003588:	4b11      	ldr	r3, [pc, #68]	; (80035d0 <_sbrk+0x64>)
 800358a:	4a12      	ldr	r2, [pc, #72]	; (80035d4 <_sbrk+0x68>)
 800358c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800358e:	4b10      	ldr	r3, [pc, #64]	; (80035d0 <_sbrk+0x64>)
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4413      	add	r3, r2
 8003596:	693a      	ldr	r2, [r7, #16]
 8003598:	429a      	cmp	r2, r3
 800359a:	d207      	bcs.n	80035ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800359c:	f005 f8b0 	bl	8008700 <__errno>
 80035a0:	4603      	mov	r3, r0
 80035a2:	220c      	movs	r2, #12
 80035a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035a6:	f04f 33ff 	mov.w	r3, #4294967295
 80035aa:	e009      	b.n	80035c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035ac:	4b08      	ldr	r3, [pc, #32]	; (80035d0 <_sbrk+0x64>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035b2:	4b07      	ldr	r3, [pc, #28]	; (80035d0 <_sbrk+0x64>)
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4413      	add	r3, r2
 80035ba:	4a05      	ldr	r2, [pc, #20]	; (80035d0 <_sbrk+0x64>)
 80035bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80035be:	68fb      	ldr	r3, [r7, #12]
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3718      	adds	r7, #24
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	20020000 	.word	0x20020000
 80035cc:	00000400 	.word	0x00000400
 80035d0:	2000056c 	.word	0x2000056c
 80035d4:	20000f40 	.word	0x20000f40

080035d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035d8:	b480      	push	{r7}
 80035da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035dc:	4b06      	ldr	r3, [pc, #24]	; (80035f8 <SystemInit+0x20>)
 80035de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035e2:	4a05      	ldr	r2, [pc, #20]	; (80035f8 <SystemInit+0x20>)
 80035e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035ec:	bf00      	nop
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	e000ed00 	.word	0xe000ed00

080035fc <start_euler_state_update_tim>:

extern TIM_HandleTypeDef htim5;
extern TIM_HandleTypeDef htim6;
extern TIM_HandleTypeDef htim7;

void start_euler_state_update_tim () {
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim5);
 8003600:	4802      	ldr	r0, [pc, #8]	; (800360c <start_euler_state_update_tim+0x10>)
 8003602:	f002 fb1f 	bl	8005c44 <HAL_TIM_Base_Start_IT>
}
 8003606:	bf00      	nop
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	2000044c 	.word	0x2000044c

08003610 <start_control_surface_angle_update_tim>:

void start_control_surface_angle_update_tim () {
 8003610:	b580      	push	{r7, lr}
 8003612:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim6);
 8003614:	4802      	ldr	r0, [pc, #8]	; (8003620 <start_control_surface_angle_update_tim+0x10>)
 8003616:	f002 fb15 	bl	8005c44 <HAL_TIM_Base_Start_IT>
}
 800361a:	bf00      	nop
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	20000494 	.word	0x20000494

08003624 <start_debug_tim>:

void start_debug_tim () {
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim7);
 8003628:	4802      	ldr	r0, [pc, #8]	; (8003634 <start_debug_tim+0x10>)
 800362a:	f002 fb0b 	bl	8005c44 <HAL_TIM_Base_Start_IT>
}
 800362e:	bf00      	nop
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	200004dc 	.word	0x200004dc

08003638 <HAL_TIM_PeriodElapsedCallback>:

uint8_t euler_state_update_it = 0;
uint8_t control_surface_angle_update_it = 0;
uint8_t debug_it = 0;
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim) {
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim5.Instance) {
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	4b0f      	ldr	r3, [pc, #60]	; (8003684 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	429a      	cmp	r2, r3
 800364a:	d102      	bne.n	8003652 <HAL_TIM_PeriodElapsedCallback+0x1a>
		euler_state_update_it = 1;
 800364c:	4b0e      	ldr	r3, [pc, #56]	; (8003688 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800364e:	2201      	movs	r2, #1
 8003650:	701a      	strb	r2, [r3, #0]
	}
	if (htim->Instance == htim6.Instance) {
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	4b0d      	ldr	r3, [pc, #52]	; (800368c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	429a      	cmp	r2, r3
 800365c:	d102      	bne.n	8003664 <HAL_TIM_PeriodElapsedCallback+0x2c>
		control_surface_angle_update_it = 1;
 800365e:	4b0c      	ldr	r3, [pc, #48]	; (8003690 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8003660:	2201      	movs	r2, #1
 8003662:	701a      	strb	r2, [r3, #0]
	}
	if (htim->Instance == htim7.Instance) {
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	4b0a      	ldr	r3, [pc, #40]	; (8003694 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	429a      	cmp	r2, r3
 800366e:	d102      	bne.n	8003676 <HAL_TIM_PeriodElapsedCallback+0x3e>
		debug_it = 1;
 8003670:	4b09      	ldr	r3, [pc, #36]	; (8003698 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8003672:	2201      	movs	r2, #1
 8003674:	701a      	strb	r2, [r3, #0]
	}
}
 8003676:	bf00      	nop
 8003678:	370c      	adds	r7, #12
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	2000044c 	.word	0x2000044c
 8003688:	20000570 	.word	0x20000570
 800368c:	20000494 	.word	0x20000494
 8003690:	20000571 	.word	0x20000571
 8003694:	200004dc 	.word	0x200004dc
 8003698:	20000572 	.word	0x20000572

0800369c <process_tuning_receive>:
uint8_t tuning_rx_buf[100];
int tuning_payload_cnt = 0;
uint16_t tuning[20] = {0, };
uint16_t tuning_crc = 0;

void process_tuning_receive (uint8_t data) {
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4603      	mov	r3, r0
 80036a4:	71fb      	strb	r3, [r7, #7]
  if (tuning_payload_cnt == 0 && data == 0x20) {
 80036a6:	4b43      	ldr	r3, [pc, #268]	; (80037b4 <process_tuning_receive+0x118>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10d      	bne.n	80036ca <process_tuning_receive+0x2e>
 80036ae:	79fb      	ldrb	r3, [r7, #7]
 80036b0:	2b20      	cmp	r3, #32
 80036b2:	d10a      	bne.n	80036ca <process_tuning_receive+0x2e>
    tuning_rx_buf[tuning_payload_cnt] = data;
 80036b4:	4b3f      	ldr	r3, [pc, #252]	; (80037b4 <process_tuning_receive+0x118>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	493f      	ldr	r1, [pc, #252]	; (80037b8 <process_tuning_receive+0x11c>)
 80036ba:	79fa      	ldrb	r2, [r7, #7]
 80036bc:	54ca      	strb	r2, [r1, r3]
    tuning_payload_cnt++;
 80036be:	4b3d      	ldr	r3, [pc, #244]	; (80037b4 <process_tuning_receive+0x118>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	3301      	adds	r3, #1
 80036c4:	4a3b      	ldr	r2, [pc, #236]	; (80037b4 <process_tuning_receive+0x118>)
 80036c6:	6013      	str	r3, [r2, #0]
 80036c8:	e2e3      	b.n	8003c92 <process_tuning_receive+0x5f6>
  } else if (tuning_payload_cnt == 1 && data == 0x40) {
 80036ca:	4b3a      	ldr	r3, [pc, #232]	; (80037b4 <process_tuning_receive+0x118>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d10d      	bne.n	80036ee <process_tuning_receive+0x52>
 80036d2:	79fb      	ldrb	r3, [r7, #7]
 80036d4:	2b40      	cmp	r3, #64	; 0x40
 80036d6:	d10a      	bne.n	80036ee <process_tuning_receive+0x52>
    tuning_rx_buf[tuning_payload_cnt] = data;
 80036d8:	4b36      	ldr	r3, [pc, #216]	; (80037b4 <process_tuning_receive+0x118>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4936      	ldr	r1, [pc, #216]	; (80037b8 <process_tuning_receive+0x11c>)
 80036de:	79fa      	ldrb	r2, [r7, #7]
 80036e0:	54ca      	strb	r2, [r1, r3]
    tuning_payload_cnt++;
 80036e2:	4b34      	ldr	r3, [pc, #208]	; (80037b4 <process_tuning_receive+0x118>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	3301      	adds	r3, #1
 80036e8:	4a32      	ldr	r2, [pc, #200]	; (80037b4 <process_tuning_receive+0x118>)
 80036ea:	6013      	str	r3, [r2, #0]
 80036ec:	e2d1      	b.n	8003c92 <process_tuning_receive+0x5f6>
  } else if (tuning_payload_cnt >= 2 && tuning_payload_cnt < 2 + 2 * NUM_OF_TUNINGS) {
 80036ee:	4b31      	ldr	r3, [pc, #196]	; (80037b4 <process_tuning_receive+0x118>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	dd0e      	ble.n	8003714 <process_tuning_receive+0x78>
 80036f6:	4b2f      	ldr	r3, [pc, #188]	; (80037b4 <process_tuning_receive+0x118>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2b21      	cmp	r3, #33	; 0x21
 80036fc:	dc0a      	bgt.n	8003714 <process_tuning_receive+0x78>
    tuning_rx_buf[tuning_payload_cnt] = data;
 80036fe:	4b2d      	ldr	r3, [pc, #180]	; (80037b4 <process_tuning_receive+0x118>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	492d      	ldr	r1, [pc, #180]	; (80037b8 <process_tuning_receive+0x11c>)
 8003704:	79fa      	ldrb	r2, [r7, #7]
 8003706:	54ca      	strb	r2, [r1, r3]
    tuning_payload_cnt++;
 8003708:	4b2a      	ldr	r3, [pc, #168]	; (80037b4 <process_tuning_receive+0x118>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	3301      	adds	r3, #1
 800370e:	4a29      	ldr	r2, [pc, #164]	; (80037b4 <process_tuning_receive+0x118>)
 8003710:	6013      	str	r3, [r2, #0]
 8003712:	e2be      	b.n	8003c92 <process_tuning_receive+0x5f6>
  } else if (tuning_payload_cnt == 2 + 2 * NUM_OF_TUNINGS) {
 8003714:	4b27      	ldr	r3, [pc, #156]	; (80037b4 <process_tuning_receive+0x118>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2b22      	cmp	r3, #34	; 0x22
 800371a:	d114      	bne.n	8003746 <process_tuning_receive+0xaa>
    tuning_crc &= 0xff00;
 800371c:	4b27      	ldr	r3, [pc, #156]	; (80037bc <process_tuning_receive+0x120>)
 800371e:	881b      	ldrh	r3, [r3, #0]
 8003720:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003724:	b29a      	uxth	r2, r3
 8003726:	4b25      	ldr	r3, [pc, #148]	; (80037bc <process_tuning_receive+0x120>)
 8003728:	801a      	strh	r2, [r3, #0]
    tuning_crc |= data;
 800372a:	79fb      	ldrb	r3, [r7, #7]
 800372c:	b29a      	uxth	r2, r3
 800372e:	4b23      	ldr	r3, [pc, #140]	; (80037bc <process_tuning_receive+0x120>)
 8003730:	881b      	ldrh	r3, [r3, #0]
 8003732:	4313      	orrs	r3, r2
 8003734:	b29a      	uxth	r2, r3
 8003736:	4b21      	ldr	r3, [pc, #132]	; (80037bc <process_tuning_receive+0x120>)
 8003738:	801a      	strh	r2, [r3, #0]
    tuning_payload_cnt++;
 800373a:	4b1e      	ldr	r3, [pc, #120]	; (80037b4 <process_tuning_receive+0x118>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	3301      	adds	r3, #1
 8003740:	4a1c      	ldr	r2, [pc, #112]	; (80037b4 <process_tuning_receive+0x118>)
 8003742:	6013      	str	r3, [r2, #0]
    }
    tuning_payload_cnt = 0;
  } else {
    tuning_payload_cnt = 0;
  }
}
 8003744:	e2a5      	b.n	8003c92 <process_tuning_receive+0x5f6>
  } else if (tuning_payload_cnt == 2 + 2 * NUM_OF_TUNINGS + 1) {
 8003746:	4b1b      	ldr	r3, [pc, #108]	; (80037b4 <process_tuning_receive+0x118>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2b23      	cmp	r3, #35	; 0x23
 800374c:	f040 829d 	bne.w	8003c8a <process_tuning_receive+0x5ee>
    uint16_t check_sum = 0;
 8003750:	2300      	movs	r3, #0
 8003752:	82fb      	strh	r3, [r7, #22]
    for (int i = 0; i < (NUM_OF_TUNINGS + 1) * 2; i++) {
 8003754:	2300      	movs	r3, #0
 8003756:	613b      	str	r3, [r7, #16]
 8003758:	e00a      	b.n	8003770 <process_tuning_receive+0xd4>
      check_sum += tuning_rx_buf[i];
 800375a:	4a17      	ldr	r2, [pc, #92]	; (80037b8 <process_tuning_receive+0x11c>)
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	4413      	add	r3, r2
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	b29a      	uxth	r2, r3
 8003764:	8afb      	ldrh	r3, [r7, #22]
 8003766:	4413      	add	r3, r2
 8003768:	82fb      	strh	r3, [r7, #22]
    for (int i = 0; i < (NUM_OF_TUNINGS + 1) * 2; i++) {
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	3301      	adds	r3, #1
 800376e:	613b      	str	r3, [r7, #16]
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	2b21      	cmp	r3, #33	; 0x21
 8003774:	ddf1      	ble.n	800375a <process_tuning_receive+0xbe>
    tuning_crc &= 0x00ff;
 8003776:	4b11      	ldr	r3, [pc, #68]	; (80037bc <process_tuning_receive+0x120>)
 8003778:	881b      	ldrh	r3, [r3, #0]
 800377a:	b2db      	uxtb	r3, r3
 800377c:	b29a      	uxth	r2, r3
 800377e:	4b0f      	ldr	r3, [pc, #60]	; (80037bc <process_tuning_receive+0x120>)
 8003780:	801a      	strh	r2, [r3, #0]
    tuning_crc |= ((uint16_t)data << 8);
 8003782:	79fb      	ldrb	r3, [r7, #7]
 8003784:	021b      	lsls	r3, r3, #8
 8003786:	b21a      	sxth	r2, r3
 8003788:	4b0c      	ldr	r3, [pc, #48]	; (80037bc <process_tuning_receive+0x120>)
 800378a:	881b      	ldrh	r3, [r3, #0]
 800378c:	b21b      	sxth	r3, r3
 800378e:	4313      	orrs	r3, r2
 8003790:	b21b      	sxth	r3, r3
 8003792:	b29a      	uxth	r2, r3
 8003794:	4b09      	ldr	r3, [pc, #36]	; (80037bc <process_tuning_receive+0x120>)
 8003796:	801a      	strh	r2, [r3, #0]
    if (0xffff - check_sum == tuning_crc) {
 8003798:	8afb      	ldrh	r3, [r7, #22]
 800379a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800379e:	33ff      	adds	r3, #255	; 0xff
 80037a0:	4a06      	ldr	r2, [pc, #24]	; (80037bc <process_tuning_receive+0x120>)
 80037a2:	8812      	ldrh	r2, [r2, #0]
 80037a4:	4293      	cmp	r3, r2
 80037a6:	f040 826c 	bne.w	8003c82 <process_tuning_receive+0x5e6>
      for (int i = 0, j = 2; i < NUM_OF_TUNINGS; i++, j += 2) {
 80037aa:	2300      	movs	r3, #0
 80037ac:	60fb      	str	r3, [r7, #12]
 80037ae:	2302      	movs	r3, #2
 80037b0:	60bb      	str	r3, [r7, #8]
 80037b2:	e016      	b.n	80037e2 <process_tuning_receive+0x146>
 80037b4:	200005d8 	.word	0x200005d8
 80037b8:	20000574 	.word	0x20000574
 80037bc:	20000604 	.word	0x20000604
        tuning[i] = *(uint16_t *)(tuning_rx_buf + j) & 0xfff;
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	4ada      	ldr	r2, [pc, #872]	; (8003b2c <process_tuning_receive+0x490>)
 80037c4:	4413      	add	r3, r2
 80037c6:	881b      	ldrh	r3, [r3, #0]
 80037c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037cc:	b299      	uxth	r1, r3
 80037ce:	4ad8      	ldr	r2, [pc, #864]	; (8003b30 <process_tuning_receive+0x494>)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      for (int i = 0, j = 2; i < NUM_OF_TUNINGS; i++, j += 2) {
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	3301      	adds	r3, #1
 80037da:	60fb      	str	r3, [r7, #12]
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	3302      	adds	r3, #2
 80037e0:	60bb      	str	r3, [r7, #8]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2b0f      	cmp	r3, #15
 80037e6:	ddeb      	ble.n	80037c0 <process_tuning_receive+0x124>
      phi_error_P_gain = min_f(PHI_ERROR_P_GAIN_FS, (float)tuning[PHI_ERROR_P_IDX] / 2000.0 * PHI_ERROR_P_GAIN_FS);
 80037e8:	4bd1      	ldr	r3, [pc, #836]	; (8003b30 <process_tuning_receive+0x494>)
 80037ea:	881b      	ldrh	r3, [r3, #0]
 80037ec:	ee07 3a90 	vmov	s15, r3
 80037f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037f4:	ee17 0a90 	vmov	r0, s15
 80037f8:	f7fc fea6 	bl	8000548 <__aeabi_f2d>
 80037fc:	f04f 0200 	mov.w	r2, #0
 8003800:	4bcc      	ldr	r3, [pc, #816]	; (8003b34 <process_tuning_receive+0x498>)
 8003802:	f7fd f823 	bl	800084c <__aeabi_ddiv>
 8003806:	4602      	mov	r2, r0
 8003808:	460b      	mov	r3, r1
 800380a:	4610      	mov	r0, r2
 800380c:	4619      	mov	r1, r3
 800380e:	f04f 0200 	mov.w	r2, #0
 8003812:	4bc9      	ldr	r3, [pc, #804]	; (8003b38 <process_tuning_receive+0x49c>)
 8003814:	f7fc fef0 	bl	80005f8 <__aeabi_dmul>
 8003818:	4602      	mov	r2, r0
 800381a:	460b      	mov	r3, r1
 800381c:	4610      	mov	r0, r2
 800381e:	4619      	mov	r1, r3
 8003820:	f7fd f9e2 	bl	8000be8 <__aeabi_d2f>
 8003824:	4603      	mov	r3, r0
 8003826:	ee00 3a90 	vmov	s1, r3
 800382a:	ed9f 0ac4 	vldr	s0, [pc, #784]	; 8003b3c <process_tuning_receive+0x4a0>
 800382e:	f7ff fb36 	bl	8002e9e <min_f>
 8003832:	eef0 7a40 	vmov.f32	s15, s0
 8003836:	4bc2      	ldr	r3, [pc, #776]	; (8003b40 <process_tuning_receive+0x4a4>)
 8003838:	edc3 7a00 	vstr	s15, [r3]
      w_x_FF_gain = min_f(W_X_FF_GAIN_FS, (float)tuning[W_X_FF_IDX] / 2000.0 * W_X_FF_GAIN_FS);
 800383c:	4bbc      	ldr	r3, [pc, #752]	; (8003b30 <process_tuning_receive+0x494>)
 800383e:	885b      	ldrh	r3, [r3, #2]
 8003840:	ee07 3a90 	vmov	s15, r3
 8003844:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003848:	ee17 0a90 	vmov	r0, s15
 800384c:	f7fc fe7c 	bl	8000548 <__aeabi_f2d>
 8003850:	f04f 0200 	mov.w	r2, #0
 8003854:	4bb7      	ldr	r3, [pc, #732]	; (8003b34 <process_tuning_receive+0x498>)
 8003856:	f7fc fff9 	bl	800084c <__aeabi_ddiv>
 800385a:	4602      	mov	r2, r0
 800385c:	460b      	mov	r3, r1
 800385e:	4610      	mov	r0, r2
 8003860:	4619      	mov	r1, r3
 8003862:	f04f 0200 	mov.w	r2, #0
 8003866:	4bb7      	ldr	r3, [pc, #732]	; (8003b44 <process_tuning_receive+0x4a8>)
 8003868:	f7fc fec6 	bl	80005f8 <__aeabi_dmul>
 800386c:	4602      	mov	r2, r0
 800386e:	460b      	mov	r3, r1
 8003870:	4610      	mov	r0, r2
 8003872:	4619      	mov	r1, r3
 8003874:	f7fd f9b8 	bl	8000be8 <__aeabi_d2f>
 8003878:	4603      	mov	r3, r0
 800387a:	ee00 3a90 	vmov	s1, r3
 800387e:	ed9f 0ab2 	vldr	s0, [pc, #712]	; 8003b48 <process_tuning_receive+0x4ac>
 8003882:	f7ff fb0c 	bl	8002e9e <min_f>
 8003886:	eef0 7a40 	vmov.f32	s15, s0
 800388a:	4bb0      	ldr	r3, [pc, #704]	; (8003b4c <process_tuning_receive+0x4b0>)
 800388c:	edc3 7a00 	vstr	s15, [r3]
      w_x_error_P_gain = min_f(W_X_ERROR_P_GAIN_FS, (float)tuning[W_X_ERROR_P_IDX] / 2000.0 * W_X_ERROR_P_GAIN_FS);
 8003890:	4ba7      	ldr	r3, [pc, #668]	; (8003b30 <process_tuning_receive+0x494>)
 8003892:	889b      	ldrh	r3, [r3, #4]
 8003894:	ee07 3a90 	vmov	s15, r3
 8003898:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800389c:	ee17 0a90 	vmov	r0, s15
 80038a0:	f7fc fe52 	bl	8000548 <__aeabi_f2d>
 80038a4:	f04f 0200 	mov.w	r2, #0
 80038a8:	4ba2      	ldr	r3, [pc, #648]	; (8003b34 <process_tuning_receive+0x498>)
 80038aa:	f7fc ffcf 	bl	800084c <__aeabi_ddiv>
 80038ae:	4602      	mov	r2, r0
 80038b0:	460b      	mov	r3, r1
 80038b2:	4610      	mov	r0, r2
 80038b4:	4619      	mov	r1, r3
 80038b6:	f04f 0200 	mov.w	r2, #0
 80038ba:	4ba5      	ldr	r3, [pc, #660]	; (8003b50 <process_tuning_receive+0x4b4>)
 80038bc:	f7fc fe9c 	bl	80005f8 <__aeabi_dmul>
 80038c0:	4602      	mov	r2, r0
 80038c2:	460b      	mov	r3, r1
 80038c4:	4610      	mov	r0, r2
 80038c6:	4619      	mov	r1, r3
 80038c8:	f7fd f98e 	bl	8000be8 <__aeabi_d2f>
 80038cc:	4603      	mov	r3, r0
 80038ce:	ee00 3a90 	vmov	s1, r3
 80038d2:	ed9f 0aa0 	vldr	s0, [pc, #640]	; 8003b54 <process_tuning_receive+0x4b8>
 80038d6:	f7ff fae2 	bl	8002e9e <min_f>
 80038da:	eef0 7a40 	vmov.f32	s15, s0
 80038de:	4b9e      	ldr	r3, [pc, #632]	; (8003b58 <process_tuning_receive+0x4bc>)
 80038e0:	edc3 7a00 	vstr	s15, [r3]
      w_x_error_I_gain = min_f(W_X_ERROR_I_GAIN_FS, (float)tuning[W_X_ERROR_I_IDX] / 2000.0 * W_X_ERROR_I_GAIN_FS);
 80038e4:	4b92      	ldr	r3, [pc, #584]	; (8003b30 <process_tuning_receive+0x494>)
 80038e6:	88db      	ldrh	r3, [r3, #6]
 80038e8:	ee07 3a90 	vmov	s15, r3
 80038ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038f0:	ee17 0a90 	vmov	r0, s15
 80038f4:	f7fc fe28 	bl	8000548 <__aeabi_f2d>
 80038f8:	f04f 0200 	mov.w	r2, #0
 80038fc:	4b8d      	ldr	r3, [pc, #564]	; (8003b34 <process_tuning_receive+0x498>)
 80038fe:	f7fc ffa5 	bl	800084c <__aeabi_ddiv>
 8003902:	4602      	mov	r2, r0
 8003904:	460b      	mov	r3, r1
 8003906:	4610      	mov	r0, r2
 8003908:	4619      	mov	r1, r3
 800390a:	f04f 0200 	mov.w	r2, #0
 800390e:	4b8a      	ldr	r3, [pc, #552]	; (8003b38 <process_tuning_receive+0x49c>)
 8003910:	f7fc fe72 	bl	80005f8 <__aeabi_dmul>
 8003914:	4602      	mov	r2, r0
 8003916:	460b      	mov	r3, r1
 8003918:	4610      	mov	r0, r2
 800391a:	4619      	mov	r1, r3
 800391c:	f7fd f964 	bl	8000be8 <__aeabi_d2f>
 8003920:	4603      	mov	r3, r0
 8003922:	ee00 3a90 	vmov	s1, r3
 8003926:	ed9f 0a85 	vldr	s0, [pc, #532]	; 8003b3c <process_tuning_receive+0x4a0>
 800392a:	f7ff fab8 	bl	8002e9e <min_f>
 800392e:	eef0 7a40 	vmov.f32	s15, s0
 8003932:	4b8a      	ldr	r3, [pc, #552]	; (8003b5c <process_tuning_receive+0x4c0>)
 8003934:	edc3 7a00 	vstr	s15, [r3]
      theta_error_P_gain = min_f(THETA_ERROR_P_GAIN_FS, (float)tuning[THETA_ERROR_P_IDX] / 2000.0 * THETA_ERROR_P_GAIN_FS);
 8003938:	4b7d      	ldr	r3, [pc, #500]	; (8003b30 <process_tuning_receive+0x494>)
 800393a:	891b      	ldrh	r3, [r3, #8]
 800393c:	ee07 3a90 	vmov	s15, r3
 8003940:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003944:	ee17 0a90 	vmov	r0, s15
 8003948:	f7fc fdfe 	bl	8000548 <__aeabi_f2d>
 800394c:	f04f 0200 	mov.w	r2, #0
 8003950:	4b78      	ldr	r3, [pc, #480]	; (8003b34 <process_tuning_receive+0x498>)
 8003952:	f7fc ff7b 	bl	800084c <__aeabi_ddiv>
 8003956:	4602      	mov	r2, r0
 8003958:	460b      	mov	r3, r1
 800395a:	4610      	mov	r0, r2
 800395c:	4619      	mov	r1, r3
 800395e:	f04f 0200 	mov.w	r2, #0
 8003962:	4b75      	ldr	r3, [pc, #468]	; (8003b38 <process_tuning_receive+0x49c>)
 8003964:	f7fc fe48 	bl	80005f8 <__aeabi_dmul>
 8003968:	4602      	mov	r2, r0
 800396a:	460b      	mov	r3, r1
 800396c:	4610      	mov	r0, r2
 800396e:	4619      	mov	r1, r3
 8003970:	f7fd f93a 	bl	8000be8 <__aeabi_d2f>
 8003974:	4603      	mov	r3, r0
 8003976:	ee00 3a90 	vmov	s1, r3
 800397a:	ed9f 0a70 	vldr	s0, [pc, #448]	; 8003b3c <process_tuning_receive+0x4a0>
 800397e:	f7ff fa8e 	bl	8002e9e <min_f>
 8003982:	eef0 7a40 	vmov.f32	s15, s0
 8003986:	4b76      	ldr	r3, [pc, #472]	; (8003b60 <process_tuning_receive+0x4c4>)
 8003988:	edc3 7a00 	vstr	s15, [r3]
      w_y_FF_gain = min_f(W_Y_FF_GAIN_FS, (float)tuning[W_Y_FF_IDX] / 2000.0 * W_Y_FF_GAIN_FS);
 800398c:	4b68      	ldr	r3, [pc, #416]	; (8003b30 <process_tuning_receive+0x494>)
 800398e:	895b      	ldrh	r3, [r3, #10]
 8003990:	ee07 3a90 	vmov	s15, r3
 8003994:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003998:	ee17 0a90 	vmov	r0, s15
 800399c:	f7fc fdd4 	bl	8000548 <__aeabi_f2d>
 80039a0:	f04f 0200 	mov.w	r2, #0
 80039a4:	4b63      	ldr	r3, [pc, #396]	; (8003b34 <process_tuning_receive+0x498>)
 80039a6:	f7fc ff51 	bl	800084c <__aeabi_ddiv>
 80039aa:	4602      	mov	r2, r0
 80039ac:	460b      	mov	r3, r1
 80039ae:	4610      	mov	r0, r2
 80039b0:	4619      	mov	r1, r3
 80039b2:	f04f 0200 	mov.w	r2, #0
 80039b6:	4b63      	ldr	r3, [pc, #396]	; (8003b44 <process_tuning_receive+0x4a8>)
 80039b8:	f7fc fe1e 	bl	80005f8 <__aeabi_dmul>
 80039bc:	4602      	mov	r2, r0
 80039be:	460b      	mov	r3, r1
 80039c0:	4610      	mov	r0, r2
 80039c2:	4619      	mov	r1, r3
 80039c4:	f7fd f910 	bl	8000be8 <__aeabi_d2f>
 80039c8:	4603      	mov	r3, r0
 80039ca:	ee00 3a90 	vmov	s1, r3
 80039ce:	ed9f 0a5e 	vldr	s0, [pc, #376]	; 8003b48 <process_tuning_receive+0x4ac>
 80039d2:	f7ff fa64 	bl	8002e9e <min_f>
 80039d6:	eef0 7a40 	vmov.f32	s15, s0
 80039da:	4b62      	ldr	r3, [pc, #392]	; (8003b64 <process_tuning_receive+0x4c8>)
 80039dc:	edc3 7a00 	vstr	s15, [r3]
      w_y_error_P_gain = min_f(W_Y_ERROR_P_GAIN_FS, (float)tuning[W_Y_ERROR_P_IDX] / 2000.0 * W_Y_ERROR_P_GAIN_FS);
 80039e0:	4b53      	ldr	r3, [pc, #332]	; (8003b30 <process_tuning_receive+0x494>)
 80039e2:	899b      	ldrh	r3, [r3, #12]
 80039e4:	ee07 3a90 	vmov	s15, r3
 80039e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ec:	ee17 0a90 	vmov	r0, s15
 80039f0:	f7fc fdaa 	bl	8000548 <__aeabi_f2d>
 80039f4:	f04f 0200 	mov.w	r2, #0
 80039f8:	4b4e      	ldr	r3, [pc, #312]	; (8003b34 <process_tuning_receive+0x498>)
 80039fa:	f7fc ff27 	bl	800084c <__aeabi_ddiv>
 80039fe:	4602      	mov	r2, r0
 8003a00:	460b      	mov	r3, r1
 8003a02:	4610      	mov	r0, r2
 8003a04:	4619      	mov	r1, r3
 8003a06:	f04f 0200 	mov.w	r2, #0
 8003a0a:	4b51      	ldr	r3, [pc, #324]	; (8003b50 <process_tuning_receive+0x4b4>)
 8003a0c:	f7fc fdf4 	bl	80005f8 <__aeabi_dmul>
 8003a10:	4602      	mov	r2, r0
 8003a12:	460b      	mov	r3, r1
 8003a14:	4610      	mov	r0, r2
 8003a16:	4619      	mov	r1, r3
 8003a18:	f7fd f8e6 	bl	8000be8 <__aeabi_d2f>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	ee00 3a90 	vmov	s1, r3
 8003a22:	ed9f 0a4c 	vldr	s0, [pc, #304]	; 8003b54 <process_tuning_receive+0x4b8>
 8003a26:	f7ff fa3a 	bl	8002e9e <min_f>
 8003a2a:	eef0 7a40 	vmov.f32	s15, s0
 8003a2e:	4b4e      	ldr	r3, [pc, #312]	; (8003b68 <process_tuning_receive+0x4cc>)
 8003a30:	edc3 7a00 	vstr	s15, [r3]
      w_y_error_I_gain = min_f(W_Y_ERROR_I_GAIN_FS, (float)tuning[W_Y_ERROR_I_IDX] / 2000.0 * W_Y_ERROR_I_GAIN_FS);
 8003a34:	4b3e      	ldr	r3, [pc, #248]	; (8003b30 <process_tuning_receive+0x494>)
 8003a36:	89db      	ldrh	r3, [r3, #14]
 8003a38:	ee07 3a90 	vmov	s15, r3
 8003a3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a40:	ee17 0a90 	vmov	r0, s15
 8003a44:	f7fc fd80 	bl	8000548 <__aeabi_f2d>
 8003a48:	f04f 0200 	mov.w	r2, #0
 8003a4c:	4b39      	ldr	r3, [pc, #228]	; (8003b34 <process_tuning_receive+0x498>)
 8003a4e:	f7fc fefd 	bl	800084c <__aeabi_ddiv>
 8003a52:	4602      	mov	r2, r0
 8003a54:	460b      	mov	r3, r1
 8003a56:	4610      	mov	r0, r2
 8003a58:	4619      	mov	r1, r3
 8003a5a:	f04f 0200 	mov.w	r2, #0
 8003a5e:	4b36      	ldr	r3, [pc, #216]	; (8003b38 <process_tuning_receive+0x49c>)
 8003a60:	f7fc fdca 	bl	80005f8 <__aeabi_dmul>
 8003a64:	4602      	mov	r2, r0
 8003a66:	460b      	mov	r3, r1
 8003a68:	4610      	mov	r0, r2
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	f7fd f8bc 	bl	8000be8 <__aeabi_d2f>
 8003a70:	4603      	mov	r3, r0
 8003a72:	ee00 3a90 	vmov	s1, r3
 8003a76:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8003b3c <process_tuning_receive+0x4a0>
 8003a7a:	f7ff fa10 	bl	8002e9e <min_f>
 8003a7e:	eef0 7a40 	vmov.f32	s15, s0
 8003a82:	4b3a      	ldr	r3, [pc, #232]	; (8003b6c <process_tuning_receive+0x4d0>)
 8003a84:	edc3 7a00 	vstr	s15, [r3]
      w_z_FF_gain = min_f(W_Z_FF_GAIN_FS, (float)tuning[W_Z_FF_IDX] / 2000.0 * W_Z_FF_GAIN_FS);
 8003a88:	4b29      	ldr	r3, [pc, #164]	; (8003b30 <process_tuning_receive+0x494>)
 8003a8a:	8a1b      	ldrh	r3, [r3, #16]
 8003a8c:	ee07 3a90 	vmov	s15, r3
 8003a90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a94:	ee17 0a90 	vmov	r0, s15
 8003a98:	f7fc fd56 	bl	8000548 <__aeabi_f2d>
 8003a9c:	f04f 0200 	mov.w	r2, #0
 8003aa0:	4b24      	ldr	r3, [pc, #144]	; (8003b34 <process_tuning_receive+0x498>)
 8003aa2:	f7fc fed3 	bl	800084c <__aeabi_ddiv>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	4610      	mov	r0, r2
 8003aac:	4619      	mov	r1, r3
 8003aae:	f04f 0200 	mov.w	r2, #0
 8003ab2:	4b24      	ldr	r3, [pc, #144]	; (8003b44 <process_tuning_receive+0x4a8>)
 8003ab4:	f7fc fda0 	bl	80005f8 <__aeabi_dmul>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	460b      	mov	r3, r1
 8003abc:	4610      	mov	r0, r2
 8003abe:	4619      	mov	r1, r3
 8003ac0:	f7fd f892 	bl	8000be8 <__aeabi_d2f>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	ee00 3a90 	vmov	s1, r3
 8003aca:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 8003b48 <process_tuning_receive+0x4ac>
 8003ace:	f7ff f9e6 	bl	8002e9e <min_f>
 8003ad2:	eef0 7a40 	vmov.f32	s15, s0
 8003ad6:	4b26      	ldr	r3, [pc, #152]	; (8003b70 <process_tuning_receive+0x4d4>)
 8003ad8:	edc3 7a00 	vstr	s15, [r3]
      w_z_error_P_gain = min_f(W_Z_ERROR_P_GAIN_FS, (float)tuning[W_Z_ERROR_P_IDX] / 2000.0 * W_Z_ERROR_P_GAIN_FS);
 8003adc:	4b14      	ldr	r3, [pc, #80]	; (8003b30 <process_tuning_receive+0x494>)
 8003ade:	8a5b      	ldrh	r3, [r3, #18]
 8003ae0:	ee07 3a90 	vmov	s15, r3
 8003ae4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ae8:	ee17 0a90 	vmov	r0, s15
 8003aec:	f7fc fd2c 	bl	8000548 <__aeabi_f2d>
 8003af0:	f04f 0200 	mov.w	r2, #0
 8003af4:	4b0f      	ldr	r3, [pc, #60]	; (8003b34 <process_tuning_receive+0x498>)
 8003af6:	f7fc fea9 	bl	800084c <__aeabi_ddiv>
 8003afa:	4602      	mov	r2, r0
 8003afc:	460b      	mov	r3, r1
 8003afe:	4610      	mov	r0, r2
 8003b00:	4619      	mov	r1, r3
 8003b02:	f04f 0200 	mov.w	r2, #0
 8003b06:	4b12      	ldr	r3, [pc, #72]	; (8003b50 <process_tuning_receive+0x4b4>)
 8003b08:	f7fc fd76 	bl	80005f8 <__aeabi_dmul>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	460b      	mov	r3, r1
 8003b10:	4610      	mov	r0, r2
 8003b12:	4619      	mov	r1, r3
 8003b14:	f7fd f868 	bl	8000be8 <__aeabi_d2f>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	ee00 3a90 	vmov	s1, r3
 8003b1e:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8003b54 <process_tuning_receive+0x4b8>
 8003b22:	f7ff f9bc 	bl	8002e9e <min_f>
 8003b26:	eef0 7a40 	vmov.f32	s15, s0
 8003b2a:	e023      	b.n	8003b74 <process_tuning_receive+0x4d8>
 8003b2c:	20000574 	.word	0x20000574
 8003b30:	200005dc 	.word	0x200005dc
 8003b34:	409f4000 	.word	0x409f4000
 8003b38:	40590000 	.word	0x40590000
 8003b3c:	42c80000 	.word	0x42c80000
 8003b40:	20000004 	.word	0x20000004
 8003b44:	407f4000 	.word	0x407f4000
 8003b48:	43fa0000 	.word	0x43fa0000
 8003b4c:	20000008 	.word	0x20000008
 8003b50:	40690000 	.word	0x40690000
 8003b54:	43480000 	.word	0x43480000
 8003b58:	20000234 	.word	0x20000234
 8003b5c:	20000238 	.word	0x20000238
 8003b60:	2000000c 	.word	0x2000000c
 8003b64:	20000010 	.word	0x20000010
 8003b68:	2000023c 	.word	0x2000023c
 8003b6c:	20000240 	.word	0x20000240
 8003b70:	20000014 	.word	0x20000014
 8003b74:	4b49      	ldr	r3, [pc, #292]	; (8003c9c <process_tuning_receive+0x600>)
 8003b76:	edc3 7a00 	vstr	s15, [r3]
      w_z_error_I_gain = min_f(W_Z_ERROR_I_GAIN_FS, (float)tuning[W_Z_ERROR_I_IDX] / 2000.0 * W_Z_ERROR_I_GAIN_FS);
 8003b7a:	4b49      	ldr	r3, [pc, #292]	; (8003ca0 <process_tuning_receive+0x604>)
 8003b7c:	8a9b      	ldrh	r3, [r3, #20]
 8003b7e:	ee07 3a90 	vmov	s15, r3
 8003b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b86:	ee17 0a90 	vmov	r0, s15
 8003b8a:	f7fc fcdd 	bl	8000548 <__aeabi_f2d>
 8003b8e:	f04f 0200 	mov.w	r2, #0
 8003b92:	4b44      	ldr	r3, [pc, #272]	; (8003ca4 <process_tuning_receive+0x608>)
 8003b94:	f7fc fe5a 	bl	800084c <__aeabi_ddiv>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	4610      	mov	r0, r2
 8003b9e:	4619      	mov	r1, r3
 8003ba0:	f04f 0200 	mov.w	r2, #0
 8003ba4:	4b40      	ldr	r3, [pc, #256]	; (8003ca8 <process_tuning_receive+0x60c>)
 8003ba6:	f7fc fd27 	bl	80005f8 <__aeabi_dmul>
 8003baa:	4602      	mov	r2, r0
 8003bac:	460b      	mov	r3, r1
 8003bae:	4610      	mov	r0, r2
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	f7fd f819 	bl	8000be8 <__aeabi_d2f>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	ee00 3a90 	vmov	s1, r3
 8003bbc:	ed9f 0a3b 	vldr	s0, [pc, #236]	; 8003cac <process_tuning_receive+0x610>
 8003bc0:	f7ff f96d 	bl	8002e9e <min_f>
 8003bc4:	eef0 7a40 	vmov.f32	s15, s0
 8003bc8:	4b39      	ldr	r3, [pc, #228]	; (8003cb0 <process_tuning_receive+0x614>)
 8003bca:	edc3 7a00 	vstr	s15, [r3]
      servo1_offset = saturate((int)tuning[SERVO1_OFFSET_IDX] - 100, -100, 100);
 8003bce:	4b34      	ldr	r3, [pc, #208]	; (8003ca0 <process_tuning_receive+0x604>)
 8003bd0:	8adb      	ldrh	r3, [r3, #22]
 8003bd2:	3b64      	subs	r3, #100	; 0x64
 8003bd4:	2264      	movs	r2, #100	; 0x64
 8003bd6:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7fd fb44 	bl	8001268 <saturate>
 8003be0:	4603      	mov	r3, r0
 8003be2:	4a34      	ldr	r2, [pc, #208]	; (8003cb4 <process_tuning_receive+0x618>)
 8003be4:	6013      	str	r3, [r2, #0]
      servo2_offset = saturate((int)tuning[SERVO2_OFFSET_IDX] - 100, -100, 100);
 8003be6:	4b2e      	ldr	r3, [pc, #184]	; (8003ca0 <process_tuning_receive+0x604>)
 8003be8:	8b1b      	ldrh	r3, [r3, #24]
 8003bea:	3b64      	subs	r3, #100	; 0x64
 8003bec:	2264      	movs	r2, #100	; 0x64
 8003bee:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7fd fb38 	bl	8001268 <saturate>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	4a2f      	ldr	r2, [pc, #188]	; (8003cb8 <process_tuning_receive+0x61c>)
 8003bfc:	6013      	str	r3, [r2, #0]
      servo3_offset = saturate((int)tuning[SERVO3_OFFSET_IDX] - 100, -100, 100);
 8003bfe:	4b28      	ldr	r3, [pc, #160]	; (8003ca0 <process_tuning_receive+0x604>)
 8003c00:	8b5b      	ldrh	r3, [r3, #26]
 8003c02:	3b64      	subs	r3, #100	; 0x64
 8003c04:	2264      	movs	r2, #100	; 0x64
 8003c06:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7fd fb2c 	bl	8001268 <saturate>
 8003c10:	4603      	mov	r3, r0
 8003c12:	4a2a      	ldr	r2, [pc, #168]	; (8003cbc <process_tuning_receive+0x620>)
 8003c14:	6013      	str	r3, [r2, #0]
      servo4_offset = saturate((int)tuning[SERVO4_OFFSET_IDX] - 100, -100, 100);
 8003c16:	4b22      	ldr	r3, [pc, #136]	; (8003ca0 <process_tuning_receive+0x604>)
 8003c18:	8b9b      	ldrh	r3, [r3, #28]
 8003c1a:	3b64      	subs	r3, #100	; 0x64
 8003c1c:	2264      	movs	r2, #100	; 0x64
 8003c1e:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7fd fb20 	bl	8001268 <saturate>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	4a25      	ldr	r2, [pc, #148]	; (8003cc0 <process_tuning_receive+0x624>)
 8003c2c:	6013      	str	r3, [r2, #0]
      cruise_speed = min_f(CRUISE_SPEED_FS, ((float)tuning[CRUISE_SPEED_IDX]) / 2000.0 * CRUISE_SPEED_FS);
 8003c2e:	4b1c      	ldr	r3, [pc, #112]	; (8003ca0 <process_tuning_receive+0x604>)
 8003c30:	8bdb      	ldrh	r3, [r3, #30]
 8003c32:	ee07 3a90 	vmov	s15, r3
 8003c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c3a:	ee17 0a90 	vmov	r0, s15
 8003c3e:	f7fc fc83 	bl	8000548 <__aeabi_f2d>
 8003c42:	f04f 0200 	mov.w	r2, #0
 8003c46:	4b17      	ldr	r3, [pc, #92]	; (8003ca4 <process_tuning_receive+0x608>)
 8003c48:	f7fc fe00 	bl	800084c <__aeabi_ddiv>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	460b      	mov	r3, r1
 8003c50:	4610      	mov	r0, r2
 8003c52:	4619      	mov	r1, r3
 8003c54:	f04f 0200 	mov.w	r2, #0
 8003c58:	4b1a      	ldr	r3, [pc, #104]	; (8003cc4 <process_tuning_receive+0x628>)
 8003c5a:	f7fc fccd 	bl	80005f8 <__aeabi_dmul>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	460b      	mov	r3, r1
 8003c62:	4610      	mov	r0, r2
 8003c64:	4619      	mov	r1, r3
 8003c66:	f7fc ffbf 	bl	8000be8 <__aeabi_d2f>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	ee00 3a90 	vmov	s1, r3
 8003c70:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8003cc8 <process_tuning_receive+0x62c>
 8003c74:	f7ff f913 	bl	8002e9e <min_f>
 8003c78:	eef0 7a40 	vmov.f32	s15, s0
 8003c7c:	4b13      	ldr	r3, [pc, #76]	; (8003ccc <process_tuning_receive+0x630>)
 8003c7e:	edc3 7a00 	vstr	s15, [r3]
    tuning_payload_cnt = 0;
 8003c82:	4b13      	ldr	r3, [pc, #76]	; (8003cd0 <process_tuning_receive+0x634>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	601a      	str	r2, [r3, #0]
}
 8003c88:	e003      	b.n	8003c92 <process_tuning_receive+0x5f6>
    tuning_payload_cnt = 0;
 8003c8a:	4b11      	ldr	r3, [pc, #68]	; (8003cd0 <process_tuning_receive+0x634>)
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	601a      	str	r2, [r3, #0]
}
 8003c90:	e7ff      	b.n	8003c92 <process_tuning_receive+0x5f6>
 8003c92:	bf00      	nop
 8003c94:	3718      	adds	r7, #24
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	20000244 	.word	0x20000244
 8003ca0:	200005dc 	.word	0x200005dc
 8003ca4:	409f4000 	.word	0x409f4000
 8003ca8:	40590000 	.word	0x40590000
 8003cac:	42c80000 	.word	0x42c80000
 8003cb0:	20000248 	.word	0x20000248
 8003cb4:	20000264 	.word	0x20000264
 8003cb8:	20000268 	.word	0x20000268
 8003cbc:	2000026c 	.word	0x2000026c
 8003cc0:	20000270 	.word	0x20000270
 8003cc4:	40490000 	.word	0x40490000
 8003cc8:	42480000 	.word	0x42480000
 8003ccc:	20000000 	.word	0x20000000
 8003cd0:	200005d8 	.word	0x200005d8

08003cd4 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0320 	and.w	r3, r3, #32
 8003ce4:	2b20      	cmp	r3, #32
 8003ce6:	bf0c      	ite	eq
 8003ce8:	2301      	moveq	r3, #1
 8003cea:	2300      	movne	r3, #0
 8003cec:	b2db      	uxtb	r3, r3
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	370c      	adds	r7, #12
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr

08003cfa <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8003cfa:	b480      	push	{r7}
 8003cfc:	b083      	sub	sp, #12
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d0a:	2b80      	cmp	r3, #128	; 0x80
 8003d0c:	bf0c      	ite	eq
 8003d0e:	2301      	moveq	r3, #1
 8003d10:	2300      	movne	r3, #0
 8003d12:	b2db      	uxtb	r3, r3
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b089      	sub	sp, #36	; 0x24
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	330c      	adds	r3, #12
 8003d2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	e853 3f00 	ldrex	r3, [r3]
 8003d34:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	f043 0320 	orr.w	r3, r3, #32
 8003d3c:	61fb      	str	r3, [r7, #28]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	330c      	adds	r3, #12
 8003d42:	69fa      	ldr	r2, [r7, #28]
 8003d44:	61ba      	str	r2, [r7, #24]
 8003d46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d48:	6979      	ldr	r1, [r7, #20]
 8003d4a:	69ba      	ldr	r2, [r7, #24]
 8003d4c:	e841 2300 	strex	r3, r2, [r1]
 8003d50:	613b      	str	r3, [r7, #16]
   return(result);
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d1e7      	bne.n	8003d28 <LL_USART_EnableIT_RXNE+0x8>
}
 8003d58:	bf00      	nop
 8003d5a:	bf00      	nop
 8003d5c:	3724      	adds	r7, #36	; 0x24
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr

08003d66 <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 8003d66:	b480      	push	{r7}
 8003d68:	b089      	sub	sp, #36	; 0x24
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	330c      	adds	r3, #12
 8003d72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	e853 3f00 	ldrex	r3, [r3]
 8003d7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d82:	61fb      	str	r3, [r7, #28]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	330c      	adds	r3, #12
 8003d88:	69fa      	ldr	r2, [r7, #28]
 8003d8a:	61ba      	str	r2, [r7, #24]
 8003d8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d8e:	6979      	ldr	r1, [r7, #20]
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	e841 2300 	strex	r3, r2, [r1]
 8003d96:	613b      	str	r3, [r7, #16]
   return(result);
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1e7      	bne.n	8003d6e <LL_USART_EnableIT_TXE+0x8>
}
 8003d9e:	bf00      	nop
 8003da0:	bf00      	nop
 8003da2:	3724      	adds	r7, #36	; 0x24
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b089      	sub	sp, #36	; 0x24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	330c      	adds	r3, #12
 8003db8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	e853 3f00 	ldrex	r3, [r3]
 8003dc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003dc8:	61fb      	str	r3, [r7, #28]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	330c      	adds	r3, #12
 8003dce:	69fa      	ldr	r2, [r7, #28]
 8003dd0:	61ba      	str	r2, [r7, #24]
 8003dd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd4:	6979      	ldr	r1, [r7, #20]
 8003dd6:	69ba      	ldr	r2, [r7, #24]
 8003dd8:	e841 2300 	strex	r3, r2, [r1]
 8003ddc:	613b      	str	r3, [r7, #16]
   return(result);
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1e7      	bne.n	8003db4 <LL_USART_DisableIT_TXE+0x8>
}
 8003de4:	bf00      	nop
 8003de6:	bf00      	nop
 8003de8:	3724      	adds	r7, #36	; 0x24
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr

08003df2 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 8003df2:	b480      	push	{r7}
 8003df4:	b083      	sub	sp, #12
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	b2db      	uxtb	r3, r3
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr

08003e0c <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	460b      	mov	r3, r1
 8003e16:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8003e18:	78fa      	ldrb	r2, [r7, #3]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	605a      	str	r2, [r3, #4]
}
 8003e1e:	bf00      	nop
 8003e20:	370c      	adds	r7, #12
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr
	...

08003e2c <init_uarts>:
uint8_t debug_transmit_buf[1000];
int cur_debug_transmit_len;
int cur_debug_transmit_cnt;
uint8_t debug_transmit_lock;

void init_uarts () {
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	af00      	add	r7, sp, #0
	LL_USART_EnableIT_RXNE(ia6b_huart);
 8003e30:	4b05      	ldr	r3, [pc, #20]	; (8003e48 <init_uarts+0x1c>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4618      	mov	r0, r3
 8003e36:	f7ff ff73 	bl	8003d20 <LL_USART_EnableIT_RXNE>
	LL_USART_EnableIT_RXNE(com_huart);
 8003e3a:	4b04      	ldr	r3, [pc, #16]	; (8003e4c <init_uarts+0x20>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f7ff ff6e 	bl	8003d20 <LL_USART_EnableIT_RXNE>
}
 8003e44:	bf00      	nop
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	20000028 	.word	0x20000028
 8003e4c:	20000030 	.word	0x20000030

08003e50 <do_uart_transmit_it>:

void do_uart_transmit_it (USART_TypeDef *huart, uint8_t *buf, int len, uint8_t *transmit_buf, int *cur_transmit_len, int *cur_transmit_cnt, uint8_t *transmit_lock) {
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
 8003e5c:	603b      	str	r3, [r7, #0]
	if (!(*transmit_lock)) {
 8003e5e:	6a3b      	ldr	r3, [r7, #32]
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d111      	bne.n	8003e8a <do_uart_transmit_it+0x3a>
		*transmit_lock = 1;
 8003e66:	6a3b      	ldr	r3, [r7, #32]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	701a      	strb	r2, [r3, #0]
		memcpy(transmit_buf, buf, len);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	461a      	mov	r2, r3
 8003e70:	68b9      	ldr	r1, [r7, #8]
 8003e72:	6838      	ldr	r0, [r7, #0]
 8003e74:	f004 fc71 	bl	800875a <memcpy>
		*cur_transmit_len = len;
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	601a      	str	r2, [r3, #0]
		*cur_transmit_cnt = 0;
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	2200      	movs	r2, #0
 8003e82:	601a      	str	r2, [r3, #0]
		LL_USART_EnableIT_TXE(huart);
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f7ff ff6e 	bl	8003d66 <LL_USART_EnableIT_TXE>
	}
}
 8003e8a:	bf00      	nop
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <handle_uart_transmit_it>:

void handle_uart_transmit_it (USART_TypeDef *huart, uint8_t *transmit_buf, int *cur_transmit_len, int *cur_transmit_cnt, uint8_t *transmit_lock) {
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b084      	sub	sp, #16
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	60f8      	str	r0, [r7, #12]
 8003e9a:	60b9      	str	r1, [r7, #8]
 8003e9c:	607a      	str	r2, [r7, #4]
 8003e9e:	603b      	str	r3, [r7, #0]
	if (LL_USART_IsActiveFlag_TXE(huart)) {
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f7ff ff2a 	bl	8003cfa <LL_USART_IsActiveFlag_TXE>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d01a      	beq.n	8003ee2 <handle_uart_transmit_it+0x50>
		LL_USART_TransmitData8(huart, transmit_buf[*cur_transmit_cnt]);
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	4619      	mov	r1, r3
 8003eba:	68f8      	ldr	r0, [r7, #12]
 8003ebc:	f7ff ffa6 	bl	8003e0c <LL_USART_TransmitData8>
		if (++(*cur_transmit_cnt) >= *cur_transmit_len) {
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	1c5a      	adds	r2, r3, #1
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	601a      	str	r2, [r3, #0]
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	db05      	blt.n	8003ee2 <handle_uart_transmit_it+0x50>
			LL_USART_DisableIT_TXE(huart);
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f7ff ff68 	bl	8003dac <LL_USART_DisableIT_TXE>
			*transmit_lock = 0;
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8003ee2:	bf00      	nop
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
	...

08003eec <handle_hc12_transmit_it>:

void do_hc12_transmit_it (uint8_t *buf, int len) {
	do_uart_transmit_it(hc12_huart, buf, len, hc12_transmit_buf, &cur_hc12_transmit_len, &cur_hc12_transmit_cnt, &hc12_transmit_lock);
}

void handle_hc12_transmit_it () {
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af02      	add	r7, sp, #8
	handle_uart_transmit_it(hc12_huart, hc12_transmit_buf, &cur_hc12_transmit_len, &cur_hc12_transmit_cnt, &hc12_transmit_lock);
 8003ef2:	4b06      	ldr	r3, [pc, #24]	; (8003f0c <handle_hc12_transmit_it+0x20>)
 8003ef4:	6818      	ldr	r0, [r3, #0]
 8003ef6:	4b06      	ldr	r3, [pc, #24]	; (8003f10 <handle_hc12_transmit_it+0x24>)
 8003ef8:	9300      	str	r3, [sp, #0]
 8003efa:	4b06      	ldr	r3, [pc, #24]	; (8003f14 <handle_hc12_transmit_it+0x28>)
 8003efc:	4a06      	ldr	r2, [pc, #24]	; (8003f18 <handle_hc12_transmit_it+0x2c>)
 8003efe:	4907      	ldr	r1, [pc, #28]	; (8003f1c <handle_hc12_transmit_it+0x30>)
 8003f00:	f7ff ffc7 	bl	8003e92 <handle_uart_transmit_it>
}
 8003f04:	bf00      	nop
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	2000002c 	.word	0x2000002c
 8003f10:	200009f8 	.word	0x200009f8
 8003f14:	200009f4 	.word	0x200009f4
 8003f18:	200009f0 	.word	0x200009f0
 8003f1c:	20000608 	.word	0x20000608

08003f20 <handle_hc12_receive_it>:

void handle_hc12_receive_it () {
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
	if (LL_USART_IsActiveFlag_RXNE(hc12_huart)) {
 8003f26:	4b0b      	ldr	r3, [pc, #44]	; (8003f54 <handle_hc12_receive_it+0x34>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7ff fed2 	bl	8003cd4 <LL_USART_IsActiveFlag_RXNE>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00a      	beq.n	8003f4c <handle_hc12_receive_it+0x2c>
		uint8_t data = LL_USART_ReceiveData8(hc12_huart);
 8003f36:	4b07      	ldr	r3, [pc, #28]	; (8003f54 <handle_hc12_receive_it+0x34>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7ff ff59 	bl	8003df2 <LL_USART_ReceiveData8>
 8003f40:	4603      	mov	r3, r0
 8003f42:	71fb      	strb	r3, [r7, #7]
		process_tuning_receive(data);
 8003f44:	79fb      	ldrb	r3, [r7, #7]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7ff fba8 	bl	800369c <process_tuning_receive>
	}
}
 8003f4c:	bf00      	nop
 8003f4e:	3708      	adds	r7, #8
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	2000002c 	.word	0x2000002c

08003f58 <handle_ia6b_receive_it>:

void handle_ia6b_receive_it () {
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
	if (LL_USART_IsActiveFlag_RXNE(ia6b_huart)) {
 8003f5e:	4b0b      	ldr	r3, [pc, #44]	; (8003f8c <handle_ia6b_receive_it+0x34>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7ff feb6 	bl	8003cd4 <LL_USART_IsActiveFlag_RXNE>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00a      	beq.n	8003f84 <handle_ia6b_receive_it+0x2c>
		uint8_t data = LL_USART_ReceiveData8(ia6b_huart);
 8003f6e:	4b07      	ldr	r3, [pc, #28]	; (8003f8c <handle_ia6b_receive_it+0x34>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7ff ff3d 	bl	8003df2 <LL_USART_ReceiveData8>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	71fb      	strb	r3, [r7, #7]
		process_control_receive(data);
 8003f7c:	79fb      	ldrb	r3, [r7, #7]
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7fd fa0a 	bl	8001398 <process_control_receive>
	}
}
 8003f84:	bf00      	nop
 8003f86:	3708      	adds	r7, #8
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	20000028 	.word	0x20000028

08003f90 <do_debug_transmit_it>:
		uint8_t data = LL_USART_ReceiveData8(com_huart);
		do_hc12_transmit_it(&data, 1);
	}*/
}

void do_debug_transmit_it (uint8_t *buf, int len) {
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af04      	add	r7, sp, #16
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
	do_uart_transmit_it(debug_huart, buf, len, debug_transmit_buf, &cur_debug_transmit_len, &cur_debug_transmit_cnt, &debug_transmit_lock);
 8003f9a:	4b08      	ldr	r3, [pc, #32]	; (8003fbc <do_debug_transmit_it+0x2c>)
 8003f9c:	6818      	ldr	r0, [r3, #0]
 8003f9e:	4b08      	ldr	r3, [pc, #32]	; (8003fc0 <do_debug_transmit_it+0x30>)
 8003fa0:	9302      	str	r3, [sp, #8]
 8003fa2:	4b08      	ldr	r3, [pc, #32]	; (8003fc4 <do_debug_transmit_it+0x34>)
 8003fa4:	9301      	str	r3, [sp, #4]
 8003fa6:	4b08      	ldr	r3, [pc, #32]	; (8003fc8 <do_debug_transmit_it+0x38>)
 8003fa8:	9300      	str	r3, [sp, #0]
 8003faa:	4b08      	ldr	r3, [pc, #32]	; (8003fcc <do_debug_transmit_it+0x3c>)
 8003fac:	683a      	ldr	r2, [r7, #0]
 8003fae:	6879      	ldr	r1, [r7, #4]
 8003fb0:	f7ff ff4e 	bl	8003e50 <do_uart_transmit_it>
}
 8003fb4:	bf00      	nop
 8003fb6:	3708      	adds	r7, #8
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	20000034 	.word	0x20000034
 8003fc0:	20000dec 	.word	0x20000dec
 8003fc4:	20000de8 	.word	0x20000de8
 8003fc8:	20000de4 	.word	0x20000de4
 8003fcc:	200009fc 	.word	0x200009fc

08003fd0 <handle_debug_transmit_it>:

void handle_debug_transmit_it () {
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af02      	add	r7, sp, #8
	handle_uart_transmit_it(debug_huart, debug_transmit_buf, &cur_debug_transmit_len, &cur_debug_transmit_cnt, &debug_transmit_lock);
 8003fd6:	4b06      	ldr	r3, [pc, #24]	; (8003ff0 <handle_debug_transmit_it+0x20>)
 8003fd8:	6818      	ldr	r0, [r3, #0]
 8003fda:	4b06      	ldr	r3, [pc, #24]	; (8003ff4 <handle_debug_transmit_it+0x24>)
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	4b06      	ldr	r3, [pc, #24]	; (8003ff8 <handle_debug_transmit_it+0x28>)
 8003fe0:	4a06      	ldr	r2, [pc, #24]	; (8003ffc <handle_debug_transmit_it+0x2c>)
 8003fe2:	4907      	ldr	r1, [pc, #28]	; (8004000 <handle_debug_transmit_it+0x30>)
 8003fe4:	f7ff ff55 	bl	8003e92 <handle_uart_transmit_it>
}
 8003fe8:	bf00      	nop
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	20000034 	.word	0x20000034
 8003ff4:	20000dec 	.word	0x20000dec
 8003ff8:	20000de8 	.word	0x20000de8
 8003ffc:	20000de4 	.word	0x20000de4
 8004000:	200009fc 	.word	0x200009fc

08004004 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004004:	f8df d034 	ldr.w	sp, [pc, #52]	; 800403c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004008:	f7ff fae6 	bl	80035d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800400c:	480c      	ldr	r0, [pc, #48]	; (8004040 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800400e:	490d      	ldr	r1, [pc, #52]	; (8004044 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004010:	4a0d      	ldr	r2, [pc, #52]	; (8004048 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004012:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004014:	e002      	b.n	800401c <LoopCopyDataInit>

08004016 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004016:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004018:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800401a:	3304      	adds	r3, #4

0800401c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800401c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800401e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004020:	d3f9      	bcc.n	8004016 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004022:	4a0a      	ldr	r2, [pc, #40]	; (800404c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004024:	4c0a      	ldr	r4, [pc, #40]	; (8004050 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004026:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004028:	e001      	b.n	800402e <LoopFillZerobss>

0800402a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800402a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800402c:	3204      	adds	r2, #4

0800402e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800402e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004030:	d3fb      	bcc.n	800402a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8004032:	f004 fb6b 	bl	800870c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004036:	f7fe fa03 	bl	8002440 <main>
  bx  lr    
 800403a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800403c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004040:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004044:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 8004048:	0800e4f8 	.word	0x0800e4f8
  ldr r2, =_sbss
 800404c:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8004050:	20000f40 	.word	0x20000f40

08004054 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004054:	e7fe      	b.n	8004054 <ADC_IRQHandler>
	...

08004058 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800405c:	4b0e      	ldr	r3, [pc, #56]	; (8004098 <HAL_Init+0x40>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a0d      	ldr	r2, [pc, #52]	; (8004098 <HAL_Init+0x40>)
 8004062:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004066:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004068:	4b0b      	ldr	r3, [pc, #44]	; (8004098 <HAL_Init+0x40>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a0a      	ldr	r2, [pc, #40]	; (8004098 <HAL_Init+0x40>)
 800406e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004072:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004074:	4b08      	ldr	r3, [pc, #32]	; (8004098 <HAL_Init+0x40>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a07      	ldr	r2, [pc, #28]	; (8004098 <HAL_Init+0x40>)
 800407a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800407e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004080:	2003      	movs	r0, #3
 8004082:	f000 f94f 	bl	8004324 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004086:	200f      	movs	r0, #15
 8004088:	f000 f808 	bl	800409c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800408c:	f7fe ffea 	bl	8003064 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	40023c00 	.word	0x40023c00

0800409c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80040a4:	4b12      	ldr	r3, [pc, #72]	; (80040f0 <HAL_InitTick+0x54>)
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	4b12      	ldr	r3, [pc, #72]	; (80040f4 <HAL_InitTick+0x58>)
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	4619      	mov	r1, r3
 80040ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80040b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ba:	4618      	mov	r0, r3
 80040bc:	f000 f967 	bl	800438e <HAL_SYSTICK_Config>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e00e      	b.n	80040e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2b0f      	cmp	r3, #15
 80040ce:	d80a      	bhi.n	80040e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040d0:	2200      	movs	r2, #0
 80040d2:	6879      	ldr	r1, [r7, #4]
 80040d4:	f04f 30ff 	mov.w	r0, #4294967295
 80040d8:	f000 f92f 	bl	800433a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80040dc:	4a06      	ldr	r2, [pc, #24]	; (80040f8 <HAL_InitTick+0x5c>)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
 80040e4:	e000      	b.n	80040e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3708      	adds	r7, #8
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	20000024 	.word	0x20000024
 80040f4:	2000003c 	.word	0x2000003c
 80040f8:	20000038 	.word	0x20000038

080040fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040fc:	b480      	push	{r7}
 80040fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004100:	4b06      	ldr	r3, [pc, #24]	; (800411c <HAL_IncTick+0x20>)
 8004102:	781b      	ldrb	r3, [r3, #0]
 8004104:	461a      	mov	r2, r3
 8004106:	4b06      	ldr	r3, [pc, #24]	; (8004120 <HAL_IncTick+0x24>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4413      	add	r3, r2
 800410c:	4a04      	ldr	r2, [pc, #16]	; (8004120 <HAL_IncTick+0x24>)
 800410e:	6013      	str	r3, [r2, #0]
}
 8004110:	bf00      	nop
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	2000003c 	.word	0x2000003c
 8004120:	20000df0 	.word	0x20000df0

08004124 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  return uwTick;
 8004128:	4b03      	ldr	r3, [pc, #12]	; (8004138 <HAL_GetTick+0x14>)
 800412a:	681b      	ldr	r3, [r3, #0]
}
 800412c:	4618      	mov	r0, r3
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop
 8004138:	20000df0 	.word	0x20000df0

0800413c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004144:	f7ff ffee 	bl	8004124 <HAL_GetTick>
 8004148:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004154:	d005      	beq.n	8004162 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004156:	4b0a      	ldr	r3, [pc, #40]	; (8004180 <HAL_Delay+0x44>)
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	461a      	mov	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	4413      	add	r3, r2
 8004160:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004162:	bf00      	nop
 8004164:	f7ff ffde 	bl	8004124 <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	68fa      	ldr	r2, [r7, #12]
 8004170:	429a      	cmp	r2, r3
 8004172:	d8f7      	bhi.n	8004164 <HAL_Delay+0x28>
  {
  }
}
 8004174:	bf00      	nop
 8004176:	bf00      	nop
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	2000003c 	.word	0x2000003c

08004184 <__NVIC_SetPriorityGrouping>:
{
 8004184:	b480      	push	{r7}
 8004186:	b085      	sub	sp, #20
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f003 0307 	and.w	r3, r3, #7
 8004192:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004194:	4b0c      	ldr	r3, [pc, #48]	; (80041c8 <__NVIC_SetPriorityGrouping+0x44>)
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800419a:	68ba      	ldr	r2, [r7, #8]
 800419c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80041a0:	4013      	ands	r3, r2
 80041a2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80041ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80041b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80041b6:	4a04      	ldr	r2, [pc, #16]	; (80041c8 <__NVIC_SetPriorityGrouping+0x44>)
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	60d3      	str	r3, [r2, #12]
}
 80041bc:	bf00      	nop
 80041be:	3714      	adds	r7, #20
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr
 80041c8:	e000ed00 	.word	0xe000ed00

080041cc <__NVIC_GetPriorityGrouping>:
{
 80041cc:	b480      	push	{r7}
 80041ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041d0:	4b04      	ldr	r3, [pc, #16]	; (80041e4 <__NVIC_GetPriorityGrouping+0x18>)
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	0a1b      	lsrs	r3, r3, #8
 80041d6:	f003 0307 	and.w	r3, r3, #7
}
 80041da:	4618      	mov	r0, r3
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr
 80041e4:	e000ed00 	.word	0xe000ed00

080041e8 <__NVIC_EnableIRQ>:
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	4603      	mov	r3, r0
 80041f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	db0b      	blt.n	8004212 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041fa:	79fb      	ldrb	r3, [r7, #7]
 80041fc:	f003 021f 	and.w	r2, r3, #31
 8004200:	4907      	ldr	r1, [pc, #28]	; (8004220 <__NVIC_EnableIRQ+0x38>)
 8004202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004206:	095b      	lsrs	r3, r3, #5
 8004208:	2001      	movs	r0, #1
 800420a:	fa00 f202 	lsl.w	r2, r0, r2
 800420e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	e000e100 	.word	0xe000e100

08004224 <__NVIC_SetPriority>:
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	4603      	mov	r3, r0
 800422c:	6039      	str	r1, [r7, #0]
 800422e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004234:	2b00      	cmp	r3, #0
 8004236:	db0a      	blt.n	800424e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	b2da      	uxtb	r2, r3
 800423c:	490c      	ldr	r1, [pc, #48]	; (8004270 <__NVIC_SetPriority+0x4c>)
 800423e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004242:	0112      	lsls	r2, r2, #4
 8004244:	b2d2      	uxtb	r2, r2
 8004246:	440b      	add	r3, r1
 8004248:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800424c:	e00a      	b.n	8004264 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	b2da      	uxtb	r2, r3
 8004252:	4908      	ldr	r1, [pc, #32]	; (8004274 <__NVIC_SetPriority+0x50>)
 8004254:	79fb      	ldrb	r3, [r7, #7]
 8004256:	f003 030f 	and.w	r3, r3, #15
 800425a:	3b04      	subs	r3, #4
 800425c:	0112      	lsls	r2, r2, #4
 800425e:	b2d2      	uxtb	r2, r2
 8004260:	440b      	add	r3, r1
 8004262:	761a      	strb	r2, [r3, #24]
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr
 8004270:	e000e100 	.word	0xe000e100
 8004274:	e000ed00 	.word	0xe000ed00

08004278 <NVIC_EncodePriority>:
{
 8004278:	b480      	push	{r7}
 800427a:	b089      	sub	sp, #36	; 0x24
 800427c:	af00      	add	r7, sp, #0
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f003 0307 	and.w	r3, r3, #7
 800428a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	f1c3 0307 	rsb	r3, r3, #7
 8004292:	2b04      	cmp	r3, #4
 8004294:	bf28      	it	cs
 8004296:	2304      	movcs	r3, #4
 8004298:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	3304      	adds	r3, #4
 800429e:	2b06      	cmp	r3, #6
 80042a0:	d902      	bls.n	80042a8 <NVIC_EncodePriority+0x30>
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	3b03      	subs	r3, #3
 80042a6:	e000      	b.n	80042aa <NVIC_EncodePriority+0x32>
 80042a8:	2300      	movs	r3, #0
 80042aa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042ac:	f04f 32ff 	mov.w	r2, #4294967295
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	fa02 f303 	lsl.w	r3, r2, r3
 80042b6:	43da      	mvns	r2, r3
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	401a      	ands	r2, r3
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042c0:	f04f 31ff 	mov.w	r1, #4294967295
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	fa01 f303 	lsl.w	r3, r1, r3
 80042ca:	43d9      	mvns	r1, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042d0:	4313      	orrs	r3, r2
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3724      	adds	r7, #36	; 0x24
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
	...

080042e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	3b01      	subs	r3, #1
 80042ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80042f0:	d301      	bcc.n	80042f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80042f2:	2301      	movs	r3, #1
 80042f4:	e00f      	b.n	8004316 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042f6:	4a0a      	ldr	r2, [pc, #40]	; (8004320 <SysTick_Config+0x40>)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	3b01      	subs	r3, #1
 80042fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042fe:	210f      	movs	r1, #15
 8004300:	f04f 30ff 	mov.w	r0, #4294967295
 8004304:	f7ff ff8e 	bl	8004224 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004308:	4b05      	ldr	r3, [pc, #20]	; (8004320 <SysTick_Config+0x40>)
 800430a:	2200      	movs	r2, #0
 800430c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800430e:	4b04      	ldr	r3, [pc, #16]	; (8004320 <SysTick_Config+0x40>)
 8004310:	2207      	movs	r2, #7
 8004312:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004314:	2300      	movs	r3, #0
}
 8004316:	4618      	mov	r0, r3
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	e000e010 	.word	0xe000e010

08004324 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f7ff ff29 	bl	8004184 <__NVIC_SetPriorityGrouping>
}
 8004332:	bf00      	nop
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800433a:	b580      	push	{r7, lr}
 800433c:	b086      	sub	sp, #24
 800433e:	af00      	add	r7, sp, #0
 8004340:	4603      	mov	r3, r0
 8004342:	60b9      	str	r1, [r7, #8]
 8004344:	607a      	str	r2, [r7, #4]
 8004346:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004348:	2300      	movs	r3, #0
 800434a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800434c:	f7ff ff3e 	bl	80041cc <__NVIC_GetPriorityGrouping>
 8004350:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	68b9      	ldr	r1, [r7, #8]
 8004356:	6978      	ldr	r0, [r7, #20]
 8004358:	f7ff ff8e 	bl	8004278 <NVIC_EncodePriority>
 800435c:	4602      	mov	r2, r0
 800435e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004362:	4611      	mov	r1, r2
 8004364:	4618      	mov	r0, r3
 8004366:	f7ff ff5d 	bl	8004224 <__NVIC_SetPriority>
}
 800436a:	bf00      	nop
 800436c:	3718      	adds	r7, #24
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b082      	sub	sp, #8
 8004376:	af00      	add	r7, sp, #0
 8004378:	4603      	mov	r3, r0
 800437a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800437c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004380:	4618      	mov	r0, r3
 8004382:	f7ff ff31 	bl	80041e8 <__NVIC_EnableIRQ>
}
 8004386:	bf00      	nop
 8004388:	3708      	adds	r7, #8
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800438e:	b580      	push	{r7, lr}
 8004390:	b082      	sub	sp, #8
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f7ff ffa2 	bl	80042e0 <SysTick_Config>
 800439c:	4603      	mov	r3, r0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3708      	adds	r7, #8
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
	...

080043a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b089      	sub	sp, #36	; 0x24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80043b2:	2300      	movs	r3, #0
 80043b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80043b6:	2300      	movs	r3, #0
 80043b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80043ba:	2300      	movs	r3, #0
 80043bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043be:	2300      	movs	r3, #0
 80043c0:	61fb      	str	r3, [r7, #28]
 80043c2:	e16b      	b.n	800469c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80043c4:	2201      	movs	r2, #1
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	fa02 f303 	lsl.w	r3, r2, r3
 80043cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	697a      	ldr	r2, [r7, #20]
 80043d4:	4013      	ands	r3, r2
 80043d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	429a      	cmp	r2, r3
 80043de:	f040 815a 	bne.w	8004696 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	f003 0303 	and.w	r3, r3, #3
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d005      	beq.n	80043fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d130      	bne.n	800445c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	005b      	lsls	r3, r3, #1
 8004404:	2203      	movs	r2, #3
 8004406:	fa02 f303 	lsl.w	r3, r2, r3
 800440a:	43db      	mvns	r3, r3
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	4013      	ands	r3, r2
 8004410:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	68da      	ldr	r2, [r3, #12]
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	005b      	lsls	r3, r3, #1
 800441a:	fa02 f303 	lsl.w	r3, r2, r3
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	4313      	orrs	r3, r2
 8004422:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	69ba      	ldr	r2, [r7, #24]
 8004428:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004430:	2201      	movs	r2, #1
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	fa02 f303 	lsl.w	r3, r2, r3
 8004438:	43db      	mvns	r3, r3
 800443a:	69ba      	ldr	r2, [r7, #24]
 800443c:	4013      	ands	r3, r2
 800443e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	091b      	lsrs	r3, r3, #4
 8004446:	f003 0201 	and.w	r2, r3, #1
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	fa02 f303 	lsl.w	r3, r2, r3
 8004450:	69ba      	ldr	r2, [r7, #24]
 8004452:	4313      	orrs	r3, r2
 8004454:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	69ba      	ldr	r2, [r7, #24]
 800445a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	f003 0303 	and.w	r3, r3, #3
 8004464:	2b03      	cmp	r3, #3
 8004466:	d017      	beq.n	8004498 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	2203      	movs	r2, #3
 8004474:	fa02 f303 	lsl.w	r3, r2, r3
 8004478:	43db      	mvns	r3, r3
 800447a:	69ba      	ldr	r2, [r7, #24]
 800447c:	4013      	ands	r3, r2
 800447e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	689a      	ldr	r2, [r3, #8]
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	fa02 f303 	lsl.w	r3, r2, r3
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	4313      	orrs	r3, r2
 8004490:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	69ba      	ldr	r2, [r7, #24]
 8004496:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f003 0303 	and.w	r3, r3, #3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d123      	bne.n	80044ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	08da      	lsrs	r2, r3, #3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	3208      	adds	r2, #8
 80044ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	f003 0307 	and.w	r3, r3, #7
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	220f      	movs	r2, #15
 80044bc:	fa02 f303 	lsl.w	r3, r2, r3
 80044c0:	43db      	mvns	r3, r3
 80044c2:	69ba      	ldr	r2, [r7, #24]
 80044c4:	4013      	ands	r3, r2
 80044c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	691a      	ldr	r2, [r3, #16]
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	f003 0307 	and.w	r3, r3, #7
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	fa02 f303 	lsl.w	r3, r2, r3
 80044d8:	69ba      	ldr	r2, [r7, #24]
 80044da:	4313      	orrs	r3, r2
 80044dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	08da      	lsrs	r2, r3, #3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	3208      	adds	r2, #8
 80044e6:	69b9      	ldr	r1, [r7, #24]
 80044e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	005b      	lsls	r3, r3, #1
 80044f6:	2203      	movs	r2, #3
 80044f8:	fa02 f303 	lsl.w	r3, r2, r3
 80044fc:	43db      	mvns	r3, r3
 80044fe:	69ba      	ldr	r2, [r7, #24]
 8004500:	4013      	ands	r3, r2
 8004502:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f003 0203 	and.w	r2, r3, #3
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	fa02 f303 	lsl.w	r3, r2, r3
 8004514:	69ba      	ldr	r2, [r7, #24]
 8004516:	4313      	orrs	r3, r2
 8004518:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004528:	2b00      	cmp	r3, #0
 800452a:	f000 80b4 	beq.w	8004696 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800452e:	2300      	movs	r3, #0
 8004530:	60fb      	str	r3, [r7, #12]
 8004532:	4b60      	ldr	r3, [pc, #384]	; (80046b4 <HAL_GPIO_Init+0x30c>)
 8004534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004536:	4a5f      	ldr	r2, [pc, #380]	; (80046b4 <HAL_GPIO_Init+0x30c>)
 8004538:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800453c:	6453      	str	r3, [r2, #68]	; 0x44
 800453e:	4b5d      	ldr	r3, [pc, #372]	; (80046b4 <HAL_GPIO_Init+0x30c>)
 8004540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004542:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004546:	60fb      	str	r3, [r7, #12]
 8004548:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800454a:	4a5b      	ldr	r2, [pc, #364]	; (80046b8 <HAL_GPIO_Init+0x310>)
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	089b      	lsrs	r3, r3, #2
 8004550:	3302      	adds	r3, #2
 8004552:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004556:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	f003 0303 	and.w	r3, r3, #3
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	220f      	movs	r2, #15
 8004562:	fa02 f303 	lsl.w	r3, r2, r3
 8004566:	43db      	mvns	r3, r3
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	4013      	ands	r3, r2
 800456c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a52      	ldr	r2, [pc, #328]	; (80046bc <HAL_GPIO_Init+0x314>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d02b      	beq.n	80045ce <HAL_GPIO_Init+0x226>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a51      	ldr	r2, [pc, #324]	; (80046c0 <HAL_GPIO_Init+0x318>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d025      	beq.n	80045ca <HAL_GPIO_Init+0x222>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a50      	ldr	r2, [pc, #320]	; (80046c4 <HAL_GPIO_Init+0x31c>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d01f      	beq.n	80045c6 <HAL_GPIO_Init+0x21e>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4a4f      	ldr	r2, [pc, #316]	; (80046c8 <HAL_GPIO_Init+0x320>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d019      	beq.n	80045c2 <HAL_GPIO_Init+0x21a>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a4e      	ldr	r2, [pc, #312]	; (80046cc <HAL_GPIO_Init+0x324>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d013      	beq.n	80045be <HAL_GPIO_Init+0x216>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a4d      	ldr	r2, [pc, #308]	; (80046d0 <HAL_GPIO_Init+0x328>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d00d      	beq.n	80045ba <HAL_GPIO_Init+0x212>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a4c      	ldr	r2, [pc, #304]	; (80046d4 <HAL_GPIO_Init+0x32c>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d007      	beq.n	80045b6 <HAL_GPIO_Init+0x20e>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a4b      	ldr	r2, [pc, #300]	; (80046d8 <HAL_GPIO_Init+0x330>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d101      	bne.n	80045b2 <HAL_GPIO_Init+0x20a>
 80045ae:	2307      	movs	r3, #7
 80045b0:	e00e      	b.n	80045d0 <HAL_GPIO_Init+0x228>
 80045b2:	2308      	movs	r3, #8
 80045b4:	e00c      	b.n	80045d0 <HAL_GPIO_Init+0x228>
 80045b6:	2306      	movs	r3, #6
 80045b8:	e00a      	b.n	80045d0 <HAL_GPIO_Init+0x228>
 80045ba:	2305      	movs	r3, #5
 80045bc:	e008      	b.n	80045d0 <HAL_GPIO_Init+0x228>
 80045be:	2304      	movs	r3, #4
 80045c0:	e006      	b.n	80045d0 <HAL_GPIO_Init+0x228>
 80045c2:	2303      	movs	r3, #3
 80045c4:	e004      	b.n	80045d0 <HAL_GPIO_Init+0x228>
 80045c6:	2302      	movs	r3, #2
 80045c8:	e002      	b.n	80045d0 <HAL_GPIO_Init+0x228>
 80045ca:	2301      	movs	r3, #1
 80045cc:	e000      	b.n	80045d0 <HAL_GPIO_Init+0x228>
 80045ce:	2300      	movs	r3, #0
 80045d0:	69fa      	ldr	r2, [r7, #28]
 80045d2:	f002 0203 	and.w	r2, r2, #3
 80045d6:	0092      	lsls	r2, r2, #2
 80045d8:	4093      	lsls	r3, r2
 80045da:	69ba      	ldr	r2, [r7, #24]
 80045dc:	4313      	orrs	r3, r2
 80045de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80045e0:	4935      	ldr	r1, [pc, #212]	; (80046b8 <HAL_GPIO_Init+0x310>)
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	089b      	lsrs	r3, r3, #2
 80045e6:	3302      	adds	r3, #2
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80045ee:	4b3b      	ldr	r3, [pc, #236]	; (80046dc <HAL_GPIO_Init+0x334>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	43db      	mvns	r3, r3
 80045f8:	69ba      	ldr	r2, [r7, #24]
 80045fa:	4013      	ands	r3, r2
 80045fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d003      	beq.n	8004612 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800460a:	69ba      	ldr	r2, [r7, #24]
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	4313      	orrs	r3, r2
 8004610:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004612:	4a32      	ldr	r2, [pc, #200]	; (80046dc <HAL_GPIO_Init+0x334>)
 8004614:	69bb      	ldr	r3, [r7, #24]
 8004616:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004618:	4b30      	ldr	r3, [pc, #192]	; (80046dc <HAL_GPIO_Init+0x334>)
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	43db      	mvns	r3, r3
 8004622:	69ba      	ldr	r2, [r7, #24]
 8004624:	4013      	ands	r3, r2
 8004626:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004630:	2b00      	cmp	r3, #0
 8004632:	d003      	beq.n	800463c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004634:	69ba      	ldr	r2, [r7, #24]
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	4313      	orrs	r3, r2
 800463a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800463c:	4a27      	ldr	r2, [pc, #156]	; (80046dc <HAL_GPIO_Init+0x334>)
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004642:	4b26      	ldr	r3, [pc, #152]	; (80046dc <HAL_GPIO_Init+0x334>)
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	43db      	mvns	r3, r3
 800464c:	69ba      	ldr	r2, [r7, #24]
 800464e:	4013      	ands	r3, r2
 8004650:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d003      	beq.n	8004666 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800465e:	69ba      	ldr	r2, [r7, #24]
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	4313      	orrs	r3, r2
 8004664:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004666:	4a1d      	ldr	r2, [pc, #116]	; (80046dc <HAL_GPIO_Init+0x334>)
 8004668:	69bb      	ldr	r3, [r7, #24]
 800466a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800466c:	4b1b      	ldr	r3, [pc, #108]	; (80046dc <HAL_GPIO_Init+0x334>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	43db      	mvns	r3, r3
 8004676:	69ba      	ldr	r2, [r7, #24]
 8004678:	4013      	ands	r3, r2
 800467a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d003      	beq.n	8004690 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004688:	69ba      	ldr	r2, [r7, #24]
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	4313      	orrs	r3, r2
 800468e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004690:	4a12      	ldr	r2, [pc, #72]	; (80046dc <HAL_GPIO_Init+0x334>)
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	3301      	adds	r3, #1
 800469a:	61fb      	str	r3, [r7, #28]
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	2b0f      	cmp	r3, #15
 80046a0:	f67f ae90 	bls.w	80043c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046a4:	bf00      	nop
 80046a6:	bf00      	nop
 80046a8:	3724      	adds	r7, #36	; 0x24
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr
 80046b2:	bf00      	nop
 80046b4:	40023800 	.word	0x40023800
 80046b8:	40013800 	.word	0x40013800
 80046bc:	40020000 	.word	0x40020000
 80046c0:	40020400 	.word	0x40020400
 80046c4:	40020800 	.word	0x40020800
 80046c8:	40020c00 	.word	0x40020c00
 80046cc:	40021000 	.word	0x40021000
 80046d0:	40021400 	.word	0x40021400
 80046d4:	40021800 	.word	0x40021800
 80046d8:	40021c00 	.word	0x40021c00
 80046dc:	40013c00 	.word	0x40013c00

080046e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	460b      	mov	r3, r1
 80046ea:	807b      	strh	r3, [r7, #2]
 80046ec:	4613      	mov	r3, r2
 80046ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046f0:	787b      	ldrb	r3, [r7, #1]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d003      	beq.n	80046fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046f6:	887a      	ldrh	r2, [r7, #2]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80046fc:	e003      	b.n	8004706 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80046fe:	887b      	ldrh	r3, [r7, #2]
 8004700:	041a      	lsls	r2, r3, #16
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	619a      	str	r2, [r3, #24]
}
 8004706:	bf00      	nop
 8004708:	370c      	adds	r7, #12
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
	...

08004714 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d101      	bne.n	8004726 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e267      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	2b00      	cmp	r3, #0
 8004730:	d075      	beq.n	800481e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004732:	4b88      	ldr	r3, [pc, #544]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	f003 030c 	and.w	r3, r3, #12
 800473a:	2b04      	cmp	r3, #4
 800473c:	d00c      	beq.n	8004758 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800473e:	4b85      	ldr	r3, [pc, #532]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004746:	2b08      	cmp	r3, #8
 8004748:	d112      	bne.n	8004770 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800474a:	4b82      	ldr	r3, [pc, #520]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004752:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004756:	d10b      	bne.n	8004770 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004758:	4b7e      	ldr	r3, [pc, #504]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d05b      	beq.n	800481c <HAL_RCC_OscConfig+0x108>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d157      	bne.n	800481c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e242      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004778:	d106      	bne.n	8004788 <HAL_RCC_OscConfig+0x74>
 800477a:	4b76      	ldr	r3, [pc, #472]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a75      	ldr	r2, [pc, #468]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 8004780:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004784:	6013      	str	r3, [r2, #0]
 8004786:	e01d      	b.n	80047c4 <HAL_RCC_OscConfig+0xb0>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004790:	d10c      	bne.n	80047ac <HAL_RCC_OscConfig+0x98>
 8004792:	4b70      	ldr	r3, [pc, #448]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a6f      	ldr	r2, [pc, #444]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 8004798:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800479c:	6013      	str	r3, [r2, #0]
 800479e:	4b6d      	ldr	r3, [pc, #436]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a6c      	ldr	r2, [pc, #432]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 80047a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047a8:	6013      	str	r3, [r2, #0]
 80047aa:	e00b      	b.n	80047c4 <HAL_RCC_OscConfig+0xb0>
 80047ac:	4b69      	ldr	r3, [pc, #420]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a68      	ldr	r2, [pc, #416]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 80047b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047b6:	6013      	str	r3, [r2, #0]
 80047b8:	4b66      	ldr	r3, [pc, #408]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a65      	ldr	r2, [pc, #404]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 80047be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d013      	beq.n	80047f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047cc:	f7ff fcaa 	bl	8004124 <HAL_GetTick>
 80047d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047d2:	e008      	b.n	80047e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047d4:	f7ff fca6 	bl	8004124 <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	2b64      	cmp	r3, #100	; 0x64
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e207      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047e6:	4b5b      	ldr	r3, [pc, #364]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d0f0      	beq.n	80047d4 <HAL_RCC_OscConfig+0xc0>
 80047f2:	e014      	b.n	800481e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047f4:	f7ff fc96 	bl	8004124 <HAL_GetTick>
 80047f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047fa:	e008      	b.n	800480e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047fc:	f7ff fc92 	bl	8004124 <HAL_GetTick>
 8004800:	4602      	mov	r2, r0
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	2b64      	cmp	r3, #100	; 0x64
 8004808:	d901      	bls.n	800480e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	e1f3      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800480e:	4b51      	ldr	r3, [pc, #324]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d1f0      	bne.n	80047fc <HAL_RCC_OscConfig+0xe8>
 800481a:	e000      	b.n	800481e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800481c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	2b00      	cmp	r3, #0
 8004828:	d063      	beq.n	80048f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800482a:	4b4a      	ldr	r3, [pc, #296]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f003 030c 	and.w	r3, r3, #12
 8004832:	2b00      	cmp	r3, #0
 8004834:	d00b      	beq.n	800484e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004836:	4b47      	ldr	r3, [pc, #284]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800483e:	2b08      	cmp	r3, #8
 8004840:	d11c      	bne.n	800487c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004842:	4b44      	ldr	r3, [pc, #272]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d116      	bne.n	800487c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800484e:	4b41      	ldr	r3, [pc, #260]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d005      	beq.n	8004866 <HAL_RCC_OscConfig+0x152>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d001      	beq.n	8004866 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e1c7      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004866:	4b3b      	ldr	r3, [pc, #236]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	00db      	lsls	r3, r3, #3
 8004874:	4937      	ldr	r1, [pc, #220]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 8004876:	4313      	orrs	r3, r2
 8004878:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800487a:	e03a      	b.n	80048f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d020      	beq.n	80048c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004884:	4b34      	ldr	r3, [pc, #208]	; (8004958 <HAL_RCC_OscConfig+0x244>)
 8004886:	2201      	movs	r2, #1
 8004888:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800488a:	f7ff fc4b 	bl	8004124 <HAL_GetTick>
 800488e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004890:	e008      	b.n	80048a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004892:	f7ff fc47 	bl	8004124 <HAL_GetTick>
 8004896:	4602      	mov	r2, r0
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	1ad3      	subs	r3, r2, r3
 800489c:	2b02      	cmp	r3, #2
 800489e:	d901      	bls.n	80048a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80048a0:	2303      	movs	r3, #3
 80048a2:	e1a8      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048a4:	4b2b      	ldr	r3, [pc, #172]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0302 	and.w	r3, r3, #2
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d0f0      	beq.n	8004892 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048b0:	4b28      	ldr	r3, [pc, #160]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	00db      	lsls	r3, r3, #3
 80048be:	4925      	ldr	r1, [pc, #148]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	600b      	str	r3, [r1, #0]
 80048c4:	e015      	b.n	80048f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048c6:	4b24      	ldr	r3, [pc, #144]	; (8004958 <HAL_RCC_OscConfig+0x244>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048cc:	f7ff fc2a 	bl	8004124 <HAL_GetTick>
 80048d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048d2:	e008      	b.n	80048e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048d4:	f7ff fc26 	bl	8004124 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d901      	bls.n	80048e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e187      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048e6:	4b1b      	ldr	r3, [pc, #108]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0302 	and.w	r3, r3, #2
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1f0      	bne.n	80048d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 0308 	and.w	r3, r3, #8
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d036      	beq.n	800496c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d016      	beq.n	8004934 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004906:	4b15      	ldr	r3, [pc, #84]	; (800495c <HAL_RCC_OscConfig+0x248>)
 8004908:	2201      	movs	r2, #1
 800490a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800490c:	f7ff fc0a 	bl	8004124 <HAL_GetTick>
 8004910:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004912:	e008      	b.n	8004926 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004914:	f7ff fc06 	bl	8004124 <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	2b02      	cmp	r3, #2
 8004920:	d901      	bls.n	8004926 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004922:	2303      	movs	r3, #3
 8004924:	e167      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004926:	4b0b      	ldr	r3, [pc, #44]	; (8004954 <HAL_RCC_OscConfig+0x240>)
 8004928:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d0f0      	beq.n	8004914 <HAL_RCC_OscConfig+0x200>
 8004932:	e01b      	b.n	800496c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004934:	4b09      	ldr	r3, [pc, #36]	; (800495c <HAL_RCC_OscConfig+0x248>)
 8004936:	2200      	movs	r2, #0
 8004938:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800493a:	f7ff fbf3 	bl	8004124 <HAL_GetTick>
 800493e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004940:	e00e      	b.n	8004960 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004942:	f7ff fbef 	bl	8004124 <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	2b02      	cmp	r3, #2
 800494e:	d907      	bls.n	8004960 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e150      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
 8004954:	40023800 	.word	0x40023800
 8004958:	42470000 	.word	0x42470000
 800495c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004960:	4b88      	ldr	r3, [pc, #544]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004962:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d1ea      	bne.n	8004942 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0304 	and.w	r3, r3, #4
 8004974:	2b00      	cmp	r3, #0
 8004976:	f000 8097 	beq.w	8004aa8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800497a:	2300      	movs	r3, #0
 800497c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800497e:	4b81      	ldr	r3, [pc, #516]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d10f      	bne.n	80049aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800498a:	2300      	movs	r3, #0
 800498c:	60bb      	str	r3, [r7, #8]
 800498e:	4b7d      	ldr	r3, [pc, #500]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004992:	4a7c      	ldr	r2, [pc, #496]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004998:	6413      	str	r3, [r2, #64]	; 0x40
 800499a:	4b7a      	ldr	r3, [pc, #488]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 800499c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049a2:	60bb      	str	r3, [r7, #8]
 80049a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049a6:	2301      	movs	r3, #1
 80049a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049aa:	4b77      	ldr	r3, [pc, #476]	; (8004b88 <HAL_RCC_OscConfig+0x474>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d118      	bne.n	80049e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049b6:	4b74      	ldr	r3, [pc, #464]	; (8004b88 <HAL_RCC_OscConfig+0x474>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a73      	ldr	r2, [pc, #460]	; (8004b88 <HAL_RCC_OscConfig+0x474>)
 80049bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049c2:	f7ff fbaf 	bl	8004124 <HAL_GetTick>
 80049c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049c8:	e008      	b.n	80049dc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049ca:	f7ff fbab 	bl	8004124 <HAL_GetTick>
 80049ce:	4602      	mov	r2, r0
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	2b02      	cmp	r3, #2
 80049d6:	d901      	bls.n	80049dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80049d8:	2303      	movs	r3, #3
 80049da:	e10c      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049dc:	4b6a      	ldr	r3, [pc, #424]	; (8004b88 <HAL_RCC_OscConfig+0x474>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d0f0      	beq.n	80049ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d106      	bne.n	80049fe <HAL_RCC_OscConfig+0x2ea>
 80049f0:	4b64      	ldr	r3, [pc, #400]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 80049f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049f4:	4a63      	ldr	r2, [pc, #396]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 80049f6:	f043 0301 	orr.w	r3, r3, #1
 80049fa:	6713      	str	r3, [r2, #112]	; 0x70
 80049fc:	e01c      	b.n	8004a38 <HAL_RCC_OscConfig+0x324>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	2b05      	cmp	r3, #5
 8004a04:	d10c      	bne.n	8004a20 <HAL_RCC_OscConfig+0x30c>
 8004a06:	4b5f      	ldr	r3, [pc, #380]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a0a:	4a5e      	ldr	r2, [pc, #376]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004a0c:	f043 0304 	orr.w	r3, r3, #4
 8004a10:	6713      	str	r3, [r2, #112]	; 0x70
 8004a12:	4b5c      	ldr	r3, [pc, #368]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004a14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a16:	4a5b      	ldr	r2, [pc, #364]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004a18:	f043 0301 	orr.w	r3, r3, #1
 8004a1c:	6713      	str	r3, [r2, #112]	; 0x70
 8004a1e:	e00b      	b.n	8004a38 <HAL_RCC_OscConfig+0x324>
 8004a20:	4b58      	ldr	r3, [pc, #352]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004a22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a24:	4a57      	ldr	r2, [pc, #348]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004a26:	f023 0301 	bic.w	r3, r3, #1
 8004a2a:	6713      	str	r3, [r2, #112]	; 0x70
 8004a2c:	4b55      	ldr	r3, [pc, #340]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004a2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a30:	4a54      	ldr	r2, [pc, #336]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004a32:	f023 0304 	bic.w	r3, r3, #4
 8004a36:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d015      	beq.n	8004a6c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a40:	f7ff fb70 	bl	8004124 <HAL_GetTick>
 8004a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a46:	e00a      	b.n	8004a5e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a48:	f7ff fb6c 	bl	8004124 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d901      	bls.n	8004a5e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e0cb      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a5e:	4b49      	ldr	r3, [pc, #292]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a62:	f003 0302 	and.w	r3, r3, #2
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d0ee      	beq.n	8004a48 <HAL_RCC_OscConfig+0x334>
 8004a6a:	e014      	b.n	8004a96 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a6c:	f7ff fb5a 	bl	8004124 <HAL_GetTick>
 8004a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a72:	e00a      	b.n	8004a8a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a74:	f7ff fb56 	bl	8004124 <HAL_GetTick>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	1ad3      	subs	r3, r2, r3
 8004a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e0b5      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a8a:	4b3e      	ldr	r3, [pc, #248]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1ee      	bne.n	8004a74 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a96:	7dfb      	ldrb	r3, [r7, #23]
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d105      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a9c:	4b39      	ldr	r3, [pc, #228]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa0:	4a38      	ldr	r2, [pc, #224]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004aa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004aa6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	699b      	ldr	r3, [r3, #24]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	f000 80a1 	beq.w	8004bf4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ab2:	4b34      	ldr	r3, [pc, #208]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	f003 030c 	and.w	r3, r3, #12
 8004aba:	2b08      	cmp	r3, #8
 8004abc:	d05c      	beq.n	8004b78 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	2b02      	cmp	r3, #2
 8004ac4:	d141      	bne.n	8004b4a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ac6:	4b31      	ldr	r3, [pc, #196]	; (8004b8c <HAL_RCC_OscConfig+0x478>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004acc:	f7ff fb2a 	bl	8004124 <HAL_GetTick>
 8004ad0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ad2:	e008      	b.n	8004ae6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ad4:	f7ff fb26 	bl	8004124 <HAL_GetTick>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d901      	bls.n	8004ae6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e087      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ae6:	4b27      	ldr	r3, [pc, #156]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d1f0      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	69da      	ldr	r2, [r3, #28]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	431a      	orrs	r2, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b00:	019b      	lsls	r3, r3, #6
 8004b02:	431a      	orrs	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b08:	085b      	lsrs	r3, r3, #1
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	041b      	lsls	r3, r3, #16
 8004b0e:	431a      	orrs	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b14:	061b      	lsls	r3, r3, #24
 8004b16:	491b      	ldr	r1, [pc, #108]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b1c:	4b1b      	ldr	r3, [pc, #108]	; (8004b8c <HAL_RCC_OscConfig+0x478>)
 8004b1e:	2201      	movs	r2, #1
 8004b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b22:	f7ff faff 	bl	8004124 <HAL_GetTick>
 8004b26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b28:	e008      	b.n	8004b3c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b2a:	f7ff fafb 	bl	8004124 <HAL_GetTick>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d901      	bls.n	8004b3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	e05c      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b3c:	4b11      	ldr	r3, [pc, #68]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d0f0      	beq.n	8004b2a <HAL_RCC_OscConfig+0x416>
 8004b48:	e054      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b4a:	4b10      	ldr	r3, [pc, #64]	; (8004b8c <HAL_RCC_OscConfig+0x478>)
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b50:	f7ff fae8 	bl	8004124 <HAL_GetTick>
 8004b54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b56:	e008      	b.n	8004b6a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b58:	f7ff fae4 	bl	8004124 <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d901      	bls.n	8004b6a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e045      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b6a:	4b06      	ldr	r3, [pc, #24]	; (8004b84 <HAL_RCC_OscConfig+0x470>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1f0      	bne.n	8004b58 <HAL_RCC_OscConfig+0x444>
 8004b76:	e03d      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	699b      	ldr	r3, [r3, #24]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d107      	bne.n	8004b90 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e038      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
 8004b84:	40023800 	.word	0x40023800
 8004b88:	40007000 	.word	0x40007000
 8004b8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b90:	4b1b      	ldr	r3, [pc, #108]	; (8004c00 <HAL_RCC_OscConfig+0x4ec>)
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d028      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d121      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d11a      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004bc6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d111      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd6:	085b      	lsrs	r3, r3, #1
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d107      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d001      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e000      	b.n	8004bf6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3718      	adds	r7, #24
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	40023800 	.word	0x40023800

08004c04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d101      	bne.n	8004c18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e0cc      	b.n	8004db2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c18:	4b68      	ldr	r3, [pc, #416]	; (8004dbc <HAL_RCC_ClockConfig+0x1b8>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0307 	and.w	r3, r3, #7
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d90c      	bls.n	8004c40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c26:	4b65      	ldr	r3, [pc, #404]	; (8004dbc <HAL_RCC_ClockConfig+0x1b8>)
 8004c28:	683a      	ldr	r2, [r7, #0]
 8004c2a:	b2d2      	uxtb	r2, r2
 8004c2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c2e:	4b63      	ldr	r3, [pc, #396]	; (8004dbc <HAL_RCC_ClockConfig+0x1b8>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0307 	and.w	r3, r3, #7
 8004c36:	683a      	ldr	r2, [r7, #0]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d001      	beq.n	8004c40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	e0b8      	b.n	8004db2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d020      	beq.n	8004c8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0304 	and.w	r3, r3, #4
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d005      	beq.n	8004c64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c58:	4b59      	ldr	r3, [pc, #356]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	4a58      	ldr	r2, [pc, #352]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c5e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c62:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0308 	and.w	r3, r3, #8
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d005      	beq.n	8004c7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c70:	4b53      	ldr	r3, [pc, #332]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	4a52      	ldr	r2, [pc, #328]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c76:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c7c:	4b50      	ldr	r3, [pc, #320]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	494d      	ldr	r1, [pc, #308]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d044      	beq.n	8004d24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d107      	bne.n	8004cb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ca2:	4b47      	ldr	r3, [pc, #284]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d119      	bne.n	8004ce2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e07f      	b.n	8004db2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d003      	beq.n	8004cc2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cbe:	2b03      	cmp	r3, #3
 8004cc0:	d107      	bne.n	8004cd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cc2:	4b3f      	ldr	r3, [pc, #252]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d109      	bne.n	8004ce2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e06f      	b.n	8004db2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cd2:	4b3b      	ldr	r3, [pc, #236]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0302 	and.w	r3, r3, #2
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d101      	bne.n	8004ce2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e067      	b.n	8004db2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ce2:	4b37      	ldr	r3, [pc, #220]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f023 0203 	bic.w	r2, r3, #3
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	4934      	ldr	r1, [pc, #208]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004cf4:	f7ff fa16 	bl	8004124 <HAL_GetTick>
 8004cf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cfa:	e00a      	b.n	8004d12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cfc:	f7ff fa12 	bl	8004124 <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d901      	bls.n	8004d12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e04f      	b.n	8004db2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d12:	4b2b      	ldr	r3, [pc, #172]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	f003 020c 	and.w	r2, r3, #12
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d1eb      	bne.n	8004cfc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d24:	4b25      	ldr	r3, [pc, #148]	; (8004dbc <HAL_RCC_ClockConfig+0x1b8>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0307 	and.w	r3, r3, #7
 8004d2c:	683a      	ldr	r2, [r7, #0]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d20c      	bcs.n	8004d4c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d32:	4b22      	ldr	r3, [pc, #136]	; (8004dbc <HAL_RCC_ClockConfig+0x1b8>)
 8004d34:	683a      	ldr	r2, [r7, #0]
 8004d36:	b2d2      	uxtb	r2, r2
 8004d38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d3a:	4b20      	ldr	r3, [pc, #128]	; (8004dbc <HAL_RCC_ClockConfig+0x1b8>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 0307 	and.w	r3, r3, #7
 8004d42:	683a      	ldr	r2, [r7, #0]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d001      	beq.n	8004d4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e032      	b.n	8004db2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0304 	and.w	r3, r3, #4
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d008      	beq.n	8004d6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d58:	4b19      	ldr	r3, [pc, #100]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	4916      	ldr	r1, [pc, #88]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d66:	4313      	orrs	r3, r2
 8004d68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0308 	and.w	r3, r3, #8
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d009      	beq.n	8004d8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d76:	4b12      	ldr	r3, [pc, #72]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	691b      	ldr	r3, [r3, #16]
 8004d82:	00db      	lsls	r3, r3, #3
 8004d84:	490e      	ldr	r1, [pc, #56]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d86:	4313      	orrs	r3, r2
 8004d88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d8a:	f000 f821 	bl	8004dd0 <HAL_RCC_GetSysClockFreq>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	4b0b      	ldr	r3, [pc, #44]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	091b      	lsrs	r3, r3, #4
 8004d96:	f003 030f 	and.w	r3, r3, #15
 8004d9a:	490a      	ldr	r1, [pc, #40]	; (8004dc4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d9c:	5ccb      	ldrb	r3, [r1, r3]
 8004d9e:	fa22 f303 	lsr.w	r3, r2, r3
 8004da2:	4a09      	ldr	r2, [pc, #36]	; (8004dc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004da4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004da6:	4b09      	ldr	r3, [pc, #36]	; (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4618      	mov	r0, r3
 8004dac:	f7ff f976 	bl	800409c <HAL_InitTick>

  return HAL_OK;
 8004db0:	2300      	movs	r3, #0
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3710      	adds	r7, #16
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	40023c00 	.word	0x40023c00
 8004dc0:	40023800 	.word	0x40023800
 8004dc4:	0800de90 	.word	0x0800de90
 8004dc8:	20000024 	.word	0x20000024
 8004dcc:	20000038 	.word	0x20000038

08004dd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004dd4:	b094      	sub	sp, #80	; 0x50
 8004dd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	647b      	str	r3, [r7, #68]	; 0x44
 8004ddc:	2300      	movs	r3, #0
 8004dde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004de0:	2300      	movs	r3, #0
 8004de2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004de4:	2300      	movs	r3, #0
 8004de6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004de8:	4b79      	ldr	r3, [pc, #484]	; (8004fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f003 030c 	and.w	r3, r3, #12
 8004df0:	2b08      	cmp	r3, #8
 8004df2:	d00d      	beq.n	8004e10 <HAL_RCC_GetSysClockFreq+0x40>
 8004df4:	2b08      	cmp	r3, #8
 8004df6:	f200 80e1 	bhi.w	8004fbc <HAL_RCC_GetSysClockFreq+0x1ec>
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d002      	beq.n	8004e04 <HAL_RCC_GetSysClockFreq+0x34>
 8004dfe:	2b04      	cmp	r3, #4
 8004e00:	d003      	beq.n	8004e0a <HAL_RCC_GetSysClockFreq+0x3a>
 8004e02:	e0db      	b.n	8004fbc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e04:	4b73      	ldr	r3, [pc, #460]	; (8004fd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e06:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004e08:	e0db      	b.n	8004fc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e0a:	4b73      	ldr	r3, [pc, #460]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x208>)
 8004e0c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e0e:	e0d8      	b.n	8004fc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e10:	4b6f      	ldr	r3, [pc, #444]	; (8004fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e18:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e1a:	4b6d      	ldr	r3, [pc, #436]	; (8004fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d063      	beq.n	8004eee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e26:	4b6a      	ldr	r3, [pc, #424]	; (8004fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	099b      	lsrs	r3, r3, #6
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e30:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e38:	633b      	str	r3, [r7, #48]	; 0x30
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	637b      	str	r3, [r7, #52]	; 0x34
 8004e3e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004e42:	4622      	mov	r2, r4
 8004e44:	462b      	mov	r3, r5
 8004e46:	f04f 0000 	mov.w	r0, #0
 8004e4a:	f04f 0100 	mov.w	r1, #0
 8004e4e:	0159      	lsls	r1, r3, #5
 8004e50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e54:	0150      	lsls	r0, r2, #5
 8004e56:	4602      	mov	r2, r0
 8004e58:	460b      	mov	r3, r1
 8004e5a:	4621      	mov	r1, r4
 8004e5c:	1a51      	subs	r1, r2, r1
 8004e5e:	6139      	str	r1, [r7, #16]
 8004e60:	4629      	mov	r1, r5
 8004e62:	eb63 0301 	sbc.w	r3, r3, r1
 8004e66:	617b      	str	r3, [r7, #20]
 8004e68:	f04f 0200 	mov.w	r2, #0
 8004e6c:	f04f 0300 	mov.w	r3, #0
 8004e70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e74:	4659      	mov	r1, fp
 8004e76:	018b      	lsls	r3, r1, #6
 8004e78:	4651      	mov	r1, sl
 8004e7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e7e:	4651      	mov	r1, sl
 8004e80:	018a      	lsls	r2, r1, #6
 8004e82:	4651      	mov	r1, sl
 8004e84:	ebb2 0801 	subs.w	r8, r2, r1
 8004e88:	4659      	mov	r1, fp
 8004e8a:	eb63 0901 	sbc.w	r9, r3, r1
 8004e8e:	f04f 0200 	mov.w	r2, #0
 8004e92:	f04f 0300 	mov.w	r3, #0
 8004e96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ea2:	4690      	mov	r8, r2
 8004ea4:	4699      	mov	r9, r3
 8004ea6:	4623      	mov	r3, r4
 8004ea8:	eb18 0303 	adds.w	r3, r8, r3
 8004eac:	60bb      	str	r3, [r7, #8]
 8004eae:	462b      	mov	r3, r5
 8004eb0:	eb49 0303 	adc.w	r3, r9, r3
 8004eb4:	60fb      	str	r3, [r7, #12]
 8004eb6:	f04f 0200 	mov.w	r2, #0
 8004eba:	f04f 0300 	mov.w	r3, #0
 8004ebe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004ec2:	4629      	mov	r1, r5
 8004ec4:	024b      	lsls	r3, r1, #9
 8004ec6:	4621      	mov	r1, r4
 8004ec8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ecc:	4621      	mov	r1, r4
 8004ece:	024a      	lsls	r2, r1, #9
 8004ed0:	4610      	mov	r0, r2
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004eda:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004edc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004ee0:	f7fb fed2 	bl	8000c88 <__aeabi_uldivmod>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	460b      	mov	r3, r1
 8004ee8:	4613      	mov	r3, r2
 8004eea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004eec:	e058      	b.n	8004fa0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004eee:	4b38      	ldr	r3, [pc, #224]	; (8004fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	099b      	lsrs	r3, r3, #6
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	4611      	mov	r1, r2
 8004efa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004efe:	623b      	str	r3, [r7, #32]
 8004f00:	2300      	movs	r3, #0
 8004f02:	627b      	str	r3, [r7, #36]	; 0x24
 8004f04:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004f08:	4642      	mov	r2, r8
 8004f0a:	464b      	mov	r3, r9
 8004f0c:	f04f 0000 	mov.w	r0, #0
 8004f10:	f04f 0100 	mov.w	r1, #0
 8004f14:	0159      	lsls	r1, r3, #5
 8004f16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f1a:	0150      	lsls	r0, r2, #5
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	460b      	mov	r3, r1
 8004f20:	4641      	mov	r1, r8
 8004f22:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f26:	4649      	mov	r1, r9
 8004f28:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f2c:	f04f 0200 	mov.w	r2, #0
 8004f30:	f04f 0300 	mov.w	r3, #0
 8004f34:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004f38:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004f3c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004f40:	ebb2 040a 	subs.w	r4, r2, sl
 8004f44:	eb63 050b 	sbc.w	r5, r3, fp
 8004f48:	f04f 0200 	mov.w	r2, #0
 8004f4c:	f04f 0300 	mov.w	r3, #0
 8004f50:	00eb      	lsls	r3, r5, #3
 8004f52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f56:	00e2      	lsls	r2, r4, #3
 8004f58:	4614      	mov	r4, r2
 8004f5a:	461d      	mov	r5, r3
 8004f5c:	4643      	mov	r3, r8
 8004f5e:	18e3      	adds	r3, r4, r3
 8004f60:	603b      	str	r3, [r7, #0]
 8004f62:	464b      	mov	r3, r9
 8004f64:	eb45 0303 	adc.w	r3, r5, r3
 8004f68:	607b      	str	r3, [r7, #4]
 8004f6a:	f04f 0200 	mov.w	r2, #0
 8004f6e:	f04f 0300 	mov.w	r3, #0
 8004f72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f76:	4629      	mov	r1, r5
 8004f78:	028b      	lsls	r3, r1, #10
 8004f7a:	4621      	mov	r1, r4
 8004f7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f80:	4621      	mov	r1, r4
 8004f82:	028a      	lsls	r2, r1, #10
 8004f84:	4610      	mov	r0, r2
 8004f86:	4619      	mov	r1, r3
 8004f88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	61bb      	str	r3, [r7, #24]
 8004f8e:	61fa      	str	r2, [r7, #28]
 8004f90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f94:	f7fb fe78 	bl	8000c88 <__aeabi_uldivmod>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	460b      	mov	r3, r1
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004fa0:	4b0b      	ldr	r3, [pc, #44]	; (8004fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	0c1b      	lsrs	r3, r3, #16
 8004fa6:	f003 0303 	and.w	r3, r3, #3
 8004faa:	3301      	adds	r3, #1
 8004fac:	005b      	lsls	r3, r3, #1
 8004fae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004fb0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fb8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fba:	e002      	b.n	8004fc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fbc:	4b05      	ldr	r3, [pc, #20]	; (8004fd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004fbe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3750      	adds	r7, #80	; 0x50
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fce:	bf00      	nop
 8004fd0:	40023800 	.word	0x40023800
 8004fd4:	00f42400 	.word	0x00f42400
 8004fd8:	007a1200 	.word	0x007a1200

08004fdc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d101      	bne.n	8004fee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e07b      	b.n	80050e6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d108      	bne.n	8005008 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ffe:	d009      	beq.n	8005014 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	61da      	str	r2, [r3, #28]
 8005006:	e005      	b.n	8005014 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2200      	movs	r2, #0
 8005012:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005020:	b2db      	uxtb	r3, r3
 8005022:	2b00      	cmp	r3, #0
 8005024:	d106      	bne.n	8005034 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f7fe f840 	bl	80030b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2202      	movs	r2, #2
 8005038:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800504a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800505c:	431a      	orrs	r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005066:	431a      	orrs	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	691b      	ldr	r3, [r3, #16]
 800506c:	f003 0302 	and.w	r3, r3, #2
 8005070:	431a      	orrs	r2, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	431a      	orrs	r2, r3
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	699b      	ldr	r3, [r3, #24]
 8005080:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005084:	431a      	orrs	r2, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	69db      	ldr	r3, [r3, #28]
 800508a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800508e:	431a      	orrs	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a1b      	ldr	r3, [r3, #32]
 8005094:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005098:	ea42 0103 	orr.w	r1, r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050a0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	430a      	orrs	r2, r1
 80050aa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	699b      	ldr	r3, [r3, #24]
 80050b0:	0c1b      	lsrs	r3, r3, #16
 80050b2:	f003 0104 	and.w	r1, r3, #4
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ba:	f003 0210 	and.w	r2, r3, #16
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	69da      	ldr	r2, [r3, #28]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3708      	adds	r7, #8
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}

080050ee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050ee:	b580      	push	{r7, lr}
 80050f0:	b088      	sub	sp, #32
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	60f8      	str	r0, [r7, #12]
 80050f6:	60b9      	str	r1, [r7, #8]
 80050f8:	603b      	str	r3, [r7, #0]
 80050fa:	4613      	mov	r3, r2
 80050fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80050fe:	2300      	movs	r3, #0
 8005100:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005108:	2b01      	cmp	r3, #1
 800510a:	d101      	bne.n	8005110 <HAL_SPI_Transmit+0x22>
 800510c:	2302      	movs	r3, #2
 800510e:	e12d      	b.n	800536c <HAL_SPI_Transmit+0x27e>
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005118:	f7ff f804 	bl	8004124 <HAL_GetTick>
 800511c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800511e:	88fb      	ldrh	r3, [r7, #6]
 8005120:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b01      	cmp	r3, #1
 800512c:	d002      	beq.n	8005134 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800512e:	2302      	movs	r3, #2
 8005130:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005132:	e116      	b.n	8005362 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d002      	beq.n	8005140 <HAL_SPI_Transmit+0x52>
 800513a:	88fb      	ldrh	r3, [r7, #6]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d102      	bne.n	8005146 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005144:	e10d      	b.n	8005362 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2203      	movs	r2, #3
 800514a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2200      	movs	r2, #0
 8005152:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	68ba      	ldr	r2, [r7, #8]
 8005158:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	88fa      	ldrh	r2, [r7, #6]
 800515e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	88fa      	ldrh	r2, [r7, #6]
 8005164:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2200      	movs	r2, #0
 800516a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2200      	movs	r2, #0
 8005170:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2200      	movs	r2, #0
 800517c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800518c:	d10f      	bne.n	80051ae <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800519c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051b8:	2b40      	cmp	r3, #64	; 0x40
 80051ba:	d007      	beq.n	80051cc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051d4:	d14f      	bne.n	8005276 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d002      	beq.n	80051e4 <HAL_SPI_Transmit+0xf6>
 80051de:	8afb      	ldrh	r3, [r7, #22]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d142      	bne.n	800526a <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051e8:	881a      	ldrh	r2, [r3, #0]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051f4:	1c9a      	adds	r2, r3, #2
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051fe:	b29b      	uxth	r3, r3
 8005200:	3b01      	subs	r3, #1
 8005202:	b29a      	uxth	r2, r3
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005208:	e02f      	b.n	800526a <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f003 0302 	and.w	r3, r3, #2
 8005214:	2b02      	cmp	r3, #2
 8005216:	d112      	bne.n	800523e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521c:	881a      	ldrh	r2, [r3, #0]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005228:	1c9a      	adds	r2, r3, #2
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005232:	b29b      	uxth	r3, r3
 8005234:	3b01      	subs	r3, #1
 8005236:	b29a      	uxth	r2, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	86da      	strh	r2, [r3, #54]	; 0x36
 800523c:	e015      	b.n	800526a <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800523e:	f7fe ff71 	bl	8004124 <HAL_GetTick>
 8005242:	4602      	mov	r2, r0
 8005244:	69bb      	ldr	r3, [r7, #24]
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	683a      	ldr	r2, [r7, #0]
 800524a:	429a      	cmp	r2, r3
 800524c:	d803      	bhi.n	8005256 <HAL_SPI_Transmit+0x168>
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005254:	d102      	bne.n	800525c <HAL_SPI_Transmit+0x16e>
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d106      	bne.n	800526a <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005268:	e07b      	b.n	8005362 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800526e:	b29b      	uxth	r3, r3
 8005270:	2b00      	cmp	r3, #0
 8005272:	d1ca      	bne.n	800520a <HAL_SPI_Transmit+0x11c>
 8005274:	e050      	b.n	8005318 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d002      	beq.n	8005284 <HAL_SPI_Transmit+0x196>
 800527e:	8afb      	ldrh	r3, [r7, #22]
 8005280:	2b01      	cmp	r3, #1
 8005282:	d144      	bne.n	800530e <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	330c      	adds	r3, #12
 800528e:	7812      	ldrb	r2, [r2, #0]
 8005290:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005296:	1c5a      	adds	r2, r3, #1
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	3b01      	subs	r3, #1
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80052aa:	e030      	b.n	800530e <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f003 0302 	and.w	r3, r3, #2
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d113      	bne.n	80052e2 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	330c      	adds	r3, #12
 80052c4:	7812      	ldrb	r2, [r2, #0]
 80052c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052cc:	1c5a      	adds	r2, r3, #1
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	3b01      	subs	r3, #1
 80052da:	b29a      	uxth	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	86da      	strh	r2, [r3, #54]	; 0x36
 80052e0:	e015      	b.n	800530e <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052e2:	f7fe ff1f 	bl	8004124 <HAL_GetTick>
 80052e6:	4602      	mov	r2, r0
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	683a      	ldr	r2, [r7, #0]
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d803      	bhi.n	80052fa <HAL_SPI_Transmit+0x20c>
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f8:	d102      	bne.n	8005300 <HAL_SPI_Transmit+0x212>
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d106      	bne.n	800530e <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800530c:	e029      	b.n	8005362 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005312:	b29b      	uxth	r3, r3
 8005314:	2b00      	cmp	r3, #0
 8005316:	d1c9      	bne.n	80052ac <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005318:	69ba      	ldr	r2, [r7, #24]
 800531a:	6839      	ldr	r1, [r7, #0]
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 fbed 	bl	8005afc <SPI_EndRxTxTransaction>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d002      	beq.n	800532e <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2220      	movs	r2, #32
 800532c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10a      	bne.n	800534c <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005336:	2300      	movs	r3, #0
 8005338:	613b      	str	r3, [r7, #16]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	613b      	str	r3, [r7, #16]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	613b      	str	r3, [r7, #16]
 800534a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005350:	2b00      	cmp	r3, #0
 8005352:	d002      	beq.n	800535a <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	77fb      	strb	r3, [r7, #31]
 8005358:	e003      	b.n	8005362 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2200      	movs	r2, #0
 8005366:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800536a:	7ffb      	ldrb	r3, [r7, #31]
}
 800536c:	4618      	mov	r0, r3
 800536e:	3720      	adds	r7, #32
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}

08005374 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b088      	sub	sp, #32
 8005378:	af02      	add	r7, sp, #8
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	603b      	str	r3, [r7, #0]
 8005380:	4613      	mov	r3, r2
 8005382:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005384:	2300      	movs	r3, #0
 8005386:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b01      	cmp	r3, #1
 8005392:	d002      	beq.n	800539a <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005394:	2302      	movs	r3, #2
 8005396:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005398:	e0fb      	b.n	8005592 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053a2:	d112      	bne.n	80053ca <HAL_SPI_Receive+0x56>
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d10e      	bne.n	80053ca <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2204      	movs	r2, #4
 80053b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80053b4:	88fa      	ldrh	r2, [r7, #6]
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	9300      	str	r3, [sp, #0]
 80053ba:	4613      	mov	r3, r2
 80053bc:	68ba      	ldr	r2, [r7, #8]
 80053be:	68b9      	ldr	r1, [r7, #8]
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f000 f8ef 	bl	80055a4 <HAL_SPI_TransmitReceive>
 80053c6:	4603      	mov	r3, r0
 80053c8:	e0e8      	b.n	800559c <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d101      	bne.n	80053d8 <HAL_SPI_Receive+0x64>
 80053d4:	2302      	movs	r3, #2
 80053d6:	e0e1      	b.n	800559c <HAL_SPI_Receive+0x228>
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053e0:	f7fe fea0 	bl	8004124 <HAL_GetTick>
 80053e4:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d002      	beq.n	80053f2 <HAL_SPI_Receive+0x7e>
 80053ec:	88fb      	ldrh	r3, [r7, #6]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d102      	bne.n	80053f8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80053f6:	e0cc      	b.n	8005592 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2204      	movs	r2, #4
 80053fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2200      	movs	r2, #0
 8005404:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	68ba      	ldr	r2, [r7, #8]
 800540a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	88fa      	ldrh	r2, [r7, #6]
 8005410:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	88fa      	ldrh	r2, [r7, #6]
 8005416:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2200      	movs	r2, #0
 800541c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2200      	movs	r2, #0
 8005422:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2200      	movs	r2, #0
 800542e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2200      	movs	r2, #0
 8005434:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800543e:	d10f      	bne.n	8005460 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800544e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800545e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800546a:	2b40      	cmp	r3, #64	; 0x40
 800546c:	d007      	beq.n	800547e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800547c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d16a      	bne.n	800555c <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005486:	e032      	b.n	80054ee <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	f003 0301 	and.w	r3, r3, #1
 8005492:	2b01      	cmp	r3, #1
 8005494:	d115      	bne.n	80054c2 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f103 020c 	add.w	r2, r3, #12
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a2:	7812      	ldrb	r2, [r2, #0]
 80054a4:	b2d2      	uxtb	r2, r2
 80054a6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ac:	1c5a      	adds	r2, r3, #1
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054b6:	b29b      	uxth	r3, r3
 80054b8:	3b01      	subs	r3, #1
 80054ba:	b29a      	uxth	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	87da      	strh	r2, [r3, #62]	; 0x3e
 80054c0:	e015      	b.n	80054ee <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054c2:	f7fe fe2f 	bl	8004124 <HAL_GetTick>
 80054c6:	4602      	mov	r2, r0
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	1ad3      	subs	r3, r2, r3
 80054cc:	683a      	ldr	r2, [r7, #0]
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d803      	bhi.n	80054da <HAL_SPI_Receive+0x166>
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d8:	d102      	bne.n	80054e0 <HAL_SPI_Receive+0x16c>
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d106      	bne.n	80054ee <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80054ec:	e051      	b.n	8005592 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d1c7      	bne.n	8005488 <HAL_SPI_Receive+0x114>
 80054f8:	e035      	b.n	8005566 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	f003 0301 	and.w	r3, r3, #1
 8005504:	2b01      	cmp	r3, #1
 8005506:	d113      	bne.n	8005530 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	68da      	ldr	r2, [r3, #12]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005512:	b292      	uxth	r2, r2
 8005514:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551a:	1c9a      	adds	r2, r3, #2
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005524:	b29b      	uxth	r3, r3
 8005526:	3b01      	subs	r3, #1
 8005528:	b29a      	uxth	r2, r3
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800552e:	e015      	b.n	800555c <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005530:	f7fe fdf8 	bl	8004124 <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	683a      	ldr	r2, [r7, #0]
 800553c:	429a      	cmp	r2, r3
 800553e:	d803      	bhi.n	8005548 <HAL_SPI_Receive+0x1d4>
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005546:	d102      	bne.n	800554e <HAL_SPI_Receive+0x1da>
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d106      	bne.n	800555c <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2201      	movs	r2, #1
 8005556:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800555a:	e01a      	b.n	8005592 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005560:	b29b      	uxth	r3, r3
 8005562:	2b00      	cmp	r3, #0
 8005564:	d1c9      	bne.n	80054fa <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	6839      	ldr	r1, [r7, #0]
 800556a:	68f8      	ldr	r0, [r7, #12]
 800556c:	f000 fa60 	bl	8005a30 <SPI_EndRxTransaction>
 8005570:	4603      	mov	r3, r0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d002      	beq.n	800557c <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2220      	movs	r2, #32
 800557a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005580:	2b00      	cmp	r3, #0
 8005582:	d002      	beq.n	800558a <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	75fb      	strb	r3, [r7, #23]
 8005588:	e003      	b.n	8005592 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2200      	movs	r2, #0
 8005596:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800559a:	7dfb      	ldrb	r3, [r7, #23]
}
 800559c:	4618      	mov	r0, r3
 800559e:	3718      	adds	r7, #24
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b08c      	sub	sp, #48	; 0x30
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	607a      	str	r2, [r7, #4]
 80055b0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80055b2:	2301      	movs	r3, #1
 80055b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80055b6:	2300      	movs	r3, #0
 80055b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d101      	bne.n	80055ca <HAL_SPI_TransmitReceive+0x26>
 80055c6:	2302      	movs	r3, #2
 80055c8:	e198      	b.n	80058fc <HAL_SPI_TransmitReceive+0x358>
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055d2:	f7fe fda7 	bl	8004124 <HAL_GetTick>
 80055d6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80055e8:	887b      	ldrh	r3, [r7, #2]
 80055ea:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80055ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d00f      	beq.n	8005614 <HAL_SPI_TransmitReceive+0x70>
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055fa:	d107      	bne.n	800560c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d103      	bne.n	800560c <HAL_SPI_TransmitReceive+0x68>
 8005604:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005608:	2b04      	cmp	r3, #4
 800560a:	d003      	beq.n	8005614 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800560c:	2302      	movs	r3, #2
 800560e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005612:	e16d      	b.n	80058f0 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d005      	beq.n	8005626 <HAL_SPI_TransmitReceive+0x82>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d002      	beq.n	8005626 <HAL_SPI_TransmitReceive+0x82>
 8005620:	887b      	ldrh	r3, [r7, #2]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d103      	bne.n	800562e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800562c:	e160      	b.n	80058f0 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005634:	b2db      	uxtb	r3, r3
 8005636:	2b04      	cmp	r3, #4
 8005638:	d003      	beq.n	8005642 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2205      	movs	r2, #5
 800563e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	887a      	ldrh	r2, [r7, #2]
 8005652:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	887a      	ldrh	r2, [r7, #2]
 8005658:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	68ba      	ldr	r2, [r7, #8]
 800565e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	887a      	ldrh	r2, [r7, #2]
 8005664:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	887a      	ldrh	r2, [r7, #2]
 800566a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2200      	movs	r2, #0
 8005670:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005682:	2b40      	cmp	r3, #64	; 0x40
 8005684:	d007      	beq.n	8005696 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005694:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	68db      	ldr	r3, [r3, #12]
 800569a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800569e:	d17c      	bne.n	800579a <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d002      	beq.n	80056ae <HAL_SPI_TransmitReceive+0x10a>
 80056a8:	8b7b      	ldrh	r3, [r7, #26]
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d16a      	bne.n	8005784 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b2:	881a      	ldrh	r2, [r3, #0]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056be:	1c9a      	adds	r2, r3, #2
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	3b01      	subs	r3, #1
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056d2:	e057      	b.n	8005784 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	2b02      	cmp	r3, #2
 80056e0:	d11b      	bne.n	800571a <HAL_SPI_TransmitReceive+0x176>
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d016      	beq.n	800571a <HAL_SPI_TransmitReceive+0x176>
 80056ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d113      	bne.n	800571a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f6:	881a      	ldrh	r2, [r3, #0]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005702:	1c9a      	adds	r2, r3, #2
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800570c:	b29b      	uxth	r3, r3
 800570e:	3b01      	subs	r3, #1
 8005710:	b29a      	uxth	r2, r3
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005716:	2300      	movs	r3, #0
 8005718:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	f003 0301 	and.w	r3, r3, #1
 8005724:	2b01      	cmp	r3, #1
 8005726:	d119      	bne.n	800575c <HAL_SPI_TransmitReceive+0x1b8>
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800572c:	b29b      	uxth	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	d014      	beq.n	800575c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68da      	ldr	r2, [r3, #12]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573c:	b292      	uxth	r2, r2
 800573e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005744:	1c9a      	adds	r2, r3, #2
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800574e:	b29b      	uxth	r3, r3
 8005750:	3b01      	subs	r3, #1
 8005752:	b29a      	uxth	r2, r3
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005758:	2301      	movs	r3, #1
 800575a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800575c:	f7fe fce2 	bl	8004124 <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005768:	429a      	cmp	r2, r3
 800576a:	d80b      	bhi.n	8005784 <HAL_SPI_TransmitReceive+0x1e0>
 800576c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800576e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005772:	d007      	beq.n	8005784 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8005774:	2303      	movs	r3, #3
 8005776:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005782:	e0b5      	b.n	80058f0 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005788:	b29b      	uxth	r3, r3
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1a2      	bne.n	80056d4 <HAL_SPI_TransmitReceive+0x130>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005792:	b29b      	uxth	r3, r3
 8005794:	2b00      	cmp	r3, #0
 8005796:	d19d      	bne.n	80056d4 <HAL_SPI_TransmitReceive+0x130>
 8005798:	e080      	b.n	800589c <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d002      	beq.n	80057a8 <HAL_SPI_TransmitReceive+0x204>
 80057a2:	8b7b      	ldrh	r3, [r7, #26]
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d16f      	bne.n	8005888 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	330c      	adds	r3, #12
 80057b2:	7812      	ldrb	r2, [r2, #0]
 80057b4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ba:	1c5a      	adds	r2, r3, #1
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	3b01      	subs	r3, #1
 80057c8:	b29a      	uxth	r2, r3
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057ce:	e05b      	b.n	8005888 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f003 0302 	and.w	r3, r3, #2
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d11c      	bne.n	8005818 <HAL_SPI_TransmitReceive+0x274>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d017      	beq.n	8005818 <HAL_SPI_TransmitReceive+0x274>
 80057e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d114      	bne.n	8005818 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	330c      	adds	r3, #12
 80057f8:	7812      	ldrb	r2, [r2, #0]
 80057fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005800:	1c5a      	adds	r2, r3, #1
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800580a:	b29b      	uxth	r3, r3
 800580c:	3b01      	subs	r3, #1
 800580e:	b29a      	uxth	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005814:	2300      	movs	r3, #0
 8005816:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	2b01      	cmp	r3, #1
 8005824:	d119      	bne.n	800585a <HAL_SPI_TransmitReceive+0x2b6>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800582a:	b29b      	uxth	r3, r3
 800582c:	2b00      	cmp	r3, #0
 800582e:	d014      	beq.n	800585a <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	68da      	ldr	r2, [r3, #12]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800583a:	b2d2      	uxtb	r2, r2
 800583c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005842:	1c5a      	adds	r2, r3, #1
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800584c:	b29b      	uxth	r3, r3
 800584e:	3b01      	subs	r3, #1
 8005850:	b29a      	uxth	r2, r3
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005856:	2301      	movs	r3, #1
 8005858:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800585a:	f7fe fc63 	bl	8004124 <HAL_GetTick>
 800585e:	4602      	mov	r2, r0
 8005860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005862:	1ad3      	subs	r3, r2, r3
 8005864:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005866:	429a      	cmp	r2, r3
 8005868:	d803      	bhi.n	8005872 <HAL_SPI_TransmitReceive+0x2ce>
 800586a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800586c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005870:	d102      	bne.n	8005878 <HAL_SPI_TransmitReceive+0x2d4>
 8005872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005874:	2b00      	cmp	r3, #0
 8005876:	d107      	bne.n	8005888 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005878:	2303      	movs	r3, #3
 800587a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2201      	movs	r2, #1
 8005882:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005886:	e033      	b.n	80058f0 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800588c:	b29b      	uxth	r3, r3
 800588e:	2b00      	cmp	r3, #0
 8005890:	d19e      	bne.n	80057d0 <HAL_SPI_TransmitReceive+0x22c>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005896:	b29b      	uxth	r3, r3
 8005898:	2b00      	cmp	r3, #0
 800589a:	d199      	bne.n	80057d0 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800589c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800589e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80058a0:	68f8      	ldr	r0, [r7, #12]
 80058a2:	f000 f92b 	bl	8005afc <SPI_EndRxTxTransaction>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d006      	beq.n	80058ba <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2220      	movs	r2, #32
 80058b6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80058b8:	e01a      	b.n	80058f0 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d10a      	bne.n	80058d8 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80058c2:	2300      	movs	r3, #0
 80058c4:	617b      	str	r3, [r7, #20]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	617b      	str	r3, [r7, #20]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	617b      	str	r3, [r7, #20]
 80058d6:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d003      	beq.n	80058e8 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058e6:	e003      	b.n	80058f0 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80058f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3730      	adds	r7, #48	; 0x30
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005912:	b2db      	uxtb	r3, r3
}
 8005914:	4618      	mov	r0, r3
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b088      	sub	sp, #32
 8005924:	af00      	add	r7, sp, #0
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	603b      	str	r3, [r7, #0]
 800592c:	4613      	mov	r3, r2
 800592e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005930:	f7fe fbf8 	bl	8004124 <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005938:	1a9b      	subs	r3, r3, r2
 800593a:	683a      	ldr	r2, [r7, #0]
 800593c:	4413      	add	r3, r2
 800593e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005940:	f7fe fbf0 	bl	8004124 <HAL_GetTick>
 8005944:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005946:	4b39      	ldr	r3, [pc, #228]	; (8005a2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	015b      	lsls	r3, r3, #5
 800594c:	0d1b      	lsrs	r3, r3, #20
 800594e:	69fa      	ldr	r2, [r7, #28]
 8005950:	fb02 f303 	mul.w	r3, r2, r3
 8005954:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005956:	e054      	b.n	8005a02 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800595e:	d050      	beq.n	8005a02 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005960:	f7fe fbe0 	bl	8004124 <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	69bb      	ldr	r3, [r7, #24]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	69fa      	ldr	r2, [r7, #28]
 800596c:	429a      	cmp	r2, r3
 800596e:	d902      	bls.n	8005976 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d13d      	bne.n	80059f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	685a      	ldr	r2, [r3, #4]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005984:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800598e:	d111      	bne.n	80059b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005998:	d004      	beq.n	80059a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059a2:	d107      	bne.n	80059b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059bc:	d10f      	bne.n	80059de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80059cc:	601a      	str	r2, [r3, #0]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80059dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	e017      	b.n	8005a22 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d101      	bne.n	80059fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80059f8:	2300      	movs	r3, #0
 80059fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	3b01      	subs	r3, #1
 8005a00:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	689a      	ldr	r2, [r3, #8]
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	68ba      	ldr	r2, [r7, #8]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	bf0c      	ite	eq
 8005a12:	2301      	moveq	r3, #1
 8005a14:	2300      	movne	r3, #0
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	461a      	mov	r2, r3
 8005a1a:	79fb      	ldrb	r3, [r7, #7]
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d19b      	bne.n	8005958 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005a20:	2300      	movs	r3, #0
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3720      	adds	r7, #32
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop
 8005a2c:	20000024 	.word	0x20000024

08005a30 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b086      	sub	sp, #24
 8005a34:	af02      	add	r7, sp, #8
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	60b9      	str	r1, [r7, #8]
 8005a3a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a44:	d111      	bne.n	8005a6a <SPI_EndRxTransaction+0x3a>
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a4e:	d004      	beq.n	8005a5a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a58:	d107      	bne.n	8005a6a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a68:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a72:	d12a      	bne.n	8005aca <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a7c:	d012      	beq.n	8005aa4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	9300      	str	r3, [sp, #0]
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	2200      	movs	r2, #0
 8005a86:	2180      	movs	r1, #128	; 0x80
 8005a88:	68f8      	ldr	r0, [r7, #12]
 8005a8a:	f7ff ff49 	bl	8005920 <SPI_WaitFlagStateUntilTimeout>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d02d      	beq.n	8005af0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a98:	f043 0220 	orr.w	r2, r3, #32
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	e026      	b.n	8005af2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	9300      	str	r3, [sp, #0]
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	2101      	movs	r1, #1
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f7ff ff36 	bl	8005920 <SPI_WaitFlagStateUntilTimeout>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d01a      	beq.n	8005af0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005abe:	f043 0220 	orr.w	r2, r3, #32
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e013      	b.n	8005af2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	9300      	str	r3, [sp, #0]
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	2101      	movs	r1, #1
 8005ad4:	68f8      	ldr	r0, [r7, #12]
 8005ad6:	f7ff ff23 	bl	8005920 <SPI_WaitFlagStateUntilTimeout>
 8005ada:	4603      	mov	r3, r0
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d007      	beq.n	8005af0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ae4:	f043 0220 	orr.w	r2, r3, #32
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005aec:	2303      	movs	r3, #3
 8005aee:	e000      	b.n	8005af2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3710      	adds	r7, #16
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
	...

08005afc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b088      	sub	sp, #32
 8005b00:	af02      	add	r7, sp, #8
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	9300      	str	r3, [sp, #0]
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	2102      	movs	r1, #2
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f7ff ff04 	bl	8005920 <SPI_WaitFlagStateUntilTimeout>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d007      	beq.n	8005b2e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b22:	f043 0220 	orr.w	r2, r3, #32
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e032      	b.n	8005b94 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005b2e:	4b1b      	ldr	r3, [pc, #108]	; (8005b9c <SPI_EndRxTxTransaction+0xa0>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a1b      	ldr	r2, [pc, #108]	; (8005ba0 <SPI_EndRxTxTransaction+0xa4>)
 8005b34:	fba2 2303 	umull	r2, r3, r2, r3
 8005b38:	0d5b      	lsrs	r3, r3, #21
 8005b3a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005b3e:	fb02 f303 	mul.w	r3, r2, r3
 8005b42:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b4c:	d112      	bne.n	8005b74 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	9300      	str	r3, [sp, #0]
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	2200      	movs	r2, #0
 8005b56:	2180      	movs	r1, #128	; 0x80
 8005b58:	68f8      	ldr	r0, [r7, #12]
 8005b5a:	f7ff fee1 	bl	8005920 <SPI_WaitFlagStateUntilTimeout>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d016      	beq.n	8005b92 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b68:	f043 0220 	orr.w	r2, r3, #32
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005b70:	2303      	movs	r3, #3
 8005b72:	e00f      	b.n	8005b94 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00a      	beq.n	8005b90 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	3b01      	subs	r3, #1
 8005b7e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b8a:	2b80      	cmp	r3, #128	; 0x80
 8005b8c:	d0f2      	beq.n	8005b74 <SPI_EndRxTxTransaction+0x78>
 8005b8e:	e000      	b.n	8005b92 <SPI_EndRxTxTransaction+0x96>
        break;
 8005b90:	bf00      	nop
  }

  return HAL_OK;
 8005b92:	2300      	movs	r3, #0
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	3718      	adds	r7, #24
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	20000024 	.word	0x20000024
 8005ba0:	165e9f81 	.word	0x165e9f81

08005ba4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d101      	bne.n	8005bb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e041      	b.n	8005c3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d106      	bne.n	8005bd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f7fd fb30 	bl	8003230 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	3304      	adds	r3, #4
 8005be0:	4619      	mov	r1, r3
 8005be2:	4610      	mov	r0, r2
 8005be4:	f000 fc3a 	bl	800645c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3708      	adds	r7, #8
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
	...

08005c44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b085      	sub	sp, #20
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d001      	beq.n	8005c5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e04e      	b.n	8005cfa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68da      	ldr	r2, [r3, #12]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f042 0201 	orr.w	r2, r2, #1
 8005c72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a23      	ldr	r2, [pc, #140]	; (8005d08 <HAL_TIM_Base_Start_IT+0xc4>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d022      	beq.n	8005cc4 <HAL_TIM_Base_Start_IT+0x80>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c86:	d01d      	beq.n	8005cc4 <HAL_TIM_Base_Start_IT+0x80>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a1f      	ldr	r2, [pc, #124]	; (8005d0c <HAL_TIM_Base_Start_IT+0xc8>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d018      	beq.n	8005cc4 <HAL_TIM_Base_Start_IT+0x80>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a1e      	ldr	r2, [pc, #120]	; (8005d10 <HAL_TIM_Base_Start_IT+0xcc>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d013      	beq.n	8005cc4 <HAL_TIM_Base_Start_IT+0x80>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a1c      	ldr	r2, [pc, #112]	; (8005d14 <HAL_TIM_Base_Start_IT+0xd0>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d00e      	beq.n	8005cc4 <HAL_TIM_Base_Start_IT+0x80>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a1b      	ldr	r2, [pc, #108]	; (8005d18 <HAL_TIM_Base_Start_IT+0xd4>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d009      	beq.n	8005cc4 <HAL_TIM_Base_Start_IT+0x80>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a19      	ldr	r2, [pc, #100]	; (8005d1c <HAL_TIM_Base_Start_IT+0xd8>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d004      	beq.n	8005cc4 <HAL_TIM_Base_Start_IT+0x80>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a18      	ldr	r2, [pc, #96]	; (8005d20 <HAL_TIM_Base_Start_IT+0xdc>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d111      	bne.n	8005ce8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	f003 0307 	and.w	r3, r3, #7
 8005cce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2b06      	cmp	r3, #6
 8005cd4:	d010      	beq.n	8005cf8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f042 0201 	orr.w	r2, r2, #1
 8005ce4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ce6:	e007      	b.n	8005cf8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f042 0201 	orr.w	r2, r2, #1
 8005cf6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3714      	adds	r7, #20
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	40010000 	.word	0x40010000
 8005d0c:	40000400 	.word	0x40000400
 8005d10:	40000800 	.word	0x40000800
 8005d14:	40000c00 	.word	0x40000c00
 8005d18:	40010400 	.word	0x40010400
 8005d1c:	40014000 	.word	0x40014000
 8005d20:	40001800 	.word	0x40001800

08005d24 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b082      	sub	sp, #8
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d101      	bne.n	8005d36 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e041      	b.n	8005dba <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d106      	bne.n	8005d50 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f7fd fa48 	bl	80031e0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2202      	movs	r2, #2
 8005d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	3304      	adds	r3, #4
 8005d60:	4619      	mov	r1, r3
 8005d62:	4610      	mov	r0, r2
 8005d64:	f000 fb7a 	bl	800645c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005db8:	2300      	movs	r3, #0
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	3708      	adds	r7, #8
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}

08005dc2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005dc2:	b580      	push	{r7, lr}
 8005dc4:	b082      	sub	sp, #8
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d101      	bne.n	8005dd4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e041      	b.n	8005e58 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dda:	b2db      	uxtb	r3, r3
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d106      	bne.n	8005dee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f7fd f9ab 	bl	8003144 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2202      	movs	r2, #2
 8005df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	3304      	adds	r3, #4
 8005dfe:	4619      	mov	r1, r3
 8005e00:	4610      	mov	r0, r2
 8005e02:	f000 fb2b 	bl	800645c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2201      	movs	r2, #1
 8005e12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2201      	movs	r2, #1
 8005e1a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2201      	movs	r2, #1
 8005e22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2201      	movs	r2, #1
 8005e32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2201      	movs	r2, #1
 8005e42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2201      	movs	r2, #1
 8005e4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2201      	movs	r2, #1
 8005e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e56:	2300      	movs	r3, #0
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3708      	adds	r7, #8
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d109      	bne.n	8005e84 <HAL_TIM_PWM_Start+0x24>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	bf14      	ite	ne
 8005e7c:	2301      	movne	r3, #1
 8005e7e:	2300      	moveq	r3, #0
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	e022      	b.n	8005eca <HAL_TIM_PWM_Start+0x6a>
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	2b04      	cmp	r3, #4
 8005e88:	d109      	bne.n	8005e9e <HAL_TIM_PWM_Start+0x3e>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	bf14      	ite	ne
 8005e96:	2301      	movne	r3, #1
 8005e98:	2300      	moveq	r3, #0
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	e015      	b.n	8005eca <HAL_TIM_PWM_Start+0x6a>
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	2b08      	cmp	r3, #8
 8005ea2:	d109      	bne.n	8005eb8 <HAL_TIM_PWM_Start+0x58>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	bf14      	ite	ne
 8005eb0:	2301      	movne	r3, #1
 8005eb2:	2300      	moveq	r3, #0
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	e008      	b.n	8005eca <HAL_TIM_PWM_Start+0x6a>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	bf14      	ite	ne
 8005ec4:	2301      	movne	r3, #1
 8005ec6:	2300      	moveq	r3, #0
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d001      	beq.n	8005ed2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e07c      	b.n	8005fcc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d104      	bne.n	8005ee2 <HAL_TIM_PWM_Start+0x82>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2202      	movs	r2, #2
 8005edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ee0:	e013      	b.n	8005f0a <HAL_TIM_PWM_Start+0xaa>
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	2b04      	cmp	r3, #4
 8005ee6:	d104      	bne.n	8005ef2 <HAL_TIM_PWM_Start+0x92>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2202      	movs	r2, #2
 8005eec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ef0:	e00b      	b.n	8005f0a <HAL_TIM_PWM_Start+0xaa>
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	2b08      	cmp	r3, #8
 8005ef6:	d104      	bne.n	8005f02 <HAL_TIM_PWM_Start+0xa2>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2202      	movs	r2, #2
 8005efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f00:	e003      	b.n	8005f0a <HAL_TIM_PWM_Start+0xaa>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2202      	movs	r2, #2
 8005f06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	6839      	ldr	r1, [r7, #0]
 8005f12:	4618      	mov	r0, r3
 8005f14:	f000 fcfe 	bl	8006914 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a2d      	ldr	r2, [pc, #180]	; (8005fd4 <HAL_TIM_PWM_Start+0x174>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d004      	beq.n	8005f2c <HAL_TIM_PWM_Start+0xcc>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a2c      	ldr	r2, [pc, #176]	; (8005fd8 <HAL_TIM_PWM_Start+0x178>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d101      	bne.n	8005f30 <HAL_TIM_PWM_Start+0xd0>
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e000      	b.n	8005f32 <HAL_TIM_PWM_Start+0xd2>
 8005f30:	2300      	movs	r3, #0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d007      	beq.n	8005f46 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f44:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a22      	ldr	r2, [pc, #136]	; (8005fd4 <HAL_TIM_PWM_Start+0x174>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d022      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x136>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f58:	d01d      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x136>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a1f      	ldr	r2, [pc, #124]	; (8005fdc <HAL_TIM_PWM_Start+0x17c>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d018      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x136>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a1d      	ldr	r2, [pc, #116]	; (8005fe0 <HAL_TIM_PWM_Start+0x180>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d013      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x136>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a1c      	ldr	r2, [pc, #112]	; (8005fe4 <HAL_TIM_PWM_Start+0x184>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d00e      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x136>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a16      	ldr	r2, [pc, #88]	; (8005fd8 <HAL_TIM_PWM_Start+0x178>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d009      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x136>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a18      	ldr	r2, [pc, #96]	; (8005fe8 <HAL_TIM_PWM_Start+0x188>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d004      	beq.n	8005f96 <HAL_TIM_PWM_Start+0x136>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a16      	ldr	r2, [pc, #88]	; (8005fec <HAL_TIM_PWM_Start+0x18c>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d111      	bne.n	8005fba <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	f003 0307 	and.w	r3, r3, #7
 8005fa0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2b06      	cmp	r3, #6
 8005fa6:	d010      	beq.n	8005fca <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f042 0201 	orr.w	r2, r2, #1
 8005fb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fb8:	e007      	b.n	8005fca <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f042 0201 	orr.w	r2, r2, #1
 8005fc8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fca:	2300      	movs	r3, #0
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3710      	adds	r7, #16
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	40010000 	.word	0x40010000
 8005fd8:	40010400 	.word	0x40010400
 8005fdc:	40000400 	.word	0x40000400
 8005fe0:	40000800 	.word	0x40000800
 8005fe4:	40000c00 	.word	0x40000c00
 8005fe8:	40014000 	.word	0x40014000
 8005fec:	40001800 	.word	0x40001800

08005ff0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	2b00      	cmp	r3, #0
 8006010:	d020      	beq.n	8006054 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f003 0302 	and.w	r3, r3, #2
 8006018:	2b00      	cmp	r3, #0
 800601a:	d01b      	beq.n	8006054 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f06f 0202 	mvn.w	r2, #2
 8006024:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2201      	movs	r2, #1
 800602a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	f003 0303 	and.w	r3, r3, #3
 8006036:	2b00      	cmp	r3, #0
 8006038:	d003      	beq.n	8006042 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 f9f0 	bl	8006420 <HAL_TIM_IC_CaptureCallback>
 8006040:	e005      	b.n	800604e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 f9e2 	bl	800640c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f000 f9f3 	bl	8006434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	f003 0304 	and.w	r3, r3, #4
 800605a:	2b00      	cmp	r3, #0
 800605c:	d020      	beq.n	80060a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f003 0304 	and.w	r3, r3, #4
 8006064:	2b00      	cmp	r3, #0
 8006066:	d01b      	beq.n	80060a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f06f 0204 	mvn.w	r2, #4
 8006070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2202      	movs	r2, #2
 8006076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	699b      	ldr	r3, [r3, #24]
 800607e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006082:	2b00      	cmp	r3, #0
 8006084:	d003      	beq.n	800608e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 f9ca 	bl	8006420 <HAL_TIM_IC_CaptureCallback>
 800608c:	e005      	b.n	800609a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f000 f9bc 	bl	800640c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	f000 f9cd 	bl	8006434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2200      	movs	r2, #0
 800609e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	f003 0308 	and.w	r3, r3, #8
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d020      	beq.n	80060ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f003 0308 	and.w	r3, r3, #8
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d01b      	beq.n	80060ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f06f 0208 	mvn.w	r2, #8
 80060bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2204      	movs	r2, #4
 80060c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	69db      	ldr	r3, [r3, #28]
 80060ca:	f003 0303 	and.w	r3, r3, #3
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d003      	beq.n	80060da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 f9a4 	bl	8006420 <HAL_TIM_IC_CaptureCallback>
 80060d8:	e005      	b.n	80060e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 f996 	bl	800640c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f000 f9a7 	bl	8006434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	f003 0310 	and.w	r3, r3, #16
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d020      	beq.n	8006138 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f003 0310 	and.w	r3, r3, #16
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d01b      	beq.n	8006138 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f06f 0210 	mvn.w	r2, #16
 8006108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2208      	movs	r2, #8
 800610e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	69db      	ldr	r3, [r3, #28]
 8006116:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800611a:	2b00      	cmp	r3, #0
 800611c:	d003      	beq.n	8006126 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 f97e 	bl	8006420 <HAL_TIM_IC_CaptureCallback>
 8006124:	e005      	b.n	8006132 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 f970 	bl	800640c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 f981 	bl	8006434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	f003 0301 	and.w	r3, r3, #1
 800613e:	2b00      	cmp	r3, #0
 8006140:	d00c      	beq.n	800615c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f003 0301 	and.w	r3, r3, #1
 8006148:	2b00      	cmp	r3, #0
 800614a:	d007      	beq.n	800615c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f06f 0201 	mvn.w	r2, #1
 8006154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f7fd fa6e 	bl	8003638 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00c      	beq.n	8006180 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800616c:	2b00      	cmp	r3, #0
 800616e:	d007      	beq.n	8006180 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 fcc8 	bl	8006b10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006186:	2b00      	cmp	r3, #0
 8006188:	d00c      	beq.n	80061a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006190:	2b00      	cmp	r3, #0
 8006192:	d007      	beq.n	80061a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800619c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 f952 	bl	8006448 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	f003 0320 	and.w	r3, r3, #32
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00c      	beq.n	80061c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	f003 0320 	and.w	r3, r3, #32
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d007      	beq.n	80061c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f06f 0220 	mvn.w	r2, #32
 80061c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 fc9a 	bl	8006afc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80061c8:	bf00      	nop
 80061ca:	3710      	adds	r7, #16
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b086      	sub	sp, #24
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061dc:	2300      	movs	r3, #0
 80061de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d101      	bne.n	80061ee <HAL_TIM_OC_ConfigChannel+0x1e>
 80061ea:	2302      	movs	r3, #2
 80061ec:	e048      	b.n	8006280 <HAL_TIM_OC_ConfigChannel+0xb0>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2b0c      	cmp	r3, #12
 80061fa:	d839      	bhi.n	8006270 <HAL_TIM_OC_ConfigChannel+0xa0>
 80061fc:	a201      	add	r2, pc, #4	; (adr r2, 8006204 <HAL_TIM_OC_ConfigChannel+0x34>)
 80061fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006202:	bf00      	nop
 8006204:	08006239 	.word	0x08006239
 8006208:	08006271 	.word	0x08006271
 800620c:	08006271 	.word	0x08006271
 8006210:	08006271 	.word	0x08006271
 8006214:	08006247 	.word	0x08006247
 8006218:	08006271 	.word	0x08006271
 800621c:	08006271 	.word	0x08006271
 8006220:	08006271 	.word	0x08006271
 8006224:	08006255 	.word	0x08006255
 8006228:	08006271 	.word	0x08006271
 800622c:	08006271 	.word	0x08006271
 8006230:	08006271 	.word	0x08006271
 8006234:	08006263 	.word	0x08006263
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68b9      	ldr	r1, [r7, #8]
 800623e:	4618      	mov	r0, r3
 8006240:	f000 f9b8 	bl	80065b4 <TIM_OC1_SetConfig>
      break;
 8006244:	e017      	b.n	8006276 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	68b9      	ldr	r1, [r7, #8]
 800624c:	4618      	mov	r0, r3
 800624e:	f000 fa21 	bl	8006694 <TIM_OC2_SetConfig>
      break;
 8006252:	e010      	b.n	8006276 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68b9      	ldr	r1, [r7, #8]
 800625a:	4618      	mov	r0, r3
 800625c:	f000 fa90 	bl	8006780 <TIM_OC3_SetConfig>
      break;
 8006260:	e009      	b.n	8006276 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	68b9      	ldr	r1, [r7, #8]
 8006268:	4618      	mov	r0, r3
 800626a:	f000 fafd 	bl	8006868 <TIM_OC4_SetConfig>
      break;
 800626e:	e002      	b.n	8006276 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	75fb      	strb	r3, [r7, #23]
      break;
 8006274:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2200      	movs	r2, #0
 800627a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800627e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006280:	4618      	mov	r0, r3
 8006282:	3718      	adds	r7, #24
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b086      	sub	sp, #24
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006294:	2300      	movs	r3, #0
 8006296:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d101      	bne.n	80062a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80062a2:	2302      	movs	r3, #2
 80062a4:	e0ae      	b.n	8006404 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2b0c      	cmp	r3, #12
 80062b2:	f200 809f 	bhi.w	80063f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80062b6:	a201      	add	r2, pc, #4	; (adr r2, 80062bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80062b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062bc:	080062f1 	.word	0x080062f1
 80062c0:	080063f5 	.word	0x080063f5
 80062c4:	080063f5 	.word	0x080063f5
 80062c8:	080063f5 	.word	0x080063f5
 80062cc:	08006331 	.word	0x08006331
 80062d0:	080063f5 	.word	0x080063f5
 80062d4:	080063f5 	.word	0x080063f5
 80062d8:	080063f5 	.word	0x080063f5
 80062dc:	08006373 	.word	0x08006373
 80062e0:	080063f5 	.word	0x080063f5
 80062e4:	080063f5 	.word	0x080063f5
 80062e8:	080063f5 	.word	0x080063f5
 80062ec:	080063b3 	.word	0x080063b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68b9      	ldr	r1, [r7, #8]
 80062f6:	4618      	mov	r0, r3
 80062f8:	f000 f95c 	bl	80065b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	699a      	ldr	r2, [r3, #24]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f042 0208 	orr.w	r2, r2, #8
 800630a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	699a      	ldr	r2, [r3, #24]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f022 0204 	bic.w	r2, r2, #4
 800631a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	6999      	ldr	r1, [r3, #24]
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	691a      	ldr	r2, [r3, #16]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	430a      	orrs	r2, r1
 800632c:	619a      	str	r2, [r3, #24]
      break;
 800632e:	e064      	b.n	80063fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68b9      	ldr	r1, [r7, #8]
 8006336:	4618      	mov	r0, r3
 8006338:	f000 f9ac 	bl	8006694 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	699a      	ldr	r2, [r3, #24]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800634a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	699a      	ldr	r2, [r3, #24]
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800635a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	6999      	ldr	r1, [r3, #24]
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	021a      	lsls	r2, r3, #8
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	430a      	orrs	r2, r1
 800636e:	619a      	str	r2, [r3, #24]
      break;
 8006370:	e043      	b.n	80063fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68b9      	ldr	r1, [r7, #8]
 8006378:	4618      	mov	r0, r3
 800637a:	f000 fa01 	bl	8006780 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	69da      	ldr	r2, [r3, #28]
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f042 0208 	orr.w	r2, r2, #8
 800638c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	69da      	ldr	r2, [r3, #28]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f022 0204 	bic.w	r2, r2, #4
 800639c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	69d9      	ldr	r1, [r3, #28]
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	691a      	ldr	r2, [r3, #16]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	430a      	orrs	r2, r1
 80063ae:	61da      	str	r2, [r3, #28]
      break;
 80063b0:	e023      	b.n	80063fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68b9      	ldr	r1, [r7, #8]
 80063b8:	4618      	mov	r0, r3
 80063ba:	f000 fa55 	bl	8006868 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	69da      	ldr	r2, [r3, #28]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	69da      	ldr	r2, [r3, #28]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	69d9      	ldr	r1, [r3, #28]
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	691b      	ldr	r3, [r3, #16]
 80063e8:	021a      	lsls	r2, r3, #8
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	430a      	orrs	r2, r1
 80063f0:	61da      	str	r2, [r3, #28]
      break;
 80063f2:	e002      	b.n	80063fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	75fb      	strb	r3, [r7, #23]
      break;
 80063f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006402:	7dfb      	ldrb	r3, [r7, #23]
}
 8006404:	4618      	mov	r0, r3
 8006406:	3718      	adds	r7, #24
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006420:	b480      	push	{r7}
 8006422:	b083      	sub	sp, #12
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006428:	bf00      	nop
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800643c:	bf00      	nop
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006450:	bf00      	nop
 8006452:	370c      	adds	r7, #12
 8006454:	46bd      	mov	sp, r7
 8006456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645a:	4770      	bx	lr

0800645c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800645c:	b480      	push	{r7}
 800645e:	b085      	sub	sp, #20
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4a46      	ldr	r2, [pc, #280]	; (8006588 <TIM_Base_SetConfig+0x12c>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d013      	beq.n	800649c <TIM_Base_SetConfig+0x40>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800647a:	d00f      	beq.n	800649c <TIM_Base_SetConfig+0x40>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4a43      	ldr	r2, [pc, #268]	; (800658c <TIM_Base_SetConfig+0x130>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d00b      	beq.n	800649c <TIM_Base_SetConfig+0x40>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a42      	ldr	r2, [pc, #264]	; (8006590 <TIM_Base_SetConfig+0x134>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d007      	beq.n	800649c <TIM_Base_SetConfig+0x40>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4a41      	ldr	r2, [pc, #260]	; (8006594 <TIM_Base_SetConfig+0x138>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d003      	beq.n	800649c <TIM_Base_SetConfig+0x40>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a40      	ldr	r2, [pc, #256]	; (8006598 <TIM_Base_SetConfig+0x13c>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d108      	bne.n	80064ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a35      	ldr	r2, [pc, #212]	; (8006588 <TIM_Base_SetConfig+0x12c>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d02b      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064bc:	d027      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4a32      	ldr	r2, [pc, #200]	; (800658c <TIM_Base_SetConfig+0x130>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d023      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a31      	ldr	r2, [pc, #196]	; (8006590 <TIM_Base_SetConfig+0x134>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d01f      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	4a30      	ldr	r2, [pc, #192]	; (8006594 <TIM_Base_SetConfig+0x138>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d01b      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a2f      	ldr	r2, [pc, #188]	; (8006598 <TIM_Base_SetConfig+0x13c>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d017      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a2e      	ldr	r2, [pc, #184]	; (800659c <TIM_Base_SetConfig+0x140>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d013      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a2d      	ldr	r2, [pc, #180]	; (80065a0 <TIM_Base_SetConfig+0x144>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d00f      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a2c      	ldr	r2, [pc, #176]	; (80065a4 <TIM_Base_SetConfig+0x148>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d00b      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a2b      	ldr	r2, [pc, #172]	; (80065a8 <TIM_Base_SetConfig+0x14c>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d007      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a2a      	ldr	r2, [pc, #168]	; (80065ac <TIM_Base_SetConfig+0x150>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d003      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a29      	ldr	r2, [pc, #164]	; (80065b0 <TIM_Base_SetConfig+0x154>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d108      	bne.n	8006520 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006514:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	68fa      	ldr	r2, [r7, #12]
 800651c:	4313      	orrs	r3, r2
 800651e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	695b      	ldr	r3, [r3, #20]
 800652a:	4313      	orrs	r3, r2
 800652c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	68fa      	ldr	r2, [r7, #12]
 8006532:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	689a      	ldr	r2, [r3, #8]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	4a10      	ldr	r2, [pc, #64]	; (8006588 <TIM_Base_SetConfig+0x12c>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d003      	beq.n	8006554 <TIM_Base_SetConfig+0xf8>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a12      	ldr	r2, [pc, #72]	; (8006598 <TIM_Base_SetConfig+0x13c>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d103      	bne.n	800655c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	691a      	ldr	r2, [r3, #16]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2201      	movs	r2, #1
 8006560:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	f003 0301 	and.w	r3, r3, #1
 800656a:	2b01      	cmp	r3, #1
 800656c:	d105      	bne.n	800657a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	f023 0201 	bic.w	r2, r3, #1
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	611a      	str	r2, [r3, #16]
  }
}
 800657a:	bf00      	nop
 800657c:	3714      	adds	r7, #20
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr
 8006586:	bf00      	nop
 8006588:	40010000 	.word	0x40010000
 800658c:	40000400 	.word	0x40000400
 8006590:	40000800 	.word	0x40000800
 8006594:	40000c00 	.word	0x40000c00
 8006598:	40010400 	.word	0x40010400
 800659c:	40014000 	.word	0x40014000
 80065a0:	40014400 	.word	0x40014400
 80065a4:	40014800 	.word	0x40014800
 80065a8:	40001800 	.word	0x40001800
 80065ac:	40001c00 	.word	0x40001c00
 80065b0:	40002000 	.word	0x40002000

080065b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b087      	sub	sp, #28
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6a1b      	ldr	r3, [r3, #32]
 80065c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6a1b      	ldr	r3, [r3, #32]
 80065c8:	f023 0201 	bic.w	r2, r3, #1
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	699b      	ldr	r3, [r3, #24]
 80065da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f023 0303 	bic.w	r3, r3, #3
 80065ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68fa      	ldr	r2, [r7, #12]
 80065f2:	4313      	orrs	r3, r2
 80065f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	f023 0302 	bic.w	r3, r3, #2
 80065fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	697a      	ldr	r2, [r7, #20]
 8006604:	4313      	orrs	r3, r2
 8006606:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a20      	ldr	r2, [pc, #128]	; (800668c <TIM_OC1_SetConfig+0xd8>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d003      	beq.n	8006618 <TIM_OC1_SetConfig+0x64>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4a1f      	ldr	r2, [pc, #124]	; (8006690 <TIM_OC1_SetConfig+0xdc>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d10c      	bne.n	8006632 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	f023 0308 	bic.w	r3, r3, #8
 800661e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	697a      	ldr	r2, [r7, #20]
 8006626:	4313      	orrs	r3, r2
 8006628:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	f023 0304 	bic.w	r3, r3, #4
 8006630:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a15      	ldr	r2, [pc, #84]	; (800668c <TIM_OC1_SetConfig+0xd8>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d003      	beq.n	8006642 <TIM_OC1_SetConfig+0x8e>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a14      	ldr	r2, [pc, #80]	; (8006690 <TIM_OC1_SetConfig+0xdc>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d111      	bne.n	8006666 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006648:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006650:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	695b      	ldr	r3, [r3, #20]
 8006656:	693a      	ldr	r2, [r7, #16]
 8006658:	4313      	orrs	r3, r2
 800665a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	699b      	ldr	r3, [r3, #24]
 8006660:	693a      	ldr	r2, [r7, #16]
 8006662:	4313      	orrs	r3, r2
 8006664:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	693a      	ldr	r2, [r7, #16]
 800666a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	68fa      	ldr	r2, [r7, #12]
 8006670:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	685a      	ldr	r2, [r3, #4]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	697a      	ldr	r2, [r7, #20]
 800667e:	621a      	str	r2, [r3, #32]
}
 8006680:	bf00      	nop
 8006682:	371c      	adds	r7, #28
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr
 800668c:	40010000 	.word	0x40010000
 8006690:	40010400 	.word	0x40010400

08006694 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006694:	b480      	push	{r7}
 8006696:	b087      	sub	sp, #28
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
 800669c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a1b      	ldr	r3, [r3, #32]
 80066a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a1b      	ldr	r3, [r3, #32]
 80066a8:	f023 0210 	bic.w	r2, r3, #16
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	699b      	ldr	r3, [r3, #24]
 80066ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	021b      	lsls	r3, r3, #8
 80066d2:	68fa      	ldr	r2, [r7, #12]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	f023 0320 	bic.w	r3, r3, #32
 80066de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	011b      	lsls	r3, r3, #4
 80066e6:	697a      	ldr	r2, [r7, #20]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a22      	ldr	r2, [pc, #136]	; (8006778 <TIM_OC2_SetConfig+0xe4>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d003      	beq.n	80066fc <TIM_OC2_SetConfig+0x68>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a21      	ldr	r2, [pc, #132]	; (800677c <TIM_OC2_SetConfig+0xe8>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d10d      	bne.n	8006718 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006702:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	011b      	lsls	r3, r3, #4
 800670a:	697a      	ldr	r2, [r7, #20]
 800670c:	4313      	orrs	r3, r2
 800670e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006716:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a17      	ldr	r2, [pc, #92]	; (8006778 <TIM_OC2_SetConfig+0xe4>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d003      	beq.n	8006728 <TIM_OC2_SetConfig+0x94>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a16      	ldr	r2, [pc, #88]	; (800677c <TIM_OC2_SetConfig+0xe8>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d113      	bne.n	8006750 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800672e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006736:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	695b      	ldr	r3, [r3, #20]
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	693a      	ldr	r2, [r7, #16]
 8006740:	4313      	orrs	r3, r2
 8006742:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	699b      	ldr	r3, [r3, #24]
 8006748:	009b      	lsls	r3, r3, #2
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	4313      	orrs	r3, r2
 800674e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	693a      	ldr	r2, [r7, #16]
 8006754:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	68fa      	ldr	r2, [r7, #12]
 800675a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	685a      	ldr	r2, [r3, #4]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	697a      	ldr	r2, [r7, #20]
 8006768:	621a      	str	r2, [r3, #32]
}
 800676a:	bf00      	nop
 800676c:	371c      	adds	r7, #28
 800676e:	46bd      	mov	sp, r7
 8006770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006774:	4770      	bx	lr
 8006776:	bf00      	nop
 8006778:	40010000 	.word	0x40010000
 800677c:	40010400 	.word	0x40010400

08006780 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006780:	b480      	push	{r7}
 8006782:	b087      	sub	sp, #28
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a1b      	ldr	r3, [r3, #32]
 800678e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6a1b      	ldr	r3, [r3, #32]
 8006794:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	69db      	ldr	r3, [r3, #28]
 80067a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f023 0303 	bic.w	r3, r3, #3
 80067b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	4313      	orrs	r3, r2
 80067c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80067c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	021b      	lsls	r3, r3, #8
 80067d0:	697a      	ldr	r2, [r7, #20]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a21      	ldr	r2, [pc, #132]	; (8006860 <TIM_OC3_SetConfig+0xe0>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d003      	beq.n	80067e6 <TIM_OC3_SetConfig+0x66>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4a20      	ldr	r2, [pc, #128]	; (8006864 <TIM_OC3_SetConfig+0xe4>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d10d      	bne.n	8006802 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	68db      	ldr	r3, [r3, #12]
 80067f2:	021b      	lsls	r3, r3, #8
 80067f4:	697a      	ldr	r2, [r7, #20]
 80067f6:	4313      	orrs	r3, r2
 80067f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006800:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a16      	ldr	r2, [pc, #88]	; (8006860 <TIM_OC3_SetConfig+0xe0>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d003      	beq.n	8006812 <TIM_OC3_SetConfig+0x92>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a15      	ldr	r2, [pc, #84]	; (8006864 <TIM_OC3_SetConfig+0xe4>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d113      	bne.n	800683a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	011b      	lsls	r3, r3, #4
 8006828:	693a      	ldr	r2, [r7, #16]
 800682a:	4313      	orrs	r3, r2
 800682c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	699b      	ldr	r3, [r3, #24]
 8006832:	011b      	lsls	r3, r3, #4
 8006834:	693a      	ldr	r2, [r7, #16]
 8006836:	4313      	orrs	r3, r2
 8006838:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	693a      	ldr	r2, [r7, #16]
 800683e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	685a      	ldr	r2, [r3, #4]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	697a      	ldr	r2, [r7, #20]
 8006852:	621a      	str	r2, [r3, #32]
}
 8006854:	bf00      	nop
 8006856:	371c      	adds	r7, #28
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr
 8006860:	40010000 	.word	0x40010000
 8006864:	40010400 	.word	0x40010400

08006868 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006868:	b480      	push	{r7}
 800686a:	b087      	sub	sp, #28
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
 8006870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6a1b      	ldr	r3, [r3, #32]
 8006876:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6a1b      	ldr	r3, [r3, #32]
 800687c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	69db      	ldr	r3, [r3, #28]
 800688e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006896:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800689e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	021b      	lsls	r3, r3, #8
 80068a6:	68fa      	ldr	r2, [r7, #12]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80068b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	031b      	lsls	r3, r3, #12
 80068ba:	693a      	ldr	r2, [r7, #16]
 80068bc:	4313      	orrs	r3, r2
 80068be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	4a12      	ldr	r2, [pc, #72]	; (800690c <TIM_OC4_SetConfig+0xa4>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d003      	beq.n	80068d0 <TIM_OC4_SetConfig+0x68>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	4a11      	ldr	r2, [pc, #68]	; (8006910 <TIM_OC4_SetConfig+0xa8>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d109      	bne.n	80068e4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80068d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	695b      	ldr	r3, [r3, #20]
 80068dc:	019b      	lsls	r3, r3, #6
 80068de:	697a      	ldr	r2, [r7, #20]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	697a      	ldr	r2, [r7, #20]
 80068e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	68fa      	ldr	r2, [r7, #12]
 80068ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	685a      	ldr	r2, [r3, #4]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	693a      	ldr	r2, [r7, #16]
 80068fc:	621a      	str	r2, [r3, #32]
}
 80068fe:	bf00      	nop
 8006900:	371c      	adds	r7, #28
 8006902:	46bd      	mov	sp, r7
 8006904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006908:	4770      	bx	lr
 800690a:	bf00      	nop
 800690c:	40010000 	.word	0x40010000
 8006910:	40010400 	.word	0x40010400

08006914 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006914:	b480      	push	{r7}
 8006916:	b087      	sub	sp, #28
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	f003 031f 	and.w	r3, r3, #31
 8006926:	2201      	movs	r2, #1
 8006928:	fa02 f303 	lsl.w	r3, r2, r3
 800692c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6a1a      	ldr	r2, [r3, #32]
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	43db      	mvns	r3, r3
 8006936:	401a      	ands	r2, r3
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	6a1a      	ldr	r2, [r3, #32]
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	f003 031f 	and.w	r3, r3, #31
 8006946:	6879      	ldr	r1, [r7, #4]
 8006948:	fa01 f303 	lsl.w	r3, r1, r3
 800694c:	431a      	orrs	r2, r3
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	621a      	str	r2, [r3, #32]
}
 8006952:	bf00      	nop
 8006954:	371c      	adds	r7, #28
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr
	...

08006960 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006960:	b480      	push	{r7}
 8006962:	b085      	sub	sp, #20
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006970:	2b01      	cmp	r3, #1
 8006972:	d101      	bne.n	8006978 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006974:	2302      	movs	r3, #2
 8006976:	e05a      	b.n	8006a2e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2202      	movs	r2, #2
 8006984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800699e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	68fa      	ldr	r2, [r7, #12]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a21      	ldr	r2, [pc, #132]	; (8006a3c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d022      	beq.n	8006a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069c4:	d01d      	beq.n	8006a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a1d      	ldr	r2, [pc, #116]	; (8006a40 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d018      	beq.n	8006a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a1b      	ldr	r2, [pc, #108]	; (8006a44 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d013      	beq.n	8006a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a1a      	ldr	r2, [pc, #104]	; (8006a48 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d00e      	beq.n	8006a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a18      	ldr	r2, [pc, #96]	; (8006a4c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d009      	beq.n	8006a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a17      	ldr	r2, [pc, #92]	; (8006a50 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d004      	beq.n	8006a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a15      	ldr	r2, [pc, #84]	; (8006a54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d10c      	bne.n	8006a1c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	68ba      	ldr	r2, [r7, #8]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	68ba      	ldr	r2, [r7, #8]
 8006a1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2200      	movs	r2, #0
 8006a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3714      	adds	r7, #20
 8006a32:	46bd      	mov	sp, r7
 8006a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a38:	4770      	bx	lr
 8006a3a:	bf00      	nop
 8006a3c:	40010000 	.word	0x40010000
 8006a40:	40000400 	.word	0x40000400
 8006a44:	40000800 	.word	0x40000800
 8006a48:	40000c00 	.word	0x40000c00
 8006a4c:	40010400 	.word	0x40010400
 8006a50:	40014000 	.word	0x40014000
 8006a54:	40001800 	.word	0x40001800

08006a58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b085      	sub	sp, #20
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006a62:	2300      	movs	r3, #0
 8006a64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d101      	bne.n	8006a74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006a70:	2302      	movs	r3, #2
 8006a72:	e03d      	b.n	8006af0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2201      	movs	r2, #1
 8006a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	695b      	ldr	r3, [r3, #20]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	69db      	ldr	r3, [r3, #28]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006aee:	2300      	movs	r3, #0
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3714      	adds	r7, #20
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr

08006afc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b083      	sub	sp, #12
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b04:	bf00      	nop
 8006b06:	370c      	adds	r7, #12
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr

08006b10 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b083      	sub	sp, #12
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b18:	bf00      	nop
 8006b1a:	370c      	adds	r7, #12
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	4770      	bx	lr

08006b24 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b08b      	sub	sp, #44	; 0x2c
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	60f8      	str	r0, [r7, #12]
 8006b2c:	60b9      	str	r1, [r7, #8]
 8006b2e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	fa93 f3a3 	rbit	r3, r3
 8006b3e:	613b      	str	r3, [r7, #16]
  return result;
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d101      	bne.n	8006b4e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8006b4a:	2320      	movs	r3, #32
 8006b4c:	e003      	b.n	8006b56 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8006b4e:	69bb      	ldr	r3, [r7, #24]
 8006b50:	fab3 f383 	clz	r3, r3
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	005b      	lsls	r3, r3, #1
 8006b58:	2103      	movs	r1, #3
 8006b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b5e:	43db      	mvns	r3, r3
 8006b60:	401a      	ands	r2, r3
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b66:	6a3b      	ldr	r3, [r7, #32]
 8006b68:	fa93 f3a3 	rbit	r3, r3
 8006b6c:	61fb      	str	r3, [r7, #28]
  return result;
 8006b6e:	69fb      	ldr	r3, [r7, #28]
 8006b70:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d101      	bne.n	8006b7c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8006b78:	2320      	movs	r3, #32
 8006b7a:	e003      	b.n	8006b84 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8006b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7e:	fab3 f383 	clz	r3, r3
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	005b      	lsls	r3, r3, #1
 8006b86:	6879      	ldr	r1, [r7, #4]
 8006b88:	fa01 f303 	lsl.w	r3, r1, r3
 8006b8c:	431a      	orrs	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	601a      	str	r2, [r3, #0]
}
 8006b92:	bf00      	nop
 8006b94:	372c      	adds	r7, #44	; 0x2c
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr

08006b9e <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8006b9e:	b480      	push	{r7}
 8006ba0:	b085      	sub	sp, #20
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	60f8      	str	r0, [r7, #12]
 8006ba6:	60b9      	str	r1, [r7, #8]
 8006ba8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	685a      	ldr	r2, [r3, #4]
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	43db      	mvns	r3, r3
 8006bb2:	401a      	ands	r2, r3
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	6879      	ldr	r1, [r7, #4]
 8006bb8:	fb01 f303 	mul.w	r3, r1, r3
 8006bbc:	431a      	orrs	r2, r3
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	605a      	str	r2, [r3, #4]
}
 8006bc2:	bf00      	nop
 8006bc4:	3714      	adds	r7, #20
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr

08006bce <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b08b      	sub	sp, #44	; 0x2c
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	60f8      	str	r0, [r7, #12]
 8006bd6:	60b9      	str	r1, [r7, #8]
 8006bd8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	689a      	ldr	r2, [r3, #8]
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	fa93 f3a3 	rbit	r3, r3
 8006be8:	613b      	str	r3, [r7, #16]
  return result;
 8006bea:	693b      	ldr	r3, [r7, #16]
 8006bec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d101      	bne.n	8006bf8 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8006bf4:	2320      	movs	r3, #32
 8006bf6:	e003      	b.n	8006c00 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	fab3 f383 	clz	r3, r3
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	005b      	lsls	r3, r3, #1
 8006c02:	2103      	movs	r1, #3
 8006c04:	fa01 f303 	lsl.w	r3, r1, r3
 8006c08:	43db      	mvns	r3, r3
 8006c0a:	401a      	ands	r2, r3
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c10:	6a3b      	ldr	r3, [r7, #32]
 8006c12:	fa93 f3a3 	rbit	r3, r3
 8006c16:	61fb      	str	r3, [r7, #28]
  return result;
 8006c18:	69fb      	ldr	r3, [r7, #28]
 8006c1a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d101      	bne.n	8006c26 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8006c22:	2320      	movs	r3, #32
 8006c24:	e003      	b.n	8006c2e <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8006c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c28:	fab3 f383 	clz	r3, r3
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	005b      	lsls	r3, r3, #1
 8006c30:	6879      	ldr	r1, [r7, #4]
 8006c32:	fa01 f303 	lsl.w	r3, r1, r3
 8006c36:	431a      	orrs	r2, r3
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8006c3c:	bf00      	nop
 8006c3e:	372c      	adds	r7, #44	; 0x2c
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr

08006c48 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b08b      	sub	sp, #44	; 0x2c
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	60f8      	str	r0, [r7, #12]
 8006c50:	60b9      	str	r1, [r7, #8]
 8006c52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	68da      	ldr	r2, [r3, #12]
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	fa93 f3a3 	rbit	r3, r3
 8006c62:	613b      	str	r3, [r7, #16]
  return result;
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006c68:	69bb      	ldr	r3, [r7, #24]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d101      	bne.n	8006c72 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8006c6e:	2320      	movs	r3, #32
 8006c70:	e003      	b.n	8006c7a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	fab3 f383 	clz	r3, r3
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	005b      	lsls	r3, r3, #1
 8006c7c:	2103      	movs	r1, #3
 8006c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8006c82:	43db      	mvns	r3, r3
 8006c84:	401a      	ands	r2, r3
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c8a:	6a3b      	ldr	r3, [r7, #32]
 8006c8c:	fa93 f3a3 	rbit	r3, r3
 8006c90:	61fb      	str	r3, [r7, #28]
  return result;
 8006c92:	69fb      	ldr	r3, [r7, #28]
 8006c94:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d101      	bne.n	8006ca0 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8006c9c:	2320      	movs	r3, #32
 8006c9e:	e003      	b.n	8006ca8 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8006ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca2:	fab3 f383 	clz	r3, r3
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	005b      	lsls	r3, r3, #1
 8006caa:	6879      	ldr	r1, [r7, #4]
 8006cac:	fa01 f303 	lsl.w	r3, r1, r3
 8006cb0:	431a      	orrs	r2, r3
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	60da      	str	r2, [r3, #12]
}
 8006cb6:	bf00      	nop
 8006cb8:	372c      	adds	r7, #44	; 0x2c
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr

08006cc2 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8006cc2:	b480      	push	{r7}
 8006cc4:	b08b      	sub	sp, #44	; 0x2c
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	60f8      	str	r0, [r7, #12]
 8006cca:	60b9      	str	r1, [r7, #8]
 8006ccc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	6a1a      	ldr	r2, [r3, #32]
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	fa93 f3a3 	rbit	r3, r3
 8006cdc:	613b      	str	r3, [r7, #16]
  return result;
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006ce2:	69bb      	ldr	r3, [r7, #24]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d101      	bne.n	8006cec <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8006ce8:	2320      	movs	r3, #32
 8006cea:	e003      	b.n	8006cf4 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8006cec:	69bb      	ldr	r3, [r7, #24]
 8006cee:	fab3 f383 	clz	r3, r3
 8006cf2:	b2db      	uxtb	r3, r3
 8006cf4:	009b      	lsls	r3, r3, #2
 8006cf6:	210f      	movs	r1, #15
 8006cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8006cfc:	43db      	mvns	r3, r3
 8006cfe:	401a      	ands	r2, r3
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d04:	6a3b      	ldr	r3, [r7, #32]
 8006d06:	fa93 f3a3 	rbit	r3, r3
 8006d0a:	61fb      	str	r3, [r7, #28]
  return result;
 8006d0c:	69fb      	ldr	r3, [r7, #28]
 8006d0e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d101      	bne.n	8006d1a <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8006d16:	2320      	movs	r3, #32
 8006d18:	e003      	b.n	8006d22 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8006d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d1c:	fab3 f383 	clz	r3, r3
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	6879      	ldr	r1, [r7, #4]
 8006d26:	fa01 f303 	lsl.w	r3, r1, r3
 8006d2a:	431a      	orrs	r2, r3
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8006d30:	bf00      	nop
 8006d32:	372c      	adds	r7, #44	; 0x2c
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr

08006d3c <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b08b      	sub	sp, #44	; 0x2c
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	0a1b      	lsrs	r3, r3, #8
 8006d50:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	fa93 f3a3 	rbit	r3, r3
 8006d58:	613b      	str	r3, [r7, #16]
  return result;
 8006d5a:	693b      	ldr	r3, [r7, #16]
 8006d5c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006d5e:	69bb      	ldr	r3, [r7, #24]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d101      	bne.n	8006d68 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8006d64:	2320      	movs	r3, #32
 8006d66:	e003      	b.n	8006d70 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8006d68:	69bb      	ldr	r3, [r7, #24]
 8006d6a:	fab3 f383 	clz	r3, r3
 8006d6e:	b2db      	uxtb	r3, r3
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	210f      	movs	r1, #15
 8006d74:	fa01 f303 	lsl.w	r3, r1, r3
 8006d78:	43db      	mvns	r3, r3
 8006d7a:	401a      	ands	r2, r3
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	0a1b      	lsrs	r3, r3, #8
 8006d80:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d82:	6a3b      	ldr	r3, [r7, #32]
 8006d84:	fa93 f3a3 	rbit	r3, r3
 8006d88:	61fb      	str	r3, [r7, #28]
  return result;
 8006d8a:	69fb      	ldr	r3, [r7, #28]
 8006d8c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d101      	bne.n	8006d98 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8006d94:	2320      	movs	r3, #32
 8006d96:	e003      	b.n	8006da0 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8006d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9a:	fab3 f383 	clz	r3, r3
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	009b      	lsls	r3, r3, #2
 8006da2:	6879      	ldr	r1, [r7, #4]
 8006da4:	fa01 f303 	lsl.w	r3, r1, r3
 8006da8:	431a      	orrs	r2, r3
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8006dae:	bf00      	nop
 8006db0:	372c      	adds	r7, #44	; 0x2c
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr

08006dba <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8006dba:	b580      	push	{r7, lr}
 8006dbc:	b08a      	sub	sp, #40	; 0x28
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	6078      	str	r0, [r7, #4]
 8006dc2:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t currentpin = 0x00000000U;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	fa93 f3a3 	rbit	r3, r3
 8006dd8:	617b      	str	r3, [r7, #20]
  return result;
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d101      	bne.n	8006de8 <LL_GPIO_Init+0x2e>
    return 32U;
 8006de4:	2320      	movs	r3, #32
 8006de6:	e003      	b.n	8006df0 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8006de8:	69fb      	ldr	r3, [r7, #28]
 8006dea:	fab3 f383 	clz	r3, r3
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006df2:	e057      	b.n	8006ea4 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	2101      	movs	r1, #1
 8006dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfc:	fa01 f303 	lsl.w	r3, r1, r3
 8006e00:	4013      	ands	r3, r2
 8006e02:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8006e04:	6a3b      	ldr	r3, [r7, #32]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d049      	beq.n	8006e9e <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d003      	beq.n	8006e1a <LL_GPIO_Init+0x60>
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	d10d      	bne.n	8006e36 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	461a      	mov	r2, r3
 8006e20:	6a39      	ldr	r1, [r7, #32]
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f7ff fed3 	bl	8006bce <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	68db      	ldr	r3, [r3, #12]
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	6a39      	ldr	r1, [r7, #32]
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f7ff feb4 	bl	8006b9e <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	691b      	ldr	r3, [r3, #16]
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	6a39      	ldr	r1, [r7, #32]
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f7ff ff02 	bl	8006c48 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	2b02      	cmp	r3, #2
 8006e4a:	d121      	bne.n	8006e90 <LL_GPIO_Init+0xd6>
 8006e4c:	6a3b      	ldr	r3, [r7, #32]
 8006e4e:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	fa93 f3a3 	rbit	r3, r3
 8006e56:	60bb      	str	r3, [r7, #8]
  return result;
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d101      	bne.n	8006e66 <LL_GPIO_Init+0xac>
    return 32U;
 8006e62:	2320      	movs	r3, #32
 8006e64:	e003      	b.n	8006e6e <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	fab3 f383 	clz	r3, r3
 8006e6c:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8006e6e:	2b07      	cmp	r3, #7
 8006e70:	d807      	bhi.n	8006e82 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	695b      	ldr	r3, [r3, #20]
 8006e76:	461a      	mov	r2, r3
 8006e78:	6a39      	ldr	r1, [r7, #32]
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f7ff ff21 	bl	8006cc2 <LL_GPIO_SetAFPin_0_7>
 8006e80:	e006      	b.n	8006e90 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	695b      	ldr	r3, [r3, #20]
 8006e86:	461a      	mov	r2, r3
 8006e88:	6a39      	ldr	r1, [r7, #32]
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f7ff ff56 	bl	8006d3c <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	461a      	mov	r2, r3
 8006e96:	6a39      	ldr	r1, [r7, #32]
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f7ff fe43 	bl	8006b24 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8006e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eaa:	fa22 f303 	lsr.w	r3, r2, r3
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d1a0      	bne.n	8006df4 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8006eb2:	2300      	movs	r3, #0
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3728      	adds	r7, #40	; 0x28
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006ec0:	4b04      	ldr	r3, [pc, #16]	; (8006ed4 <LL_RCC_GetSysClkSource+0x18>)
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	f003 030c 	and.w	r3, r3, #12
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	40023800 	.word	0x40023800

08006ed8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006edc:	4b04      	ldr	r3, [pc, #16]	; (8006ef0 <LL_RCC_GetAHBPrescaler+0x18>)
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	40023800 	.word	0x40023800

08006ef4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006ef8:	4b04      	ldr	r3, [pc, #16]	; (8006f0c <LL_RCC_GetAPB1Prescaler+0x18>)
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr
 8006f0a:	bf00      	nop
 8006f0c:	40023800 	.word	0x40023800

08006f10 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8006f10:	b480      	push	{r7}
 8006f12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006f14:	4b04      	ldr	r3, [pc, #16]	; (8006f28 <LL_RCC_GetAPB2Prescaler+0x18>)
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f24:	4770      	bx	lr
 8006f26:	bf00      	nop
 8006f28:	40023800 	.word	0x40023800

08006f2c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006f30:	4b04      	ldr	r3, [pc, #16]	; (8006f44 <LL_RCC_PLL_GetMainSource+0x18>)
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop
 8006f44:	40023800 	.word	0x40023800

08006f48 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006f4c:	4b04      	ldr	r3, [pc, #16]	; (8006f60 <LL_RCC_PLL_GetN+0x18>)
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	099b      	lsrs	r3, r3, #6
 8006f52:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr
 8006f60:	40023800 	.word	0x40023800

08006f64 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8006f64:	b480      	push	{r7}
 8006f66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8006f68:	4b04      	ldr	r3, [pc, #16]	; (8006f7c <LL_RCC_PLL_GetP+0x18>)
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	46bd      	mov	sp, r7
 8006f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f78:	4770      	bx	lr
 8006f7a:	bf00      	nop
 8006f7c:	40023800 	.word	0x40023800

08006f80 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006f80:	b480      	push	{r7}
 8006f82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006f84:	4b04      	ldr	r3, [pc, #16]	; (8006f98 <LL_RCC_PLL_GetDivider+0x18>)
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	40023800 	.word	0x40023800

08006f9c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b082      	sub	sp, #8
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8006fa4:	f000 f820 	bl	8006fe8 <RCC_GetSystemClockFreq>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f000 f840 	bl	8007038 <RCC_GetHCLKClockFreq>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f000 f84e 	bl	8007064 <RCC_GetPCLK1ClockFreq>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f000 f85a 	bl	800708c <RCC_GetPCLK2ClockFreq>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	60da      	str	r2, [r3, #12]
}
 8006fde:	bf00      	nop
 8006fe0:	3708      	adds	r7, #8
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}
	...

08006fe8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8006ff2:	f7ff ff63 	bl	8006ebc <LL_RCC_GetSysClkSource>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b08      	cmp	r3, #8
 8006ffa:	d00c      	beq.n	8007016 <RCC_GetSystemClockFreq+0x2e>
 8006ffc:	2b08      	cmp	r3, #8
 8006ffe:	d80f      	bhi.n	8007020 <RCC_GetSystemClockFreq+0x38>
 8007000:	2b00      	cmp	r3, #0
 8007002:	d002      	beq.n	800700a <RCC_GetSystemClockFreq+0x22>
 8007004:	2b04      	cmp	r3, #4
 8007006:	d003      	beq.n	8007010 <RCC_GetSystemClockFreq+0x28>
 8007008:	e00a      	b.n	8007020 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800700a:	4b09      	ldr	r3, [pc, #36]	; (8007030 <RCC_GetSystemClockFreq+0x48>)
 800700c:	607b      	str	r3, [r7, #4]
      break;
 800700e:	e00a      	b.n	8007026 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8007010:	4b08      	ldr	r3, [pc, #32]	; (8007034 <RCC_GetSystemClockFreq+0x4c>)
 8007012:	607b      	str	r3, [r7, #4]
      break;
 8007014:	e007      	b.n	8007026 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8007016:	2008      	movs	r0, #8
 8007018:	f000 f84c 	bl	80070b4 <RCC_PLL_GetFreqDomain_SYS>
 800701c:	6078      	str	r0, [r7, #4]
      break;
 800701e:	e002      	b.n	8007026 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8007020:	4b03      	ldr	r3, [pc, #12]	; (8007030 <RCC_GetSystemClockFreq+0x48>)
 8007022:	607b      	str	r3, [r7, #4]
      break;
 8007024:	bf00      	nop
  }

  return frequency;
 8007026:	687b      	ldr	r3, [r7, #4]
}
 8007028:	4618      	mov	r0, r3
 800702a:	3708      	adds	r7, #8
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}
 8007030:	00f42400 	.word	0x00f42400
 8007034:	007a1200 	.word	0x007a1200

08007038 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b082      	sub	sp, #8
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8007040:	f7ff ff4a 	bl	8006ed8 <LL_RCC_GetAHBPrescaler>
 8007044:	4603      	mov	r3, r0
 8007046:	091b      	lsrs	r3, r3, #4
 8007048:	f003 030f 	and.w	r3, r3, #15
 800704c:	4a04      	ldr	r2, [pc, #16]	; (8007060 <RCC_GetHCLKClockFreq+0x28>)
 800704e:	5cd3      	ldrb	r3, [r2, r3]
 8007050:	461a      	mov	r2, r3
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	40d3      	lsrs	r3, r2
}
 8007056:	4618      	mov	r0, r3
 8007058:	3708      	adds	r7, #8
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
 800705e:	bf00      	nop
 8007060:	0800de90 	.word	0x0800de90

08007064 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b082      	sub	sp, #8
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800706c:	f7ff ff42 	bl	8006ef4 <LL_RCC_GetAPB1Prescaler>
 8007070:	4603      	mov	r3, r0
 8007072:	0a9b      	lsrs	r3, r3, #10
 8007074:	4a04      	ldr	r2, [pc, #16]	; (8007088 <RCC_GetPCLK1ClockFreq+0x24>)
 8007076:	5cd3      	ldrb	r3, [r2, r3]
 8007078:	461a      	mov	r2, r3
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	40d3      	lsrs	r3, r2
}
 800707e:	4618      	mov	r0, r3
 8007080:	3708      	adds	r7, #8
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
 8007086:	bf00      	nop
 8007088:	0800dea0 	.word	0x0800dea0

0800708c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b082      	sub	sp, #8
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8007094:	f7ff ff3c 	bl	8006f10 <LL_RCC_GetAPB2Prescaler>
 8007098:	4603      	mov	r3, r0
 800709a:	0b5b      	lsrs	r3, r3, #13
 800709c:	4a04      	ldr	r2, [pc, #16]	; (80070b0 <RCC_GetPCLK2ClockFreq+0x24>)
 800709e:	5cd3      	ldrb	r3, [r2, r3]
 80070a0:	461a      	mov	r2, r3
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	40d3      	lsrs	r3, r2
}
 80070a6:	4618      	mov	r0, r3
 80070a8:	3708      	adds	r7, #8
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bd80      	pop	{r7, pc}
 80070ae:	bf00      	nop
 80070b0:	0800dea0 	.word	0x0800dea0

080070b4 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80070b4:	b590      	push	{r4, r7, lr}
 80070b6:	b087      	sub	sp, #28
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 80070bc:	2300      	movs	r3, #0
 80070be:	617b      	str	r3, [r7, #20]
 80070c0:	2300      	movs	r3, #0
 80070c2:	60fb      	str	r3, [r7, #12]
 80070c4:	2300      	movs	r3, #0
 80070c6:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80070c8:	f7ff ff30 	bl	8006f2c <LL_RCC_PLL_GetMainSource>
 80070cc:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d004      	beq.n	80070de <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80070da:	d003      	beq.n	80070e4 <RCC_PLL_GetFreqDomain_SYS+0x30>
 80070dc:	e005      	b.n	80070ea <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80070de:	4b12      	ldr	r3, [pc, #72]	; (8007128 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80070e0:	617b      	str	r3, [r7, #20]
      break;
 80070e2:	e005      	b.n	80070f0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80070e4:	4b11      	ldr	r3, [pc, #68]	; (800712c <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80070e6:	617b      	str	r3, [r7, #20]
      break;
 80070e8:	e002      	b.n	80070f0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80070ea:	4b0f      	ldr	r3, [pc, #60]	; (8007128 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80070ec:	617b      	str	r3, [r7, #20]
      break;
 80070ee:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2b08      	cmp	r3, #8
 80070f4:	d113      	bne.n	800711e <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80070f6:	f7ff ff43 	bl	8006f80 <LL_RCC_PLL_GetDivider>
 80070fa:	4602      	mov	r2, r0
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	fbb3 f4f2 	udiv	r4, r3, r2
 8007102:	f7ff ff21 	bl	8006f48 <LL_RCC_PLL_GetN>
 8007106:	4603      	mov	r3, r0
 8007108:	fb03 f404 	mul.w	r4, r3, r4
 800710c:	f7ff ff2a 	bl	8006f64 <LL_RCC_PLL_GetP>
 8007110:	4603      	mov	r3, r0
 8007112:	0c1b      	lsrs	r3, r3, #16
 8007114:	3301      	adds	r3, #1
 8007116:	005b      	lsls	r3, r3, #1
 8007118:	fbb4 f3f3 	udiv	r3, r4, r3
 800711c:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800711e:	693b      	ldr	r3, [r7, #16]
}
 8007120:	4618      	mov	r0, r3
 8007122:	371c      	adds	r7, #28
 8007124:	46bd      	mov	sp, r7
 8007126:	bd90      	pop	{r4, r7, pc}
 8007128:	00f42400 	.word	0x00f42400
 800712c:	007a1200 	.word	0x007a1200

08007130 <LL_USART_IsEnabled>:
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007140:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007144:	bf0c      	ite	eq
 8007146:	2301      	moveq	r3, #1
 8007148:	2300      	movne	r3, #0
 800714a:	b2db      	uxtb	r3, r3
}
 800714c:	4618      	mov	r0, r3
 800714e:	370c      	adds	r7, #12
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <LL_USART_SetStopBitsLength>:
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	691b      	ldr	r3, [r3, #16]
 8007166:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	431a      	orrs	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	611a      	str	r2, [r3, #16]
}
 8007172:	bf00      	nop
 8007174:	370c      	adds	r7, #12
 8007176:	46bd      	mov	sp, r7
 8007178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717c:	4770      	bx	lr

0800717e <LL_USART_SetHWFlowCtrl>:
{
 800717e:	b480      	push	{r7}
 8007180:	b083      	sub	sp, #12
 8007182:	af00      	add	r7, sp, #0
 8007184:	6078      	str	r0, [r7, #4]
 8007186:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	695b      	ldr	r3, [r3, #20]
 800718c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	431a      	orrs	r2, r3
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	615a      	str	r2, [r3, #20]
}
 8007198:	bf00      	nop
 800719a:	370c      	adds	r7, #12
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr

080071a4 <LL_USART_SetBaudRate>:
{
 80071a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071a8:	b0c0      	sub	sp, #256	; 0x100
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80071b0:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 80071b4:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80071b8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80071bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071c4:	f040 810c 	bne.w	80073e0 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80071c8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80071cc:	2200      	movs	r2, #0
 80071ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80071d2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80071d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80071da:	4622      	mov	r2, r4
 80071dc:	462b      	mov	r3, r5
 80071de:	1891      	adds	r1, r2, r2
 80071e0:	6639      	str	r1, [r7, #96]	; 0x60
 80071e2:	415b      	adcs	r3, r3
 80071e4:	667b      	str	r3, [r7, #100]	; 0x64
 80071e6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80071ea:	4621      	mov	r1, r4
 80071ec:	eb12 0801 	adds.w	r8, r2, r1
 80071f0:	4629      	mov	r1, r5
 80071f2:	eb43 0901 	adc.w	r9, r3, r1
 80071f6:	f04f 0200 	mov.w	r2, #0
 80071fa:	f04f 0300 	mov.w	r3, #0
 80071fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007202:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007206:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800720a:	4690      	mov	r8, r2
 800720c:	4699      	mov	r9, r3
 800720e:	4623      	mov	r3, r4
 8007210:	eb18 0303 	adds.w	r3, r8, r3
 8007214:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007218:	462b      	mov	r3, r5
 800721a:	eb49 0303 	adc.w	r3, r9, r3
 800721e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007222:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007226:	2200      	movs	r2, #0
 8007228:	469a      	mov	sl, r3
 800722a:	4693      	mov	fp, r2
 800722c:	eb1a 030a 	adds.w	r3, sl, sl
 8007230:	65bb      	str	r3, [r7, #88]	; 0x58
 8007232:	eb4b 030b 	adc.w	r3, fp, fp
 8007236:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007238:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800723c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007240:	f7f9 fd22 	bl	8000c88 <__aeabi_uldivmod>
 8007244:	4602      	mov	r2, r0
 8007246:	460b      	mov	r3, r1
 8007248:	4b64      	ldr	r3, [pc, #400]	; (80073dc <LL_USART_SetBaudRate+0x238>)
 800724a:	fba3 2302 	umull	r2, r3, r3, r2
 800724e:	095b      	lsrs	r3, r3, #5
 8007250:	b29b      	uxth	r3, r3
 8007252:	011b      	lsls	r3, r3, #4
 8007254:	b29c      	uxth	r4, r3
 8007256:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800725a:	2200      	movs	r2, #0
 800725c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007260:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007264:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8007268:	4642      	mov	r2, r8
 800726a:	464b      	mov	r3, r9
 800726c:	1891      	adds	r1, r2, r2
 800726e:	6539      	str	r1, [r7, #80]	; 0x50
 8007270:	415b      	adcs	r3, r3
 8007272:	657b      	str	r3, [r7, #84]	; 0x54
 8007274:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007278:	4641      	mov	r1, r8
 800727a:	1851      	adds	r1, r2, r1
 800727c:	64b9      	str	r1, [r7, #72]	; 0x48
 800727e:	4649      	mov	r1, r9
 8007280:	414b      	adcs	r3, r1
 8007282:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007284:	f04f 0200 	mov.w	r2, #0
 8007288:	f04f 0300 	mov.w	r3, #0
 800728c:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8007290:	4659      	mov	r1, fp
 8007292:	00cb      	lsls	r3, r1, #3
 8007294:	4651      	mov	r1, sl
 8007296:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800729a:	4651      	mov	r1, sl
 800729c:	00ca      	lsls	r2, r1, #3
 800729e:	4610      	mov	r0, r2
 80072a0:	4619      	mov	r1, r3
 80072a2:	4603      	mov	r3, r0
 80072a4:	4642      	mov	r2, r8
 80072a6:	189b      	adds	r3, r3, r2
 80072a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80072ac:	464b      	mov	r3, r9
 80072ae:	460a      	mov	r2, r1
 80072b0:	eb42 0303 	adc.w	r3, r2, r3
 80072b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80072b8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80072bc:	2200      	movs	r2, #0
 80072be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80072c2:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80072c6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80072ca:	460b      	mov	r3, r1
 80072cc:	18db      	adds	r3, r3, r3
 80072ce:	643b      	str	r3, [r7, #64]	; 0x40
 80072d0:	4613      	mov	r3, r2
 80072d2:	eb42 0303 	adc.w	r3, r2, r3
 80072d6:	647b      	str	r3, [r7, #68]	; 0x44
 80072d8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80072dc:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80072e0:	f7f9 fcd2 	bl	8000c88 <__aeabi_uldivmod>
 80072e4:	4602      	mov	r2, r0
 80072e6:	460b      	mov	r3, r1
 80072e8:	4611      	mov	r1, r2
 80072ea:	4b3c      	ldr	r3, [pc, #240]	; (80073dc <LL_USART_SetBaudRate+0x238>)
 80072ec:	fba3 2301 	umull	r2, r3, r3, r1
 80072f0:	095b      	lsrs	r3, r3, #5
 80072f2:	2264      	movs	r2, #100	; 0x64
 80072f4:	fb02 f303 	mul.w	r3, r2, r3
 80072f8:	1acb      	subs	r3, r1, r3
 80072fa:	00db      	lsls	r3, r3, #3
 80072fc:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007300:	4b36      	ldr	r3, [pc, #216]	; (80073dc <LL_USART_SetBaudRate+0x238>)
 8007302:	fba3 2302 	umull	r2, r3, r3, r2
 8007306:	095b      	lsrs	r3, r3, #5
 8007308:	b29b      	uxth	r3, r3
 800730a:	005b      	lsls	r3, r3, #1
 800730c:	b29b      	uxth	r3, r3
 800730e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007312:	b29b      	uxth	r3, r3
 8007314:	4423      	add	r3, r4
 8007316:	b29c      	uxth	r4, r3
 8007318:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800731c:	2200      	movs	r2, #0
 800731e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007322:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007326:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 800732a:	4642      	mov	r2, r8
 800732c:	464b      	mov	r3, r9
 800732e:	1891      	adds	r1, r2, r2
 8007330:	63b9      	str	r1, [r7, #56]	; 0x38
 8007332:	415b      	adcs	r3, r3
 8007334:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007336:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800733a:	4641      	mov	r1, r8
 800733c:	1851      	adds	r1, r2, r1
 800733e:	6339      	str	r1, [r7, #48]	; 0x30
 8007340:	4649      	mov	r1, r9
 8007342:	414b      	adcs	r3, r1
 8007344:	637b      	str	r3, [r7, #52]	; 0x34
 8007346:	f04f 0200 	mov.w	r2, #0
 800734a:	f04f 0300 	mov.w	r3, #0
 800734e:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007352:	4659      	mov	r1, fp
 8007354:	00cb      	lsls	r3, r1, #3
 8007356:	4651      	mov	r1, sl
 8007358:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800735c:	4651      	mov	r1, sl
 800735e:	00ca      	lsls	r2, r1, #3
 8007360:	4610      	mov	r0, r2
 8007362:	4619      	mov	r1, r3
 8007364:	4603      	mov	r3, r0
 8007366:	4642      	mov	r2, r8
 8007368:	189b      	adds	r3, r3, r2
 800736a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800736e:	464b      	mov	r3, r9
 8007370:	460a      	mov	r2, r1
 8007372:	eb42 0303 	adc.w	r3, r2, r3
 8007376:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800737a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800737e:	2200      	movs	r2, #0
 8007380:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007384:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8007388:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800738c:	460b      	mov	r3, r1
 800738e:	18db      	adds	r3, r3, r3
 8007390:	62bb      	str	r3, [r7, #40]	; 0x28
 8007392:	4613      	mov	r3, r2
 8007394:	eb42 0303 	adc.w	r3, r2, r3
 8007398:	62fb      	str	r3, [r7, #44]	; 0x2c
 800739a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800739e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80073a2:	f7f9 fc71 	bl	8000c88 <__aeabi_uldivmod>
 80073a6:	4602      	mov	r2, r0
 80073a8:	460b      	mov	r3, r1
 80073aa:	4b0c      	ldr	r3, [pc, #48]	; (80073dc <LL_USART_SetBaudRate+0x238>)
 80073ac:	fba3 1302 	umull	r1, r3, r3, r2
 80073b0:	095b      	lsrs	r3, r3, #5
 80073b2:	2164      	movs	r1, #100	; 0x64
 80073b4:	fb01 f303 	mul.w	r3, r1, r3
 80073b8:	1ad3      	subs	r3, r2, r3
 80073ba:	00db      	lsls	r3, r3, #3
 80073bc:	3332      	adds	r3, #50	; 0x32
 80073be:	4a07      	ldr	r2, [pc, #28]	; (80073dc <LL_USART_SetBaudRate+0x238>)
 80073c0:	fba2 2303 	umull	r2, r3, r2, r3
 80073c4:	095b      	lsrs	r3, r3, #5
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	f003 0307 	and.w	r3, r3, #7
 80073cc:	b29b      	uxth	r3, r3
 80073ce:	4423      	add	r3, r4
 80073d0:	b29b      	uxth	r3, r3
 80073d2:	461a      	mov	r2, r3
 80073d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073d8:	609a      	str	r2, [r3, #8]
}
 80073da:	e108      	b.n	80075ee <LL_USART_SetBaudRate+0x44a>
 80073dc:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80073e0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80073e4:	2200      	movs	r2, #0
 80073e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80073ea:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80073ee:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 80073f2:	4642      	mov	r2, r8
 80073f4:	464b      	mov	r3, r9
 80073f6:	1891      	adds	r1, r2, r2
 80073f8:	6239      	str	r1, [r7, #32]
 80073fa:	415b      	adcs	r3, r3
 80073fc:	627b      	str	r3, [r7, #36]	; 0x24
 80073fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007402:	4641      	mov	r1, r8
 8007404:	1854      	adds	r4, r2, r1
 8007406:	4649      	mov	r1, r9
 8007408:	eb43 0501 	adc.w	r5, r3, r1
 800740c:	f04f 0200 	mov.w	r2, #0
 8007410:	f04f 0300 	mov.w	r3, #0
 8007414:	00eb      	lsls	r3, r5, #3
 8007416:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800741a:	00e2      	lsls	r2, r4, #3
 800741c:	4614      	mov	r4, r2
 800741e:	461d      	mov	r5, r3
 8007420:	4643      	mov	r3, r8
 8007422:	18e3      	adds	r3, r4, r3
 8007424:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007428:	464b      	mov	r3, r9
 800742a:	eb45 0303 	adc.w	r3, r5, r3
 800742e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8007432:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007436:	2200      	movs	r2, #0
 8007438:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800743c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007440:	f04f 0200 	mov.w	r2, #0
 8007444:	f04f 0300 	mov.w	r3, #0
 8007448:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 800744c:	4629      	mov	r1, r5
 800744e:	008b      	lsls	r3, r1, #2
 8007450:	4621      	mov	r1, r4
 8007452:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007456:	4621      	mov	r1, r4
 8007458:	008a      	lsls	r2, r1, #2
 800745a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800745e:	f7f9 fc13 	bl	8000c88 <__aeabi_uldivmod>
 8007462:	4602      	mov	r2, r0
 8007464:	460b      	mov	r3, r1
 8007466:	4b65      	ldr	r3, [pc, #404]	; (80075fc <LL_USART_SetBaudRate+0x458>)
 8007468:	fba3 2302 	umull	r2, r3, r3, r2
 800746c:	095b      	lsrs	r3, r3, #5
 800746e:	b29b      	uxth	r3, r3
 8007470:	011b      	lsls	r3, r3, #4
 8007472:	b29c      	uxth	r4, r3
 8007474:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007478:	2200      	movs	r2, #0
 800747a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800747e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007482:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8007486:	4642      	mov	r2, r8
 8007488:	464b      	mov	r3, r9
 800748a:	1891      	adds	r1, r2, r2
 800748c:	61b9      	str	r1, [r7, #24]
 800748e:	415b      	adcs	r3, r3
 8007490:	61fb      	str	r3, [r7, #28]
 8007492:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007496:	4641      	mov	r1, r8
 8007498:	1851      	adds	r1, r2, r1
 800749a:	6139      	str	r1, [r7, #16]
 800749c:	4649      	mov	r1, r9
 800749e:	414b      	adcs	r3, r1
 80074a0:	617b      	str	r3, [r7, #20]
 80074a2:	f04f 0200 	mov.w	r2, #0
 80074a6:	f04f 0300 	mov.w	r3, #0
 80074aa:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80074ae:	4659      	mov	r1, fp
 80074b0:	00cb      	lsls	r3, r1, #3
 80074b2:	4651      	mov	r1, sl
 80074b4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074b8:	4651      	mov	r1, sl
 80074ba:	00ca      	lsls	r2, r1, #3
 80074bc:	4610      	mov	r0, r2
 80074be:	4619      	mov	r1, r3
 80074c0:	4603      	mov	r3, r0
 80074c2:	4642      	mov	r2, r8
 80074c4:	189b      	adds	r3, r3, r2
 80074c6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80074ca:	464b      	mov	r3, r9
 80074cc:	460a      	mov	r2, r1
 80074ce:	eb42 0303 	adc.w	r3, r2, r3
 80074d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80074d6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80074da:	2200      	movs	r2, #0
 80074dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80074e0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80074e4:	f04f 0200 	mov.w	r2, #0
 80074e8:	f04f 0300 	mov.w	r3, #0
 80074ec:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 80074f0:	4649      	mov	r1, r9
 80074f2:	008b      	lsls	r3, r1, #2
 80074f4:	4641      	mov	r1, r8
 80074f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074fa:	4641      	mov	r1, r8
 80074fc:	008a      	lsls	r2, r1, #2
 80074fe:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8007502:	f7f9 fbc1 	bl	8000c88 <__aeabi_uldivmod>
 8007506:	4602      	mov	r2, r0
 8007508:	460b      	mov	r3, r1
 800750a:	4611      	mov	r1, r2
 800750c:	4b3b      	ldr	r3, [pc, #236]	; (80075fc <LL_USART_SetBaudRate+0x458>)
 800750e:	fba3 2301 	umull	r2, r3, r3, r1
 8007512:	095b      	lsrs	r3, r3, #5
 8007514:	2264      	movs	r2, #100	; 0x64
 8007516:	fb02 f303 	mul.w	r3, r2, r3
 800751a:	1acb      	subs	r3, r1, r3
 800751c:	011b      	lsls	r3, r3, #4
 800751e:	3332      	adds	r3, #50	; 0x32
 8007520:	4a36      	ldr	r2, [pc, #216]	; (80075fc <LL_USART_SetBaudRate+0x458>)
 8007522:	fba2 2303 	umull	r2, r3, r2, r3
 8007526:	095b      	lsrs	r3, r3, #5
 8007528:	b29b      	uxth	r3, r3
 800752a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800752e:	b29b      	uxth	r3, r3
 8007530:	4423      	add	r3, r4
 8007532:	b29c      	uxth	r4, r3
 8007534:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007538:	2200      	movs	r2, #0
 800753a:	67bb      	str	r3, [r7, #120]	; 0x78
 800753c:	67fa      	str	r2, [r7, #124]	; 0x7c
 800753e:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007542:	4642      	mov	r2, r8
 8007544:	464b      	mov	r3, r9
 8007546:	1891      	adds	r1, r2, r2
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	415b      	adcs	r3, r3
 800754c:	60fb      	str	r3, [r7, #12]
 800754e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007552:	4641      	mov	r1, r8
 8007554:	1851      	adds	r1, r2, r1
 8007556:	6039      	str	r1, [r7, #0]
 8007558:	4649      	mov	r1, r9
 800755a:	414b      	adcs	r3, r1
 800755c:	607b      	str	r3, [r7, #4]
 800755e:	f04f 0200 	mov.w	r2, #0
 8007562:	f04f 0300 	mov.w	r3, #0
 8007566:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800756a:	4659      	mov	r1, fp
 800756c:	00cb      	lsls	r3, r1, #3
 800756e:	4651      	mov	r1, sl
 8007570:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007574:	4651      	mov	r1, sl
 8007576:	00ca      	lsls	r2, r1, #3
 8007578:	4610      	mov	r0, r2
 800757a:	4619      	mov	r1, r3
 800757c:	4603      	mov	r3, r0
 800757e:	4642      	mov	r2, r8
 8007580:	189b      	adds	r3, r3, r2
 8007582:	673b      	str	r3, [r7, #112]	; 0x70
 8007584:	464b      	mov	r3, r9
 8007586:	460a      	mov	r2, r1
 8007588:	eb42 0303 	adc.w	r3, r2, r3
 800758c:	677b      	str	r3, [r7, #116]	; 0x74
 800758e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007592:	2200      	movs	r2, #0
 8007594:	66bb      	str	r3, [r7, #104]	; 0x68
 8007596:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007598:	f04f 0200 	mov.w	r2, #0
 800759c:	f04f 0300 	mov.w	r3, #0
 80075a0:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 80075a4:	4649      	mov	r1, r9
 80075a6:	008b      	lsls	r3, r1, #2
 80075a8:	4641      	mov	r1, r8
 80075aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075ae:	4641      	mov	r1, r8
 80075b0:	008a      	lsls	r2, r1, #2
 80075b2:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80075b6:	f7f9 fb67 	bl	8000c88 <__aeabi_uldivmod>
 80075ba:	4602      	mov	r2, r0
 80075bc:	460b      	mov	r3, r1
 80075be:	4b0f      	ldr	r3, [pc, #60]	; (80075fc <LL_USART_SetBaudRate+0x458>)
 80075c0:	fba3 1302 	umull	r1, r3, r3, r2
 80075c4:	095b      	lsrs	r3, r3, #5
 80075c6:	2164      	movs	r1, #100	; 0x64
 80075c8:	fb01 f303 	mul.w	r3, r1, r3
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	011b      	lsls	r3, r3, #4
 80075d0:	3332      	adds	r3, #50	; 0x32
 80075d2:	4a0a      	ldr	r2, [pc, #40]	; (80075fc <LL_USART_SetBaudRate+0x458>)
 80075d4:	fba2 2303 	umull	r2, r3, r2, r3
 80075d8:	095b      	lsrs	r3, r3, #5
 80075da:	b29b      	uxth	r3, r3
 80075dc:	f003 030f 	and.w	r3, r3, #15
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	4423      	add	r3, r4
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	461a      	mov	r2, r3
 80075e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075ec:	609a      	str	r2, [r3, #8]
}
 80075ee:	bf00      	nop
 80075f0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80075f4:	46bd      	mov	sp, r7
 80075f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075fa:	bf00      	nop
 80075fc:	51eb851f 	.word	0x51eb851f

08007600 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b088      	sub	sp, #32
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800760e:	2300      	movs	r3, #0
 8007610:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f7ff fd8c 	bl	8007130 <LL_USART_IsEnabled>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d15e      	bne.n	80076dc <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	68db      	ldr	r3, [r3, #12]
 8007622:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007626:	f023 030c 	bic.w	r3, r3, #12
 800762a:	683a      	ldr	r2, [r7, #0]
 800762c:	6851      	ldr	r1, [r2, #4]
 800762e:	683a      	ldr	r2, [r7, #0]
 8007630:	68d2      	ldr	r2, [r2, #12]
 8007632:	4311      	orrs	r1, r2
 8007634:	683a      	ldr	r2, [r7, #0]
 8007636:	6912      	ldr	r2, [r2, #16]
 8007638:	4311      	orrs	r1, r2
 800763a:	683a      	ldr	r2, [r7, #0]
 800763c:	6992      	ldr	r2, [r2, #24]
 800763e:	430a      	orrs	r2, r1
 8007640:	431a      	orrs	r2, r3
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	4619      	mov	r1, r3
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f7ff fd83 	bl	8007158 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	695b      	ldr	r3, [r3, #20]
 8007656:	4619      	mov	r1, r3
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f7ff fd90 	bl	800717e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800765e:	f107 0308 	add.w	r3, r7, #8
 8007662:	4618      	mov	r0, r3
 8007664:	f7ff fc9a 	bl	8006f9c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	4a1f      	ldr	r2, [pc, #124]	; (80076e8 <LL_USART_Init+0xe8>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d102      	bne.n	8007676 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	61bb      	str	r3, [r7, #24]
 8007674:	e021      	b.n	80076ba <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	4a1c      	ldr	r2, [pc, #112]	; (80076ec <LL_USART_Init+0xec>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d102      	bne.n	8007684 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	61bb      	str	r3, [r7, #24]
 8007682:	e01a      	b.n	80076ba <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	4a1a      	ldr	r2, [pc, #104]	; (80076f0 <LL_USART_Init+0xf0>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d102      	bne.n	8007692 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	61bb      	str	r3, [r7, #24]
 8007690:	e013      	b.n	80076ba <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	4a17      	ldr	r2, [pc, #92]	; (80076f4 <LL_USART_Init+0xf4>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d102      	bne.n	80076a0 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	61bb      	str	r3, [r7, #24]
 800769e:	e00c      	b.n	80076ba <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	4a15      	ldr	r2, [pc, #84]	; (80076f8 <LL_USART_Init+0xf8>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d102      	bne.n	80076ae <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	61bb      	str	r3, [r7, #24]
 80076ac:	e005      	b.n	80076ba <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	4a12      	ldr	r2, [pc, #72]	; (80076fc <LL_USART_Init+0xfc>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d101      	bne.n	80076ba <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80076ba:	69bb      	ldr	r3, [r7, #24]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d00d      	beq.n	80076dc <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d009      	beq.n	80076dc <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 80076c8:	2300      	movs	r3, #0
 80076ca:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80076d4:	69b9      	ldr	r1, [r7, #24]
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f7ff fd64 	bl	80071a4 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80076dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3720      	adds	r7, #32
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}
 80076e6:	bf00      	nop
 80076e8:	40011000 	.word	0x40011000
 80076ec:	40004400 	.word	0x40004400
 80076f0:	40004800 	.word	0x40004800
 80076f4:	40011400 	.word	0x40011400
 80076f8:	40004c00 	.word	0x40004c00
 80076fc:	40005000 	.word	0x40005000

08007700 <__cvt>:
 8007700:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007704:	ec55 4b10 	vmov	r4, r5, d0
 8007708:	2d00      	cmp	r5, #0
 800770a:	460e      	mov	r6, r1
 800770c:	4619      	mov	r1, r3
 800770e:	462b      	mov	r3, r5
 8007710:	bfbb      	ittet	lt
 8007712:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007716:	461d      	movlt	r5, r3
 8007718:	2300      	movge	r3, #0
 800771a:	232d      	movlt	r3, #45	; 0x2d
 800771c:	700b      	strb	r3, [r1, #0]
 800771e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007720:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007724:	4691      	mov	r9, r2
 8007726:	f023 0820 	bic.w	r8, r3, #32
 800772a:	bfbc      	itt	lt
 800772c:	4622      	movlt	r2, r4
 800772e:	4614      	movlt	r4, r2
 8007730:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007734:	d005      	beq.n	8007742 <__cvt+0x42>
 8007736:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800773a:	d100      	bne.n	800773e <__cvt+0x3e>
 800773c:	3601      	adds	r6, #1
 800773e:	2102      	movs	r1, #2
 8007740:	e000      	b.n	8007744 <__cvt+0x44>
 8007742:	2103      	movs	r1, #3
 8007744:	ab03      	add	r3, sp, #12
 8007746:	9301      	str	r3, [sp, #4]
 8007748:	ab02      	add	r3, sp, #8
 800774a:	9300      	str	r3, [sp, #0]
 800774c:	ec45 4b10 	vmov	d0, r4, r5
 8007750:	4653      	mov	r3, sl
 8007752:	4632      	mov	r2, r6
 8007754:	f001 f8a0 	bl	8008898 <_dtoa_r>
 8007758:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800775c:	4607      	mov	r7, r0
 800775e:	d102      	bne.n	8007766 <__cvt+0x66>
 8007760:	f019 0f01 	tst.w	r9, #1
 8007764:	d022      	beq.n	80077ac <__cvt+0xac>
 8007766:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800776a:	eb07 0906 	add.w	r9, r7, r6
 800776e:	d110      	bne.n	8007792 <__cvt+0x92>
 8007770:	783b      	ldrb	r3, [r7, #0]
 8007772:	2b30      	cmp	r3, #48	; 0x30
 8007774:	d10a      	bne.n	800778c <__cvt+0x8c>
 8007776:	2200      	movs	r2, #0
 8007778:	2300      	movs	r3, #0
 800777a:	4620      	mov	r0, r4
 800777c:	4629      	mov	r1, r5
 800777e:	f7f9 f9a3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007782:	b918      	cbnz	r0, 800778c <__cvt+0x8c>
 8007784:	f1c6 0601 	rsb	r6, r6, #1
 8007788:	f8ca 6000 	str.w	r6, [sl]
 800778c:	f8da 3000 	ldr.w	r3, [sl]
 8007790:	4499      	add	r9, r3
 8007792:	2200      	movs	r2, #0
 8007794:	2300      	movs	r3, #0
 8007796:	4620      	mov	r0, r4
 8007798:	4629      	mov	r1, r5
 800779a:	f7f9 f995 	bl	8000ac8 <__aeabi_dcmpeq>
 800779e:	b108      	cbz	r0, 80077a4 <__cvt+0xa4>
 80077a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80077a4:	2230      	movs	r2, #48	; 0x30
 80077a6:	9b03      	ldr	r3, [sp, #12]
 80077a8:	454b      	cmp	r3, r9
 80077aa:	d307      	bcc.n	80077bc <__cvt+0xbc>
 80077ac:	9b03      	ldr	r3, [sp, #12]
 80077ae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80077b0:	1bdb      	subs	r3, r3, r7
 80077b2:	4638      	mov	r0, r7
 80077b4:	6013      	str	r3, [r2, #0]
 80077b6:	b004      	add	sp, #16
 80077b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077bc:	1c59      	adds	r1, r3, #1
 80077be:	9103      	str	r1, [sp, #12]
 80077c0:	701a      	strb	r2, [r3, #0]
 80077c2:	e7f0      	b.n	80077a6 <__cvt+0xa6>

080077c4 <__exponent>:
 80077c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077c6:	4603      	mov	r3, r0
 80077c8:	2900      	cmp	r1, #0
 80077ca:	bfb8      	it	lt
 80077cc:	4249      	neglt	r1, r1
 80077ce:	f803 2b02 	strb.w	r2, [r3], #2
 80077d2:	bfb4      	ite	lt
 80077d4:	222d      	movlt	r2, #45	; 0x2d
 80077d6:	222b      	movge	r2, #43	; 0x2b
 80077d8:	2909      	cmp	r1, #9
 80077da:	7042      	strb	r2, [r0, #1]
 80077dc:	dd2a      	ble.n	8007834 <__exponent+0x70>
 80077de:	f10d 0207 	add.w	r2, sp, #7
 80077e2:	4617      	mov	r7, r2
 80077e4:	260a      	movs	r6, #10
 80077e6:	4694      	mov	ip, r2
 80077e8:	fb91 f5f6 	sdiv	r5, r1, r6
 80077ec:	fb06 1415 	mls	r4, r6, r5, r1
 80077f0:	3430      	adds	r4, #48	; 0x30
 80077f2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80077f6:	460c      	mov	r4, r1
 80077f8:	2c63      	cmp	r4, #99	; 0x63
 80077fa:	f102 32ff 	add.w	r2, r2, #4294967295
 80077fe:	4629      	mov	r1, r5
 8007800:	dcf1      	bgt.n	80077e6 <__exponent+0x22>
 8007802:	3130      	adds	r1, #48	; 0x30
 8007804:	f1ac 0402 	sub.w	r4, ip, #2
 8007808:	f802 1c01 	strb.w	r1, [r2, #-1]
 800780c:	1c41      	adds	r1, r0, #1
 800780e:	4622      	mov	r2, r4
 8007810:	42ba      	cmp	r2, r7
 8007812:	d30a      	bcc.n	800782a <__exponent+0x66>
 8007814:	f10d 0209 	add.w	r2, sp, #9
 8007818:	eba2 020c 	sub.w	r2, r2, ip
 800781c:	42bc      	cmp	r4, r7
 800781e:	bf88      	it	hi
 8007820:	2200      	movhi	r2, #0
 8007822:	4413      	add	r3, r2
 8007824:	1a18      	subs	r0, r3, r0
 8007826:	b003      	add	sp, #12
 8007828:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800782a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800782e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007832:	e7ed      	b.n	8007810 <__exponent+0x4c>
 8007834:	2330      	movs	r3, #48	; 0x30
 8007836:	3130      	adds	r1, #48	; 0x30
 8007838:	7083      	strb	r3, [r0, #2]
 800783a:	70c1      	strb	r1, [r0, #3]
 800783c:	1d03      	adds	r3, r0, #4
 800783e:	e7f1      	b.n	8007824 <__exponent+0x60>

08007840 <_printf_float>:
 8007840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007844:	ed2d 8b02 	vpush	{d8}
 8007848:	b08d      	sub	sp, #52	; 0x34
 800784a:	460c      	mov	r4, r1
 800784c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007850:	4616      	mov	r6, r2
 8007852:	461f      	mov	r7, r3
 8007854:	4605      	mov	r5, r0
 8007856:	f000 ff09 	bl	800866c <_localeconv_r>
 800785a:	f8d0 a000 	ldr.w	sl, [r0]
 800785e:	4650      	mov	r0, sl
 8007860:	f7f8 fd06 	bl	8000270 <strlen>
 8007864:	2300      	movs	r3, #0
 8007866:	930a      	str	r3, [sp, #40]	; 0x28
 8007868:	6823      	ldr	r3, [r4, #0]
 800786a:	9305      	str	r3, [sp, #20]
 800786c:	f8d8 3000 	ldr.w	r3, [r8]
 8007870:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007874:	3307      	adds	r3, #7
 8007876:	f023 0307 	bic.w	r3, r3, #7
 800787a:	f103 0208 	add.w	r2, r3, #8
 800787e:	f8c8 2000 	str.w	r2, [r8]
 8007882:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007886:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800788a:	9307      	str	r3, [sp, #28]
 800788c:	f8cd 8018 	str.w	r8, [sp, #24]
 8007890:	ee08 0a10 	vmov	s16, r0
 8007894:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007898:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800789c:	4b9e      	ldr	r3, [pc, #632]	; (8007b18 <_printf_float+0x2d8>)
 800789e:	f04f 32ff 	mov.w	r2, #4294967295
 80078a2:	f7f9 f943 	bl	8000b2c <__aeabi_dcmpun>
 80078a6:	bb88      	cbnz	r0, 800790c <_printf_float+0xcc>
 80078a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078ac:	4b9a      	ldr	r3, [pc, #616]	; (8007b18 <_printf_float+0x2d8>)
 80078ae:	f04f 32ff 	mov.w	r2, #4294967295
 80078b2:	f7f9 f91d 	bl	8000af0 <__aeabi_dcmple>
 80078b6:	bb48      	cbnz	r0, 800790c <_printf_float+0xcc>
 80078b8:	2200      	movs	r2, #0
 80078ba:	2300      	movs	r3, #0
 80078bc:	4640      	mov	r0, r8
 80078be:	4649      	mov	r1, r9
 80078c0:	f7f9 f90c 	bl	8000adc <__aeabi_dcmplt>
 80078c4:	b110      	cbz	r0, 80078cc <_printf_float+0x8c>
 80078c6:	232d      	movs	r3, #45	; 0x2d
 80078c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078cc:	4a93      	ldr	r2, [pc, #588]	; (8007b1c <_printf_float+0x2dc>)
 80078ce:	4b94      	ldr	r3, [pc, #592]	; (8007b20 <_printf_float+0x2e0>)
 80078d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80078d4:	bf94      	ite	ls
 80078d6:	4690      	movls	r8, r2
 80078d8:	4698      	movhi	r8, r3
 80078da:	2303      	movs	r3, #3
 80078dc:	6123      	str	r3, [r4, #16]
 80078de:	9b05      	ldr	r3, [sp, #20]
 80078e0:	f023 0304 	bic.w	r3, r3, #4
 80078e4:	6023      	str	r3, [r4, #0]
 80078e6:	f04f 0900 	mov.w	r9, #0
 80078ea:	9700      	str	r7, [sp, #0]
 80078ec:	4633      	mov	r3, r6
 80078ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80078f0:	4621      	mov	r1, r4
 80078f2:	4628      	mov	r0, r5
 80078f4:	f000 f9da 	bl	8007cac <_printf_common>
 80078f8:	3001      	adds	r0, #1
 80078fa:	f040 8090 	bne.w	8007a1e <_printf_float+0x1de>
 80078fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007902:	b00d      	add	sp, #52	; 0x34
 8007904:	ecbd 8b02 	vpop	{d8}
 8007908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800790c:	4642      	mov	r2, r8
 800790e:	464b      	mov	r3, r9
 8007910:	4640      	mov	r0, r8
 8007912:	4649      	mov	r1, r9
 8007914:	f7f9 f90a 	bl	8000b2c <__aeabi_dcmpun>
 8007918:	b140      	cbz	r0, 800792c <_printf_float+0xec>
 800791a:	464b      	mov	r3, r9
 800791c:	2b00      	cmp	r3, #0
 800791e:	bfbc      	itt	lt
 8007920:	232d      	movlt	r3, #45	; 0x2d
 8007922:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007926:	4a7f      	ldr	r2, [pc, #508]	; (8007b24 <_printf_float+0x2e4>)
 8007928:	4b7f      	ldr	r3, [pc, #508]	; (8007b28 <_printf_float+0x2e8>)
 800792a:	e7d1      	b.n	80078d0 <_printf_float+0x90>
 800792c:	6863      	ldr	r3, [r4, #4]
 800792e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007932:	9206      	str	r2, [sp, #24]
 8007934:	1c5a      	adds	r2, r3, #1
 8007936:	d13f      	bne.n	80079b8 <_printf_float+0x178>
 8007938:	2306      	movs	r3, #6
 800793a:	6063      	str	r3, [r4, #4]
 800793c:	9b05      	ldr	r3, [sp, #20]
 800793e:	6861      	ldr	r1, [r4, #4]
 8007940:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007944:	2300      	movs	r3, #0
 8007946:	9303      	str	r3, [sp, #12]
 8007948:	ab0a      	add	r3, sp, #40	; 0x28
 800794a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800794e:	ab09      	add	r3, sp, #36	; 0x24
 8007950:	ec49 8b10 	vmov	d0, r8, r9
 8007954:	9300      	str	r3, [sp, #0]
 8007956:	6022      	str	r2, [r4, #0]
 8007958:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800795c:	4628      	mov	r0, r5
 800795e:	f7ff fecf 	bl	8007700 <__cvt>
 8007962:	9b06      	ldr	r3, [sp, #24]
 8007964:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007966:	2b47      	cmp	r3, #71	; 0x47
 8007968:	4680      	mov	r8, r0
 800796a:	d108      	bne.n	800797e <_printf_float+0x13e>
 800796c:	1cc8      	adds	r0, r1, #3
 800796e:	db02      	blt.n	8007976 <_printf_float+0x136>
 8007970:	6863      	ldr	r3, [r4, #4]
 8007972:	4299      	cmp	r1, r3
 8007974:	dd41      	ble.n	80079fa <_printf_float+0x1ba>
 8007976:	f1ab 0302 	sub.w	r3, fp, #2
 800797a:	fa5f fb83 	uxtb.w	fp, r3
 800797e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007982:	d820      	bhi.n	80079c6 <_printf_float+0x186>
 8007984:	3901      	subs	r1, #1
 8007986:	465a      	mov	r2, fp
 8007988:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800798c:	9109      	str	r1, [sp, #36]	; 0x24
 800798e:	f7ff ff19 	bl	80077c4 <__exponent>
 8007992:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007994:	1813      	adds	r3, r2, r0
 8007996:	2a01      	cmp	r2, #1
 8007998:	4681      	mov	r9, r0
 800799a:	6123      	str	r3, [r4, #16]
 800799c:	dc02      	bgt.n	80079a4 <_printf_float+0x164>
 800799e:	6822      	ldr	r2, [r4, #0]
 80079a0:	07d2      	lsls	r2, r2, #31
 80079a2:	d501      	bpl.n	80079a8 <_printf_float+0x168>
 80079a4:	3301      	adds	r3, #1
 80079a6:	6123      	str	r3, [r4, #16]
 80079a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d09c      	beq.n	80078ea <_printf_float+0xaa>
 80079b0:	232d      	movs	r3, #45	; 0x2d
 80079b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079b6:	e798      	b.n	80078ea <_printf_float+0xaa>
 80079b8:	9a06      	ldr	r2, [sp, #24]
 80079ba:	2a47      	cmp	r2, #71	; 0x47
 80079bc:	d1be      	bne.n	800793c <_printf_float+0xfc>
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d1bc      	bne.n	800793c <_printf_float+0xfc>
 80079c2:	2301      	movs	r3, #1
 80079c4:	e7b9      	b.n	800793a <_printf_float+0xfa>
 80079c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80079ca:	d118      	bne.n	80079fe <_printf_float+0x1be>
 80079cc:	2900      	cmp	r1, #0
 80079ce:	6863      	ldr	r3, [r4, #4]
 80079d0:	dd0b      	ble.n	80079ea <_printf_float+0x1aa>
 80079d2:	6121      	str	r1, [r4, #16]
 80079d4:	b913      	cbnz	r3, 80079dc <_printf_float+0x19c>
 80079d6:	6822      	ldr	r2, [r4, #0]
 80079d8:	07d0      	lsls	r0, r2, #31
 80079da:	d502      	bpl.n	80079e2 <_printf_float+0x1a2>
 80079dc:	3301      	adds	r3, #1
 80079de:	440b      	add	r3, r1
 80079e0:	6123      	str	r3, [r4, #16]
 80079e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80079e4:	f04f 0900 	mov.w	r9, #0
 80079e8:	e7de      	b.n	80079a8 <_printf_float+0x168>
 80079ea:	b913      	cbnz	r3, 80079f2 <_printf_float+0x1b2>
 80079ec:	6822      	ldr	r2, [r4, #0]
 80079ee:	07d2      	lsls	r2, r2, #31
 80079f0:	d501      	bpl.n	80079f6 <_printf_float+0x1b6>
 80079f2:	3302      	adds	r3, #2
 80079f4:	e7f4      	b.n	80079e0 <_printf_float+0x1a0>
 80079f6:	2301      	movs	r3, #1
 80079f8:	e7f2      	b.n	80079e0 <_printf_float+0x1a0>
 80079fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80079fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a00:	4299      	cmp	r1, r3
 8007a02:	db05      	blt.n	8007a10 <_printf_float+0x1d0>
 8007a04:	6823      	ldr	r3, [r4, #0]
 8007a06:	6121      	str	r1, [r4, #16]
 8007a08:	07d8      	lsls	r0, r3, #31
 8007a0a:	d5ea      	bpl.n	80079e2 <_printf_float+0x1a2>
 8007a0c:	1c4b      	adds	r3, r1, #1
 8007a0e:	e7e7      	b.n	80079e0 <_printf_float+0x1a0>
 8007a10:	2900      	cmp	r1, #0
 8007a12:	bfd4      	ite	le
 8007a14:	f1c1 0202 	rsble	r2, r1, #2
 8007a18:	2201      	movgt	r2, #1
 8007a1a:	4413      	add	r3, r2
 8007a1c:	e7e0      	b.n	80079e0 <_printf_float+0x1a0>
 8007a1e:	6823      	ldr	r3, [r4, #0]
 8007a20:	055a      	lsls	r2, r3, #21
 8007a22:	d407      	bmi.n	8007a34 <_printf_float+0x1f4>
 8007a24:	6923      	ldr	r3, [r4, #16]
 8007a26:	4642      	mov	r2, r8
 8007a28:	4631      	mov	r1, r6
 8007a2a:	4628      	mov	r0, r5
 8007a2c:	47b8      	blx	r7
 8007a2e:	3001      	adds	r0, #1
 8007a30:	d12c      	bne.n	8007a8c <_printf_float+0x24c>
 8007a32:	e764      	b.n	80078fe <_printf_float+0xbe>
 8007a34:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007a38:	f240 80e0 	bls.w	8007bfc <_printf_float+0x3bc>
 8007a3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a40:	2200      	movs	r2, #0
 8007a42:	2300      	movs	r3, #0
 8007a44:	f7f9 f840 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a48:	2800      	cmp	r0, #0
 8007a4a:	d034      	beq.n	8007ab6 <_printf_float+0x276>
 8007a4c:	4a37      	ldr	r2, [pc, #220]	; (8007b2c <_printf_float+0x2ec>)
 8007a4e:	2301      	movs	r3, #1
 8007a50:	4631      	mov	r1, r6
 8007a52:	4628      	mov	r0, r5
 8007a54:	47b8      	blx	r7
 8007a56:	3001      	adds	r0, #1
 8007a58:	f43f af51 	beq.w	80078fe <_printf_float+0xbe>
 8007a5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a60:	429a      	cmp	r2, r3
 8007a62:	db02      	blt.n	8007a6a <_printf_float+0x22a>
 8007a64:	6823      	ldr	r3, [r4, #0]
 8007a66:	07d8      	lsls	r0, r3, #31
 8007a68:	d510      	bpl.n	8007a8c <_printf_float+0x24c>
 8007a6a:	ee18 3a10 	vmov	r3, s16
 8007a6e:	4652      	mov	r2, sl
 8007a70:	4631      	mov	r1, r6
 8007a72:	4628      	mov	r0, r5
 8007a74:	47b8      	blx	r7
 8007a76:	3001      	adds	r0, #1
 8007a78:	f43f af41 	beq.w	80078fe <_printf_float+0xbe>
 8007a7c:	f04f 0800 	mov.w	r8, #0
 8007a80:	f104 091a 	add.w	r9, r4, #26
 8007a84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a86:	3b01      	subs	r3, #1
 8007a88:	4543      	cmp	r3, r8
 8007a8a:	dc09      	bgt.n	8007aa0 <_printf_float+0x260>
 8007a8c:	6823      	ldr	r3, [r4, #0]
 8007a8e:	079b      	lsls	r3, r3, #30
 8007a90:	f100 8107 	bmi.w	8007ca2 <_printf_float+0x462>
 8007a94:	68e0      	ldr	r0, [r4, #12]
 8007a96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a98:	4298      	cmp	r0, r3
 8007a9a:	bfb8      	it	lt
 8007a9c:	4618      	movlt	r0, r3
 8007a9e:	e730      	b.n	8007902 <_printf_float+0xc2>
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	464a      	mov	r2, r9
 8007aa4:	4631      	mov	r1, r6
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	47b8      	blx	r7
 8007aaa:	3001      	adds	r0, #1
 8007aac:	f43f af27 	beq.w	80078fe <_printf_float+0xbe>
 8007ab0:	f108 0801 	add.w	r8, r8, #1
 8007ab4:	e7e6      	b.n	8007a84 <_printf_float+0x244>
 8007ab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	dc39      	bgt.n	8007b30 <_printf_float+0x2f0>
 8007abc:	4a1b      	ldr	r2, [pc, #108]	; (8007b2c <_printf_float+0x2ec>)
 8007abe:	2301      	movs	r3, #1
 8007ac0:	4631      	mov	r1, r6
 8007ac2:	4628      	mov	r0, r5
 8007ac4:	47b8      	blx	r7
 8007ac6:	3001      	adds	r0, #1
 8007ac8:	f43f af19 	beq.w	80078fe <_printf_float+0xbe>
 8007acc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	d102      	bne.n	8007ada <_printf_float+0x29a>
 8007ad4:	6823      	ldr	r3, [r4, #0]
 8007ad6:	07d9      	lsls	r1, r3, #31
 8007ad8:	d5d8      	bpl.n	8007a8c <_printf_float+0x24c>
 8007ada:	ee18 3a10 	vmov	r3, s16
 8007ade:	4652      	mov	r2, sl
 8007ae0:	4631      	mov	r1, r6
 8007ae2:	4628      	mov	r0, r5
 8007ae4:	47b8      	blx	r7
 8007ae6:	3001      	adds	r0, #1
 8007ae8:	f43f af09 	beq.w	80078fe <_printf_float+0xbe>
 8007aec:	f04f 0900 	mov.w	r9, #0
 8007af0:	f104 0a1a 	add.w	sl, r4, #26
 8007af4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007af6:	425b      	negs	r3, r3
 8007af8:	454b      	cmp	r3, r9
 8007afa:	dc01      	bgt.n	8007b00 <_printf_float+0x2c0>
 8007afc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007afe:	e792      	b.n	8007a26 <_printf_float+0x1e6>
 8007b00:	2301      	movs	r3, #1
 8007b02:	4652      	mov	r2, sl
 8007b04:	4631      	mov	r1, r6
 8007b06:	4628      	mov	r0, r5
 8007b08:	47b8      	blx	r7
 8007b0a:	3001      	adds	r0, #1
 8007b0c:	f43f aef7 	beq.w	80078fe <_printf_float+0xbe>
 8007b10:	f109 0901 	add.w	r9, r9, #1
 8007b14:	e7ee      	b.n	8007af4 <_printf_float+0x2b4>
 8007b16:	bf00      	nop
 8007b18:	7fefffff 	.word	0x7fefffff
 8007b1c:	0800dea8 	.word	0x0800dea8
 8007b20:	0800deac 	.word	0x0800deac
 8007b24:	0800deb0 	.word	0x0800deb0
 8007b28:	0800deb4 	.word	0x0800deb4
 8007b2c:	0800deb8 	.word	0x0800deb8
 8007b30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b34:	429a      	cmp	r2, r3
 8007b36:	bfa8      	it	ge
 8007b38:	461a      	movge	r2, r3
 8007b3a:	2a00      	cmp	r2, #0
 8007b3c:	4691      	mov	r9, r2
 8007b3e:	dc37      	bgt.n	8007bb0 <_printf_float+0x370>
 8007b40:	f04f 0b00 	mov.w	fp, #0
 8007b44:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b48:	f104 021a 	add.w	r2, r4, #26
 8007b4c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b4e:	9305      	str	r3, [sp, #20]
 8007b50:	eba3 0309 	sub.w	r3, r3, r9
 8007b54:	455b      	cmp	r3, fp
 8007b56:	dc33      	bgt.n	8007bc0 <_printf_float+0x380>
 8007b58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	db3b      	blt.n	8007bd8 <_printf_float+0x398>
 8007b60:	6823      	ldr	r3, [r4, #0]
 8007b62:	07da      	lsls	r2, r3, #31
 8007b64:	d438      	bmi.n	8007bd8 <_printf_float+0x398>
 8007b66:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007b6a:	eba2 0903 	sub.w	r9, r2, r3
 8007b6e:	9b05      	ldr	r3, [sp, #20]
 8007b70:	1ad2      	subs	r2, r2, r3
 8007b72:	4591      	cmp	r9, r2
 8007b74:	bfa8      	it	ge
 8007b76:	4691      	movge	r9, r2
 8007b78:	f1b9 0f00 	cmp.w	r9, #0
 8007b7c:	dc35      	bgt.n	8007bea <_printf_float+0x3aa>
 8007b7e:	f04f 0800 	mov.w	r8, #0
 8007b82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b86:	f104 0a1a 	add.w	sl, r4, #26
 8007b8a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b8e:	1a9b      	subs	r3, r3, r2
 8007b90:	eba3 0309 	sub.w	r3, r3, r9
 8007b94:	4543      	cmp	r3, r8
 8007b96:	f77f af79 	ble.w	8007a8c <_printf_float+0x24c>
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	4652      	mov	r2, sl
 8007b9e:	4631      	mov	r1, r6
 8007ba0:	4628      	mov	r0, r5
 8007ba2:	47b8      	blx	r7
 8007ba4:	3001      	adds	r0, #1
 8007ba6:	f43f aeaa 	beq.w	80078fe <_printf_float+0xbe>
 8007baa:	f108 0801 	add.w	r8, r8, #1
 8007bae:	e7ec      	b.n	8007b8a <_printf_float+0x34a>
 8007bb0:	4613      	mov	r3, r2
 8007bb2:	4631      	mov	r1, r6
 8007bb4:	4642      	mov	r2, r8
 8007bb6:	4628      	mov	r0, r5
 8007bb8:	47b8      	blx	r7
 8007bba:	3001      	adds	r0, #1
 8007bbc:	d1c0      	bne.n	8007b40 <_printf_float+0x300>
 8007bbe:	e69e      	b.n	80078fe <_printf_float+0xbe>
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	4631      	mov	r1, r6
 8007bc4:	4628      	mov	r0, r5
 8007bc6:	9205      	str	r2, [sp, #20]
 8007bc8:	47b8      	blx	r7
 8007bca:	3001      	adds	r0, #1
 8007bcc:	f43f ae97 	beq.w	80078fe <_printf_float+0xbe>
 8007bd0:	9a05      	ldr	r2, [sp, #20]
 8007bd2:	f10b 0b01 	add.w	fp, fp, #1
 8007bd6:	e7b9      	b.n	8007b4c <_printf_float+0x30c>
 8007bd8:	ee18 3a10 	vmov	r3, s16
 8007bdc:	4652      	mov	r2, sl
 8007bde:	4631      	mov	r1, r6
 8007be0:	4628      	mov	r0, r5
 8007be2:	47b8      	blx	r7
 8007be4:	3001      	adds	r0, #1
 8007be6:	d1be      	bne.n	8007b66 <_printf_float+0x326>
 8007be8:	e689      	b.n	80078fe <_printf_float+0xbe>
 8007bea:	9a05      	ldr	r2, [sp, #20]
 8007bec:	464b      	mov	r3, r9
 8007bee:	4442      	add	r2, r8
 8007bf0:	4631      	mov	r1, r6
 8007bf2:	4628      	mov	r0, r5
 8007bf4:	47b8      	blx	r7
 8007bf6:	3001      	adds	r0, #1
 8007bf8:	d1c1      	bne.n	8007b7e <_printf_float+0x33e>
 8007bfa:	e680      	b.n	80078fe <_printf_float+0xbe>
 8007bfc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bfe:	2a01      	cmp	r2, #1
 8007c00:	dc01      	bgt.n	8007c06 <_printf_float+0x3c6>
 8007c02:	07db      	lsls	r3, r3, #31
 8007c04:	d53a      	bpl.n	8007c7c <_printf_float+0x43c>
 8007c06:	2301      	movs	r3, #1
 8007c08:	4642      	mov	r2, r8
 8007c0a:	4631      	mov	r1, r6
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	47b8      	blx	r7
 8007c10:	3001      	adds	r0, #1
 8007c12:	f43f ae74 	beq.w	80078fe <_printf_float+0xbe>
 8007c16:	ee18 3a10 	vmov	r3, s16
 8007c1a:	4652      	mov	r2, sl
 8007c1c:	4631      	mov	r1, r6
 8007c1e:	4628      	mov	r0, r5
 8007c20:	47b8      	blx	r7
 8007c22:	3001      	adds	r0, #1
 8007c24:	f43f ae6b 	beq.w	80078fe <_printf_float+0xbe>
 8007c28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	2300      	movs	r3, #0
 8007c30:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007c34:	f7f8 ff48 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c38:	b9d8      	cbnz	r0, 8007c72 <_printf_float+0x432>
 8007c3a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007c3e:	f108 0201 	add.w	r2, r8, #1
 8007c42:	4631      	mov	r1, r6
 8007c44:	4628      	mov	r0, r5
 8007c46:	47b8      	blx	r7
 8007c48:	3001      	adds	r0, #1
 8007c4a:	d10e      	bne.n	8007c6a <_printf_float+0x42a>
 8007c4c:	e657      	b.n	80078fe <_printf_float+0xbe>
 8007c4e:	2301      	movs	r3, #1
 8007c50:	4652      	mov	r2, sl
 8007c52:	4631      	mov	r1, r6
 8007c54:	4628      	mov	r0, r5
 8007c56:	47b8      	blx	r7
 8007c58:	3001      	adds	r0, #1
 8007c5a:	f43f ae50 	beq.w	80078fe <_printf_float+0xbe>
 8007c5e:	f108 0801 	add.w	r8, r8, #1
 8007c62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c64:	3b01      	subs	r3, #1
 8007c66:	4543      	cmp	r3, r8
 8007c68:	dcf1      	bgt.n	8007c4e <_printf_float+0x40e>
 8007c6a:	464b      	mov	r3, r9
 8007c6c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007c70:	e6da      	b.n	8007a28 <_printf_float+0x1e8>
 8007c72:	f04f 0800 	mov.w	r8, #0
 8007c76:	f104 0a1a 	add.w	sl, r4, #26
 8007c7a:	e7f2      	b.n	8007c62 <_printf_float+0x422>
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	4642      	mov	r2, r8
 8007c80:	e7df      	b.n	8007c42 <_printf_float+0x402>
 8007c82:	2301      	movs	r3, #1
 8007c84:	464a      	mov	r2, r9
 8007c86:	4631      	mov	r1, r6
 8007c88:	4628      	mov	r0, r5
 8007c8a:	47b8      	blx	r7
 8007c8c:	3001      	adds	r0, #1
 8007c8e:	f43f ae36 	beq.w	80078fe <_printf_float+0xbe>
 8007c92:	f108 0801 	add.w	r8, r8, #1
 8007c96:	68e3      	ldr	r3, [r4, #12]
 8007c98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c9a:	1a5b      	subs	r3, r3, r1
 8007c9c:	4543      	cmp	r3, r8
 8007c9e:	dcf0      	bgt.n	8007c82 <_printf_float+0x442>
 8007ca0:	e6f8      	b.n	8007a94 <_printf_float+0x254>
 8007ca2:	f04f 0800 	mov.w	r8, #0
 8007ca6:	f104 0919 	add.w	r9, r4, #25
 8007caa:	e7f4      	b.n	8007c96 <_printf_float+0x456>

08007cac <_printf_common>:
 8007cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cb0:	4616      	mov	r6, r2
 8007cb2:	4699      	mov	r9, r3
 8007cb4:	688a      	ldr	r2, [r1, #8]
 8007cb6:	690b      	ldr	r3, [r1, #16]
 8007cb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	bfb8      	it	lt
 8007cc0:	4613      	movlt	r3, r2
 8007cc2:	6033      	str	r3, [r6, #0]
 8007cc4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007cc8:	4607      	mov	r7, r0
 8007cca:	460c      	mov	r4, r1
 8007ccc:	b10a      	cbz	r2, 8007cd2 <_printf_common+0x26>
 8007cce:	3301      	adds	r3, #1
 8007cd0:	6033      	str	r3, [r6, #0]
 8007cd2:	6823      	ldr	r3, [r4, #0]
 8007cd4:	0699      	lsls	r1, r3, #26
 8007cd6:	bf42      	ittt	mi
 8007cd8:	6833      	ldrmi	r3, [r6, #0]
 8007cda:	3302      	addmi	r3, #2
 8007cdc:	6033      	strmi	r3, [r6, #0]
 8007cde:	6825      	ldr	r5, [r4, #0]
 8007ce0:	f015 0506 	ands.w	r5, r5, #6
 8007ce4:	d106      	bne.n	8007cf4 <_printf_common+0x48>
 8007ce6:	f104 0a19 	add.w	sl, r4, #25
 8007cea:	68e3      	ldr	r3, [r4, #12]
 8007cec:	6832      	ldr	r2, [r6, #0]
 8007cee:	1a9b      	subs	r3, r3, r2
 8007cf0:	42ab      	cmp	r3, r5
 8007cf2:	dc26      	bgt.n	8007d42 <_printf_common+0x96>
 8007cf4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007cf8:	1e13      	subs	r3, r2, #0
 8007cfa:	6822      	ldr	r2, [r4, #0]
 8007cfc:	bf18      	it	ne
 8007cfe:	2301      	movne	r3, #1
 8007d00:	0692      	lsls	r2, r2, #26
 8007d02:	d42b      	bmi.n	8007d5c <_printf_common+0xb0>
 8007d04:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d08:	4649      	mov	r1, r9
 8007d0a:	4638      	mov	r0, r7
 8007d0c:	47c0      	blx	r8
 8007d0e:	3001      	adds	r0, #1
 8007d10:	d01e      	beq.n	8007d50 <_printf_common+0xa4>
 8007d12:	6823      	ldr	r3, [r4, #0]
 8007d14:	6922      	ldr	r2, [r4, #16]
 8007d16:	f003 0306 	and.w	r3, r3, #6
 8007d1a:	2b04      	cmp	r3, #4
 8007d1c:	bf02      	ittt	eq
 8007d1e:	68e5      	ldreq	r5, [r4, #12]
 8007d20:	6833      	ldreq	r3, [r6, #0]
 8007d22:	1aed      	subeq	r5, r5, r3
 8007d24:	68a3      	ldr	r3, [r4, #8]
 8007d26:	bf0c      	ite	eq
 8007d28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d2c:	2500      	movne	r5, #0
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	bfc4      	itt	gt
 8007d32:	1a9b      	subgt	r3, r3, r2
 8007d34:	18ed      	addgt	r5, r5, r3
 8007d36:	2600      	movs	r6, #0
 8007d38:	341a      	adds	r4, #26
 8007d3a:	42b5      	cmp	r5, r6
 8007d3c:	d11a      	bne.n	8007d74 <_printf_common+0xc8>
 8007d3e:	2000      	movs	r0, #0
 8007d40:	e008      	b.n	8007d54 <_printf_common+0xa8>
 8007d42:	2301      	movs	r3, #1
 8007d44:	4652      	mov	r2, sl
 8007d46:	4649      	mov	r1, r9
 8007d48:	4638      	mov	r0, r7
 8007d4a:	47c0      	blx	r8
 8007d4c:	3001      	adds	r0, #1
 8007d4e:	d103      	bne.n	8007d58 <_printf_common+0xac>
 8007d50:	f04f 30ff 	mov.w	r0, #4294967295
 8007d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d58:	3501      	adds	r5, #1
 8007d5a:	e7c6      	b.n	8007cea <_printf_common+0x3e>
 8007d5c:	18e1      	adds	r1, r4, r3
 8007d5e:	1c5a      	adds	r2, r3, #1
 8007d60:	2030      	movs	r0, #48	; 0x30
 8007d62:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d66:	4422      	add	r2, r4
 8007d68:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d70:	3302      	adds	r3, #2
 8007d72:	e7c7      	b.n	8007d04 <_printf_common+0x58>
 8007d74:	2301      	movs	r3, #1
 8007d76:	4622      	mov	r2, r4
 8007d78:	4649      	mov	r1, r9
 8007d7a:	4638      	mov	r0, r7
 8007d7c:	47c0      	blx	r8
 8007d7e:	3001      	adds	r0, #1
 8007d80:	d0e6      	beq.n	8007d50 <_printf_common+0xa4>
 8007d82:	3601      	adds	r6, #1
 8007d84:	e7d9      	b.n	8007d3a <_printf_common+0x8e>
	...

08007d88 <_printf_i>:
 8007d88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d8c:	7e0f      	ldrb	r7, [r1, #24]
 8007d8e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007d90:	2f78      	cmp	r7, #120	; 0x78
 8007d92:	4691      	mov	r9, r2
 8007d94:	4680      	mov	r8, r0
 8007d96:	460c      	mov	r4, r1
 8007d98:	469a      	mov	sl, r3
 8007d9a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007d9e:	d807      	bhi.n	8007db0 <_printf_i+0x28>
 8007da0:	2f62      	cmp	r7, #98	; 0x62
 8007da2:	d80a      	bhi.n	8007dba <_printf_i+0x32>
 8007da4:	2f00      	cmp	r7, #0
 8007da6:	f000 80d4 	beq.w	8007f52 <_printf_i+0x1ca>
 8007daa:	2f58      	cmp	r7, #88	; 0x58
 8007dac:	f000 80c0 	beq.w	8007f30 <_printf_i+0x1a8>
 8007db0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007db4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007db8:	e03a      	b.n	8007e30 <_printf_i+0xa8>
 8007dba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007dbe:	2b15      	cmp	r3, #21
 8007dc0:	d8f6      	bhi.n	8007db0 <_printf_i+0x28>
 8007dc2:	a101      	add	r1, pc, #4	; (adr r1, 8007dc8 <_printf_i+0x40>)
 8007dc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007dc8:	08007e21 	.word	0x08007e21
 8007dcc:	08007e35 	.word	0x08007e35
 8007dd0:	08007db1 	.word	0x08007db1
 8007dd4:	08007db1 	.word	0x08007db1
 8007dd8:	08007db1 	.word	0x08007db1
 8007ddc:	08007db1 	.word	0x08007db1
 8007de0:	08007e35 	.word	0x08007e35
 8007de4:	08007db1 	.word	0x08007db1
 8007de8:	08007db1 	.word	0x08007db1
 8007dec:	08007db1 	.word	0x08007db1
 8007df0:	08007db1 	.word	0x08007db1
 8007df4:	08007f39 	.word	0x08007f39
 8007df8:	08007e61 	.word	0x08007e61
 8007dfc:	08007ef3 	.word	0x08007ef3
 8007e00:	08007db1 	.word	0x08007db1
 8007e04:	08007db1 	.word	0x08007db1
 8007e08:	08007f5b 	.word	0x08007f5b
 8007e0c:	08007db1 	.word	0x08007db1
 8007e10:	08007e61 	.word	0x08007e61
 8007e14:	08007db1 	.word	0x08007db1
 8007e18:	08007db1 	.word	0x08007db1
 8007e1c:	08007efb 	.word	0x08007efb
 8007e20:	682b      	ldr	r3, [r5, #0]
 8007e22:	1d1a      	adds	r2, r3, #4
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	602a      	str	r2, [r5, #0]
 8007e28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e30:	2301      	movs	r3, #1
 8007e32:	e09f      	b.n	8007f74 <_printf_i+0x1ec>
 8007e34:	6820      	ldr	r0, [r4, #0]
 8007e36:	682b      	ldr	r3, [r5, #0]
 8007e38:	0607      	lsls	r7, r0, #24
 8007e3a:	f103 0104 	add.w	r1, r3, #4
 8007e3e:	6029      	str	r1, [r5, #0]
 8007e40:	d501      	bpl.n	8007e46 <_printf_i+0xbe>
 8007e42:	681e      	ldr	r6, [r3, #0]
 8007e44:	e003      	b.n	8007e4e <_printf_i+0xc6>
 8007e46:	0646      	lsls	r6, r0, #25
 8007e48:	d5fb      	bpl.n	8007e42 <_printf_i+0xba>
 8007e4a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007e4e:	2e00      	cmp	r6, #0
 8007e50:	da03      	bge.n	8007e5a <_printf_i+0xd2>
 8007e52:	232d      	movs	r3, #45	; 0x2d
 8007e54:	4276      	negs	r6, r6
 8007e56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e5a:	485a      	ldr	r0, [pc, #360]	; (8007fc4 <_printf_i+0x23c>)
 8007e5c:	230a      	movs	r3, #10
 8007e5e:	e012      	b.n	8007e86 <_printf_i+0xfe>
 8007e60:	682b      	ldr	r3, [r5, #0]
 8007e62:	6820      	ldr	r0, [r4, #0]
 8007e64:	1d19      	adds	r1, r3, #4
 8007e66:	6029      	str	r1, [r5, #0]
 8007e68:	0605      	lsls	r5, r0, #24
 8007e6a:	d501      	bpl.n	8007e70 <_printf_i+0xe8>
 8007e6c:	681e      	ldr	r6, [r3, #0]
 8007e6e:	e002      	b.n	8007e76 <_printf_i+0xee>
 8007e70:	0641      	lsls	r1, r0, #25
 8007e72:	d5fb      	bpl.n	8007e6c <_printf_i+0xe4>
 8007e74:	881e      	ldrh	r6, [r3, #0]
 8007e76:	4853      	ldr	r0, [pc, #332]	; (8007fc4 <_printf_i+0x23c>)
 8007e78:	2f6f      	cmp	r7, #111	; 0x6f
 8007e7a:	bf0c      	ite	eq
 8007e7c:	2308      	moveq	r3, #8
 8007e7e:	230a      	movne	r3, #10
 8007e80:	2100      	movs	r1, #0
 8007e82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e86:	6865      	ldr	r5, [r4, #4]
 8007e88:	60a5      	str	r5, [r4, #8]
 8007e8a:	2d00      	cmp	r5, #0
 8007e8c:	bfa2      	ittt	ge
 8007e8e:	6821      	ldrge	r1, [r4, #0]
 8007e90:	f021 0104 	bicge.w	r1, r1, #4
 8007e94:	6021      	strge	r1, [r4, #0]
 8007e96:	b90e      	cbnz	r6, 8007e9c <_printf_i+0x114>
 8007e98:	2d00      	cmp	r5, #0
 8007e9a:	d04b      	beq.n	8007f34 <_printf_i+0x1ac>
 8007e9c:	4615      	mov	r5, r2
 8007e9e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007ea2:	fb03 6711 	mls	r7, r3, r1, r6
 8007ea6:	5dc7      	ldrb	r7, [r0, r7]
 8007ea8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007eac:	4637      	mov	r7, r6
 8007eae:	42bb      	cmp	r3, r7
 8007eb0:	460e      	mov	r6, r1
 8007eb2:	d9f4      	bls.n	8007e9e <_printf_i+0x116>
 8007eb4:	2b08      	cmp	r3, #8
 8007eb6:	d10b      	bne.n	8007ed0 <_printf_i+0x148>
 8007eb8:	6823      	ldr	r3, [r4, #0]
 8007eba:	07de      	lsls	r6, r3, #31
 8007ebc:	d508      	bpl.n	8007ed0 <_printf_i+0x148>
 8007ebe:	6923      	ldr	r3, [r4, #16]
 8007ec0:	6861      	ldr	r1, [r4, #4]
 8007ec2:	4299      	cmp	r1, r3
 8007ec4:	bfde      	ittt	le
 8007ec6:	2330      	movle	r3, #48	; 0x30
 8007ec8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ecc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007ed0:	1b52      	subs	r2, r2, r5
 8007ed2:	6122      	str	r2, [r4, #16]
 8007ed4:	f8cd a000 	str.w	sl, [sp]
 8007ed8:	464b      	mov	r3, r9
 8007eda:	aa03      	add	r2, sp, #12
 8007edc:	4621      	mov	r1, r4
 8007ede:	4640      	mov	r0, r8
 8007ee0:	f7ff fee4 	bl	8007cac <_printf_common>
 8007ee4:	3001      	adds	r0, #1
 8007ee6:	d14a      	bne.n	8007f7e <_printf_i+0x1f6>
 8007ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8007eec:	b004      	add	sp, #16
 8007eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ef2:	6823      	ldr	r3, [r4, #0]
 8007ef4:	f043 0320 	orr.w	r3, r3, #32
 8007ef8:	6023      	str	r3, [r4, #0]
 8007efa:	4833      	ldr	r0, [pc, #204]	; (8007fc8 <_printf_i+0x240>)
 8007efc:	2778      	movs	r7, #120	; 0x78
 8007efe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007f02:	6823      	ldr	r3, [r4, #0]
 8007f04:	6829      	ldr	r1, [r5, #0]
 8007f06:	061f      	lsls	r7, r3, #24
 8007f08:	f851 6b04 	ldr.w	r6, [r1], #4
 8007f0c:	d402      	bmi.n	8007f14 <_printf_i+0x18c>
 8007f0e:	065f      	lsls	r7, r3, #25
 8007f10:	bf48      	it	mi
 8007f12:	b2b6      	uxthmi	r6, r6
 8007f14:	07df      	lsls	r7, r3, #31
 8007f16:	bf48      	it	mi
 8007f18:	f043 0320 	orrmi.w	r3, r3, #32
 8007f1c:	6029      	str	r1, [r5, #0]
 8007f1e:	bf48      	it	mi
 8007f20:	6023      	strmi	r3, [r4, #0]
 8007f22:	b91e      	cbnz	r6, 8007f2c <_printf_i+0x1a4>
 8007f24:	6823      	ldr	r3, [r4, #0]
 8007f26:	f023 0320 	bic.w	r3, r3, #32
 8007f2a:	6023      	str	r3, [r4, #0]
 8007f2c:	2310      	movs	r3, #16
 8007f2e:	e7a7      	b.n	8007e80 <_printf_i+0xf8>
 8007f30:	4824      	ldr	r0, [pc, #144]	; (8007fc4 <_printf_i+0x23c>)
 8007f32:	e7e4      	b.n	8007efe <_printf_i+0x176>
 8007f34:	4615      	mov	r5, r2
 8007f36:	e7bd      	b.n	8007eb4 <_printf_i+0x12c>
 8007f38:	682b      	ldr	r3, [r5, #0]
 8007f3a:	6826      	ldr	r6, [r4, #0]
 8007f3c:	6961      	ldr	r1, [r4, #20]
 8007f3e:	1d18      	adds	r0, r3, #4
 8007f40:	6028      	str	r0, [r5, #0]
 8007f42:	0635      	lsls	r5, r6, #24
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	d501      	bpl.n	8007f4c <_printf_i+0x1c4>
 8007f48:	6019      	str	r1, [r3, #0]
 8007f4a:	e002      	b.n	8007f52 <_printf_i+0x1ca>
 8007f4c:	0670      	lsls	r0, r6, #25
 8007f4e:	d5fb      	bpl.n	8007f48 <_printf_i+0x1c0>
 8007f50:	8019      	strh	r1, [r3, #0]
 8007f52:	2300      	movs	r3, #0
 8007f54:	6123      	str	r3, [r4, #16]
 8007f56:	4615      	mov	r5, r2
 8007f58:	e7bc      	b.n	8007ed4 <_printf_i+0x14c>
 8007f5a:	682b      	ldr	r3, [r5, #0]
 8007f5c:	1d1a      	adds	r2, r3, #4
 8007f5e:	602a      	str	r2, [r5, #0]
 8007f60:	681d      	ldr	r5, [r3, #0]
 8007f62:	6862      	ldr	r2, [r4, #4]
 8007f64:	2100      	movs	r1, #0
 8007f66:	4628      	mov	r0, r5
 8007f68:	f7f8 f932 	bl	80001d0 <memchr>
 8007f6c:	b108      	cbz	r0, 8007f72 <_printf_i+0x1ea>
 8007f6e:	1b40      	subs	r0, r0, r5
 8007f70:	6060      	str	r0, [r4, #4]
 8007f72:	6863      	ldr	r3, [r4, #4]
 8007f74:	6123      	str	r3, [r4, #16]
 8007f76:	2300      	movs	r3, #0
 8007f78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f7c:	e7aa      	b.n	8007ed4 <_printf_i+0x14c>
 8007f7e:	6923      	ldr	r3, [r4, #16]
 8007f80:	462a      	mov	r2, r5
 8007f82:	4649      	mov	r1, r9
 8007f84:	4640      	mov	r0, r8
 8007f86:	47d0      	blx	sl
 8007f88:	3001      	adds	r0, #1
 8007f8a:	d0ad      	beq.n	8007ee8 <_printf_i+0x160>
 8007f8c:	6823      	ldr	r3, [r4, #0]
 8007f8e:	079b      	lsls	r3, r3, #30
 8007f90:	d413      	bmi.n	8007fba <_printf_i+0x232>
 8007f92:	68e0      	ldr	r0, [r4, #12]
 8007f94:	9b03      	ldr	r3, [sp, #12]
 8007f96:	4298      	cmp	r0, r3
 8007f98:	bfb8      	it	lt
 8007f9a:	4618      	movlt	r0, r3
 8007f9c:	e7a6      	b.n	8007eec <_printf_i+0x164>
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	4632      	mov	r2, r6
 8007fa2:	4649      	mov	r1, r9
 8007fa4:	4640      	mov	r0, r8
 8007fa6:	47d0      	blx	sl
 8007fa8:	3001      	adds	r0, #1
 8007faa:	d09d      	beq.n	8007ee8 <_printf_i+0x160>
 8007fac:	3501      	adds	r5, #1
 8007fae:	68e3      	ldr	r3, [r4, #12]
 8007fb0:	9903      	ldr	r1, [sp, #12]
 8007fb2:	1a5b      	subs	r3, r3, r1
 8007fb4:	42ab      	cmp	r3, r5
 8007fb6:	dcf2      	bgt.n	8007f9e <_printf_i+0x216>
 8007fb8:	e7eb      	b.n	8007f92 <_printf_i+0x20a>
 8007fba:	2500      	movs	r5, #0
 8007fbc:	f104 0619 	add.w	r6, r4, #25
 8007fc0:	e7f5      	b.n	8007fae <_printf_i+0x226>
 8007fc2:	bf00      	nop
 8007fc4:	0800deba 	.word	0x0800deba
 8007fc8:	0800decb 	.word	0x0800decb

08007fcc <_scanf_float>:
 8007fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fd0:	b087      	sub	sp, #28
 8007fd2:	4617      	mov	r7, r2
 8007fd4:	9303      	str	r3, [sp, #12]
 8007fd6:	688b      	ldr	r3, [r1, #8]
 8007fd8:	1e5a      	subs	r2, r3, #1
 8007fda:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007fde:	bf83      	ittte	hi
 8007fe0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007fe4:	195b      	addhi	r3, r3, r5
 8007fe6:	9302      	strhi	r3, [sp, #8]
 8007fe8:	2300      	movls	r3, #0
 8007fea:	bf86      	itte	hi
 8007fec:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007ff0:	608b      	strhi	r3, [r1, #8]
 8007ff2:	9302      	strls	r3, [sp, #8]
 8007ff4:	680b      	ldr	r3, [r1, #0]
 8007ff6:	468b      	mov	fp, r1
 8007ff8:	2500      	movs	r5, #0
 8007ffa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007ffe:	f84b 3b1c 	str.w	r3, [fp], #28
 8008002:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008006:	4680      	mov	r8, r0
 8008008:	460c      	mov	r4, r1
 800800a:	465e      	mov	r6, fp
 800800c:	46aa      	mov	sl, r5
 800800e:	46a9      	mov	r9, r5
 8008010:	9501      	str	r5, [sp, #4]
 8008012:	68a2      	ldr	r2, [r4, #8]
 8008014:	b152      	cbz	r2, 800802c <_scanf_float+0x60>
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	2b4e      	cmp	r3, #78	; 0x4e
 800801c:	d864      	bhi.n	80080e8 <_scanf_float+0x11c>
 800801e:	2b40      	cmp	r3, #64	; 0x40
 8008020:	d83c      	bhi.n	800809c <_scanf_float+0xd0>
 8008022:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008026:	b2c8      	uxtb	r0, r1
 8008028:	280e      	cmp	r0, #14
 800802a:	d93a      	bls.n	80080a2 <_scanf_float+0xd6>
 800802c:	f1b9 0f00 	cmp.w	r9, #0
 8008030:	d003      	beq.n	800803a <_scanf_float+0x6e>
 8008032:	6823      	ldr	r3, [r4, #0]
 8008034:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008038:	6023      	str	r3, [r4, #0]
 800803a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800803e:	f1ba 0f01 	cmp.w	sl, #1
 8008042:	f200 8113 	bhi.w	800826c <_scanf_float+0x2a0>
 8008046:	455e      	cmp	r6, fp
 8008048:	f200 8105 	bhi.w	8008256 <_scanf_float+0x28a>
 800804c:	2501      	movs	r5, #1
 800804e:	4628      	mov	r0, r5
 8008050:	b007      	add	sp, #28
 8008052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008056:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800805a:	2a0d      	cmp	r2, #13
 800805c:	d8e6      	bhi.n	800802c <_scanf_float+0x60>
 800805e:	a101      	add	r1, pc, #4	; (adr r1, 8008064 <_scanf_float+0x98>)
 8008060:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008064:	080081a3 	.word	0x080081a3
 8008068:	0800802d 	.word	0x0800802d
 800806c:	0800802d 	.word	0x0800802d
 8008070:	0800802d 	.word	0x0800802d
 8008074:	08008203 	.word	0x08008203
 8008078:	080081db 	.word	0x080081db
 800807c:	0800802d 	.word	0x0800802d
 8008080:	0800802d 	.word	0x0800802d
 8008084:	080081b1 	.word	0x080081b1
 8008088:	0800802d 	.word	0x0800802d
 800808c:	0800802d 	.word	0x0800802d
 8008090:	0800802d 	.word	0x0800802d
 8008094:	0800802d 	.word	0x0800802d
 8008098:	08008169 	.word	0x08008169
 800809c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80080a0:	e7db      	b.n	800805a <_scanf_float+0x8e>
 80080a2:	290e      	cmp	r1, #14
 80080a4:	d8c2      	bhi.n	800802c <_scanf_float+0x60>
 80080a6:	a001      	add	r0, pc, #4	; (adr r0, 80080ac <_scanf_float+0xe0>)
 80080a8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80080ac:	0800815b 	.word	0x0800815b
 80080b0:	0800802d 	.word	0x0800802d
 80080b4:	0800815b 	.word	0x0800815b
 80080b8:	080081ef 	.word	0x080081ef
 80080bc:	0800802d 	.word	0x0800802d
 80080c0:	08008109 	.word	0x08008109
 80080c4:	08008145 	.word	0x08008145
 80080c8:	08008145 	.word	0x08008145
 80080cc:	08008145 	.word	0x08008145
 80080d0:	08008145 	.word	0x08008145
 80080d4:	08008145 	.word	0x08008145
 80080d8:	08008145 	.word	0x08008145
 80080dc:	08008145 	.word	0x08008145
 80080e0:	08008145 	.word	0x08008145
 80080e4:	08008145 	.word	0x08008145
 80080e8:	2b6e      	cmp	r3, #110	; 0x6e
 80080ea:	d809      	bhi.n	8008100 <_scanf_float+0x134>
 80080ec:	2b60      	cmp	r3, #96	; 0x60
 80080ee:	d8b2      	bhi.n	8008056 <_scanf_float+0x8a>
 80080f0:	2b54      	cmp	r3, #84	; 0x54
 80080f2:	d077      	beq.n	80081e4 <_scanf_float+0x218>
 80080f4:	2b59      	cmp	r3, #89	; 0x59
 80080f6:	d199      	bne.n	800802c <_scanf_float+0x60>
 80080f8:	2d07      	cmp	r5, #7
 80080fa:	d197      	bne.n	800802c <_scanf_float+0x60>
 80080fc:	2508      	movs	r5, #8
 80080fe:	e029      	b.n	8008154 <_scanf_float+0x188>
 8008100:	2b74      	cmp	r3, #116	; 0x74
 8008102:	d06f      	beq.n	80081e4 <_scanf_float+0x218>
 8008104:	2b79      	cmp	r3, #121	; 0x79
 8008106:	e7f6      	b.n	80080f6 <_scanf_float+0x12a>
 8008108:	6821      	ldr	r1, [r4, #0]
 800810a:	05c8      	lsls	r0, r1, #23
 800810c:	d51a      	bpl.n	8008144 <_scanf_float+0x178>
 800810e:	9b02      	ldr	r3, [sp, #8]
 8008110:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008114:	6021      	str	r1, [r4, #0]
 8008116:	f109 0901 	add.w	r9, r9, #1
 800811a:	b11b      	cbz	r3, 8008124 <_scanf_float+0x158>
 800811c:	3b01      	subs	r3, #1
 800811e:	3201      	adds	r2, #1
 8008120:	9302      	str	r3, [sp, #8]
 8008122:	60a2      	str	r2, [r4, #8]
 8008124:	68a3      	ldr	r3, [r4, #8]
 8008126:	3b01      	subs	r3, #1
 8008128:	60a3      	str	r3, [r4, #8]
 800812a:	6923      	ldr	r3, [r4, #16]
 800812c:	3301      	adds	r3, #1
 800812e:	6123      	str	r3, [r4, #16]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	3b01      	subs	r3, #1
 8008134:	2b00      	cmp	r3, #0
 8008136:	607b      	str	r3, [r7, #4]
 8008138:	f340 8084 	ble.w	8008244 <_scanf_float+0x278>
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	3301      	adds	r3, #1
 8008140:	603b      	str	r3, [r7, #0]
 8008142:	e766      	b.n	8008012 <_scanf_float+0x46>
 8008144:	eb1a 0f05 	cmn.w	sl, r5
 8008148:	f47f af70 	bne.w	800802c <_scanf_float+0x60>
 800814c:	6822      	ldr	r2, [r4, #0]
 800814e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008152:	6022      	str	r2, [r4, #0]
 8008154:	f806 3b01 	strb.w	r3, [r6], #1
 8008158:	e7e4      	b.n	8008124 <_scanf_float+0x158>
 800815a:	6822      	ldr	r2, [r4, #0]
 800815c:	0610      	lsls	r0, r2, #24
 800815e:	f57f af65 	bpl.w	800802c <_scanf_float+0x60>
 8008162:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008166:	e7f4      	b.n	8008152 <_scanf_float+0x186>
 8008168:	f1ba 0f00 	cmp.w	sl, #0
 800816c:	d10e      	bne.n	800818c <_scanf_float+0x1c0>
 800816e:	f1b9 0f00 	cmp.w	r9, #0
 8008172:	d10e      	bne.n	8008192 <_scanf_float+0x1c6>
 8008174:	6822      	ldr	r2, [r4, #0]
 8008176:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800817a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800817e:	d108      	bne.n	8008192 <_scanf_float+0x1c6>
 8008180:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008184:	6022      	str	r2, [r4, #0]
 8008186:	f04f 0a01 	mov.w	sl, #1
 800818a:	e7e3      	b.n	8008154 <_scanf_float+0x188>
 800818c:	f1ba 0f02 	cmp.w	sl, #2
 8008190:	d055      	beq.n	800823e <_scanf_float+0x272>
 8008192:	2d01      	cmp	r5, #1
 8008194:	d002      	beq.n	800819c <_scanf_float+0x1d0>
 8008196:	2d04      	cmp	r5, #4
 8008198:	f47f af48 	bne.w	800802c <_scanf_float+0x60>
 800819c:	3501      	adds	r5, #1
 800819e:	b2ed      	uxtb	r5, r5
 80081a0:	e7d8      	b.n	8008154 <_scanf_float+0x188>
 80081a2:	f1ba 0f01 	cmp.w	sl, #1
 80081a6:	f47f af41 	bne.w	800802c <_scanf_float+0x60>
 80081aa:	f04f 0a02 	mov.w	sl, #2
 80081ae:	e7d1      	b.n	8008154 <_scanf_float+0x188>
 80081b0:	b97d      	cbnz	r5, 80081d2 <_scanf_float+0x206>
 80081b2:	f1b9 0f00 	cmp.w	r9, #0
 80081b6:	f47f af3c 	bne.w	8008032 <_scanf_float+0x66>
 80081ba:	6822      	ldr	r2, [r4, #0]
 80081bc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80081c0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80081c4:	f47f af39 	bne.w	800803a <_scanf_float+0x6e>
 80081c8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80081cc:	6022      	str	r2, [r4, #0]
 80081ce:	2501      	movs	r5, #1
 80081d0:	e7c0      	b.n	8008154 <_scanf_float+0x188>
 80081d2:	2d03      	cmp	r5, #3
 80081d4:	d0e2      	beq.n	800819c <_scanf_float+0x1d0>
 80081d6:	2d05      	cmp	r5, #5
 80081d8:	e7de      	b.n	8008198 <_scanf_float+0x1cc>
 80081da:	2d02      	cmp	r5, #2
 80081dc:	f47f af26 	bne.w	800802c <_scanf_float+0x60>
 80081e0:	2503      	movs	r5, #3
 80081e2:	e7b7      	b.n	8008154 <_scanf_float+0x188>
 80081e4:	2d06      	cmp	r5, #6
 80081e6:	f47f af21 	bne.w	800802c <_scanf_float+0x60>
 80081ea:	2507      	movs	r5, #7
 80081ec:	e7b2      	b.n	8008154 <_scanf_float+0x188>
 80081ee:	6822      	ldr	r2, [r4, #0]
 80081f0:	0591      	lsls	r1, r2, #22
 80081f2:	f57f af1b 	bpl.w	800802c <_scanf_float+0x60>
 80081f6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80081fa:	6022      	str	r2, [r4, #0]
 80081fc:	f8cd 9004 	str.w	r9, [sp, #4]
 8008200:	e7a8      	b.n	8008154 <_scanf_float+0x188>
 8008202:	6822      	ldr	r2, [r4, #0]
 8008204:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008208:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800820c:	d006      	beq.n	800821c <_scanf_float+0x250>
 800820e:	0550      	lsls	r0, r2, #21
 8008210:	f57f af0c 	bpl.w	800802c <_scanf_float+0x60>
 8008214:	f1b9 0f00 	cmp.w	r9, #0
 8008218:	f43f af0f 	beq.w	800803a <_scanf_float+0x6e>
 800821c:	0591      	lsls	r1, r2, #22
 800821e:	bf58      	it	pl
 8008220:	9901      	ldrpl	r1, [sp, #4]
 8008222:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008226:	bf58      	it	pl
 8008228:	eba9 0101 	subpl.w	r1, r9, r1
 800822c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008230:	bf58      	it	pl
 8008232:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008236:	6022      	str	r2, [r4, #0]
 8008238:	f04f 0900 	mov.w	r9, #0
 800823c:	e78a      	b.n	8008154 <_scanf_float+0x188>
 800823e:	f04f 0a03 	mov.w	sl, #3
 8008242:	e787      	b.n	8008154 <_scanf_float+0x188>
 8008244:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008248:	4639      	mov	r1, r7
 800824a:	4640      	mov	r0, r8
 800824c:	4798      	blx	r3
 800824e:	2800      	cmp	r0, #0
 8008250:	f43f aedf 	beq.w	8008012 <_scanf_float+0x46>
 8008254:	e6ea      	b.n	800802c <_scanf_float+0x60>
 8008256:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800825a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800825e:	463a      	mov	r2, r7
 8008260:	4640      	mov	r0, r8
 8008262:	4798      	blx	r3
 8008264:	6923      	ldr	r3, [r4, #16]
 8008266:	3b01      	subs	r3, #1
 8008268:	6123      	str	r3, [r4, #16]
 800826a:	e6ec      	b.n	8008046 <_scanf_float+0x7a>
 800826c:	1e6b      	subs	r3, r5, #1
 800826e:	2b06      	cmp	r3, #6
 8008270:	d825      	bhi.n	80082be <_scanf_float+0x2f2>
 8008272:	2d02      	cmp	r5, #2
 8008274:	d836      	bhi.n	80082e4 <_scanf_float+0x318>
 8008276:	455e      	cmp	r6, fp
 8008278:	f67f aee8 	bls.w	800804c <_scanf_float+0x80>
 800827c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008280:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008284:	463a      	mov	r2, r7
 8008286:	4640      	mov	r0, r8
 8008288:	4798      	blx	r3
 800828a:	6923      	ldr	r3, [r4, #16]
 800828c:	3b01      	subs	r3, #1
 800828e:	6123      	str	r3, [r4, #16]
 8008290:	e7f1      	b.n	8008276 <_scanf_float+0x2aa>
 8008292:	9802      	ldr	r0, [sp, #8]
 8008294:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008298:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800829c:	9002      	str	r0, [sp, #8]
 800829e:	463a      	mov	r2, r7
 80082a0:	4640      	mov	r0, r8
 80082a2:	4798      	blx	r3
 80082a4:	6923      	ldr	r3, [r4, #16]
 80082a6:	3b01      	subs	r3, #1
 80082a8:	6123      	str	r3, [r4, #16]
 80082aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80082ae:	fa5f fa8a 	uxtb.w	sl, sl
 80082b2:	f1ba 0f02 	cmp.w	sl, #2
 80082b6:	d1ec      	bne.n	8008292 <_scanf_float+0x2c6>
 80082b8:	3d03      	subs	r5, #3
 80082ba:	b2ed      	uxtb	r5, r5
 80082bc:	1b76      	subs	r6, r6, r5
 80082be:	6823      	ldr	r3, [r4, #0]
 80082c0:	05da      	lsls	r2, r3, #23
 80082c2:	d52f      	bpl.n	8008324 <_scanf_float+0x358>
 80082c4:	055b      	lsls	r3, r3, #21
 80082c6:	d510      	bpl.n	80082ea <_scanf_float+0x31e>
 80082c8:	455e      	cmp	r6, fp
 80082ca:	f67f aebf 	bls.w	800804c <_scanf_float+0x80>
 80082ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80082d6:	463a      	mov	r2, r7
 80082d8:	4640      	mov	r0, r8
 80082da:	4798      	blx	r3
 80082dc:	6923      	ldr	r3, [r4, #16]
 80082de:	3b01      	subs	r3, #1
 80082e0:	6123      	str	r3, [r4, #16]
 80082e2:	e7f1      	b.n	80082c8 <_scanf_float+0x2fc>
 80082e4:	46aa      	mov	sl, r5
 80082e6:	9602      	str	r6, [sp, #8]
 80082e8:	e7df      	b.n	80082aa <_scanf_float+0x2de>
 80082ea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80082ee:	6923      	ldr	r3, [r4, #16]
 80082f0:	2965      	cmp	r1, #101	; 0x65
 80082f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80082f6:	f106 35ff 	add.w	r5, r6, #4294967295
 80082fa:	6123      	str	r3, [r4, #16]
 80082fc:	d00c      	beq.n	8008318 <_scanf_float+0x34c>
 80082fe:	2945      	cmp	r1, #69	; 0x45
 8008300:	d00a      	beq.n	8008318 <_scanf_float+0x34c>
 8008302:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008306:	463a      	mov	r2, r7
 8008308:	4640      	mov	r0, r8
 800830a:	4798      	blx	r3
 800830c:	6923      	ldr	r3, [r4, #16]
 800830e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008312:	3b01      	subs	r3, #1
 8008314:	1eb5      	subs	r5, r6, #2
 8008316:	6123      	str	r3, [r4, #16]
 8008318:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800831c:	463a      	mov	r2, r7
 800831e:	4640      	mov	r0, r8
 8008320:	4798      	blx	r3
 8008322:	462e      	mov	r6, r5
 8008324:	6825      	ldr	r5, [r4, #0]
 8008326:	f015 0510 	ands.w	r5, r5, #16
 800832a:	d158      	bne.n	80083de <_scanf_float+0x412>
 800832c:	7035      	strb	r5, [r6, #0]
 800832e:	6823      	ldr	r3, [r4, #0]
 8008330:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008334:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008338:	d11c      	bne.n	8008374 <_scanf_float+0x3a8>
 800833a:	9b01      	ldr	r3, [sp, #4]
 800833c:	454b      	cmp	r3, r9
 800833e:	eba3 0209 	sub.w	r2, r3, r9
 8008342:	d124      	bne.n	800838e <_scanf_float+0x3c2>
 8008344:	2200      	movs	r2, #0
 8008346:	4659      	mov	r1, fp
 8008348:	4640      	mov	r0, r8
 800834a:	f002 fc51 	bl	800abf0 <_strtod_r>
 800834e:	9b03      	ldr	r3, [sp, #12]
 8008350:	6821      	ldr	r1, [r4, #0]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f011 0f02 	tst.w	r1, #2
 8008358:	ec57 6b10 	vmov	r6, r7, d0
 800835c:	f103 0204 	add.w	r2, r3, #4
 8008360:	d020      	beq.n	80083a4 <_scanf_float+0x3d8>
 8008362:	9903      	ldr	r1, [sp, #12]
 8008364:	600a      	str	r2, [r1, #0]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	e9c3 6700 	strd	r6, r7, [r3]
 800836c:	68e3      	ldr	r3, [r4, #12]
 800836e:	3301      	adds	r3, #1
 8008370:	60e3      	str	r3, [r4, #12]
 8008372:	e66c      	b.n	800804e <_scanf_float+0x82>
 8008374:	9b04      	ldr	r3, [sp, #16]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d0e4      	beq.n	8008344 <_scanf_float+0x378>
 800837a:	9905      	ldr	r1, [sp, #20]
 800837c:	230a      	movs	r3, #10
 800837e:	462a      	mov	r2, r5
 8008380:	3101      	adds	r1, #1
 8008382:	4640      	mov	r0, r8
 8008384:	f002 fcbc 	bl	800ad00 <_strtol_r>
 8008388:	9b04      	ldr	r3, [sp, #16]
 800838a:	9e05      	ldr	r6, [sp, #20]
 800838c:	1ac2      	subs	r2, r0, r3
 800838e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008392:	429e      	cmp	r6, r3
 8008394:	bf28      	it	cs
 8008396:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800839a:	4912      	ldr	r1, [pc, #72]	; (80083e4 <_scanf_float+0x418>)
 800839c:	4630      	mov	r0, r6
 800839e:	f000 f8f9 	bl	8008594 <siprintf>
 80083a2:	e7cf      	b.n	8008344 <_scanf_float+0x378>
 80083a4:	f011 0f04 	tst.w	r1, #4
 80083a8:	9903      	ldr	r1, [sp, #12]
 80083aa:	600a      	str	r2, [r1, #0]
 80083ac:	d1db      	bne.n	8008366 <_scanf_float+0x39a>
 80083ae:	f8d3 8000 	ldr.w	r8, [r3]
 80083b2:	ee10 2a10 	vmov	r2, s0
 80083b6:	ee10 0a10 	vmov	r0, s0
 80083ba:	463b      	mov	r3, r7
 80083bc:	4639      	mov	r1, r7
 80083be:	f7f8 fbb5 	bl	8000b2c <__aeabi_dcmpun>
 80083c2:	b128      	cbz	r0, 80083d0 <_scanf_float+0x404>
 80083c4:	4808      	ldr	r0, [pc, #32]	; (80083e8 <_scanf_float+0x41c>)
 80083c6:	f000 f9d7 	bl	8008778 <nanf>
 80083ca:	ed88 0a00 	vstr	s0, [r8]
 80083ce:	e7cd      	b.n	800836c <_scanf_float+0x3a0>
 80083d0:	4630      	mov	r0, r6
 80083d2:	4639      	mov	r1, r7
 80083d4:	f7f8 fc08 	bl	8000be8 <__aeabi_d2f>
 80083d8:	f8c8 0000 	str.w	r0, [r8]
 80083dc:	e7c6      	b.n	800836c <_scanf_float+0x3a0>
 80083de:	2500      	movs	r5, #0
 80083e0:	e635      	b.n	800804e <_scanf_float+0x82>
 80083e2:	bf00      	nop
 80083e4:	0800dedc 	.word	0x0800dedc
 80083e8:	0800e26d 	.word	0x0800e26d

080083ec <std>:
 80083ec:	2300      	movs	r3, #0
 80083ee:	b510      	push	{r4, lr}
 80083f0:	4604      	mov	r4, r0
 80083f2:	e9c0 3300 	strd	r3, r3, [r0]
 80083f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80083fa:	6083      	str	r3, [r0, #8]
 80083fc:	8181      	strh	r1, [r0, #12]
 80083fe:	6643      	str	r3, [r0, #100]	; 0x64
 8008400:	81c2      	strh	r2, [r0, #14]
 8008402:	6183      	str	r3, [r0, #24]
 8008404:	4619      	mov	r1, r3
 8008406:	2208      	movs	r2, #8
 8008408:	305c      	adds	r0, #92	; 0x5c
 800840a:	f000 f926 	bl	800865a <memset>
 800840e:	4b0d      	ldr	r3, [pc, #52]	; (8008444 <std+0x58>)
 8008410:	6263      	str	r3, [r4, #36]	; 0x24
 8008412:	4b0d      	ldr	r3, [pc, #52]	; (8008448 <std+0x5c>)
 8008414:	62a3      	str	r3, [r4, #40]	; 0x28
 8008416:	4b0d      	ldr	r3, [pc, #52]	; (800844c <std+0x60>)
 8008418:	62e3      	str	r3, [r4, #44]	; 0x2c
 800841a:	4b0d      	ldr	r3, [pc, #52]	; (8008450 <std+0x64>)
 800841c:	6323      	str	r3, [r4, #48]	; 0x30
 800841e:	4b0d      	ldr	r3, [pc, #52]	; (8008454 <std+0x68>)
 8008420:	6224      	str	r4, [r4, #32]
 8008422:	429c      	cmp	r4, r3
 8008424:	d006      	beq.n	8008434 <std+0x48>
 8008426:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800842a:	4294      	cmp	r4, r2
 800842c:	d002      	beq.n	8008434 <std+0x48>
 800842e:	33d0      	adds	r3, #208	; 0xd0
 8008430:	429c      	cmp	r4, r3
 8008432:	d105      	bne.n	8008440 <std+0x54>
 8008434:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008438:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800843c:	f000 b98a 	b.w	8008754 <__retarget_lock_init_recursive>
 8008440:	bd10      	pop	{r4, pc}
 8008442:	bf00      	nop
 8008444:	080085d5 	.word	0x080085d5
 8008448:	080085f7 	.word	0x080085f7
 800844c:	0800862f 	.word	0x0800862f
 8008450:	08008653 	.word	0x08008653
 8008454:	20000df4 	.word	0x20000df4

08008458 <stdio_exit_handler>:
 8008458:	4a02      	ldr	r2, [pc, #8]	; (8008464 <stdio_exit_handler+0xc>)
 800845a:	4903      	ldr	r1, [pc, #12]	; (8008468 <stdio_exit_handler+0x10>)
 800845c:	4803      	ldr	r0, [pc, #12]	; (800846c <stdio_exit_handler+0x14>)
 800845e:	f000 b869 	b.w	8008534 <_fwalk_sglue>
 8008462:	bf00      	nop
 8008464:	20000040 	.word	0x20000040
 8008468:	0800b349 	.word	0x0800b349
 800846c:	2000004c 	.word	0x2000004c

08008470 <cleanup_stdio>:
 8008470:	6841      	ldr	r1, [r0, #4]
 8008472:	4b0c      	ldr	r3, [pc, #48]	; (80084a4 <cleanup_stdio+0x34>)
 8008474:	4299      	cmp	r1, r3
 8008476:	b510      	push	{r4, lr}
 8008478:	4604      	mov	r4, r0
 800847a:	d001      	beq.n	8008480 <cleanup_stdio+0x10>
 800847c:	f002 ff64 	bl	800b348 <_fflush_r>
 8008480:	68a1      	ldr	r1, [r4, #8]
 8008482:	4b09      	ldr	r3, [pc, #36]	; (80084a8 <cleanup_stdio+0x38>)
 8008484:	4299      	cmp	r1, r3
 8008486:	d002      	beq.n	800848e <cleanup_stdio+0x1e>
 8008488:	4620      	mov	r0, r4
 800848a:	f002 ff5d 	bl	800b348 <_fflush_r>
 800848e:	68e1      	ldr	r1, [r4, #12]
 8008490:	4b06      	ldr	r3, [pc, #24]	; (80084ac <cleanup_stdio+0x3c>)
 8008492:	4299      	cmp	r1, r3
 8008494:	d004      	beq.n	80084a0 <cleanup_stdio+0x30>
 8008496:	4620      	mov	r0, r4
 8008498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800849c:	f002 bf54 	b.w	800b348 <_fflush_r>
 80084a0:	bd10      	pop	{r4, pc}
 80084a2:	bf00      	nop
 80084a4:	20000df4 	.word	0x20000df4
 80084a8:	20000e5c 	.word	0x20000e5c
 80084ac:	20000ec4 	.word	0x20000ec4

080084b0 <global_stdio_init.part.0>:
 80084b0:	b510      	push	{r4, lr}
 80084b2:	4b0b      	ldr	r3, [pc, #44]	; (80084e0 <global_stdio_init.part.0+0x30>)
 80084b4:	4c0b      	ldr	r4, [pc, #44]	; (80084e4 <global_stdio_init.part.0+0x34>)
 80084b6:	4a0c      	ldr	r2, [pc, #48]	; (80084e8 <global_stdio_init.part.0+0x38>)
 80084b8:	601a      	str	r2, [r3, #0]
 80084ba:	4620      	mov	r0, r4
 80084bc:	2200      	movs	r2, #0
 80084be:	2104      	movs	r1, #4
 80084c0:	f7ff ff94 	bl	80083ec <std>
 80084c4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80084c8:	2201      	movs	r2, #1
 80084ca:	2109      	movs	r1, #9
 80084cc:	f7ff ff8e 	bl	80083ec <std>
 80084d0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80084d4:	2202      	movs	r2, #2
 80084d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084da:	2112      	movs	r1, #18
 80084dc:	f7ff bf86 	b.w	80083ec <std>
 80084e0:	20000f2c 	.word	0x20000f2c
 80084e4:	20000df4 	.word	0x20000df4
 80084e8:	08008459 	.word	0x08008459

080084ec <__sfp_lock_acquire>:
 80084ec:	4801      	ldr	r0, [pc, #4]	; (80084f4 <__sfp_lock_acquire+0x8>)
 80084ee:	f000 b932 	b.w	8008756 <__retarget_lock_acquire_recursive>
 80084f2:	bf00      	nop
 80084f4:	20000f35 	.word	0x20000f35

080084f8 <__sfp_lock_release>:
 80084f8:	4801      	ldr	r0, [pc, #4]	; (8008500 <__sfp_lock_release+0x8>)
 80084fa:	f000 b92d 	b.w	8008758 <__retarget_lock_release_recursive>
 80084fe:	bf00      	nop
 8008500:	20000f35 	.word	0x20000f35

08008504 <__sinit>:
 8008504:	b510      	push	{r4, lr}
 8008506:	4604      	mov	r4, r0
 8008508:	f7ff fff0 	bl	80084ec <__sfp_lock_acquire>
 800850c:	6a23      	ldr	r3, [r4, #32]
 800850e:	b11b      	cbz	r3, 8008518 <__sinit+0x14>
 8008510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008514:	f7ff bff0 	b.w	80084f8 <__sfp_lock_release>
 8008518:	4b04      	ldr	r3, [pc, #16]	; (800852c <__sinit+0x28>)
 800851a:	6223      	str	r3, [r4, #32]
 800851c:	4b04      	ldr	r3, [pc, #16]	; (8008530 <__sinit+0x2c>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d1f5      	bne.n	8008510 <__sinit+0xc>
 8008524:	f7ff ffc4 	bl	80084b0 <global_stdio_init.part.0>
 8008528:	e7f2      	b.n	8008510 <__sinit+0xc>
 800852a:	bf00      	nop
 800852c:	08008471 	.word	0x08008471
 8008530:	20000f2c 	.word	0x20000f2c

08008534 <_fwalk_sglue>:
 8008534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008538:	4607      	mov	r7, r0
 800853a:	4688      	mov	r8, r1
 800853c:	4614      	mov	r4, r2
 800853e:	2600      	movs	r6, #0
 8008540:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008544:	f1b9 0901 	subs.w	r9, r9, #1
 8008548:	d505      	bpl.n	8008556 <_fwalk_sglue+0x22>
 800854a:	6824      	ldr	r4, [r4, #0]
 800854c:	2c00      	cmp	r4, #0
 800854e:	d1f7      	bne.n	8008540 <_fwalk_sglue+0xc>
 8008550:	4630      	mov	r0, r6
 8008552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008556:	89ab      	ldrh	r3, [r5, #12]
 8008558:	2b01      	cmp	r3, #1
 800855a:	d907      	bls.n	800856c <_fwalk_sglue+0x38>
 800855c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008560:	3301      	adds	r3, #1
 8008562:	d003      	beq.n	800856c <_fwalk_sglue+0x38>
 8008564:	4629      	mov	r1, r5
 8008566:	4638      	mov	r0, r7
 8008568:	47c0      	blx	r8
 800856a:	4306      	orrs	r6, r0
 800856c:	3568      	adds	r5, #104	; 0x68
 800856e:	e7e9      	b.n	8008544 <_fwalk_sglue+0x10>

08008570 <iprintf>:
 8008570:	b40f      	push	{r0, r1, r2, r3}
 8008572:	b507      	push	{r0, r1, r2, lr}
 8008574:	4906      	ldr	r1, [pc, #24]	; (8008590 <iprintf+0x20>)
 8008576:	ab04      	add	r3, sp, #16
 8008578:	6808      	ldr	r0, [r1, #0]
 800857a:	f853 2b04 	ldr.w	r2, [r3], #4
 800857e:	6881      	ldr	r1, [r0, #8]
 8008580:	9301      	str	r3, [sp, #4]
 8008582:	f002 fd41 	bl	800b008 <_vfiprintf_r>
 8008586:	b003      	add	sp, #12
 8008588:	f85d eb04 	ldr.w	lr, [sp], #4
 800858c:	b004      	add	sp, #16
 800858e:	4770      	bx	lr
 8008590:	20000098 	.word	0x20000098

08008594 <siprintf>:
 8008594:	b40e      	push	{r1, r2, r3}
 8008596:	b500      	push	{lr}
 8008598:	b09c      	sub	sp, #112	; 0x70
 800859a:	ab1d      	add	r3, sp, #116	; 0x74
 800859c:	9002      	str	r0, [sp, #8]
 800859e:	9006      	str	r0, [sp, #24]
 80085a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80085a4:	4809      	ldr	r0, [pc, #36]	; (80085cc <siprintf+0x38>)
 80085a6:	9107      	str	r1, [sp, #28]
 80085a8:	9104      	str	r1, [sp, #16]
 80085aa:	4909      	ldr	r1, [pc, #36]	; (80085d0 <siprintf+0x3c>)
 80085ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80085b0:	9105      	str	r1, [sp, #20]
 80085b2:	6800      	ldr	r0, [r0, #0]
 80085b4:	9301      	str	r3, [sp, #4]
 80085b6:	a902      	add	r1, sp, #8
 80085b8:	f002 fbfe 	bl	800adb8 <_svfiprintf_r>
 80085bc:	9b02      	ldr	r3, [sp, #8]
 80085be:	2200      	movs	r2, #0
 80085c0:	701a      	strb	r2, [r3, #0]
 80085c2:	b01c      	add	sp, #112	; 0x70
 80085c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80085c8:	b003      	add	sp, #12
 80085ca:	4770      	bx	lr
 80085cc:	20000098 	.word	0x20000098
 80085d0:	ffff0208 	.word	0xffff0208

080085d4 <__sread>:
 80085d4:	b510      	push	{r4, lr}
 80085d6:	460c      	mov	r4, r1
 80085d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085dc:	f000 f86c 	bl	80086b8 <_read_r>
 80085e0:	2800      	cmp	r0, #0
 80085e2:	bfab      	itete	ge
 80085e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80085e6:	89a3      	ldrhlt	r3, [r4, #12]
 80085e8:	181b      	addge	r3, r3, r0
 80085ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80085ee:	bfac      	ite	ge
 80085f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80085f2:	81a3      	strhlt	r3, [r4, #12]
 80085f4:	bd10      	pop	{r4, pc}

080085f6 <__swrite>:
 80085f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085fa:	461f      	mov	r7, r3
 80085fc:	898b      	ldrh	r3, [r1, #12]
 80085fe:	05db      	lsls	r3, r3, #23
 8008600:	4605      	mov	r5, r0
 8008602:	460c      	mov	r4, r1
 8008604:	4616      	mov	r6, r2
 8008606:	d505      	bpl.n	8008614 <__swrite+0x1e>
 8008608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800860c:	2302      	movs	r3, #2
 800860e:	2200      	movs	r2, #0
 8008610:	f000 f840 	bl	8008694 <_lseek_r>
 8008614:	89a3      	ldrh	r3, [r4, #12]
 8008616:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800861a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800861e:	81a3      	strh	r3, [r4, #12]
 8008620:	4632      	mov	r2, r6
 8008622:	463b      	mov	r3, r7
 8008624:	4628      	mov	r0, r5
 8008626:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800862a:	f000 b857 	b.w	80086dc <_write_r>

0800862e <__sseek>:
 800862e:	b510      	push	{r4, lr}
 8008630:	460c      	mov	r4, r1
 8008632:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008636:	f000 f82d 	bl	8008694 <_lseek_r>
 800863a:	1c43      	adds	r3, r0, #1
 800863c:	89a3      	ldrh	r3, [r4, #12]
 800863e:	bf15      	itete	ne
 8008640:	6560      	strne	r0, [r4, #84]	; 0x54
 8008642:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008646:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800864a:	81a3      	strheq	r3, [r4, #12]
 800864c:	bf18      	it	ne
 800864e:	81a3      	strhne	r3, [r4, #12]
 8008650:	bd10      	pop	{r4, pc}

08008652 <__sclose>:
 8008652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008656:	f000 b80d 	b.w	8008674 <_close_r>

0800865a <memset>:
 800865a:	4402      	add	r2, r0
 800865c:	4603      	mov	r3, r0
 800865e:	4293      	cmp	r3, r2
 8008660:	d100      	bne.n	8008664 <memset+0xa>
 8008662:	4770      	bx	lr
 8008664:	f803 1b01 	strb.w	r1, [r3], #1
 8008668:	e7f9      	b.n	800865e <memset+0x4>
	...

0800866c <_localeconv_r>:
 800866c:	4800      	ldr	r0, [pc, #0]	; (8008670 <_localeconv_r+0x4>)
 800866e:	4770      	bx	lr
 8008670:	2000018c 	.word	0x2000018c

08008674 <_close_r>:
 8008674:	b538      	push	{r3, r4, r5, lr}
 8008676:	4d06      	ldr	r5, [pc, #24]	; (8008690 <_close_r+0x1c>)
 8008678:	2300      	movs	r3, #0
 800867a:	4604      	mov	r4, r0
 800867c:	4608      	mov	r0, r1
 800867e:	602b      	str	r3, [r5, #0]
 8008680:	f7fa ff3f 	bl	8003502 <_close>
 8008684:	1c43      	adds	r3, r0, #1
 8008686:	d102      	bne.n	800868e <_close_r+0x1a>
 8008688:	682b      	ldr	r3, [r5, #0]
 800868a:	b103      	cbz	r3, 800868e <_close_r+0x1a>
 800868c:	6023      	str	r3, [r4, #0]
 800868e:	bd38      	pop	{r3, r4, r5, pc}
 8008690:	20000f30 	.word	0x20000f30

08008694 <_lseek_r>:
 8008694:	b538      	push	{r3, r4, r5, lr}
 8008696:	4d07      	ldr	r5, [pc, #28]	; (80086b4 <_lseek_r+0x20>)
 8008698:	4604      	mov	r4, r0
 800869a:	4608      	mov	r0, r1
 800869c:	4611      	mov	r1, r2
 800869e:	2200      	movs	r2, #0
 80086a0:	602a      	str	r2, [r5, #0]
 80086a2:	461a      	mov	r2, r3
 80086a4:	f7fa ff54 	bl	8003550 <_lseek>
 80086a8:	1c43      	adds	r3, r0, #1
 80086aa:	d102      	bne.n	80086b2 <_lseek_r+0x1e>
 80086ac:	682b      	ldr	r3, [r5, #0]
 80086ae:	b103      	cbz	r3, 80086b2 <_lseek_r+0x1e>
 80086b0:	6023      	str	r3, [r4, #0]
 80086b2:	bd38      	pop	{r3, r4, r5, pc}
 80086b4:	20000f30 	.word	0x20000f30

080086b8 <_read_r>:
 80086b8:	b538      	push	{r3, r4, r5, lr}
 80086ba:	4d07      	ldr	r5, [pc, #28]	; (80086d8 <_read_r+0x20>)
 80086bc:	4604      	mov	r4, r0
 80086be:	4608      	mov	r0, r1
 80086c0:	4611      	mov	r1, r2
 80086c2:	2200      	movs	r2, #0
 80086c4:	602a      	str	r2, [r5, #0]
 80086c6:	461a      	mov	r2, r3
 80086c8:	f7fa fefe 	bl	80034c8 <_read>
 80086cc:	1c43      	adds	r3, r0, #1
 80086ce:	d102      	bne.n	80086d6 <_read_r+0x1e>
 80086d0:	682b      	ldr	r3, [r5, #0]
 80086d2:	b103      	cbz	r3, 80086d6 <_read_r+0x1e>
 80086d4:	6023      	str	r3, [r4, #0]
 80086d6:	bd38      	pop	{r3, r4, r5, pc}
 80086d8:	20000f30 	.word	0x20000f30

080086dc <_write_r>:
 80086dc:	b538      	push	{r3, r4, r5, lr}
 80086de:	4d07      	ldr	r5, [pc, #28]	; (80086fc <_write_r+0x20>)
 80086e0:	4604      	mov	r4, r0
 80086e2:	4608      	mov	r0, r1
 80086e4:	4611      	mov	r1, r2
 80086e6:	2200      	movs	r2, #0
 80086e8:	602a      	str	r2, [r5, #0]
 80086ea:	461a      	mov	r2, r3
 80086ec:	f7f8 ffc6 	bl	800167c <_write>
 80086f0:	1c43      	adds	r3, r0, #1
 80086f2:	d102      	bne.n	80086fa <_write_r+0x1e>
 80086f4:	682b      	ldr	r3, [r5, #0]
 80086f6:	b103      	cbz	r3, 80086fa <_write_r+0x1e>
 80086f8:	6023      	str	r3, [r4, #0]
 80086fa:	bd38      	pop	{r3, r4, r5, pc}
 80086fc:	20000f30 	.word	0x20000f30

08008700 <__errno>:
 8008700:	4b01      	ldr	r3, [pc, #4]	; (8008708 <__errno+0x8>)
 8008702:	6818      	ldr	r0, [r3, #0]
 8008704:	4770      	bx	lr
 8008706:	bf00      	nop
 8008708:	20000098 	.word	0x20000098

0800870c <__libc_init_array>:
 800870c:	b570      	push	{r4, r5, r6, lr}
 800870e:	4d0d      	ldr	r5, [pc, #52]	; (8008744 <__libc_init_array+0x38>)
 8008710:	4c0d      	ldr	r4, [pc, #52]	; (8008748 <__libc_init_array+0x3c>)
 8008712:	1b64      	subs	r4, r4, r5
 8008714:	10a4      	asrs	r4, r4, #2
 8008716:	2600      	movs	r6, #0
 8008718:	42a6      	cmp	r6, r4
 800871a:	d109      	bne.n	8008730 <__libc_init_array+0x24>
 800871c:	4d0b      	ldr	r5, [pc, #44]	; (800874c <__libc_init_array+0x40>)
 800871e:	4c0c      	ldr	r4, [pc, #48]	; (8008750 <__libc_init_array+0x44>)
 8008720:	f005 fba2 	bl	800de68 <_init>
 8008724:	1b64      	subs	r4, r4, r5
 8008726:	10a4      	asrs	r4, r4, #2
 8008728:	2600      	movs	r6, #0
 800872a:	42a6      	cmp	r6, r4
 800872c:	d105      	bne.n	800873a <__libc_init_array+0x2e>
 800872e:	bd70      	pop	{r4, r5, r6, pc}
 8008730:	f855 3b04 	ldr.w	r3, [r5], #4
 8008734:	4798      	blx	r3
 8008736:	3601      	adds	r6, #1
 8008738:	e7ee      	b.n	8008718 <__libc_init_array+0xc>
 800873a:	f855 3b04 	ldr.w	r3, [r5], #4
 800873e:	4798      	blx	r3
 8008740:	3601      	adds	r6, #1
 8008742:	e7f2      	b.n	800872a <__libc_init_array+0x1e>
 8008744:	0800e4f0 	.word	0x0800e4f0
 8008748:	0800e4f0 	.word	0x0800e4f0
 800874c:	0800e4f0 	.word	0x0800e4f0
 8008750:	0800e4f4 	.word	0x0800e4f4

08008754 <__retarget_lock_init_recursive>:
 8008754:	4770      	bx	lr

08008756 <__retarget_lock_acquire_recursive>:
 8008756:	4770      	bx	lr

08008758 <__retarget_lock_release_recursive>:
 8008758:	4770      	bx	lr

0800875a <memcpy>:
 800875a:	440a      	add	r2, r1
 800875c:	4291      	cmp	r1, r2
 800875e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008762:	d100      	bne.n	8008766 <memcpy+0xc>
 8008764:	4770      	bx	lr
 8008766:	b510      	push	{r4, lr}
 8008768:	f811 4b01 	ldrb.w	r4, [r1], #1
 800876c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008770:	4291      	cmp	r1, r2
 8008772:	d1f9      	bne.n	8008768 <memcpy+0xe>
 8008774:	bd10      	pop	{r4, pc}
	...

08008778 <nanf>:
 8008778:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008780 <nanf+0x8>
 800877c:	4770      	bx	lr
 800877e:	bf00      	nop
 8008780:	7fc00000 	.word	0x7fc00000

08008784 <quorem>:
 8008784:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008788:	6903      	ldr	r3, [r0, #16]
 800878a:	690c      	ldr	r4, [r1, #16]
 800878c:	42a3      	cmp	r3, r4
 800878e:	4607      	mov	r7, r0
 8008790:	db7e      	blt.n	8008890 <quorem+0x10c>
 8008792:	3c01      	subs	r4, #1
 8008794:	f101 0814 	add.w	r8, r1, #20
 8008798:	f100 0514 	add.w	r5, r0, #20
 800879c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087a0:	9301      	str	r3, [sp, #4]
 80087a2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80087a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80087aa:	3301      	adds	r3, #1
 80087ac:	429a      	cmp	r2, r3
 80087ae:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80087b2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80087b6:	fbb2 f6f3 	udiv	r6, r2, r3
 80087ba:	d331      	bcc.n	8008820 <quorem+0x9c>
 80087bc:	f04f 0e00 	mov.w	lr, #0
 80087c0:	4640      	mov	r0, r8
 80087c2:	46ac      	mov	ip, r5
 80087c4:	46f2      	mov	sl, lr
 80087c6:	f850 2b04 	ldr.w	r2, [r0], #4
 80087ca:	b293      	uxth	r3, r2
 80087cc:	fb06 e303 	mla	r3, r6, r3, lr
 80087d0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80087d4:	0c1a      	lsrs	r2, r3, #16
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	ebaa 0303 	sub.w	r3, sl, r3
 80087dc:	f8dc a000 	ldr.w	sl, [ip]
 80087e0:	fa13 f38a 	uxtah	r3, r3, sl
 80087e4:	fb06 220e 	mla	r2, r6, lr, r2
 80087e8:	9300      	str	r3, [sp, #0]
 80087ea:	9b00      	ldr	r3, [sp, #0]
 80087ec:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80087f0:	b292      	uxth	r2, r2
 80087f2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80087f6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80087fa:	f8bd 3000 	ldrh.w	r3, [sp]
 80087fe:	4581      	cmp	r9, r0
 8008800:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008804:	f84c 3b04 	str.w	r3, [ip], #4
 8008808:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800880c:	d2db      	bcs.n	80087c6 <quorem+0x42>
 800880e:	f855 300b 	ldr.w	r3, [r5, fp]
 8008812:	b92b      	cbnz	r3, 8008820 <quorem+0x9c>
 8008814:	9b01      	ldr	r3, [sp, #4]
 8008816:	3b04      	subs	r3, #4
 8008818:	429d      	cmp	r5, r3
 800881a:	461a      	mov	r2, r3
 800881c:	d32c      	bcc.n	8008878 <quorem+0xf4>
 800881e:	613c      	str	r4, [r7, #16]
 8008820:	4638      	mov	r0, r7
 8008822:	f001 f9f1 	bl	8009c08 <__mcmp>
 8008826:	2800      	cmp	r0, #0
 8008828:	db22      	blt.n	8008870 <quorem+0xec>
 800882a:	3601      	adds	r6, #1
 800882c:	4629      	mov	r1, r5
 800882e:	2000      	movs	r0, #0
 8008830:	f858 2b04 	ldr.w	r2, [r8], #4
 8008834:	f8d1 c000 	ldr.w	ip, [r1]
 8008838:	b293      	uxth	r3, r2
 800883a:	1ac3      	subs	r3, r0, r3
 800883c:	0c12      	lsrs	r2, r2, #16
 800883e:	fa13 f38c 	uxtah	r3, r3, ip
 8008842:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008846:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800884a:	b29b      	uxth	r3, r3
 800884c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008850:	45c1      	cmp	r9, r8
 8008852:	f841 3b04 	str.w	r3, [r1], #4
 8008856:	ea4f 4022 	mov.w	r0, r2, asr #16
 800885a:	d2e9      	bcs.n	8008830 <quorem+0xac>
 800885c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008860:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008864:	b922      	cbnz	r2, 8008870 <quorem+0xec>
 8008866:	3b04      	subs	r3, #4
 8008868:	429d      	cmp	r5, r3
 800886a:	461a      	mov	r2, r3
 800886c:	d30a      	bcc.n	8008884 <quorem+0x100>
 800886e:	613c      	str	r4, [r7, #16]
 8008870:	4630      	mov	r0, r6
 8008872:	b003      	add	sp, #12
 8008874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008878:	6812      	ldr	r2, [r2, #0]
 800887a:	3b04      	subs	r3, #4
 800887c:	2a00      	cmp	r2, #0
 800887e:	d1ce      	bne.n	800881e <quorem+0x9a>
 8008880:	3c01      	subs	r4, #1
 8008882:	e7c9      	b.n	8008818 <quorem+0x94>
 8008884:	6812      	ldr	r2, [r2, #0]
 8008886:	3b04      	subs	r3, #4
 8008888:	2a00      	cmp	r2, #0
 800888a:	d1f0      	bne.n	800886e <quorem+0xea>
 800888c:	3c01      	subs	r4, #1
 800888e:	e7eb      	b.n	8008868 <quorem+0xe4>
 8008890:	2000      	movs	r0, #0
 8008892:	e7ee      	b.n	8008872 <quorem+0xee>
 8008894:	0000      	movs	r0, r0
	...

08008898 <_dtoa_r>:
 8008898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800889c:	ed2d 8b04 	vpush	{d8-d9}
 80088a0:	69c5      	ldr	r5, [r0, #28]
 80088a2:	b093      	sub	sp, #76	; 0x4c
 80088a4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80088a8:	ec57 6b10 	vmov	r6, r7, d0
 80088ac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80088b0:	9107      	str	r1, [sp, #28]
 80088b2:	4604      	mov	r4, r0
 80088b4:	920a      	str	r2, [sp, #40]	; 0x28
 80088b6:	930d      	str	r3, [sp, #52]	; 0x34
 80088b8:	b975      	cbnz	r5, 80088d8 <_dtoa_r+0x40>
 80088ba:	2010      	movs	r0, #16
 80088bc:	f000 fe2a 	bl	8009514 <malloc>
 80088c0:	4602      	mov	r2, r0
 80088c2:	61e0      	str	r0, [r4, #28]
 80088c4:	b920      	cbnz	r0, 80088d0 <_dtoa_r+0x38>
 80088c6:	4bae      	ldr	r3, [pc, #696]	; (8008b80 <_dtoa_r+0x2e8>)
 80088c8:	21ef      	movs	r1, #239	; 0xef
 80088ca:	48ae      	ldr	r0, [pc, #696]	; (8008b84 <_dtoa_r+0x2ec>)
 80088cc:	f002 fe40 	bl	800b550 <__assert_func>
 80088d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80088d4:	6005      	str	r5, [r0, #0]
 80088d6:	60c5      	str	r5, [r0, #12]
 80088d8:	69e3      	ldr	r3, [r4, #28]
 80088da:	6819      	ldr	r1, [r3, #0]
 80088dc:	b151      	cbz	r1, 80088f4 <_dtoa_r+0x5c>
 80088de:	685a      	ldr	r2, [r3, #4]
 80088e0:	604a      	str	r2, [r1, #4]
 80088e2:	2301      	movs	r3, #1
 80088e4:	4093      	lsls	r3, r2
 80088e6:	608b      	str	r3, [r1, #8]
 80088e8:	4620      	mov	r0, r4
 80088ea:	f000 ff07 	bl	80096fc <_Bfree>
 80088ee:	69e3      	ldr	r3, [r4, #28]
 80088f0:	2200      	movs	r2, #0
 80088f2:	601a      	str	r2, [r3, #0]
 80088f4:	1e3b      	subs	r3, r7, #0
 80088f6:	bfbb      	ittet	lt
 80088f8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80088fc:	9303      	strlt	r3, [sp, #12]
 80088fe:	2300      	movge	r3, #0
 8008900:	2201      	movlt	r2, #1
 8008902:	bfac      	ite	ge
 8008904:	f8c8 3000 	strge.w	r3, [r8]
 8008908:	f8c8 2000 	strlt.w	r2, [r8]
 800890c:	4b9e      	ldr	r3, [pc, #632]	; (8008b88 <_dtoa_r+0x2f0>)
 800890e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008912:	ea33 0308 	bics.w	r3, r3, r8
 8008916:	d11b      	bne.n	8008950 <_dtoa_r+0xb8>
 8008918:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800891a:	f242 730f 	movw	r3, #9999	; 0x270f
 800891e:	6013      	str	r3, [r2, #0]
 8008920:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008924:	4333      	orrs	r3, r6
 8008926:	f000 8593 	beq.w	8009450 <_dtoa_r+0xbb8>
 800892a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800892c:	b963      	cbnz	r3, 8008948 <_dtoa_r+0xb0>
 800892e:	4b97      	ldr	r3, [pc, #604]	; (8008b8c <_dtoa_r+0x2f4>)
 8008930:	e027      	b.n	8008982 <_dtoa_r+0xea>
 8008932:	4b97      	ldr	r3, [pc, #604]	; (8008b90 <_dtoa_r+0x2f8>)
 8008934:	9300      	str	r3, [sp, #0]
 8008936:	3308      	adds	r3, #8
 8008938:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800893a:	6013      	str	r3, [r2, #0]
 800893c:	9800      	ldr	r0, [sp, #0]
 800893e:	b013      	add	sp, #76	; 0x4c
 8008940:	ecbd 8b04 	vpop	{d8-d9}
 8008944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008948:	4b90      	ldr	r3, [pc, #576]	; (8008b8c <_dtoa_r+0x2f4>)
 800894a:	9300      	str	r3, [sp, #0]
 800894c:	3303      	adds	r3, #3
 800894e:	e7f3      	b.n	8008938 <_dtoa_r+0xa0>
 8008950:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008954:	2200      	movs	r2, #0
 8008956:	ec51 0b17 	vmov	r0, r1, d7
 800895a:	eeb0 8a47 	vmov.f32	s16, s14
 800895e:	eef0 8a67 	vmov.f32	s17, s15
 8008962:	2300      	movs	r3, #0
 8008964:	f7f8 f8b0 	bl	8000ac8 <__aeabi_dcmpeq>
 8008968:	4681      	mov	r9, r0
 800896a:	b160      	cbz	r0, 8008986 <_dtoa_r+0xee>
 800896c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800896e:	2301      	movs	r3, #1
 8008970:	6013      	str	r3, [r2, #0]
 8008972:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008974:	2b00      	cmp	r3, #0
 8008976:	f000 8568 	beq.w	800944a <_dtoa_r+0xbb2>
 800897a:	4b86      	ldr	r3, [pc, #536]	; (8008b94 <_dtoa_r+0x2fc>)
 800897c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800897e:	6013      	str	r3, [r2, #0]
 8008980:	3b01      	subs	r3, #1
 8008982:	9300      	str	r3, [sp, #0]
 8008984:	e7da      	b.n	800893c <_dtoa_r+0xa4>
 8008986:	aa10      	add	r2, sp, #64	; 0x40
 8008988:	a911      	add	r1, sp, #68	; 0x44
 800898a:	4620      	mov	r0, r4
 800898c:	eeb0 0a48 	vmov.f32	s0, s16
 8008990:	eef0 0a68 	vmov.f32	s1, s17
 8008994:	f001 fa4e 	bl	8009e34 <__d2b>
 8008998:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800899c:	4682      	mov	sl, r0
 800899e:	2d00      	cmp	r5, #0
 80089a0:	d07f      	beq.n	8008aa2 <_dtoa_r+0x20a>
 80089a2:	ee18 3a90 	vmov	r3, s17
 80089a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089aa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80089ae:	ec51 0b18 	vmov	r0, r1, d8
 80089b2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80089b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80089ba:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80089be:	4619      	mov	r1, r3
 80089c0:	2200      	movs	r2, #0
 80089c2:	4b75      	ldr	r3, [pc, #468]	; (8008b98 <_dtoa_r+0x300>)
 80089c4:	f7f7 fc60 	bl	8000288 <__aeabi_dsub>
 80089c8:	a367      	add	r3, pc, #412	; (adr r3, 8008b68 <_dtoa_r+0x2d0>)
 80089ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ce:	f7f7 fe13 	bl	80005f8 <__aeabi_dmul>
 80089d2:	a367      	add	r3, pc, #412	; (adr r3, 8008b70 <_dtoa_r+0x2d8>)
 80089d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d8:	f7f7 fc58 	bl	800028c <__adddf3>
 80089dc:	4606      	mov	r6, r0
 80089de:	4628      	mov	r0, r5
 80089e0:	460f      	mov	r7, r1
 80089e2:	f7f7 fd9f 	bl	8000524 <__aeabi_i2d>
 80089e6:	a364      	add	r3, pc, #400	; (adr r3, 8008b78 <_dtoa_r+0x2e0>)
 80089e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ec:	f7f7 fe04 	bl	80005f8 <__aeabi_dmul>
 80089f0:	4602      	mov	r2, r0
 80089f2:	460b      	mov	r3, r1
 80089f4:	4630      	mov	r0, r6
 80089f6:	4639      	mov	r1, r7
 80089f8:	f7f7 fc48 	bl	800028c <__adddf3>
 80089fc:	4606      	mov	r6, r0
 80089fe:	460f      	mov	r7, r1
 8008a00:	f7f8 f8aa 	bl	8000b58 <__aeabi_d2iz>
 8008a04:	2200      	movs	r2, #0
 8008a06:	4683      	mov	fp, r0
 8008a08:	2300      	movs	r3, #0
 8008a0a:	4630      	mov	r0, r6
 8008a0c:	4639      	mov	r1, r7
 8008a0e:	f7f8 f865 	bl	8000adc <__aeabi_dcmplt>
 8008a12:	b148      	cbz	r0, 8008a28 <_dtoa_r+0x190>
 8008a14:	4658      	mov	r0, fp
 8008a16:	f7f7 fd85 	bl	8000524 <__aeabi_i2d>
 8008a1a:	4632      	mov	r2, r6
 8008a1c:	463b      	mov	r3, r7
 8008a1e:	f7f8 f853 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a22:	b908      	cbnz	r0, 8008a28 <_dtoa_r+0x190>
 8008a24:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008a28:	f1bb 0f16 	cmp.w	fp, #22
 8008a2c:	d857      	bhi.n	8008ade <_dtoa_r+0x246>
 8008a2e:	4b5b      	ldr	r3, [pc, #364]	; (8008b9c <_dtoa_r+0x304>)
 8008a30:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a38:	ec51 0b18 	vmov	r0, r1, d8
 8008a3c:	f7f8 f84e 	bl	8000adc <__aeabi_dcmplt>
 8008a40:	2800      	cmp	r0, #0
 8008a42:	d04e      	beq.n	8008ae2 <_dtoa_r+0x24a>
 8008a44:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008a48:	2300      	movs	r3, #0
 8008a4a:	930c      	str	r3, [sp, #48]	; 0x30
 8008a4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a4e:	1b5b      	subs	r3, r3, r5
 8008a50:	1e5a      	subs	r2, r3, #1
 8008a52:	bf45      	ittet	mi
 8008a54:	f1c3 0301 	rsbmi	r3, r3, #1
 8008a58:	9305      	strmi	r3, [sp, #20]
 8008a5a:	2300      	movpl	r3, #0
 8008a5c:	2300      	movmi	r3, #0
 8008a5e:	9206      	str	r2, [sp, #24]
 8008a60:	bf54      	ite	pl
 8008a62:	9305      	strpl	r3, [sp, #20]
 8008a64:	9306      	strmi	r3, [sp, #24]
 8008a66:	f1bb 0f00 	cmp.w	fp, #0
 8008a6a:	db3c      	blt.n	8008ae6 <_dtoa_r+0x24e>
 8008a6c:	9b06      	ldr	r3, [sp, #24]
 8008a6e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008a72:	445b      	add	r3, fp
 8008a74:	9306      	str	r3, [sp, #24]
 8008a76:	2300      	movs	r3, #0
 8008a78:	9308      	str	r3, [sp, #32]
 8008a7a:	9b07      	ldr	r3, [sp, #28]
 8008a7c:	2b09      	cmp	r3, #9
 8008a7e:	d868      	bhi.n	8008b52 <_dtoa_r+0x2ba>
 8008a80:	2b05      	cmp	r3, #5
 8008a82:	bfc4      	itt	gt
 8008a84:	3b04      	subgt	r3, #4
 8008a86:	9307      	strgt	r3, [sp, #28]
 8008a88:	9b07      	ldr	r3, [sp, #28]
 8008a8a:	f1a3 0302 	sub.w	r3, r3, #2
 8008a8e:	bfcc      	ite	gt
 8008a90:	2500      	movgt	r5, #0
 8008a92:	2501      	movle	r5, #1
 8008a94:	2b03      	cmp	r3, #3
 8008a96:	f200 8085 	bhi.w	8008ba4 <_dtoa_r+0x30c>
 8008a9a:	e8df f003 	tbb	[pc, r3]
 8008a9e:	3b2e      	.short	0x3b2e
 8008aa0:	5839      	.short	0x5839
 8008aa2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008aa6:	441d      	add	r5, r3
 8008aa8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008aac:	2b20      	cmp	r3, #32
 8008aae:	bfc1      	itttt	gt
 8008ab0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008ab4:	fa08 f803 	lslgt.w	r8, r8, r3
 8008ab8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008abc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008ac0:	bfd6      	itet	le
 8008ac2:	f1c3 0320 	rsble	r3, r3, #32
 8008ac6:	ea48 0003 	orrgt.w	r0, r8, r3
 8008aca:	fa06 f003 	lslle.w	r0, r6, r3
 8008ace:	f7f7 fd19 	bl	8000504 <__aeabi_ui2d>
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008ad8:	3d01      	subs	r5, #1
 8008ada:	920e      	str	r2, [sp, #56]	; 0x38
 8008adc:	e76f      	b.n	80089be <_dtoa_r+0x126>
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e7b3      	b.n	8008a4a <_dtoa_r+0x1b2>
 8008ae2:	900c      	str	r0, [sp, #48]	; 0x30
 8008ae4:	e7b2      	b.n	8008a4c <_dtoa_r+0x1b4>
 8008ae6:	9b05      	ldr	r3, [sp, #20]
 8008ae8:	eba3 030b 	sub.w	r3, r3, fp
 8008aec:	9305      	str	r3, [sp, #20]
 8008aee:	f1cb 0300 	rsb	r3, fp, #0
 8008af2:	9308      	str	r3, [sp, #32]
 8008af4:	2300      	movs	r3, #0
 8008af6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008af8:	e7bf      	b.n	8008a7a <_dtoa_r+0x1e2>
 8008afa:	2300      	movs	r3, #0
 8008afc:	9309      	str	r3, [sp, #36]	; 0x24
 8008afe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	dc52      	bgt.n	8008baa <_dtoa_r+0x312>
 8008b04:	2301      	movs	r3, #1
 8008b06:	9301      	str	r3, [sp, #4]
 8008b08:	9304      	str	r3, [sp, #16]
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	920a      	str	r2, [sp, #40]	; 0x28
 8008b0e:	e00b      	b.n	8008b28 <_dtoa_r+0x290>
 8008b10:	2301      	movs	r3, #1
 8008b12:	e7f3      	b.n	8008afc <_dtoa_r+0x264>
 8008b14:	2300      	movs	r3, #0
 8008b16:	9309      	str	r3, [sp, #36]	; 0x24
 8008b18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b1a:	445b      	add	r3, fp
 8008b1c:	9301      	str	r3, [sp, #4]
 8008b1e:	3301      	adds	r3, #1
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	9304      	str	r3, [sp, #16]
 8008b24:	bfb8      	it	lt
 8008b26:	2301      	movlt	r3, #1
 8008b28:	69e0      	ldr	r0, [r4, #28]
 8008b2a:	2100      	movs	r1, #0
 8008b2c:	2204      	movs	r2, #4
 8008b2e:	f102 0614 	add.w	r6, r2, #20
 8008b32:	429e      	cmp	r6, r3
 8008b34:	d93d      	bls.n	8008bb2 <_dtoa_r+0x31a>
 8008b36:	6041      	str	r1, [r0, #4]
 8008b38:	4620      	mov	r0, r4
 8008b3a:	f000 fd9f 	bl	800967c <_Balloc>
 8008b3e:	9000      	str	r0, [sp, #0]
 8008b40:	2800      	cmp	r0, #0
 8008b42:	d139      	bne.n	8008bb8 <_dtoa_r+0x320>
 8008b44:	4b16      	ldr	r3, [pc, #88]	; (8008ba0 <_dtoa_r+0x308>)
 8008b46:	4602      	mov	r2, r0
 8008b48:	f240 11af 	movw	r1, #431	; 0x1af
 8008b4c:	e6bd      	b.n	80088ca <_dtoa_r+0x32>
 8008b4e:	2301      	movs	r3, #1
 8008b50:	e7e1      	b.n	8008b16 <_dtoa_r+0x27e>
 8008b52:	2501      	movs	r5, #1
 8008b54:	2300      	movs	r3, #0
 8008b56:	9307      	str	r3, [sp, #28]
 8008b58:	9509      	str	r5, [sp, #36]	; 0x24
 8008b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8008b5e:	9301      	str	r3, [sp, #4]
 8008b60:	9304      	str	r3, [sp, #16]
 8008b62:	2200      	movs	r2, #0
 8008b64:	2312      	movs	r3, #18
 8008b66:	e7d1      	b.n	8008b0c <_dtoa_r+0x274>
 8008b68:	636f4361 	.word	0x636f4361
 8008b6c:	3fd287a7 	.word	0x3fd287a7
 8008b70:	8b60c8b3 	.word	0x8b60c8b3
 8008b74:	3fc68a28 	.word	0x3fc68a28
 8008b78:	509f79fb 	.word	0x509f79fb
 8008b7c:	3fd34413 	.word	0x3fd34413
 8008b80:	0800deee 	.word	0x0800deee
 8008b84:	0800df05 	.word	0x0800df05
 8008b88:	7ff00000 	.word	0x7ff00000
 8008b8c:	0800deea 	.word	0x0800deea
 8008b90:	0800dee1 	.word	0x0800dee1
 8008b94:	0800deb9 	.word	0x0800deb9
 8008b98:	3ff80000 	.word	0x3ff80000
 8008b9c:	0800dff0 	.word	0x0800dff0
 8008ba0:	0800df5d 	.word	0x0800df5d
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ba8:	e7d7      	b.n	8008b5a <_dtoa_r+0x2c2>
 8008baa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bac:	9301      	str	r3, [sp, #4]
 8008bae:	9304      	str	r3, [sp, #16]
 8008bb0:	e7ba      	b.n	8008b28 <_dtoa_r+0x290>
 8008bb2:	3101      	adds	r1, #1
 8008bb4:	0052      	lsls	r2, r2, #1
 8008bb6:	e7ba      	b.n	8008b2e <_dtoa_r+0x296>
 8008bb8:	69e3      	ldr	r3, [r4, #28]
 8008bba:	9a00      	ldr	r2, [sp, #0]
 8008bbc:	601a      	str	r2, [r3, #0]
 8008bbe:	9b04      	ldr	r3, [sp, #16]
 8008bc0:	2b0e      	cmp	r3, #14
 8008bc2:	f200 80a8 	bhi.w	8008d16 <_dtoa_r+0x47e>
 8008bc6:	2d00      	cmp	r5, #0
 8008bc8:	f000 80a5 	beq.w	8008d16 <_dtoa_r+0x47e>
 8008bcc:	f1bb 0f00 	cmp.w	fp, #0
 8008bd0:	dd38      	ble.n	8008c44 <_dtoa_r+0x3ac>
 8008bd2:	4bc0      	ldr	r3, [pc, #768]	; (8008ed4 <_dtoa_r+0x63c>)
 8008bd4:	f00b 020f 	and.w	r2, fp, #15
 8008bd8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008bdc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008be0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008be4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008be8:	d019      	beq.n	8008c1e <_dtoa_r+0x386>
 8008bea:	4bbb      	ldr	r3, [pc, #748]	; (8008ed8 <_dtoa_r+0x640>)
 8008bec:	ec51 0b18 	vmov	r0, r1, d8
 8008bf0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008bf4:	f7f7 fe2a 	bl	800084c <__aeabi_ddiv>
 8008bf8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008bfc:	f008 080f 	and.w	r8, r8, #15
 8008c00:	2503      	movs	r5, #3
 8008c02:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008ed8 <_dtoa_r+0x640>
 8008c06:	f1b8 0f00 	cmp.w	r8, #0
 8008c0a:	d10a      	bne.n	8008c22 <_dtoa_r+0x38a>
 8008c0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c10:	4632      	mov	r2, r6
 8008c12:	463b      	mov	r3, r7
 8008c14:	f7f7 fe1a 	bl	800084c <__aeabi_ddiv>
 8008c18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c1c:	e02b      	b.n	8008c76 <_dtoa_r+0x3de>
 8008c1e:	2502      	movs	r5, #2
 8008c20:	e7ef      	b.n	8008c02 <_dtoa_r+0x36a>
 8008c22:	f018 0f01 	tst.w	r8, #1
 8008c26:	d008      	beq.n	8008c3a <_dtoa_r+0x3a2>
 8008c28:	4630      	mov	r0, r6
 8008c2a:	4639      	mov	r1, r7
 8008c2c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008c30:	f7f7 fce2 	bl	80005f8 <__aeabi_dmul>
 8008c34:	3501      	adds	r5, #1
 8008c36:	4606      	mov	r6, r0
 8008c38:	460f      	mov	r7, r1
 8008c3a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008c3e:	f109 0908 	add.w	r9, r9, #8
 8008c42:	e7e0      	b.n	8008c06 <_dtoa_r+0x36e>
 8008c44:	f000 809f 	beq.w	8008d86 <_dtoa_r+0x4ee>
 8008c48:	f1cb 0600 	rsb	r6, fp, #0
 8008c4c:	4ba1      	ldr	r3, [pc, #644]	; (8008ed4 <_dtoa_r+0x63c>)
 8008c4e:	4fa2      	ldr	r7, [pc, #648]	; (8008ed8 <_dtoa_r+0x640>)
 8008c50:	f006 020f 	and.w	r2, r6, #15
 8008c54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5c:	ec51 0b18 	vmov	r0, r1, d8
 8008c60:	f7f7 fcca 	bl	80005f8 <__aeabi_dmul>
 8008c64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c68:	1136      	asrs	r6, r6, #4
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	2502      	movs	r5, #2
 8008c6e:	2e00      	cmp	r6, #0
 8008c70:	d17e      	bne.n	8008d70 <_dtoa_r+0x4d8>
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d1d0      	bne.n	8008c18 <_dtoa_r+0x380>
 8008c76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c78:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	f000 8084 	beq.w	8008d8a <_dtoa_r+0x4f2>
 8008c82:	4b96      	ldr	r3, [pc, #600]	; (8008edc <_dtoa_r+0x644>)
 8008c84:	2200      	movs	r2, #0
 8008c86:	4640      	mov	r0, r8
 8008c88:	4649      	mov	r1, r9
 8008c8a:	f7f7 ff27 	bl	8000adc <__aeabi_dcmplt>
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	d07b      	beq.n	8008d8a <_dtoa_r+0x4f2>
 8008c92:	9b04      	ldr	r3, [sp, #16]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d078      	beq.n	8008d8a <_dtoa_r+0x4f2>
 8008c98:	9b01      	ldr	r3, [sp, #4]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	dd39      	ble.n	8008d12 <_dtoa_r+0x47a>
 8008c9e:	4b90      	ldr	r3, [pc, #576]	; (8008ee0 <_dtoa_r+0x648>)
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	4640      	mov	r0, r8
 8008ca4:	4649      	mov	r1, r9
 8008ca6:	f7f7 fca7 	bl	80005f8 <__aeabi_dmul>
 8008caa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cae:	9e01      	ldr	r6, [sp, #4]
 8008cb0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008cb4:	3501      	adds	r5, #1
 8008cb6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008cba:	4628      	mov	r0, r5
 8008cbc:	f7f7 fc32 	bl	8000524 <__aeabi_i2d>
 8008cc0:	4642      	mov	r2, r8
 8008cc2:	464b      	mov	r3, r9
 8008cc4:	f7f7 fc98 	bl	80005f8 <__aeabi_dmul>
 8008cc8:	4b86      	ldr	r3, [pc, #536]	; (8008ee4 <_dtoa_r+0x64c>)
 8008cca:	2200      	movs	r2, #0
 8008ccc:	f7f7 fade 	bl	800028c <__adddf3>
 8008cd0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008cd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cd8:	9303      	str	r3, [sp, #12]
 8008cda:	2e00      	cmp	r6, #0
 8008cdc:	d158      	bne.n	8008d90 <_dtoa_r+0x4f8>
 8008cde:	4b82      	ldr	r3, [pc, #520]	; (8008ee8 <_dtoa_r+0x650>)
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	4640      	mov	r0, r8
 8008ce4:	4649      	mov	r1, r9
 8008ce6:	f7f7 facf 	bl	8000288 <__aeabi_dsub>
 8008cea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008cee:	4680      	mov	r8, r0
 8008cf0:	4689      	mov	r9, r1
 8008cf2:	f7f7 ff11 	bl	8000b18 <__aeabi_dcmpgt>
 8008cf6:	2800      	cmp	r0, #0
 8008cf8:	f040 8296 	bne.w	8009228 <_dtoa_r+0x990>
 8008cfc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008d00:	4640      	mov	r0, r8
 8008d02:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d06:	4649      	mov	r1, r9
 8008d08:	f7f7 fee8 	bl	8000adc <__aeabi_dcmplt>
 8008d0c:	2800      	cmp	r0, #0
 8008d0e:	f040 8289 	bne.w	8009224 <_dtoa_r+0x98c>
 8008d12:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008d16:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	f2c0 814e 	blt.w	8008fba <_dtoa_r+0x722>
 8008d1e:	f1bb 0f0e 	cmp.w	fp, #14
 8008d22:	f300 814a 	bgt.w	8008fba <_dtoa_r+0x722>
 8008d26:	4b6b      	ldr	r3, [pc, #428]	; (8008ed4 <_dtoa_r+0x63c>)
 8008d28:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008d2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008d30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	f280 80dc 	bge.w	8008ef0 <_dtoa_r+0x658>
 8008d38:	9b04      	ldr	r3, [sp, #16]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	f300 80d8 	bgt.w	8008ef0 <_dtoa_r+0x658>
 8008d40:	f040 826f 	bne.w	8009222 <_dtoa_r+0x98a>
 8008d44:	4b68      	ldr	r3, [pc, #416]	; (8008ee8 <_dtoa_r+0x650>)
 8008d46:	2200      	movs	r2, #0
 8008d48:	4640      	mov	r0, r8
 8008d4a:	4649      	mov	r1, r9
 8008d4c:	f7f7 fc54 	bl	80005f8 <__aeabi_dmul>
 8008d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d54:	f7f7 fed6 	bl	8000b04 <__aeabi_dcmpge>
 8008d58:	9e04      	ldr	r6, [sp, #16]
 8008d5a:	4637      	mov	r7, r6
 8008d5c:	2800      	cmp	r0, #0
 8008d5e:	f040 8245 	bne.w	80091ec <_dtoa_r+0x954>
 8008d62:	9d00      	ldr	r5, [sp, #0]
 8008d64:	2331      	movs	r3, #49	; 0x31
 8008d66:	f805 3b01 	strb.w	r3, [r5], #1
 8008d6a:	f10b 0b01 	add.w	fp, fp, #1
 8008d6e:	e241      	b.n	80091f4 <_dtoa_r+0x95c>
 8008d70:	07f2      	lsls	r2, r6, #31
 8008d72:	d505      	bpl.n	8008d80 <_dtoa_r+0x4e8>
 8008d74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d78:	f7f7 fc3e 	bl	80005f8 <__aeabi_dmul>
 8008d7c:	3501      	adds	r5, #1
 8008d7e:	2301      	movs	r3, #1
 8008d80:	1076      	asrs	r6, r6, #1
 8008d82:	3708      	adds	r7, #8
 8008d84:	e773      	b.n	8008c6e <_dtoa_r+0x3d6>
 8008d86:	2502      	movs	r5, #2
 8008d88:	e775      	b.n	8008c76 <_dtoa_r+0x3de>
 8008d8a:	9e04      	ldr	r6, [sp, #16]
 8008d8c:	465f      	mov	r7, fp
 8008d8e:	e792      	b.n	8008cb6 <_dtoa_r+0x41e>
 8008d90:	9900      	ldr	r1, [sp, #0]
 8008d92:	4b50      	ldr	r3, [pc, #320]	; (8008ed4 <_dtoa_r+0x63c>)
 8008d94:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008d98:	4431      	add	r1, r6
 8008d9a:	9102      	str	r1, [sp, #8]
 8008d9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d9e:	eeb0 9a47 	vmov.f32	s18, s14
 8008da2:	eef0 9a67 	vmov.f32	s19, s15
 8008da6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008daa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008dae:	2900      	cmp	r1, #0
 8008db0:	d044      	beq.n	8008e3c <_dtoa_r+0x5a4>
 8008db2:	494e      	ldr	r1, [pc, #312]	; (8008eec <_dtoa_r+0x654>)
 8008db4:	2000      	movs	r0, #0
 8008db6:	f7f7 fd49 	bl	800084c <__aeabi_ddiv>
 8008dba:	ec53 2b19 	vmov	r2, r3, d9
 8008dbe:	f7f7 fa63 	bl	8000288 <__aeabi_dsub>
 8008dc2:	9d00      	ldr	r5, [sp, #0]
 8008dc4:	ec41 0b19 	vmov	d9, r0, r1
 8008dc8:	4649      	mov	r1, r9
 8008dca:	4640      	mov	r0, r8
 8008dcc:	f7f7 fec4 	bl	8000b58 <__aeabi_d2iz>
 8008dd0:	4606      	mov	r6, r0
 8008dd2:	f7f7 fba7 	bl	8000524 <__aeabi_i2d>
 8008dd6:	4602      	mov	r2, r0
 8008dd8:	460b      	mov	r3, r1
 8008dda:	4640      	mov	r0, r8
 8008ddc:	4649      	mov	r1, r9
 8008dde:	f7f7 fa53 	bl	8000288 <__aeabi_dsub>
 8008de2:	3630      	adds	r6, #48	; 0x30
 8008de4:	f805 6b01 	strb.w	r6, [r5], #1
 8008de8:	ec53 2b19 	vmov	r2, r3, d9
 8008dec:	4680      	mov	r8, r0
 8008dee:	4689      	mov	r9, r1
 8008df0:	f7f7 fe74 	bl	8000adc <__aeabi_dcmplt>
 8008df4:	2800      	cmp	r0, #0
 8008df6:	d164      	bne.n	8008ec2 <_dtoa_r+0x62a>
 8008df8:	4642      	mov	r2, r8
 8008dfa:	464b      	mov	r3, r9
 8008dfc:	4937      	ldr	r1, [pc, #220]	; (8008edc <_dtoa_r+0x644>)
 8008dfe:	2000      	movs	r0, #0
 8008e00:	f7f7 fa42 	bl	8000288 <__aeabi_dsub>
 8008e04:	ec53 2b19 	vmov	r2, r3, d9
 8008e08:	f7f7 fe68 	bl	8000adc <__aeabi_dcmplt>
 8008e0c:	2800      	cmp	r0, #0
 8008e0e:	f040 80b6 	bne.w	8008f7e <_dtoa_r+0x6e6>
 8008e12:	9b02      	ldr	r3, [sp, #8]
 8008e14:	429d      	cmp	r5, r3
 8008e16:	f43f af7c 	beq.w	8008d12 <_dtoa_r+0x47a>
 8008e1a:	4b31      	ldr	r3, [pc, #196]	; (8008ee0 <_dtoa_r+0x648>)
 8008e1c:	ec51 0b19 	vmov	r0, r1, d9
 8008e20:	2200      	movs	r2, #0
 8008e22:	f7f7 fbe9 	bl	80005f8 <__aeabi_dmul>
 8008e26:	4b2e      	ldr	r3, [pc, #184]	; (8008ee0 <_dtoa_r+0x648>)
 8008e28:	ec41 0b19 	vmov	d9, r0, r1
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	4640      	mov	r0, r8
 8008e30:	4649      	mov	r1, r9
 8008e32:	f7f7 fbe1 	bl	80005f8 <__aeabi_dmul>
 8008e36:	4680      	mov	r8, r0
 8008e38:	4689      	mov	r9, r1
 8008e3a:	e7c5      	b.n	8008dc8 <_dtoa_r+0x530>
 8008e3c:	ec51 0b17 	vmov	r0, r1, d7
 8008e40:	f7f7 fbda 	bl	80005f8 <__aeabi_dmul>
 8008e44:	9b02      	ldr	r3, [sp, #8]
 8008e46:	9d00      	ldr	r5, [sp, #0]
 8008e48:	930f      	str	r3, [sp, #60]	; 0x3c
 8008e4a:	ec41 0b19 	vmov	d9, r0, r1
 8008e4e:	4649      	mov	r1, r9
 8008e50:	4640      	mov	r0, r8
 8008e52:	f7f7 fe81 	bl	8000b58 <__aeabi_d2iz>
 8008e56:	4606      	mov	r6, r0
 8008e58:	f7f7 fb64 	bl	8000524 <__aeabi_i2d>
 8008e5c:	3630      	adds	r6, #48	; 0x30
 8008e5e:	4602      	mov	r2, r0
 8008e60:	460b      	mov	r3, r1
 8008e62:	4640      	mov	r0, r8
 8008e64:	4649      	mov	r1, r9
 8008e66:	f7f7 fa0f 	bl	8000288 <__aeabi_dsub>
 8008e6a:	f805 6b01 	strb.w	r6, [r5], #1
 8008e6e:	9b02      	ldr	r3, [sp, #8]
 8008e70:	429d      	cmp	r5, r3
 8008e72:	4680      	mov	r8, r0
 8008e74:	4689      	mov	r9, r1
 8008e76:	f04f 0200 	mov.w	r2, #0
 8008e7a:	d124      	bne.n	8008ec6 <_dtoa_r+0x62e>
 8008e7c:	4b1b      	ldr	r3, [pc, #108]	; (8008eec <_dtoa_r+0x654>)
 8008e7e:	ec51 0b19 	vmov	r0, r1, d9
 8008e82:	f7f7 fa03 	bl	800028c <__adddf3>
 8008e86:	4602      	mov	r2, r0
 8008e88:	460b      	mov	r3, r1
 8008e8a:	4640      	mov	r0, r8
 8008e8c:	4649      	mov	r1, r9
 8008e8e:	f7f7 fe43 	bl	8000b18 <__aeabi_dcmpgt>
 8008e92:	2800      	cmp	r0, #0
 8008e94:	d173      	bne.n	8008f7e <_dtoa_r+0x6e6>
 8008e96:	ec53 2b19 	vmov	r2, r3, d9
 8008e9a:	4914      	ldr	r1, [pc, #80]	; (8008eec <_dtoa_r+0x654>)
 8008e9c:	2000      	movs	r0, #0
 8008e9e:	f7f7 f9f3 	bl	8000288 <__aeabi_dsub>
 8008ea2:	4602      	mov	r2, r0
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	4640      	mov	r0, r8
 8008ea8:	4649      	mov	r1, r9
 8008eaa:	f7f7 fe17 	bl	8000adc <__aeabi_dcmplt>
 8008eae:	2800      	cmp	r0, #0
 8008eb0:	f43f af2f 	beq.w	8008d12 <_dtoa_r+0x47a>
 8008eb4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008eb6:	1e6b      	subs	r3, r5, #1
 8008eb8:	930f      	str	r3, [sp, #60]	; 0x3c
 8008eba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008ebe:	2b30      	cmp	r3, #48	; 0x30
 8008ec0:	d0f8      	beq.n	8008eb4 <_dtoa_r+0x61c>
 8008ec2:	46bb      	mov	fp, r7
 8008ec4:	e04a      	b.n	8008f5c <_dtoa_r+0x6c4>
 8008ec6:	4b06      	ldr	r3, [pc, #24]	; (8008ee0 <_dtoa_r+0x648>)
 8008ec8:	f7f7 fb96 	bl	80005f8 <__aeabi_dmul>
 8008ecc:	4680      	mov	r8, r0
 8008ece:	4689      	mov	r9, r1
 8008ed0:	e7bd      	b.n	8008e4e <_dtoa_r+0x5b6>
 8008ed2:	bf00      	nop
 8008ed4:	0800dff0 	.word	0x0800dff0
 8008ed8:	0800dfc8 	.word	0x0800dfc8
 8008edc:	3ff00000 	.word	0x3ff00000
 8008ee0:	40240000 	.word	0x40240000
 8008ee4:	401c0000 	.word	0x401c0000
 8008ee8:	40140000 	.word	0x40140000
 8008eec:	3fe00000 	.word	0x3fe00000
 8008ef0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008ef4:	9d00      	ldr	r5, [sp, #0]
 8008ef6:	4642      	mov	r2, r8
 8008ef8:	464b      	mov	r3, r9
 8008efa:	4630      	mov	r0, r6
 8008efc:	4639      	mov	r1, r7
 8008efe:	f7f7 fca5 	bl	800084c <__aeabi_ddiv>
 8008f02:	f7f7 fe29 	bl	8000b58 <__aeabi_d2iz>
 8008f06:	9001      	str	r0, [sp, #4]
 8008f08:	f7f7 fb0c 	bl	8000524 <__aeabi_i2d>
 8008f0c:	4642      	mov	r2, r8
 8008f0e:	464b      	mov	r3, r9
 8008f10:	f7f7 fb72 	bl	80005f8 <__aeabi_dmul>
 8008f14:	4602      	mov	r2, r0
 8008f16:	460b      	mov	r3, r1
 8008f18:	4630      	mov	r0, r6
 8008f1a:	4639      	mov	r1, r7
 8008f1c:	f7f7 f9b4 	bl	8000288 <__aeabi_dsub>
 8008f20:	9e01      	ldr	r6, [sp, #4]
 8008f22:	9f04      	ldr	r7, [sp, #16]
 8008f24:	3630      	adds	r6, #48	; 0x30
 8008f26:	f805 6b01 	strb.w	r6, [r5], #1
 8008f2a:	9e00      	ldr	r6, [sp, #0]
 8008f2c:	1bae      	subs	r6, r5, r6
 8008f2e:	42b7      	cmp	r7, r6
 8008f30:	4602      	mov	r2, r0
 8008f32:	460b      	mov	r3, r1
 8008f34:	d134      	bne.n	8008fa0 <_dtoa_r+0x708>
 8008f36:	f7f7 f9a9 	bl	800028c <__adddf3>
 8008f3a:	4642      	mov	r2, r8
 8008f3c:	464b      	mov	r3, r9
 8008f3e:	4606      	mov	r6, r0
 8008f40:	460f      	mov	r7, r1
 8008f42:	f7f7 fde9 	bl	8000b18 <__aeabi_dcmpgt>
 8008f46:	b9c8      	cbnz	r0, 8008f7c <_dtoa_r+0x6e4>
 8008f48:	4642      	mov	r2, r8
 8008f4a:	464b      	mov	r3, r9
 8008f4c:	4630      	mov	r0, r6
 8008f4e:	4639      	mov	r1, r7
 8008f50:	f7f7 fdba 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f54:	b110      	cbz	r0, 8008f5c <_dtoa_r+0x6c4>
 8008f56:	9b01      	ldr	r3, [sp, #4]
 8008f58:	07db      	lsls	r3, r3, #31
 8008f5a:	d40f      	bmi.n	8008f7c <_dtoa_r+0x6e4>
 8008f5c:	4651      	mov	r1, sl
 8008f5e:	4620      	mov	r0, r4
 8008f60:	f000 fbcc 	bl	80096fc <_Bfree>
 8008f64:	2300      	movs	r3, #0
 8008f66:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f68:	702b      	strb	r3, [r5, #0]
 8008f6a:	f10b 0301 	add.w	r3, fp, #1
 8008f6e:	6013      	str	r3, [r2, #0]
 8008f70:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	f43f ace2 	beq.w	800893c <_dtoa_r+0xa4>
 8008f78:	601d      	str	r5, [r3, #0]
 8008f7a:	e4df      	b.n	800893c <_dtoa_r+0xa4>
 8008f7c:	465f      	mov	r7, fp
 8008f7e:	462b      	mov	r3, r5
 8008f80:	461d      	mov	r5, r3
 8008f82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f86:	2a39      	cmp	r2, #57	; 0x39
 8008f88:	d106      	bne.n	8008f98 <_dtoa_r+0x700>
 8008f8a:	9a00      	ldr	r2, [sp, #0]
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d1f7      	bne.n	8008f80 <_dtoa_r+0x6e8>
 8008f90:	9900      	ldr	r1, [sp, #0]
 8008f92:	2230      	movs	r2, #48	; 0x30
 8008f94:	3701      	adds	r7, #1
 8008f96:	700a      	strb	r2, [r1, #0]
 8008f98:	781a      	ldrb	r2, [r3, #0]
 8008f9a:	3201      	adds	r2, #1
 8008f9c:	701a      	strb	r2, [r3, #0]
 8008f9e:	e790      	b.n	8008ec2 <_dtoa_r+0x62a>
 8008fa0:	4ba3      	ldr	r3, [pc, #652]	; (8009230 <_dtoa_r+0x998>)
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f7f7 fb28 	bl	80005f8 <__aeabi_dmul>
 8008fa8:	2200      	movs	r2, #0
 8008faa:	2300      	movs	r3, #0
 8008fac:	4606      	mov	r6, r0
 8008fae:	460f      	mov	r7, r1
 8008fb0:	f7f7 fd8a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fb4:	2800      	cmp	r0, #0
 8008fb6:	d09e      	beq.n	8008ef6 <_dtoa_r+0x65e>
 8008fb8:	e7d0      	b.n	8008f5c <_dtoa_r+0x6c4>
 8008fba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fbc:	2a00      	cmp	r2, #0
 8008fbe:	f000 80ca 	beq.w	8009156 <_dtoa_r+0x8be>
 8008fc2:	9a07      	ldr	r2, [sp, #28]
 8008fc4:	2a01      	cmp	r2, #1
 8008fc6:	f300 80ad 	bgt.w	8009124 <_dtoa_r+0x88c>
 8008fca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008fcc:	2a00      	cmp	r2, #0
 8008fce:	f000 80a5 	beq.w	800911c <_dtoa_r+0x884>
 8008fd2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008fd6:	9e08      	ldr	r6, [sp, #32]
 8008fd8:	9d05      	ldr	r5, [sp, #20]
 8008fda:	9a05      	ldr	r2, [sp, #20]
 8008fdc:	441a      	add	r2, r3
 8008fde:	9205      	str	r2, [sp, #20]
 8008fe0:	9a06      	ldr	r2, [sp, #24]
 8008fe2:	2101      	movs	r1, #1
 8008fe4:	441a      	add	r2, r3
 8008fe6:	4620      	mov	r0, r4
 8008fe8:	9206      	str	r2, [sp, #24]
 8008fea:	f000 fc87 	bl	80098fc <__i2b>
 8008fee:	4607      	mov	r7, r0
 8008ff0:	b165      	cbz	r5, 800900c <_dtoa_r+0x774>
 8008ff2:	9b06      	ldr	r3, [sp, #24]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	dd09      	ble.n	800900c <_dtoa_r+0x774>
 8008ff8:	42ab      	cmp	r3, r5
 8008ffa:	9a05      	ldr	r2, [sp, #20]
 8008ffc:	bfa8      	it	ge
 8008ffe:	462b      	movge	r3, r5
 8009000:	1ad2      	subs	r2, r2, r3
 8009002:	9205      	str	r2, [sp, #20]
 8009004:	9a06      	ldr	r2, [sp, #24]
 8009006:	1aed      	subs	r5, r5, r3
 8009008:	1ad3      	subs	r3, r2, r3
 800900a:	9306      	str	r3, [sp, #24]
 800900c:	9b08      	ldr	r3, [sp, #32]
 800900e:	b1f3      	cbz	r3, 800904e <_dtoa_r+0x7b6>
 8009010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009012:	2b00      	cmp	r3, #0
 8009014:	f000 80a3 	beq.w	800915e <_dtoa_r+0x8c6>
 8009018:	2e00      	cmp	r6, #0
 800901a:	dd10      	ble.n	800903e <_dtoa_r+0x7a6>
 800901c:	4639      	mov	r1, r7
 800901e:	4632      	mov	r2, r6
 8009020:	4620      	mov	r0, r4
 8009022:	f000 fd2b 	bl	8009a7c <__pow5mult>
 8009026:	4652      	mov	r2, sl
 8009028:	4601      	mov	r1, r0
 800902a:	4607      	mov	r7, r0
 800902c:	4620      	mov	r0, r4
 800902e:	f000 fc7b 	bl	8009928 <__multiply>
 8009032:	4651      	mov	r1, sl
 8009034:	4680      	mov	r8, r0
 8009036:	4620      	mov	r0, r4
 8009038:	f000 fb60 	bl	80096fc <_Bfree>
 800903c:	46c2      	mov	sl, r8
 800903e:	9b08      	ldr	r3, [sp, #32]
 8009040:	1b9a      	subs	r2, r3, r6
 8009042:	d004      	beq.n	800904e <_dtoa_r+0x7b6>
 8009044:	4651      	mov	r1, sl
 8009046:	4620      	mov	r0, r4
 8009048:	f000 fd18 	bl	8009a7c <__pow5mult>
 800904c:	4682      	mov	sl, r0
 800904e:	2101      	movs	r1, #1
 8009050:	4620      	mov	r0, r4
 8009052:	f000 fc53 	bl	80098fc <__i2b>
 8009056:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009058:	2b00      	cmp	r3, #0
 800905a:	4606      	mov	r6, r0
 800905c:	f340 8081 	ble.w	8009162 <_dtoa_r+0x8ca>
 8009060:	461a      	mov	r2, r3
 8009062:	4601      	mov	r1, r0
 8009064:	4620      	mov	r0, r4
 8009066:	f000 fd09 	bl	8009a7c <__pow5mult>
 800906a:	9b07      	ldr	r3, [sp, #28]
 800906c:	2b01      	cmp	r3, #1
 800906e:	4606      	mov	r6, r0
 8009070:	dd7a      	ble.n	8009168 <_dtoa_r+0x8d0>
 8009072:	f04f 0800 	mov.w	r8, #0
 8009076:	6933      	ldr	r3, [r6, #16]
 8009078:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800907c:	6918      	ldr	r0, [r3, #16]
 800907e:	f000 fbef 	bl	8009860 <__hi0bits>
 8009082:	f1c0 0020 	rsb	r0, r0, #32
 8009086:	9b06      	ldr	r3, [sp, #24]
 8009088:	4418      	add	r0, r3
 800908a:	f010 001f 	ands.w	r0, r0, #31
 800908e:	f000 8094 	beq.w	80091ba <_dtoa_r+0x922>
 8009092:	f1c0 0320 	rsb	r3, r0, #32
 8009096:	2b04      	cmp	r3, #4
 8009098:	f340 8085 	ble.w	80091a6 <_dtoa_r+0x90e>
 800909c:	9b05      	ldr	r3, [sp, #20]
 800909e:	f1c0 001c 	rsb	r0, r0, #28
 80090a2:	4403      	add	r3, r0
 80090a4:	9305      	str	r3, [sp, #20]
 80090a6:	9b06      	ldr	r3, [sp, #24]
 80090a8:	4403      	add	r3, r0
 80090aa:	4405      	add	r5, r0
 80090ac:	9306      	str	r3, [sp, #24]
 80090ae:	9b05      	ldr	r3, [sp, #20]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	dd05      	ble.n	80090c0 <_dtoa_r+0x828>
 80090b4:	4651      	mov	r1, sl
 80090b6:	461a      	mov	r2, r3
 80090b8:	4620      	mov	r0, r4
 80090ba:	f000 fd39 	bl	8009b30 <__lshift>
 80090be:	4682      	mov	sl, r0
 80090c0:	9b06      	ldr	r3, [sp, #24]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	dd05      	ble.n	80090d2 <_dtoa_r+0x83a>
 80090c6:	4631      	mov	r1, r6
 80090c8:	461a      	mov	r2, r3
 80090ca:	4620      	mov	r0, r4
 80090cc:	f000 fd30 	bl	8009b30 <__lshift>
 80090d0:	4606      	mov	r6, r0
 80090d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d072      	beq.n	80091be <_dtoa_r+0x926>
 80090d8:	4631      	mov	r1, r6
 80090da:	4650      	mov	r0, sl
 80090dc:	f000 fd94 	bl	8009c08 <__mcmp>
 80090e0:	2800      	cmp	r0, #0
 80090e2:	da6c      	bge.n	80091be <_dtoa_r+0x926>
 80090e4:	2300      	movs	r3, #0
 80090e6:	4651      	mov	r1, sl
 80090e8:	220a      	movs	r2, #10
 80090ea:	4620      	mov	r0, r4
 80090ec:	f000 fb28 	bl	8009740 <__multadd>
 80090f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80090f6:	4682      	mov	sl, r0
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	f000 81b0 	beq.w	800945e <_dtoa_r+0xbc6>
 80090fe:	2300      	movs	r3, #0
 8009100:	4639      	mov	r1, r7
 8009102:	220a      	movs	r2, #10
 8009104:	4620      	mov	r0, r4
 8009106:	f000 fb1b 	bl	8009740 <__multadd>
 800910a:	9b01      	ldr	r3, [sp, #4]
 800910c:	2b00      	cmp	r3, #0
 800910e:	4607      	mov	r7, r0
 8009110:	f300 8096 	bgt.w	8009240 <_dtoa_r+0x9a8>
 8009114:	9b07      	ldr	r3, [sp, #28]
 8009116:	2b02      	cmp	r3, #2
 8009118:	dc59      	bgt.n	80091ce <_dtoa_r+0x936>
 800911a:	e091      	b.n	8009240 <_dtoa_r+0x9a8>
 800911c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800911e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009122:	e758      	b.n	8008fd6 <_dtoa_r+0x73e>
 8009124:	9b04      	ldr	r3, [sp, #16]
 8009126:	1e5e      	subs	r6, r3, #1
 8009128:	9b08      	ldr	r3, [sp, #32]
 800912a:	42b3      	cmp	r3, r6
 800912c:	bfbf      	itttt	lt
 800912e:	9b08      	ldrlt	r3, [sp, #32]
 8009130:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009132:	9608      	strlt	r6, [sp, #32]
 8009134:	1af3      	sublt	r3, r6, r3
 8009136:	bfb4      	ite	lt
 8009138:	18d2      	addlt	r2, r2, r3
 800913a:	1b9e      	subge	r6, r3, r6
 800913c:	9b04      	ldr	r3, [sp, #16]
 800913e:	bfbc      	itt	lt
 8009140:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009142:	2600      	movlt	r6, #0
 8009144:	2b00      	cmp	r3, #0
 8009146:	bfb7      	itett	lt
 8009148:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800914c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009150:	1a9d      	sublt	r5, r3, r2
 8009152:	2300      	movlt	r3, #0
 8009154:	e741      	b.n	8008fda <_dtoa_r+0x742>
 8009156:	9e08      	ldr	r6, [sp, #32]
 8009158:	9d05      	ldr	r5, [sp, #20]
 800915a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800915c:	e748      	b.n	8008ff0 <_dtoa_r+0x758>
 800915e:	9a08      	ldr	r2, [sp, #32]
 8009160:	e770      	b.n	8009044 <_dtoa_r+0x7ac>
 8009162:	9b07      	ldr	r3, [sp, #28]
 8009164:	2b01      	cmp	r3, #1
 8009166:	dc19      	bgt.n	800919c <_dtoa_r+0x904>
 8009168:	9b02      	ldr	r3, [sp, #8]
 800916a:	b9bb      	cbnz	r3, 800919c <_dtoa_r+0x904>
 800916c:	9b03      	ldr	r3, [sp, #12]
 800916e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009172:	b99b      	cbnz	r3, 800919c <_dtoa_r+0x904>
 8009174:	9b03      	ldr	r3, [sp, #12]
 8009176:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800917a:	0d1b      	lsrs	r3, r3, #20
 800917c:	051b      	lsls	r3, r3, #20
 800917e:	b183      	cbz	r3, 80091a2 <_dtoa_r+0x90a>
 8009180:	9b05      	ldr	r3, [sp, #20]
 8009182:	3301      	adds	r3, #1
 8009184:	9305      	str	r3, [sp, #20]
 8009186:	9b06      	ldr	r3, [sp, #24]
 8009188:	3301      	adds	r3, #1
 800918a:	9306      	str	r3, [sp, #24]
 800918c:	f04f 0801 	mov.w	r8, #1
 8009190:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009192:	2b00      	cmp	r3, #0
 8009194:	f47f af6f 	bne.w	8009076 <_dtoa_r+0x7de>
 8009198:	2001      	movs	r0, #1
 800919a:	e774      	b.n	8009086 <_dtoa_r+0x7ee>
 800919c:	f04f 0800 	mov.w	r8, #0
 80091a0:	e7f6      	b.n	8009190 <_dtoa_r+0x8f8>
 80091a2:	4698      	mov	r8, r3
 80091a4:	e7f4      	b.n	8009190 <_dtoa_r+0x8f8>
 80091a6:	d082      	beq.n	80090ae <_dtoa_r+0x816>
 80091a8:	9a05      	ldr	r2, [sp, #20]
 80091aa:	331c      	adds	r3, #28
 80091ac:	441a      	add	r2, r3
 80091ae:	9205      	str	r2, [sp, #20]
 80091b0:	9a06      	ldr	r2, [sp, #24]
 80091b2:	441a      	add	r2, r3
 80091b4:	441d      	add	r5, r3
 80091b6:	9206      	str	r2, [sp, #24]
 80091b8:	e779      	b.n	80090ae <_dtoa_r+0x816>
 80091ba:	4603      	mov	r3, r0
 80091bc:	e7f4      	b.n	80091a8 <_dtoa_r+0x910>
 80091be:	9b04      	ldr	r3, [sp, #16]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	dc37      	bgt.n	8009234 <_dtoa_r+0x99c>
 80091c4:	9b07      	ldr	r3, [sp, #28]
 80091c6:	2b02      	cmp	r3, #2
 80091c8:	dd34      	ble.n	8009234 <_dtoa_r+0x99c>
 80091ca:	9b04      	ldr	r3, [sp, #16]
 80091cc:	9301      	str	r3, [sp, #4]
 80091ce:	9b01      	ldr	r3, [sp, #4]
 80091d0:	b963      	cbnz	r3, 80091ec <_dtoa_r+0x954>
 80091d2:	4631      	mov	r1, r6
 80091d4:	2205      	movs	r2, #5
 80091d6:	4620      	mov	r0, r4
 80091d8:	f000 fab2 	bl	8009740 <__multadd>
 80091dc:	4601      	mov	r1, r0
 80091de:	4606      	mov	r6, r0
 80091e0:	4650      	mov	r0, sl
 80091e2:	f000 fd11 	bl	8009c08 <__mcmp>
 80091e6:	2800      	cmp	r0, #0
 80091e8:	f73f adbb 	bgt.w	8008d62 <_dtoa_r+0x4ca>
 80091ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091ee:	9d00      	ldr	r5, [sp, #0]
 80091f0:	ea6f 0b03 	mvn.w	fp, r3
 80091f4:	f04f 0800 	mov.w	r8, #0
 80091f8:	4631      	mov	r1, r6
 80091fa:	4620      	mov	r0, r4
 80091fc:	f000 fa7e 	bl	80096fc <_Bfree>
 8009200:	2f00      	cmp	r7, #0
 8009202:	f43f aeab 	beq.w	8008f5c <_dtoa_r+0x6c4>
 8009206:	f1b8 0f00 	cmp.w	r8, #0
 800920a:	d005      	beq.n	8009218 <_dtoa_r+0x980>
 800920c:	45b8      	cmp	r8, r7
 800920e:	d003      	beq.n	8009218 <_dtoa_r+0x980>
 8009210:	4641      	mov	r1, r8
 8009212:	4620      	mov	r0, r4
 8009214:	f000 fa72 	bl	80096fc <_Bfree>
 8009218:	4639      	mov	r1, r7
 800921a:	4620      	mov	r0, r4
 800921c:	f000 fa6e 	bl	80096fc <_Bfree>
 8009220:	e69c      	b.n	8008f5c <_dtoa_r+0x6c4>
 8009222:	2600      	movs	r6, #0
 8009224:	4637      	mov	r7, r6
 8009226:	e7e1      	b.n	80091ec <_dtoa_r+0x954>
 8009228:	46bb      	mov	fp, r7
 800922a:	4637      	mov	r7, r6
 800922c:	e599      	b.n	8008d62 <_dtoa_r+0x4ca>
 800922e:	bf00      	nop
 8009230:	40240000 	.word	0x40240000
 8009234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009236:	2b00      	cmp	r3, #0
 8009238:	f000 80c8 	beq.w	80093cc <_dtoa_r+0xb34>
 800923c:	9b04      	ldr	r3, [sp, #16]
 800923e:	9301      	str	r3, [sp, #4]
 8009240:	2d00      	cmp	r5, #0
 8009242:	dd05      	ble.n	8009250 <_dtoa_r+0x9b8>
 8009244:	4639      	mov	r1, r7
 8009246:	462a      	mov	r2, r5
 8009248:	4620      	mov	r0, r4
 800924a:	f000 fc71 	bl	8009b30 <__lshift>
 800924e:	4607      	mov	r7, r0
 8009250:	f1b8 0f00 	cmp.w	r8, #0
 8009254:	d05b      	beq.n	800930e <_dtoa_r+0xa76>
 8009256:	6879      	ldr	r1, [r7, #4]
 8009258:	4620      	mov	r0, r4
 800925a:	f000 fa0f 	bl	800967c <_Balloc>
 800925e:	4605      	mov	r5, r0
 8009260:	b928      	cbnz	r0, 800926e <_dtoa_r+0x9d6>
 8009262:	4b83      	ldr	r3, [pc, #524]	; (8009470 <_dtoa_r+0xbd8>)
 8009264:	4602      	mov	r2, r0
 8009266:	f240 21ef 	movw	r1, #751	; 0x2ef
 800926a:	f7ff bb2e 	b.w	80088ca <_dtoa_r+0x32>
 800926e:	693a      	ldr	r2, [r7, #16]
 8009270:	3202      	adds	r2, #2
 8009272:	0092      	lsls	r2, r2, #2
 8009274:	f107 010c 	add.w	r1, r7, #12
 8009278:	300c      	adds	r0, #12
 800927a:	f7ff fa6e 	bl	800875a <memcpy>
 800927e:	2201      	movs	r2, #1
 8009280:	4629      	mov	r1, r5
 8009282:	4620      	mov	r0, r4
 8009284:	f000 fc54 	bl	8009b30 <__lshift>
 8009288:	9b00      	ldr	r3, [sp, #0]
 800928a:	3301      	adds	r3, #1
 800928c:	9304      	str	r3, [sp, #16]
 800928e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009292:	4413      	add	r3, r2
 8009294:	9308      	str	r3, [sp, #32]
 8009296:	9b02      	ldr	r3, [sp, #8]
 8009298:	f003 0301 	and.w	r3, r3, #1
 800929c:	46b8      	mov	r8, r7
 800929e:	9306      	str	r3, [sp, #24]
 80092a0:	4607      	mov	r7, r0
 80092a2:	9b04      	ldr	r3, [sp, #16]
 80092a4:	4631      	mov	r1, r6
 80092a6:	3b01      	subs	r3, #1
 80092a8:	4650      	mov	r0, sl
 80092aa:	9301      	str	r3, [sp, #4]
 80092ac:	f7ff fa6a 	bl	8008784 <quorem>
 80092b0:	4641      	mov	r1, r8
 80092b2:	9002      	str	r0, [sp, #8]
 80092b4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80092b8:	4650      	mov	r0, sl
 80092ba:	f000 fca5 	bl	8009c08 <__mcmp>
 80092be:	463a      	mov	r2, r7
 80092c0:	9005      	str	r0, [sp, #20]
 80092c2:	4631      	mov	r1, r6
 80092c4:	4620      	mov	r0, r4
 80092c6:	f000 fcbb 	bl	8009c40 <__mdiff>
 80092ca:	68c2      	ldr	r2, [r0, #12]
 80092cc:	4605      	mov	r5, r0
 80092ce:	bb02      	cbnz	r2, 8009312 <_dtoa_r+0xa7a>
 80092d0:	4601      	mov	r1, r0
 80092d2:	4650      	mov	r0, sl
 80092d4:	f000 fc98 	bl	8009c08 <__mcmp>
 80092d8:	4602      	mov	r2, r0
 80092da:	4629      	mov	r1, r5
 80092dc:	4620      	mov	r0, r4
 80092de:	9209      	str	r2, [sp, #36]	; 0x24
 80092e0:	f000 fa0c 	bl	80096fc <_Bfree>
 80092e4:	9b07      	ldr	r3, [sp, #28]
 80092e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80092e8:	9d04      	ldr	r5, [sp, #16]
 80092ea:	ea43 0102 	orr.w	r1, r3, r2
 80092ee:	9b06      	ldr	r3, [sp, #24]
 80092f0:	4319      	orrs	r1, r3
 80092f2:	d110      	bne.n	8009316 <_dtoa_r+0xa7e>
 80092f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80092f8:	d029      	beq.n	800934e <_dtoa_r+0xab6>
 80092fa:	9b05      	ldr	r3, [sp, #20]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	dd02      	ble.n	8009306 <_dtoa_r+0xa6e>
 8009300:	9b02      	ldr	r3, [sp, #8]
 8009302:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009306:	9b01      	ldr	r3, [sp, #4]
 8009308:	f883 9000 	strb.w	r9, [r3]
 800930c:	e774      	b.n	80091f8 <_dtoa_r+0x960>
 800930e:	4638      	mov	r0, r7
 8009310:	e7ba      	b.n	8009288 <_dtoa_r+0x9f0>
 8009312:	2201      	movs	r2, #1
 8009314:	e7e1      	b.n	80092da <_dtoa_r+0xa42>
 8009316:	9b05      	ldr	r3, [sp, #20]
 8009318:	2b00      	cmp	r3, #0
 800931a:	db04      	blt.n	8009326 <_dtoa_r+0xa8e>
 800931c:	9907      	ldr	r1, [sp, #28]
 800931e:	430b      	orrs	r3, r1
 8009320:	9906      	ldr	r1, [sp, #24]
 8009322:	430b      	orrs	r3, r1
 8009324:	d120      	bne.n	8009368 <_dtoa_r+0xad0>
 8009326:	2a00      	cmp	r2, #0
 8009328:	dded      	ble.n	8009306 <_dtoa_r+0xa6e>
 800932a:	4651      	mov	r1, sl
 800932c:	2201      	movs	r2, #1
 800932e:	4620      	mov	r0, r4
 8009330:	f000 fbfe 	bl	8009b30 <__lshift>
 8009334:	4631      	mov	r1, r6
 8009336:	4682      	mov	sl, r0
 8009338:	f000 fc66 	bl	8009c08 <__mcmp>
 800933c:	2800      	cmp	r0, #0
 800933e:	dc03      	bgt.n	8009348 <_dtoa_r+0xab0>
 8009340:	d1e1      	bne.n	8009306 <_dtoa_r+0xa6e>
 8009342:	f019 0f01 	tst.w	r9, #1
 8009346:	d0de      	beq.n	8009306 <_dtoa_r+0xa6e>
 8009348:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800934c:	d1d8      	bne.n	8009300 <_dtoa_r+0xa68>
 800934e:	9a01      	ldr	r2, [sp, #4]
 8009350:	2339      	movs	r3, #57	; 0x39
 8009352:	7013      	strb	r3, [r2, #0]
 8009354:	462b      	mov	r3, r5
 8009356:	461d      	mov	r5, r3
 8009358:	3b01      	subs	r3, #1
 800935a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800935e:	2a39      	cmp	r2, #57	; 0x39
 8009360:	d06c      	beq.n	800943c <_dtoa_r+0xba4>
 8009362:	3201      	adds	r2, #1
 8009364:	701a      	strb	r2, [r3, #0]
 8009366:	e747      	b.n	80091f8 <_dtoa_r+0x960>
 8009368:	2a00      	cmp	r2, #0
 800936a:	dd07      	ble.n	800937c <_dtoa_r+0xae4>
 800936c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009370:	d0ed      	beq.n	800934e <_dtoa_r+0xab6>
 8009372:	9a01      	ldr	r2, [sp, #4]
 8009374:	f109 0301 	add.w	r3, r9, #1
 8009378:	7013      	strb	r3, [r2, #0]
 800937a:	e73d      	b.n	80091f8 <_dtoa_r+0x960>
 800937c:	9b04      	ldr	r3, [sp, #16]
 800937e:	9a08      	ldr	r2, [sp, #32]
 8009380:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009384:	4293      	cmp	r3, r2
 8009386:	d043      	beq.n	8009410 <_dtoa_r+0xb78>
 8009388:	4651      	mov	r1, sl
 800938a:	2300      	movs	r3, #0
 800938c:	220a      	movs	r2, #10
 800938e:	4620      	mov	r0, r4
 8009390:	f000 f9d6 	bl	8009740 <__multadd>
 8009394:	45b8      	cmp	r8, r7
 8009396:	4682      	mov	sl, r0
 8009398:	f04f 0300 	mov.w	r3, #0
 800939c:	f04f 020a 	mov.w	r2, #10
 80093a0:	4641      	mov	r1, r8
 80093a2:	4620      	mov	r0, r4
 80093a4:	d107      	bne.n	80093b6 <_dtoa_r+0xb1e>
 80093a6:	f000 f9cb 	bl	8009740 <__multadd>
 80093aa:	4680      	mov	r8, r0
 80093ac:	4607      	mov	r7, r0
 80093ae:	9b04      	ldr	r3, [sp, #16]
 80093b0:	3301      	adds	r3, #1
 80093b2:	9304      	str	r3, [sp, #16]
 80093b4:	e775      	b.n	80092a2 <_dtoa_r+0xa0a>
 80093b6:	f000 f9c3 	bl	8009740 <__multadd>
 80093ba:	4639      	mov	r1, r7
 80093bc:	4680      	mov	r8, r0
 80093be:	2300      	movs	r3, #0
 80093c0:	220a      	movs	r2, #10
 80093c2:	4620      	mov	r0, r4
 80093c4:	f000 f9bc 	bl	8009740 <__multadd>
 80093c8:	4607      	mov	r7, r0
 80093ca:	e7f0      	b.n	80093ae <_dtoa_r+0xb16>
 80093cc:	9b04      	ldr	r3, [sp, #16]
 80093ce:	9301      	str	r3, [sp, #4]
 80093d0:	9d00      	ldr	r5, [sp, #0]
 80093d2:	4631      	mov	r1, r6
 80093d4:	4650      	mov	r0, sl
 80093d6:	f7ff f9d5 	bl	8008784 <quorem>
 80093da:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80093de:	9b00      	ldr	r3, [sp, #0]
 80093e0:	f805 9b01 	strb.w	r9, [r5], #1
 80093e4:	1aea      	subs	r2, r5, r3
 80093e6:	9b01      	ldr	r3, [sp, #4]
 80093e8:	4293      	cmp	r3, r2
 80093ea:	dd07      	ble.n	80093fc <_dtoa_r+0xb64>
 80093ec:	4651      	mov	r1, sl
 80093ee:	2300      	movs	r3, #0
 80093f0:	220a      	movs	r2, #10
 80093f2:	4620      	mov	r0, r4
 80093f4:	f000 f9a4 	bl	8009740 <__multadd>
 80093f8:	4682      	mov	sl, r0
 80093fa:	e7ea      	b.n	80093d2 <_dtoa_r+0xb3a>
 80093fc:	9b01      	ldr	r3, [sp, #4]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	bfc8      	it	gt
 8009402:	461d      	movgt	r5, r3
 8009404:	9b00      	ldr	r3, [sp, #0]
 8009406:	bfd8      	it	le
 8009408:	2501      	movle	r5, #1
 800940a:	441d      	add	r5, r3
 800940c:	f04f 0800 	mov.w	r8, #0
 8009410:	4651      	mov	r1, sl
 8009412:	2201      	movs	r2, #1
 8009414:	4620      	mov	r0, r4
 8009416:	f000 fb8b 	bl	8009b30 <__lshift>
 800941a:	4631      	mov	r1, r6
 800941c:	4682      	mov	sl, r0
 800941e:	f000 fbf3 	bl	8009c08 <__mcmp>
 8009422:	2800      	cmp	r0, #0
 8009424:	dc96      	bgt.n	8009354 <_dtoa_r+0xabc>
 8009426:	d102      	bne.n	800942e <_dtoa_r+0xb96>
 8009428:	f019 0f01 	tst.w	r9, #1
 800942c:	d192      	bne.n	8009354 <_dtoa_r+0xabc>
 800942e:	462b      	mov	r3, r5
 8009430:	461d      	mov	r5, r3
 8009432:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009436:	2a30      	cmp	r2, #48	; 0x30
 8009438:	d0fa      	beq.n	8009430 <_dtoa_r+0xb98>
 800943a:	e6dd      	b.n	80091f8 <_dtoa_r+0x960>
 800943c:	9a00      	ldr	r2, [sp, #0]
 800943e:	429a      	cmp	r2, r3
 8009440:	d189      	bne.n	8009356 <_dtoa_r+0xabe>
 8009442:	f10b 0b01 	add.w	fp, fp, #1
 8009446:	2331      	movs	r3, #49	; 0x31
 8009448:	e796      	b.n	8009378 <_dtoa_r+0xae0>
 800944a:	4b0a      	ldr	r3, [pc, #40]	; (8009474 <_dtoa_r+0xbdc>)
 800944c:	f7ff ba99 	b.w	8008982 <_dtoa_r+0xea>
 8009450:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009452:	2b00      	cmp	r3, #0
 8009454:	f47f aa6d 	bne.w	8008932 <_dtoa_r+0x9a>
 8009458:	4b07      	ldr	r3, [pc, #28]	; (8009478 <_dtoa_r+0xbe0>)
 800945a:	f7ff ba92 	b.w	8008982 <_dtoa_r+0xea>
 800945e:	9b01      	ldr	r3, [sp, #4]
 8009460:	2b00      	cmp	r3, #0
 8009462:	dcb5      	bgt.n	80093d0 <_dtoa_r+0xb38>
 8009464:	9b07      	ldr	r3, [sp, #28]
 8009466:	2b02      	cmp	r3, #2
 8009468:	f73f aeb1 	bgt.w	80091ce <_dtoa_r+0x936>
 800946c:	e7b0      	b.n	80093d0 <_dtoa_r+0xb38>
 800946e:	bf00      	nop
 8009470:	0800df5d 	.word	0x0800df5d
 8009474:	0800deb8 	.word	0x0800deb8
 8009478:	0800dee1 	.word	0x0800dee1

0800947c <_free_r>:
 800947c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800947e:	2900      	cmp	r1, #0
 8009480:	d044      	beq.n	800950c <_free_r+0x90>
 8009482:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009486:	9001      	str	r0, [sp, #4]
 8009488:	2b00      	cmp	r3, #0
 800948a:	f1a1 0404 	sub.w	r4, r1, #4
 800948e:	bfb8      	it	lt
 8009490:	18e4      	addlt	r4, r4, r3
 8009492:	f000 f8e7 	bl	8009664 <__malloc_lock>
 8009496:	4a1e      	ldr	r2, [pc, #120]	; (8009510 <_free_r+0x94>)
 8009498:	9801      	ldr	r0, [sp, #4]
 800949a:	6813      	ldr	r3, [r2, #0]
 800949c:	b933      	cbnz	r3, 80094ac <_free_r+0x30>
 800949e:	6063      	str	r3, [r4, #4]
 80094a0:	6014      	str	r4, [r2, #0]
 80094a2:	b003      	add	sp, #12
 80094a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80094a8:	f000 b8e2 	b.w	8009670 <__malloc_unlock>
 80094ac:	42a3      	cmp	r3, r4
 80094ae:	d908      	bls.n	80094c2 <_free_r+0x46>
 80094b0:	6825      	ldr	r5, [r4, #0]
 80094b2:	1961      	adds	r1, r4, r5
 80094b4:	428b      	cmp	r3, r1
 80094b6:	bf01      	itttt	eq
 80094b8:	6819      	ldreq	r1, [r3, #0]
 80094ba:	685b      	ldreq	r3, [r3, #4]
 80094bc:	1949      	addeq	r1, r1, r5
 80094be:	6021      	streq	r1, [r4, #0]
 80094c0:	e7ed      	b.n	800949e <_free_r+0x22>
 80094c2:	461a      	mov	r2, r3
 80094c4:	685b      	ldr	r3, [r3, #4]
 80094c6:	b10b      	cbz	r3, 80094cc <_free_r+0x50>
 80094c8:	42a3      	cmp	r3, r4
 80094ca:	d9fa      	bls.n	80094c2 <_free_r+0x46>
 80094cc:	6811      	ldr	r1, [r2, #0]
 80094ce:	1855      	adds	r5, r2, r1
 80094d0:	42a5      	cmp	r5, r4
 80094d2:	d10b      	bne.n	80094ec <_free_r+0x70>
 80094d4:	6824      	ldr	r4, [r4, #0]
 80094d6:	4421      	add	r1, r4
 80094d8:	1854      	adds	r4, r2, r1
 80094da:	42a3      	cmp	r3, r4
 80094dc:	6011      	str	r1, [r2, #0]
 80094de:	d1e0      	bne.n	80094a2 <_free_r+0x26>
 80094e0:	681c      	ldr	r4, [r3, #0]
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	6053      	str	r3, [r2, #4]
 80094e6:	440c      	add	r4, r1
 80094e8:	6014      	str	r4, [r2, #0]
 80094ea:	e7da      	b.n	80094a2 <_free_r+0x26>
 80094ec:	d902      	bls.n	80094f4 <_free_r+0x78>
 80094ee:	230c      	movs	r3, #12
 80094f0:	6003      	str	r3, [r0, #0]
 80094f2:	e7d6      	b.n	80094a2 <_free_r+0x26>
 80094f4:	6825      	ldr	r5, [r4, #0]
 80094f6:	1961      	adds	r1, r4, r5
 80094f8:	428b      	cmp	r3, r1
 80094fa:	bf04      	itt	eq
 80094fc:	6819      	ldreq	r1, [r3, #0]
 80094fe:	685b      	ldreq	r3, [r3, #4]
 8009500:	6063      	str	r3, [r4, #4]
 8009502:	bf04      	itt	eq
 8009504:	1949      	addeq	r1, r1, r5
 8009506:	6021      	streq	r1, [r4, #0]
 8009508:	6054      	str	r4, [r2, #4]
 800950a:	e7ca      	b.n	80094a2 <_free_r+0x26>
 800950c:	b003      	add	sp, #12
 800950e:	bd30      	pop	{r4, r5, pc}
 8009510:	20000f38 	.word	0x20000f38

08009514 <malloc>:
 8009514:	4b02      	ldr	r3, [pc, #8]	; (8009520 <malloc+0xc>)
 8009516:	4601      	mov	r1, r0
 8009518:	6818      	ldr	r0, [r3, #0]
 800951a:	f000 b823 	b.w	8009564 <_malloc_r>
 800951e:	bf00      	nop
 8009520:	20000098 	.word	0x20000098

08009524 <sbrk_aligned>:
 8009524:	b570      	push	{r4, r5, r6, lr}
 8009526:	4e0e      	ldr	r6, [pc, #56]	; (8009560 <sbrk_aligned+0x3c>)
 8009528:	460c      	mov	r4, r1
 800952a:	6831      	ldr	r1, [r6, #0]
 800952c:	4605      	mov	r5, r0
 800952e:	b911      	cbnz	r1, 8009536 <sbrk_aligned+0x12>
 8009530:	f001 fff4 	bl	800b51c <_sbrk_r>
 8009534:	6030      	str	r0, [r6, #0]
 8009536:	4621      	mov	r1, r4
 8009538:	4628      	mov	r0, r5
 800953a:	f001 ffef 	bl	800b51c <_sbrk_r>
 800953e:	1c43      	adds	r3, r0, #1
 8009540:	d00a      	beq.n	8009558 <sbrk_aligned+0x34>
 8009542:	1cc4      	adds	r4, r0, #3
 8009544:	f024 0403 	bic.w	r4, r4, #3
 8009548:	42a0      	cmp	r0, r4
 800954a:	d007      	beq.n	800955c <sbrk_aligned+0x38>
 800954c:	1a21      	subs	r1, r4, r0
 800954e:	4628      	mov	r0, r5
 8009550:	f001 ffe4 	bl	800b51c <_sbrk_r>
 8009554:	3001      	adds	r0, #1
 8009556:	d101      	bne.n	800955c <sbrk_aligned+0x38>
 8009558:	f04f 34ff 	mov.w	r4, #4294967295
 800955c:	4620      	mov	r0, r4
 800955e:	bd70      	pop	{r4, r5, r6, pc}
 8009560:	20000f3c 	.word	0x20000f3c

08009564 <_malloc_r>:
 8009564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009568:	1ccd      	adds	r5, r1, #3
 800956a:	f025 0503 	bic.w	r5, r5, #3
 800956e:	3508      	adds	r5, #8
 8009570:	2d0c      	cmp	r5, #12
 8009572:	bf38      	it	cc
 8009574:	250c      	movcc	r5, #12
 8009576:	2d00      	cmp	r5, #0
 8009578:	4607      	mov	r7, r0
 800957a:	db01      	blt.n	8009580 <_malloc_r+0x1c>
 800957c:	42a9      	cmp	r1, r5
 800957e:	d905      	bls.n	800958c <_malloc_r+0x28>
 8009580:	230c      	movs	r3, #12
 8009582:	603b      	str	r3, [r7, #0]
 8009584:	2600      	movs	r6, #0
 8009586:	4630      	mov	r0, r6
 8009588:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800958c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009660 <_malloc_r+0xfc>
 8009590:	f000 f868 	bl	8009664 <__malloc_lock>
 8009594:	f8d8 3000 	ldr.w	r3, [r8]
 8009598:	461c      	mov	r4, r3
 800959a:	bb5c      	cbnz	r4, 80095f4 <_malloc_r+0x90>
 800959c:	4629      	mov	r1, r5
 800959e:	4638      	mov	r0, r7
 80095a0:	f7ff ffc0 	bl	8009524 <sbrk_aligned>
 80095a4:	1c43      	adds	r3, r0, #1
 80095a6:	4604      	mov	r4, r0
 80095a8:	d155      	bne.n	8009656 <_malloc_r+0xf2>
 80095aa:	f8d8 4000 	ldr.w	r4, [r8]
 80095ae:	4626      	mov	r6, r4
 80095b0:	2e00      	cmp	r6, #0
 80095b2:	d145      	bne.n	8009640 <_malloc_r+0xdc>
 80095b4:	2c00      	cmp	r4, #0
 80095b6:	d048      	beq.n	800964a <_malloc_r+0xe6>
 80095b8:	6823      	ldr	r3, [r4, #0]
 80095ba:	4631      	mov	r1, r6
 80095bc:	4638      	mov	r0, r7
 80095be:	eb04 0903 	add.w	r9, r4, r3
 80095c2:	f001 ffab 	bl	800b51c <_sbrk_r>
 80095c6:	4581      	cmp	r9, r0
 80095c8:	d13f      	bne.n	800964a <_malloc_r+0xe6>
 80095ca:	6821      	ldr	r1, [r4, #0]
 80095cc:	1a6d      	subs	r5, r5, r1
 80095ce:	4629      	mov	r1, r5
 80095d0:	4638      	mov	r0, r7
 80095d2:	f7ff ffa7 	bl	8009524 <sbrk_aligned>
 80095d6:	3001      	adds	r0, #1
 80095d8:	d037      	beq.n	800964a <_malloc_r+0xe6>
 80095da:	6823      	ldr	r3, [r4, #0]
 80095dc:	442b      	add	r3, r5
 80095de:	6023      	str	r3, [r4, #0]
 80095e0:	f8d8 3000 	ldr.w	r3, [r8]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d038      	beq.n	800965a <_malloc_r+0xf6>
 80095e8:	685a      	ldr	r2, [r3, #4]
 80095ea:	42a2      	cmp	r2, r4
 80095ec:	d12b      	bne.n	8009646 <_malloc_r+0xe2>
 80095ee:	2200      	movs	r2, #0
 80095f0:	605a      	str	r2, [r3, #4]
 80095f2:	e00f      	b.n	8009614 <_malloc_r+0xb0>
 80095f4:	6822      	ldr	r2, [r4, #0]
 80095f6:	1b52      	subs	r2, r2, r5
 80095f8:	d41f      	bmi.n	800963a <_malloc_r+0xd6>
 80095fa:	2a0b      	cmp	r2, #11
 80095fc:	d917      	bls.n	800962e <_malloc_r+0xca>
 80095fe:	1961      	adds	r1, r4, r5
 8009600:	42a3      	cmp	r3, r4
 8009602:	6025      	str	r5, [r4, #0]
 8009604:	bf18      	it	ne
 8009606:	6059      	strne	r1, [r3, #4]
 8009608:	6863      	ldr	r3, [r4, #4]
 800960a:	bf08      	it	eq
 800960c:	f8c8 1000 	streq.w	r1, [r8]
 8009610:	5162      	str	r2, [r4, r5]
 8009612:	604b      	str	r3, [r1, #4]
 8009614:	4638      	mov	r0, r7
 8009616:	f104 060b 	add.w	r6, r4, #11
 800961a:	f000 f829 	bl	8009670 <__malloc_unlock>
 800961e:	f026 0607 	bic.w	r6, r6, #7
 8009622:	1d23      	adds	r3, r4, #4
 8009624:	1af2      	subs	r2, r6, r3
 8009626:	d0ae      	beq.n	8009586 <_malloc_r+0x22>
 8009628:	1b9b      	subs	r3, r3, r6
 800962a:	50a3      	str	r3, [r4, r2]
 800962c:	e7ab      	b.n	8009586 <_malloc_r+0x22>
 800962e:	42a3      	cmp	r3, r4
 8009630:	6862      	ldr	r2, [r4, #4]
 8009632:	d1dd      	bne.n	80095f0 <_malloc_r+0x8c>
 8009634:	f8c8 2000 	str.w	r2, [r8]
 8009638:	e7ec      	b.n	8009614 <_malloc_r+0xb0>
 800963a:	4623      	mov	r3, r4
 800963c:	6864      	ldr	r4, [r4, #4]
 800963e:	e7ac      	b.n	800959a <_malloc_r+0x36>
 8009640:	4634      	mov	r4, r6
 8009642:	6876      	ldr	r6, [r6, #4]
 8009644:	e7b4      	b.n	80095b0 <_malloc_r+0x4c>
 8009646:	4613      	mov	r3, r2
 8009648:	e7cc      	b.n	80095e4 <_malloc_r+0x80>
 800964a:	230c      	movs	r3, #12
 800964c:	603b      	str	r3, [r7, #0]
 800964e:	4638      	mov	r0, r7
 8009650:	f000 f80e 	bl	8009670 <__malloc_unlock>
 8009654:	e797      	b.n	8009586 <_malloc_r+0x22>
 8009656:	6025      	str	r5, [r4, #0]
 8009658:	e7dc      	b.n	8009614 <_malloc_r+0xb0>
 800965a:	605b      	str	r3, [r3, #4]
 800965c:	deff      	udf	#255	; 0xff
 800965e:	bf00      	nop
 8009660:	20000f38 	.word	0x20000f38

08009664 <__malloc_lock>:
 8009664:	4801      	ldr	r0, [pc, #4]	; (800966c <__malloc_lock+0x8>)
 8009666:	f7ff b876 	b.w	8008756 <__retarget_lock_acquire_recursive>
 800966a:	bf00      	nop
 800966c:	20000f34 	.word	0x20000f34

08009670 <__malloc_unlock>:
 8009670:	4801      	ldr	r0, [pc, #4]	; (8009678 <__malloc_unlock+0x8>)
 8009672:	f7ff b871 	b.w	8008758 <__retarget_lock_release_recursive>
 8009676:	bf00      	nop
 8009678:	20000f34 	.word	0x20000f34

0800967c <_Balloc>:
 800967c:	b570      	push	{r4, r5, r6, lr}
 800967e:	69c6      	ldr	r6, [r0, #28]
 8009680:	4604      	mov	r4, r0
 8009682:	460d      	mov	r5, r1
 8009684:	b976      	cbnz	r6, 80096a4 <_Balloc+0x28>
 8009686:	2010      	movs	r0, #16
 8009688:	f7ff ff44 	bl	8009514 <malloc>
 800968c:	4602      	mov	r2, r0
 800968e:	61e0      	str	r0, [r4, #28]
 8009690:	b920      	cbnz	r0, 800969c <_Balloc+0x20>
 8009692:	4b18      	ldr	r3, [pc, #96]	; (80096f4 <_Balloc+0x78>)
 8009694:	4818      	ldr	r0, [pc, #96]	; (80096f8 <_Balloc+0x7c>)
 8009696:	216b      	movs	r1, #107	; 0x6b
 8009698:	f001 ff5a 	bl	800b550 <__assert_func>
 800969c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80096a0:	6006      	str	r6, [r0, #0]
 80096a2:	60c6      	str	r6, [r0, #12]
 80096a4:	69e6      	ldr	r6, [r4, #28]
 80096a6:	68f3      	ldr	r3, [r6, #12]
 80096a8:	b183      	cbz	r3, 80096cc <_Balloc+0x50>
 80096aa:	69e3      	ldr	r3, [r4, #28]
 80096ac:	68db      	ldr	r3, [r3, #12]
 80096ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80096b2:	b9b8      	cbnz	r0, 80096e4 <_Balloc+0x68>
 80096b4:	2101      	movs	r1, #1
 80096b6:	fa01 f605 	lsl.w	r6, r1, r5
 80096ba:	1d72      	adds	r2, r6, #5
 80096bc:	0092      	lsls	r2, r2, #2
 80096be:	4620      	mov	r0, r4
 80096c0:	f001 ff64 	bl	800b58c <_calloc_r>
 80096c4:	b160      	cbz	r0, 80096e0 <_Balloc+0x64>
 80096c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80096ca:	e00e      	b.n	80096ea <_Balloc+0x6e>
 80096cc:	2221      	movs	r2, #33	; 0x21
 80096ce:	2104      	movs	r1, #4
 80096d0:	4620      	mov	r0, r4
 80096d2:	f001 ff5b 	bl	800b58c <_calloc_r>
 80096d6:	69e3      	ldr	r3, [r4, #28]
 80096d8:	60f0      	str	r0, [r6, #12]
 80096da:	68db      	ldr	r3, [r3, #12]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d1e4      	bne.n	80096aa <_Balloc+0x2e>
 80096e0:	2000      	movs	r0, #0
 80096e2:	bd70      	pop	{r4, r5, r6, pc}
 80096e4:	6802      	ldr	r2, [r0, #0]
 80096e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80096ea:	2300      	movs	r3, #0
 80096ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80096f0:	e7f7      	b.n	80096e2 <_Balloc+0x66>
 80096f2:	bf00      	nop
 80096f4:	0800deee 	.word	0x0800deee
 80096f8:	0800df6e 	.word	0x0800df6e

080096fc <_Bfree>:
 80096fc:	b570      	push	{r4, r5, r6, lr}
 80096fe:	69c6      	ldr	r6, [r0, #28]
 8009700:	4605      	mov	r5, r0
 8009702:	460c      	mov	r4, r1
 8009704:	b976      	cbnz	r6, 8009724 <_Bfree+0x28>
 8009706:	2010      	movs	r0, #16
 8009708:	f7ff ff04 	bl	8009514 <malloc>
 800970c:	4602      	mov	r2, r0
 800970e:	61e8      	str	r0, [r5, #28]
 8009710:	b920      	cbnz	r0, 800971c <_Bfree+0x20>
 8009712:	4b09      	ldr	r3, [pc, #36]	; (8009738 <_Bfree+0x3c>)
 8009714:	4809      	ldr	r0, [pc, #36]	; (800973c <_Bfree+0x40>)
 8009716:	218f      	movs	r1, #143	; 0x8f
 8009718:	f001 ff1a 	bl	800b550 <__assert_func>
 800971c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009720:	6006      	str	r6, [r0, #0]
 8009722:	60c6      	str	r6, [r0, #12]
 8009724:	b13c      	cbz	r4, 8009736 <_Bfree+0x3a>
 8009726:	69eb      	ldr	r3, [r5, #28]
 8009728:	6862      	ldr	r2, [r4, #4]
 800972a:	68db      	ldr	r3, [r3, #12]
 800972c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009730:	6021      	str	r1, [r4, #0]
 8009732:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009736:	bd70      	pop	{r4, r5, r6, pc}
 8009738:	0800deee 	.word	0x0800deee
 800973c:	0800df6e 	.word	0x0800df6e

08009740 <__multadd>:
 8009740:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009744:	690d      	ldr	r5, [r1, #16]
 8009746:	4607      	mov	r7, r0
 8009748:	460c      	mov	r4, r1
 800974a:	461e      	mov	r6, r3
 800974c:	f101 0c14 	add.w	ip, r1, #20
 8009750:	2000      	movs	r0, #0
 8009752:	f8dc 3000 	ldr.w	r3, [ip]
 8009756:	b299      	uxth	r1, r3
 8009758:	fb02 6101 	mla	r1, r2, r1, r6
 800975c:	0c1e      	lsrs	r6, r3, #16
 800975e:	0c0b      	lsrs	r3, r1, #16
 8009760:	fb02 3306 	mla	r3, r2, r6, r3
 8009764:	b289      	uxth	r1, r1
 8009766:	3001      	adds	r0, #1
 8009768:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800976c:	4285      	cmp	r5, r0
 800976e:	f84c 1b04 	str.w	r1, [ip], #4
 8009772:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009776:	dcec      	bgt.n	8009752 <__multadd+0x12>
 8009778:	b30e      	cbz	r6, 80097be <__multadd+0x7e>
 800977a:	68a3      	ldr	r3, [r4, #8]
 800977c:	42ab      	cmp	r3, r5
 800977e:	dc19      	bgt.n	80097b4 <__multadd+0x74>
 8009780:	6861      	ldr	r1, [r4, #4]
 8009782:	4638      	mov	r0, r7
 8009784:	3101      	adds	r1, #1
 8009786:	f7ff ff79 	bl	800967c <_Balloc>
 800978a:	4680      	mov	r8, r0
 800978c:	b928      	cbnz	r0, 800979a <__multadd+0x5a>
 800978e:	4602      	mov	r2, r0
 8009790:	4b0c      	ldr	r3, [pc, #48]	; (80097c4 <__multadd+0x84>)
 8009792:	480d      	ldr	r0, [pc, #52]	; (80097c8 <__multadd+0x88>)
 8009794:	21ba      	movs	r1, #186	; 0xba
 8009796:	f001 fedb 	bl	800b550 <__assert_func>
 800979a:	6922      	ldr	r2, [r4, #16]
 800979c:	3202      	adds	r2, #2
 800979e:	f104 010c 	add.w	r1, r4, #12
 80097a2:	0092      	lsls	r2, r2, #2
 80097a4:	300c      	adds	r0, #12
 80097a6:	f7fe ffd8 	bl	800875a <memcpy>
 80097aa:	4621      	mov	r1, r4
 80097ac:	4638      	mov	r0, r7
 80097ae:	f7ff ffa5 	bl	80096fc <_Bfree>
 80097b2:	4644      	mov	r4, r8
 80097b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80097b8:	3501      	adds	r5, #1
 80097ba:	615e      	str	r6, [r3, #20]
 80097bc:	6125      	str	r5, [r4, #16]
 80097be:	4620      	mov	r0, r4
 80097c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097c4:	0800df5d 	.word	0x0800df5d
 80097c8:	0800df6e 	.word	0x0800df6e

080097cc <__s2b>:
 80097cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097d0:	460c      	mov	r4, r1
 80097d2:	4615      	mov	r5, r2
 80097d4:	461f      	mov	r7, r3
 80097d6:	2209      	movs	r2, #9
 80097d8:	3308      	adds	r3, #8
 80097da:	4606      	mov	r6, r0
 80097dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80097e0:	2100      	movs	r1, #0
 80097e2:	2201      	movs	r2, #1
 80097e4:	429a      	cmp	r2, r3
 80097e6:	db09      	blt.n	80097fc <__s2b+0x30>
 80097e8:	4630      	mov	r0, r6
 80097ea:	f7ff ff47 	bl	800967c <_Balloc>
 80097ee:	b940      	cbnz	r0, 8009802 <__s2b+0x36>
 80097f0:	4602      	mov	r2, r0
 80097f2:	4b19      	ldr	r3, [pc, #100]	; (8009858 <__s2b+0x8c>)
 80097f4:	4819      	ldr	r0, [pc, #100]	; (800985c <__s2b+0x90>)
 80097f6:	21d3      	movs	r1, #211	; 0xd3
 80097f8:	f001 feaa 	bl	800b550 <__assert_func>
 80097fc:	0052      	lsls	r2, r2, #1
 80097fe:	3101      	adds	r1, #1
 8009800:	e7f0      	b.n	80097e4 <__s2b+0x18>
 8009802:	9b08      	ldr	r3, [sp, #32]
 8009804:	6143      	str	r3, [r0, #20]
 8009806:	2d09      	cmp	r5, #9
 8009808:	f04f 0301 	mov.w	r3, #1
 800980c:	6103      	str	r3, [r0, #16]
 800980e:	dd16      	ble.n	800983e <__s2b+0x72>
 8009810:	f104 0909 	add.w	r9, r4, #9
 8009814:	46c8      	mov	r8, r9
 8009816:	442c      	add	r4, r5
 8009818:	f818 3b01 	ldrb.w	r3, [r8], #1
 800981c:	4601      	mov	r1, r0
 800981e:	3b30      	subs	r3, #48	; 0x30
 8009820:	220a      	movs	r2, #10
 8009822:	4630      	mov	r0, r6
 8009824:	f7ff ff8c 	bl	8009740 <__multadd>
 8009828:	45a0      	cmp	r8, r4
 800982a:	d1f5      	bne.n	8009818 <__s2b+0x4c>
 800982c:	f1a5 0408 	sub.w	r4, r5, #8
 8009830:	444c      	add	r4, r9
 8009832:	1b2d      	subs	r5, r5, r4
 8009834:	1963      	adds	r3, r4, r5
 8009836:	42bb      	cmp	r3, r7
 8009838:	db04      	blt.n	8009844 <__s2b+0x78>
 800983a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800983e:	340a      	adds	r4, #10
 8009840:	2509      	movs	r5, #9
 8009842:	e7f6      	b.n	8009832 <__s2b+0x66>
 8009844:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009848:	4601      	mov	r1, r0
 800984a:	3b30      	subs	r3, #48	; 0x30
 800984c:	220a      	movs	r2, #10
 800984e:	4630      	mov	r0, r6
 8009850:	f7ff ff76 	bl	8009740 <__multadd>
 8009854:	e7ee      	b.n	8009834 <__s2b+0x68>
 8009856:	bf00      	nop
 8009858:	0800df5d 	.word	0x0800df5d
 800985c:	0800df6e 	.word	0x0800df6e

08009860 <__hi0bits>:
 8009860:	0c03      	lsrs	r3, r0, #16
 8009862:	041b      	lsls	r3, r3, #16
 8009864:	b9d3      	cbnz	r3, 800989c <__hi0bits+0x3c>
 8009866:	0400      	lsls	r0, r0, #16
 8009868:	2310      	movs	r3, #16
 800986a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800986e:	bf04      	itt	eq
 8009870:	0200      	lsleq	r0, r0, #8
 8009872:	3308      	addeq	r3, #8
 8009874:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009878:	bf04      	itt	eq
 800987a:	0100      	lsleq	r0, r0, #4
 800987c:	3304      	addeq	r3, #4
 800987e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009882:	bf04      	itt	eq
 8009884:	0080      	lsleq	r0, r0, #2
 8009886:	3302      	addeq	r3, #2
 8009888:	2800      	cmp	r0, #0
 800988a:	db05      	blt.n	8009898 <__hi0bits+0x38>
 800988c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009890:	f103 0301 	add.w	r3, r3, #1
 8009894:	bf08      	it	eq
 8009896:	2320      	moveq	r3, #32
 8009898:	4618      	mov	r0, r3
 800989a:	4770      	bx	lr
 800989c:	2300      	movs	r3, #0
 800989e:	e7e4      	b.n	800986a <__hi0bits+0xa>

080098a0 <__lo0bits>:
 80098a0:	6803      	ldr	r3, [r0, #0]
 80098a2:	f013 0207 	ands.w	r2, r3, #7
 80098a6:	d00c      	beq.n	80098c2 <__lo0bits+0x22>
 80098a8:	07d9      	lsls	r1, r3, #31
 80098aa:	d422      	bmi.n	80098f2 <__lo0bits+0x52>
 80098ac:	079a      	lsls	r2, r3, #30
 80098ae:	bf49      	itett	mi
 80098b0:	085b      	lsrmi	r3, r3, #1
 80098b2:	089b      	lsrpl	r3, r3, #2
 80098b4:	6003      	strmi	r3, [r0, #0]
 80098b6:	2201      	movmi	r2, #1
 80098b8:	bf5c      	itt	pl
 80098ba:	6003      	strpl	r3, [r0, #0]
 80098bc:	2202      	movpl	r2, #2
 80098be:	4610      	mov	r0, r2
 80098c0:	4770      	bx	lr
 80098c2:	b299      	uxth	r1, r3
 80098c4:	b909      	cbnz	r1, 80098ca <__lo0bits+0x2a>
 80098c6:	0c1b      	lsrs	r3, r3, #16
 80098c8:	2210      	movs	r2, #16
 80098ca:	b2d9      	uxtb	r1, r3
 80098cc:	b909      	cbnz	r1, 80098d2 <__lo0bits+0x32>
 80098ce:	3208      	adds	r2, #8
 80098d0:	0a1b      	lsrs	r3, r3, #8
 80098d2:	0719      	lsls	r1, r3, #28
 80098d4:	bf04      	itt	eq
 80098d6:	091b      	lsreq	r3, r3, #4
 80098d8:	3204      	addeq	r2, #4
 80098da:	0799      	lsls	r1, r3, #30
 80098dc:	bf04      	itt	eq
 80098de:	089b      	lsreq	r3, r3, #2
 80098e0:	3202      	addeq	r2, #2
 80098e2:	07d9      	lsls	r1, r3, #31
 80098e4:	d403      	bmi.n	80098ee <__lo0bits+0x4e>
 80098e6:	085b      	lsrs	r3, r3, #1
 80098e8:	f102 0201 	add.w	r2, r2, #1
 80098ec:	d003      	beq.n	80098f6 <__lo0bits+0x56>
 80098ee:	6003      	str	r3, [r0, #0]
 80098f0:	e7e5      	b.n	80098be <__lo0bits+0x1e>
 80098f2:	2200      	movs	r2, #0
 80098f4:	e7e3      	b.n	80098be <__lo0bits+0x1e>
 80098f6:	2220      	movs	r2, #32
 80098f8:	e7e1      	b.n	80098be <__lo0bits+0x1e>
	...

080098fc <__i2b>:
 80098fc:	b510      	push	{r4, lr}
 80098fe:	460c      	mov	r4, r1
 8009900:	2101      	movs	r1, #1
 8009902:	f7ff febb 	bl	800967c <_Balloc>
 8009906:	4602      	mov	r2, r0
 8009908:	b928      	cbnz	r0, 8009916 <__i2b+0x1a>
 800990a:	4b05      	ldr	r3, [pc, #20]	; (8009920 <__i2b+0x24>)
 800990c:	4805      	ldr	r0, [pc, #20]	; (8009924 <__i2b+0x28>)
 800990e:	f240 1145 	movw	r1, #325	; 0x145
 8009912:	f001 fe1d 	bl	800b550 <__assert_func>
 8009916:	2301      	movs	r3, #1
 8009918:	6144      	str	r4, [r0, #20]
 800991a:	6103      	str	r3, [r0, #16]
 800991c:	bd10      	pop	{r4, pc}
 800991e:	bf00      	nop
 8009920:	0800df5d 	.word	0x0800df5d
 8009924:	0800df6e 	.word	0x0800df6e

08009928 <__multiply>:
 8009928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800992c:	4691      	mov	r9, r2
 800992e:	690a      	ldr	r2, [r1, #16]
 8009930:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009934:	429a      	cmp	r2, r3
 8009936:	bfb8      	it	lt
 8009938:	460b      	movlt	r3, r1
 800993a:	460c      	mov	r4, r1
 800993c:	bfbc      	itt	lt
 800993e:	464c      	movlt	r4, r9
 8009940:	4699      	movlt	r9, r3
 8009942:	6927      	ldr	r7, [r4, #16]
 8009944:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009948:	68a3      	ldr	r3, [r4, #8]
 800994a:	6861      	ldr	r1, [r4, #4]
 800994c:	eb07 060a 	add.w	r6, r7, sl
 8009950:	42b3      	cmp	r3, r6
 8009952:	b085      	sub	sp, #20
 8009954:	bfb8      	it	lt
 8009956:	3101      	addlt	r1, #1
 8009958:	f7ff fe90 	bl	800967c <_Balloc>
 800995c:	b930      	cbnz	r0, 800996c <__multiply+0x44>
 800995e:	4602      	mov	r2, r0
 8009960:	4b44      	ldr	r3, [pc, #272]	; (8009a74 <__multiply+0x14c>)
 8009962:	4845      	ldr	r0, [pc, #276]	; (8009a78 <__multiply+0x150>)
 8009964:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009968:	f001 fdf2 	bl	800b550 <__assert_func>
 800996c:	f100 0514 	add.w	r5, r0, #20
 8009970:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009974:	462b      	mov	r3, r5
 8009976:	2200      	movs	r2, #0
 8009978:	4543      	cmp	r3, r8
 800997a:	d321      	bcc.n	80099c0 <__multiply+0x98>
 800997c:	f104 0314 	add.w	r3, r4, #20
 8009980:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009984:	f109 0314 	add.w	r3, r9, #20
 8009988:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800998c:	9202      	str	r2, [sp, #8]
 800998e:	1b3a      	subs	r2, r7, r4
 8009990:	3a15      	subs	r2, #21
 8009992:	f022 0203 	bic.w	r2, r2, #3
 8009996:	3204      	adds	r2, #4
 8009998:	f104 0115 	add.w	r1, r4, #21
 800999c:	428f      	cmp	r7, r1
 800999e:	bf38      	it	cc
 80099a0:	2204      	movcc	r2, #4
 80099a2:	9201      	str	r2, [sp, #4]
 80099a4:	9a02      	ldr	r2, [sp, #8]
 80099a6:	9303      	str	r3, [sp, #12]
 80099a8:	429a      	cmp	r2, r3
 80099aa:	d80c      	bhi.n	80099c6 <__multiply+0x9e>
 80099ac:	2e00      	cmp	r6, #0
 80099ae:	dd03      	ble.n	80099b8 <__multiply+0x90>
 80099b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d05b      	beq.n	8009a70 <__multiply+0x148>
 80099b8:	6106      	str	r6, [r0, #16]
 80099ba:	b005      	add	sp, #20
 80099bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099c0:	f843 2b04 	str.w	r2, [r3], #4
 80099c4:	e7d8      	b.n	8009978 <__multiply+0x50>
 80099c6:	f8b3 a000 	ldrh.w	sl, [r3]
 80099ca:	f1ba 0f00 	cmp.w	sl, #0
 80099ce:	d024      	beq.n	8009a1a <__multiply+0xf2>
 80099d0:	f104 0e14 	add.w	lr, r4, #20
 80099d4:	46a9      	mov	r9, r5
 80099d6:	f04f 0c00 	mov.w	ip, #0
 80099da:	f85e 2b04 	ldr.w	r2, [lr], #4
 80099de:	f8d9 1000 	ldr.w	r1, [r9]
 80099e2:	fa1f fb82 	uxth.w	fp, r2
 80099e6:	b289      	uxth	r1, r1
 80099e8:	fb0a 110b 	mla	r1, sl, fp, r1
 80099ec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80099f0:	f8d9 2000 	ldr.w	r2, [r9]
 80099f4:	4461      	add	r1, ip
 80099f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80099fa:	fb0a c20b 	mla	r2, sl, fp, ip
 80099fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009a02:	b289      	uxth	r1, r1
 8009a04:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009a08:	4577      	cmp	r7, lr
 8009a0a:	f849 1b04 	str.w	r1, [r9], #4
 8009a0e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a12:	d8e2      	bhi.n	80099da <__multiply+0xb2>
 8009a14:	9a01      	ldr	r2, [sp, #4]
 8009a16:	f845 c002 	str.w	ip, [r5, r2]
 8009a1a:	9a03      	ldr	r2, [sp, #12]
 8009a1c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009a20:	3304      	adds	r3, #4
 8009a22:	f1b9 0f00 	cmp.w	r9, #0
 8009a26:	d021      	beq.n	8009a6c <__multiply+0x144>
 8009a28:	6829      	ldr	r1, [r5, #0]
 8009a2a:	f104 0c14 	add.w	ip, r4, #20
 8009a2e:	46ae      	mov	lr, r5
 8009a30:	f04f 0a00 	mov.w	sl, #0
 8009a34:	f8bc b000 	ldrh.w	fp, [ip]
 8009a38:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009a3c:	fb09 220b 	mla	r2, r9, fp, r2
 8009a40:	4452      	add	r2, sl
 8009a42:	b289      	uxth	r1, r1
 8009a44:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009a48:	f84e 1b04 	str.w	r1, [lr], #4
 8009a4c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009a50:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009a54:	f8be 1000 	ldrh.w	r1, [lr]
 8009a58:	fb09 110a 	mla	r1, r9, sl, r1
 8009a5c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009a60:	4567      	cmp	r7, ip
 8009a62:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009a66:	d8e5      	bhi.n	8009a34 <__multiply+0x10c>
 8009a68:	9a01      	ldr	r2, [sp, #4]
 8009a6a:	50a9      	str	r1, [r5, r2]
 8009a6c:	3504      	adds	r5, #4
 8009a6e:	e799      	b.n	80099a4 <__multiply+0x7c>
 8009a70:	3e01      	subs	r6, #1
 8009a72:	e79b      	b.n	80099ac <__multiply+0x84>
 8009a74:	0800df5d 	.word	0x0800df5d
 8009a78:	0800df6e 	.word	0x0800df6e

08009a7c <__pow5mult>:
 8009a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a80:	4615      	mov	r5, r2
 8009a82:	f012 0203 	ands.w	r2, r2, #3
 8009a86:	4606      	mov	r6, r0
 8009a88:	460f      	mov	r7, r1
 8009a8a:	d007      	beq.n	8009a9c <__pow5mult+0x20>
 8009a8c:	4c25      	ldr	r4, [pc, #148]	; (8009b24 <__pow5mult+0xa8>)
 8009a8e:	3a01      	subs	r2, #1
 8009a90:	2300      	movs	r3, #0
 8009a92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009a96:	f7ff fe53 	bl	8009740 <__multadd>
 8009a9a:	4607      	mov	r7, r0
 8009a9c:	10ad      	asrs	r5, r5, #2
 8009a9e:	d03d      	beq.n	8009b1c <__pow5mult+0xa0>
 8009aa0:	69f4      	ldr	r4, [r6, #28]
 8009aa2:	b97c      	cbnz	r4, 8009ac4 <__pow5mult+0x48>
 8009aa4:	2010      	movs	r0, #16
 8009aa6:	f7ff fd35 	bl	8009514 <malloc>
 8009aaa:	4602      	mov	r2, r0
 8009aac:	61f0      	str	r0, [r6, #28]
 8009aae:	b928      	cbnz	r0, 8009abc <__pow5mult+0x40>
 8009ab0:	4b1d      	ldr	r3, [pc, #116]	; (8009b28 <__pow5mult+0xac>)
 8009ab2:	481e      	ldr	r0, [pc, #120]	; (8009b2c <__pow5mult+0xb0>)
 8009ab4:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009ab8:	f001 fd4a 	bl	800b550 <__assert_func>
 8009abc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ac0:	6004      	str	r4, [r0, #0]
 8009ac2:	60c4      	str	r4, [r0, #12]
 8009ac4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009ac8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009acc:	b94c      	cbnz	r4, 8009ae2 <__pow5mult+0x66>
 8009ace:	f240 2171 	movw	r1, #625	; 0x271
 8009ad2:	4630      	mov	r0, r6
 8009ad4:	f7ff ff12 	bl	80098fc <__i2b>
 8009ad8:	2300      	movs	r3, #0
 8009ada:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ade:	4604      	mov	r4, r0
 8009ae0:	6003      	str	r3, [r0, #0]
 8009ae2:	f04f 0900 	mov.w	r9, #0
 8009ae6:	07eb      	lsls	r3, r5, #31
 8009ae8:	d50a      	bpl.n	8009b00 <__pow5mult+0x84>
 8009aea:	4639      	mov	r1, r7
 8009aec:	4622      	mov	r2, r4
 8009aee:	4630      	mov	r0, r6
 8009af0:	f7ff ff1a 	bl	8009928 <__multiply>
 8009af4:	4639      	mov	r1, r7
 8009af6:	4680      	mov	r8, r0
 8009af8:	4630      	mov	r0, r6
 8009afa:	f7ff fdff 	bl	80096fc <_Bfree>
 8009afe:	4647      	mov	r7, r8
 8009b00:	106d      	asrs	r5, r5, #1
 8009b02:	d00b      	beq.n	8009b1c <__pow5mult+0xa0>
 8009b04:	6820      	ldr	r0, [r4, #0]
 8009b06:	b938      	cbnz	r0, 8009b18 <__pow5mult+0x9c>
 8009b08:	4622      	mov	r2, r4
 8009b0a:	4621      	mov	r1, r4
 8009b0c:	4630      	mov	r0, r6
 8009b0e:	f7ff ff0b 	bl	8009928 <__multiply>
 8009b12:	6020      	str	r0, [r4, #0]
 8009b14:	f8c0 9000 	str.w	r9, [r0]
 8009b18:	4604      	mov	r4, r0
 8009b1a:	e7e4      	b.n	8009ae6 <__pow5mult+0x6a>
 8009b1c:	4638      	mov	r0, r7
 8009b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b22:	bf00      	nop
 8009b24:	0800e0b8 	.word	0x0800e0b8
 8009b28:	0800deee 	.word	0x0800deee
 8009b2c:	0800df6e 	.word	0x0800df6e

08009b30 <__lshift>:
 8009b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b34:	460c      	mov	r4, r1
 8009b36:	6849      	ldr	r1, [r1, #4]
 8009b38:	6923      	ldr	r3, [r4, #16]
 8009b3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b3e:	68a3      	ldr	r3, [r4, #8]
 8009b40:	4607      	mov	r7, r0
 8009b42:	4691      	mov	r9, r2
 8009b44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b48:	f108 0601 	add.w	r6, r8, #1
 8009b4c:	42b3      	cmp	r3, r6
 8009b4e:	db0b      	blt.n	8009b68 <__lshift+0x38>
 8009b50:	4638      	mov	r0, r7
 8009b52:	f7ff fd93 	bl	800967c <_Balloc>
 8009b56:	4605      	mov	r5, r0
 8009b58:	b948      	cbnz	r0, 8009b6e <__lshift+0x3e>
 8009b5a:	4602      	mov	r2, r0
 8009b5c:	4b28      	ldr	r3, [pc, #160]	; (8009c00 <__lshift+0xd0>)
 8009b5e:	4829      	ldr	r0, [pc, #164]	; (8009c04 <__lshift+0xd4>)
 8009b60:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009b64:	f001 fcf4 	bl	800b550 <__assert_func>
 8009b68:	3101      	adds	r1, #1
 8009b6a:	005b      	lsls	r3, r3, #1
 8009b6c:	e7ee      	b.n	8009b4c <__lshift+0x1c>
 8009b6e:	2300      	movs	r3, #0
 8009b70:	f100 0114 	add.w	r1, r0, #20
 8009b74:	f100 0210 	add.w	r2, r0, #16
 8009b78:	4618      	mov	r0, r3
 8009b7a:	4553      	cmp	r3, sl
 8009b7c:	db33      	blt.n	8009be6 <__lshift+0xb6>
 8009b7e:	6920      	ldr	r0, [r4, #16]
 8009b80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b84:	f104 0314 	add.w	r3, r4, #20
 8009b88:	f019 091f 	ands.w	r9, r9, #31
 8009b8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009b90:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009b94:	d02b      	beq.n	8009bee <__lshift+0xbe>
 8009b96:	f1c9 0e20 	rsb	lr, r9, #32
 8009b9a:	468a      	mov	sl, r1
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	6818      	ldr	r0, [r3, #0]
 8009ba0:	fa00 f009 	lsl.w	r0, r0, r9
 8009ba4:	4310      	orrs	r0, r2
 8009ba6:	f84a 0b04 	str.w	r0, [sl], #4
 8009baa:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bae:	459c      	cmp	ip, r3
 8009bb0:	fa22 f20e 	lsr.w	r2, r2, lr
 8009bb4:	d8f3      	bhi.n	8009b9e <__lshift+0x6e>
 8009bb6:	ebac 0304 	sub.w	r3, ip, r4
 8009bba:	3b15      	subs	r3, #21
 8009bbc:	f023 0303 	bic.w	r3, r3, #3
 8009bc0:	3304      	adds	r3, #4
 8009bc2:	f104 0015 	add.w	r0, r4, #21
 8009bc6:	4584      	cmp	ip, r0
 8009bc8:	bf38      	it	cc
 8009bca:	2304      	movcc	r3, #4
 8009bcc:	50ca      	str	r2, [r1, r3]
 8009bce:	b10a      	cbz	r2, 8009bd4 <__lshift+0xa4>
 8009bd0:	f108 0602 	add.w	r6, r8, #2
 8009bd4:	3e01      	subs	r6, #1
 8009bd6:	4638      	mov	r0, r7
 8009bd8:	612e      	str	r6, [r5, #16]
 8009bda:	4621      	mov	r1, r4
 8009bdc:	f7ff fd8e 	bl	80096fc <_Bfree>
 8009be0:	4628      	mov	r0, r5
 8009be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009be6:	f842 0f04 	str.w	r0, [r2, #4]!
 8009bea:	3301      	adds	r3, #1
 8009bec:	e7c5      	b.n	8009b7a <__lshift+0x4a>
 8009bee:	3904      	subs	r1, #4
 8009bf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bf4:	f841 2f04 	str.w	r2, [r1, #4]!
 8009bf8:	459c      	cmp	ip, r3
 8009bfa:	d8f9      	bhi.n	8009bf0 <__lshift+0xc0>
 8009bfc:	e7ea      	b.n	8009bd4 <__lshift+0xa4>
 8009bfe:	bf00      	nop
 8009c00:	0800df5d 	.word	0x0800df5d
 8009c04:	0800df6e 	.word	0x0800df6e

08009c08 <__mcmp>:
 8009c08:	b530      	push	{r4, r5, lr}
 8009c0a:	6902      	ldr	r2, [r0, #16]
 8009c0c:	690c      	ldr	r4, [r1, #16]
 8009c0e:	1b12      	subs	r2, r2, r4
 8009c10:	d10e      	bne.n	8009c30 <__mcmp+0x28>
 8009c12:	f100 0314 	add.w	r3, r0, #20
 8009c16:	3114      	adds	r1, #20
 8009c18:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009c1c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009c20:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009c24:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009c28:	42a5      	cmp	r5, r4
 8009c2a:	d003      	beq.n	8009c34 <__mcmp+0x2c>
 8009c2c:	d305      	bcc.n	8009c3a <__mcmp+0x32>
 8009c2e:	2201      	movs	r2, #1
 8009c30:	4610      	mov	r0, r2
 8009c32:	bd30      	pop	{r4, r5, pc}
 8009c34:	4283      	cmp	r3, r0
 8009c36:	d3f3      	bcc.n	8009c20 <__mcmp+0x18>
 8009c38:	e7fa      	b.n	8009c30 <__mcmp+0x28>
 8009c3a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c3e:	e7f7      	b.n	8009c30 <__mcmp+0x28>

08009c40 <__mdiff>:
 8009c40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c44:	460c      	mov	r4, r1
 8009c46:	4606      	mov	r6, r0
 8009c48:	4611      	mov	r1, r2
 8009c4a:	4620      	mov	r0, r4
 8009c4c:	4690      	mov	r8, r2
 8009c4e:	f7ff ffdb 	bl	8009c08 <__mcmp>
 8009c52:	1e05      	subs	r5, r0, #0
 8009c54:	d110      	bne.n	8009c78 <__mdiff+0x38>
 8009c56:	4629      	mov	r1, r5
 8009c58:	4630      	mov	r0, r6
 8009c5a:	f7ff fd0f 	bl	800967c <_Balloc>
 8009c5e:	b930      	cbnz	r0, 8009c6e <__mdiff+0x2e>
 8009c60:	4b3a      	ldr	r3, [pc, #232]	; (8009d4c <__mdiff+0x10c>)
 8009c62:	4602      	mov	r2, r0
 8009c64:	f240 2137 	movw	r1, #567	; 0x237
 8009c68:	4839      	ldr	r0, [pc, #228]	; (8009d50 <__mdiff+0x110>)
 8009c6a:	f001 fc71 	bl	800b550 <__assert_func>
 8009c6e:	2301      	movs	r3, #1
 8009c70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009c74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c78:	bfa4      	itt	ge
 8009c7a:	4643      	movge	r3, r8
 8009c7c:	46a0      	movge	r8, r4
 8009c7e:	4630      	mov	r0, r6
 8009c80:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009c84:	bfa6      	itte	ge
 8009c86:	461c      	movge	r4, r3
 8009c88:	2500      	movge	r5, #0
 8009c8a:	2501      	movlt	r5, #1
 8009c8c:	f7ff fcf6 	bl	800967c <_Balloc>
 8009c90:	b920      	cbnz	r0, 8009c9c <__mdiff+0x5c>
 8009c92:	4b2e      	ldr	r3, [pc, #184]	; (8009d4c <__mdiff+0x10c>)
 8009c94:	4602      	mov	r2, r0
 8009c96:	f240 2145 	movw	r1, #581	; 0x245
 8009c9a:	e7e5      	b.n	8009c68 <__mdiff+0x28>
 8009c9c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009ca0:	6926      	ldr	r6, [r4, #16]
 8009ca2:	60c5      	str	r5, [r0, #12]
 8009ca4:	f104 0914 	add.w	r9, r4, #20
 8009ca8:	f108 0514 	add.w	r5, r8, #20
 8009cac:	f100 0e14 	add.w	lr, r0, #20
 8009cb0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009cb4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009cb8:	f108 0210 	add.w	r2, r8, #16
 8009cbc:	46f2      	mov	sl, lr
 8009cbe:	2100      	movs	r1, #0
 8009cc0:	f859 3b04 	ldr.w	r3, [r9], #4
 8009cc4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009cc8:	fa11 f88b 	uxtah	r8, r1, fp
 8009ccc:	b299      	uxth	r1, r3
 8009cce:	0c1b      	lsrs	r3, r3, #16
 8009cd0:	eba8 0801 	sub.w	r8, r8, r1
 8009cd4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009cd8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009cdc:	fa1f f888 	uxth.w	r8, r8
 8009ce0:	1419      	asrs	r1, r3, #16
 8009ce2:	454e      	cmp	r6, r9
 8009ce4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009ce8:	f84a 3b04 	str.w	r3, [sl], #4
 8009cec:	d8e8      	bhi.n	8009cc0 <__mdiff+0x80>
 8009cee:	1b33      	subs	r3, r6, r4
 8009cf0:	3b15      	subs	r3, #21
 8009cf2:	f023 0303 	bic.w	r3, r3, #3
 8009cf6:	3304      	adds	r3, #4
 8009cf8:	3415      	adds	r4, #21
 8009cfa:	42a6      	cmp	r6, r4
 8009cfc:	bf38      	it	cc
 8009cfe:	2304      	movcc	r3, #4
 8009d00:	441d      	add	r5, r3
 8009d02:	4473      	add	r3, lr
 8009d04:	469e      	mov	lr, r3
 8009d06:	462e      	mov	r6, r5
 8009d08:	4566      	cmp	r6, ip
 8009d0a:	d30e      	bcc.n	8009d2a <__mdiff+0xea>
 8009d0c:	f10c 0203 	add.w	r2, ip, #3
 8009d10:	1b52      	subs	r2, r2, r5
 8009d12:	f022 0203 	bic.w	r2, r2, #3
 8009d16:	3d03      	subs	r5, #3
 8009d18:	45ac      	cmp	ip, r5
 8009d1a:	bf38      	it	cc
 8009d1c:	2200      	movcc	r2, #0
 8009d1e:	4413      	add	r3, r2
 8009d20:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009d24:	b17a      	cbz	r2, 8009d46 <__mdiff+0x106>
 8009d26:	6107      	str	r7, [r0, #16]
 8009d28:	e7a4      	b.n	8009c74 <__mdiff+0x34>
 8009d2a:	f856 8b04 	ldr.w	r8, [r6], #4
 8009d2e:	fa11 f288 	uxtah	r2, r1, r8
 8009d32:	1414      	asrs	r4, r2, #16
 8009d34:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009d38:	b292      	uxth	r2, r2
 8009d3a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009d3e:	f84e 2b04 	str.w	r2, [lr], #4
 8009d42:	1421      	asrs	r1, r4, #16
 8009d44:	e7e0      	b.n	8009d08 <__mdiff+0xc8>
 8009d46:	3f01      	subs	r7, #1
 8009d48:	e7ea      	b.n	8009d20 <__mdiff+0xe0>
 8009d4a:	bf00      	nop
 8009d4c:	0800df5d 	.word	0x0800df5d
 8009d50:	0800df6e 	.word	0x0800df6e

08009d54 <__ulp>:
 8009d54:	b082      	sub	sp, #8
 8009d56:	ed8d 0b00 	vstr	d0, [sp]
 8009d5a:	9a01      	ldr	r2, [sp, #4]
 8009d5c:	4b0f      	ldr	r3, [pc, #60]	; (8009d9c <__ulp+0x48>)
 8009d5e:	4013      	ands	r3, r2
 8009d60:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	dc08      	bgt.n	8009d7a <__ulp+0x26>
 8009d68:	425b      	negs	r3, r3
 8009d6a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009d6e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009d72:	da04      	bge.n	8009d7e <__ulp+0x2a>
 8009d74:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009d78:	4113      	asrs	r3, r2
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	e008      	b.n	8009d90 <__ulp+0x3c>
 8009d7e:	f1a2 0314 	sub.w	r3, r2, #20
 8009d82:	2b1e      	cmp	r3, #30
 8009d84:	bfda      	itte	le
 8009d86:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009d8a:	40da      	lsrle	r2, r3
 8009d8c:	2201      	movgt	r2, #1
 8009d8e:	2300      	movs	r3, #0
 8009d90:	4619      	mov	r1, r3
 8009d92:	4610      	mov	r0, r2
 8009d94:	ec41 0b10 	vmov	d0, r0, r1
 8009d98:	b002      	add	sp, #8
 8009d9a:	4770      	bx	lr
 8009d9c:	7ff00000 	.word	0x7ff00000

08009da0 <__b2d>:
 8009da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009da4:	6906      	ldr	r6, [r0, #16]
 8009da6:	f100 0814 	add.w	r8, r0, #20
 8009daa:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009dae:	1f37      	subs	r7, r6, #4
 8009db0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009db4:	4610      	mov	r0, r2
 8009db6:	f7ff fd53 	bl	8009860 <__hi0bits>
 8009dba:	f1c0 0320 	rsb	r3, r0, #32
 8009dbe:	280a      	cmp	r0, #10
 8009dc0:	600b      	str	r3, [r1, #0]
 8009dc2:	491b      	ldr	r1, [pc, #108]	; (8009e30 <__b2d+0x90>)
 8009dc4:	dc15      	bgt.n	8009df2 <__b2d+0x52>
 8009dc6:	f1c0 0c0b 	rsb	ip, r0, #11
 8009dca:	fa22 f30c 	lsr.w	r3, r2, ip
 8009dce:	45b8      	cmp	r8, r7
 8009dd0:	ea43 0501 	orr.w	r5, r3, r1
 8009dd4:	bf34      	ite	cc
 8009dd6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009dda:	2300      	movcs	r3, #0
 8009ddc:	3015      	adds	r0, #21
 8009dde:	fa02 f000 	lsl.w	r0, r2, r0
 8009de2:	fa23 f30c 	lsr.w	r3, r3, ip
 8009de6:	4303      	orrs	r3, r0
 8009de8:	461c      	mov	r4, r3
 8009dea:	ec45 4b10 	vmov	d0, r4, r5
 8009dee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009df2:	45b8      	cmp	r8, r7
 8009df4:	bf3a      	itte	cc
 8009df6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009dfa:	f1a6 0708 	subcc.w	r7, r6, #8
 8009dfe:	2300      	movcs	r3, #0
 8009e00:	380b      	subs	r0, #11
 8009e02:	d012      	beq.n	8009e2a <__b2d+0x8a>
 8009e04:	f1c0 0120 	rsb	r1, r0, #32
 8009e08:	fa23 f401 	lsr.w	r4, r3, r1
 8009e0c:	4082      	lsls	r2, r0
 8009e0e:	4322      	orrs	r2, r4
 8009e10:	4547      	cmp	r7, r8
 8009e12:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8009e16:	bf8c      	ite	hi
 8009e18:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009e1c:	2200      	movls	r2, #0
 8009e1e:	4083      	lsls	r3, r0
 8009e20:	40ca      	lsrs	r2, r1
 8009e22:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009e26:	4313      	orrs	r3, r2
 8009e28:	e7de      	b.n	8009de8 <__b2d+0x48>
 8009e2a:	ea42 0501 	orr.w	r5, r2, r1
 8009e2e:	e7db      	b.n	8009de8 <__b2d+0x48>
 8009e30:	3ff00000 	.word	0x3ff00000

08009e34 <__d2b>:
 8009e34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e38:	460f      	mov	r7, r1
 8009e3a:	2101      	movs	r1, #1
 8009e3c:	ec59 8b10 	vmov	r8, r9, d0
 8009e40:	4616      	mov	r6, r2
 8009e42:	f7ff fc1b 	bl	800967c <_Balloc>
 8009e46:	4604      	mov	r4, r0
 8009e48:	b930      	cbnz	r0, 8009e58 <__d2b+0x24>
 8009e4a:	4602      	mov	r2, r0
 8009e4c:	4b24      	ldr	r3, [pc, #144]	; (8009ee0 <__d2b+0xac>)
 8009e4e:	4825      	ldr	r0, [pc, #148]	; (8009ee4 <__d2b+0xb0>)
 8009e50:	f240 310f 	movw	r1, #783	; 0x30f
 8009e54:	f001 fb7c 	bl	800b550 <__assert_func>
 8009e58:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009e5c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e60:	bb2d      	cbnz	r5, 8009eae <__d2b+0x7a>
 8009e62:	9301      	str	r3, [sp, #4]
 8009e64:	f1b8 0300 	subs.w	r3, r8, #0
 8009e68:	d026      	beq.n	8009eb8 <__d2b+0x84>
 8009e6a:	4668      	mov	r0, sp
 8009e6c:	9300      	str	r3, [sp, #0]
 8009e6e:	f7ff fd17 	bl	80098a0 <__lo0bits>
 8009e72:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009e76:	b1e8      	cbz	r0, 8009eb4 <__d2b+0x80>
 8009e78:	f1c0 0320 	rsb	r3, r0, #32
 8009e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8009e80:	430b      	orrs	r3, r1
 8009e82:	40c2      	lsrs	r2, r0
 8009e84:	6163      	str	r3, [r4, #20]
 8009e86:	9201      	str	r2, [sp, #4]
 8009e88:	9b01      	ldr	r3, [sp, #4]
 8009e8a:	61a3      	str	r3, [r4, #24]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	bf14      	ite	ne
 8009e90:	2202      	movne	r2, #2
 8009e92:	2201      	moveq	r2, #1
 8009e94:	6122      	str	r2, [r4, #16]
 8009e96:	b1bd      	cbz	r5, 8009ec8 <__d2b+0x94>
 8009e98:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009e9c:	4405      	add	r5, r0
 8009e9e:	603d      	str	r5, [r7, #0]
 8009ea0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009ea4:	6030      	str	r0, [r6, #0]
 8009ea6:	4620      	mov	r0, r4
 8009ea8:	b003      	add	sp, #12
 8009eaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009eae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009eb2:	e7d6      	b.n	8009e62 <__d2b+0x2e>
 8009eb4:	6161      	str	r1, [r4, #20]
 8009eb6:	e7e7      	b.n	8009e88 <__d2b+0x54>
 8009eb8:	a801      	add	r0, sp, #4
 8009eba:	f7ff fcf1 	bl	80098a0 <__lo0bits>
 8009ebe:	9b01      	ldr	r3, [sp, #4]
 8009ec0:	6163      	str	r3, [r4, #20]
 8009ec2:	3020      	adds	r0, #32
 8009ec4:	2201      	movs	r2, #1
 8009ec6:	e7e5      	b.n	8009e94 <__d2b+0x60>
 8009ec8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009ecc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009ed0:	6038      	str	r0, [r7, #0]
 8009ed2:	6918      	ldr	r0, [r3, #16]
 8009ed4:	f7ff fcc4 	bl	8009860 <__hi0bits>
 8009ed8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009edc:	e7e2      	b.n	8009ea4 <__d2b+0x70>
 8009ede:	bf00      	nop
 8009ee0:	0800df5d 	.word	0x0800df5d
 8009ee4:	0800df6e 	.word	0x0800df6e

08009ee8 <__ratio>:
 8009ee8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eec:	4688      	mov	r8, r1
 8009eee:	4669      	mov	r1, sp
 8009ef0:	4681      	mov	r9, r0
 8009ef2:	f7ff ff55 	bl	8009da0 <__b2d>
 8009ef6:	a901      	add	r1, sp, #4
 8009ef8:	4640      	mov	r0, r8
 8009efa:	ec55 4b10 	vmov	r4, r5, d0
 8009efe:	f7ff ff4f 	bl	8009da0 <__b2d>
 8009f02:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009f06:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009f0a:	eba3 0c02 	sub.w	ip, r3, r2
 8009f0e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009f12:	1a9b      	subs	r3, r3, r2
 8009f14:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009f18:	ec51 0b10 	vmov	r0, r1, d0
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	bfd6      	itet	le
 8009f20:	460a      	movle	r2, r1
 8009f22:	462a      	movgt	r2, r5
 8009f24:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009f28:	468b      	mov	fp, r1
 8009f2a:	462f      	mov	r7, r5
 8009f2c:	bfd4      	ite	le
 8009f2e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009f32:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009f36:	4620      	mov	r0, r4
 8009f38:	ee10 2a10 	vmov	r2, s0
 8009f3c:	465b      	mov	r3, fp
 8009f3e:	4639      	mov	r1, r7
 8009f40:	f7f6 fc84 	bl	800084c <__aeabi_ddiv>
 8009f44:	ec41 0b10 	vmov	d0, r0, r1
 8009f48:	b003      	add	sp, #12
 8009f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009f4e <__copybits>:
 8009f4e:	3901      	subs	r1, #1
 8009f50:	b570      	push	{r4, r5, r6, lr}
 8009f52:	1149      	asrs	r1, r1, #5
 8009f54:	6914      	ldr	r4, [r2, #16]
 8009f56:	3101      	adds	r1, #1
 8009f58:	f102 0314 	add.w	r3, r2, #20
 8009f5c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009f60:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009f64:	1f05      	subs	r5, r0, #4
 8009f66:	42a3      	cmp	r3, r4
 8009f68:	d30c      	bcc.n	8009f84 <__copybits+0x36>
 8009f6a:	1aa3      	subs	r3, r4, r2
 8009f6c:	3b11      	subs	r3, #17
 8009f6e:	f023 0303 	bic.w	r3, r3, #3
 8009f72:	3211      	adds	r2, #17
 8009f74:	42a2      	cmp	r2, r4
 8009f76:	bf88      	it	hi
 8009f78:	2300      	movhi	r3, #0
 8009f7a:	4418      	add	r0, r3
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	4288      	cmp	r0, r1
 8009f80:	d305      	bcc.n	8009f8e <__copybits+0x40>
 8009f82:	bd70      	pop	{r4, r5, r6, pc}
 8009f84:	f853 6b04 	ldr.w	r6, [r3], #4
 8009f88:	f845 6f04 	str.w	r6, [r5, #4]!
 8009f8c:	e7eb      	b.n	8009f66 <__copybits+0x18>
 8009f8e:	f840 3b04 	str.w	r3, [r0], #4
 8009f92:	e7f4      	b.n	8009f7e <__copybits+0x30>

08009f94 <__any_on>:
 8009f94:	f100 0214 	add.w	r2, r0, #20
 8009f98:	6900      	ldr	r0, [r0, #16]
 8009f9a:	114b      	asrs	r3, r1, #5
 8009f9c:	4298      	cmp	r0, r3
 8009f9e:	b510      	push	{r4, lr}
 8009fa0:	db11      	blt.n	8009fc6 <__any_on+0x32>
 8009fa2:	dd0a      	ble.n	8009fba <__any_on+0x26>
 8009fa4:	f011 011f 	ands.w	r1, r1, #31
 8009fa8:	d007      	beq.n	8009fba <__any_on+0x26>
 8009faa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009fae:	fa24 f001 	lsr.w	r0, r4, r1
 8009fb2:	fa00 f101 	lsl.w	r1, r0, r1
 8009fb6:	428c      	cmp	r4, r1
 8009fb8:	d10b      	bne.n	8009fd2 <__any_on+0x3e>
 8009fba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d803      	bhi.n	8009fca <__any_on+0x36>
 8009fc2:	2000      	movs	r0, #0
 8009fc4:	bd10      	pop	{r4, pc}
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	e7f7      	b.n	8009fba <__any_on+0x26>
 8009fca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009fce:	2900      	cmp	r1, #0
 8009fd0:	d0f5      	beq.n	8009fbe <__any_on+0x2a>
 8009fd2:	2001      	movs	r0, #1
 8009fd4:	e7f6      	b.n	8009fc4 <__any_on+0x30>

08009fd6 <sulp>:
 8009fd6:	b570      	push	{r4, r5, r6, lr}
 8009fd8:	4604      	mov	r4, r0
 8009fda:	460d      	mov	r5, r1
 8009fdc:	ec45 4b10 	vmov	d0, r4, r5
 8009fe0:	4616      	mov	r6, r2
 8009fe2:	f7ff feb7 	bl	8009d54 <__ulp>
 8009fe6:	ec51 0b10 	vmov	r0, r1, d0
 8009fea:	b17e      	cbz	r6, 800a00c <sulp+0x36>
 8009fec:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009ff0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	dd09      	ble.n	800a00c <sulp+0x36>
 8009ff8:	051b      	lsls	r3, r3, #20
 8009ffa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009ffe:	2400      	movs	r4, #0
 800a000:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a004:	4622      	mov	r2, r4
 800a006:	462b      	mov	r3, r5
 800a008:	f7f6 faf6 	bl	80005f8 <__aeabi_dmul>
 800a00c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a010 <_strtod_l>:
 800a010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a014:	ed2d 8b02 	vpush	{d8}
 800a018:	b09b      	sub	sp, #108	; 0x6c
 800a01a:	4604      	mov	r4, r0
 800a01c:	9213      	str	r2, [sp, #76]	; 0x4c
 800a01e:	2200      	movs	r2, #0
 800a020:	9216      	str	r2, [sp, #88]	; 0x58
 800a022:	460d      	mov	r5, r1
 800a024:	f04f 0800 	mov.w	r8, #0
 800a028:	f04f 0900 	mov.w	r9, #0
 800a02c:	460a      	mov	r2, r1
 800a02e:	9215      	str	r2, [sp, #84]	; 0x54
 800a030:	7811      	ldrb	r1, [r2, #0]
 800a032:	292b      	cmp	r1, #43	; 0x2b
 800a034:	d04c      	beq.n	800a0d0 <_strtod_l+0xc0>
 800a036:	d83a      	bhi.n	800a0ae <_strtod_l+0x9e>
 800a038:	290d      	cmp	r1, #13
 800a03a:	d834      	bhi.n	800a0a6 <_strtod_l+0x96>
 800a03c:	2908      	cmp	r1, #8
 800a03e:	d834      	bhi.n	800a0aa <_strtod_l+0x9a>
 800a040:	2900      	cmp	r1, #0
 800a042:	d03d      	beq.n	800a0c0 <_strtod_l+0xb0>
 800a044:	2200      	movs	r2, #0
 800a046:	920a      	str	r2, [sp, #40]	; 0x28
 800a048:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800a04a:	7832      	ldrb	r2, [r6, #0]
 800a04c:	2a30      	cmp	r2, #48	; 0x30
 800a04e:	f040 80b4 	bne.w	800a1ba <_strtod_l+0x1aa>
 800a052:	7872      	ldrb	r2, [r6, #1]
 800a054:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a058:	2a58      	cmp	r2, #88	; 0x58
 800a05a:	d170      	bne.n	800a13e <_strtod_l+0x12e>
 800a05c:	9302      	str	r3, [sp, #8]
 800a05e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a060:	9301      	str	r3, [sp, #4]
 800a062:	ab16      	add	r3, sp, #88	; 0x58
 800a064:	9300      	str	r3, [sp, #0]
 800a066:	4a8e      	ldr	r2, [pc, #568]	; (800a2a0 <_strtod_l+0x290>)
 800a068:	ab17      	add	r3, sp, #92	; 0x5c
 800a06a:	a915      	add	r1, sp, #84	; 0x54
 800a06c:	4620      	mov	r0, r4
 800a06e:	f001 fb0b 	bl	800b688 <__gethex>
 800a072:	f010 070f 	ands.w	r7, r0, #15
 800a076:	4605      	mov	r5, r0
 800a078:	d005      	beq.n	800a086 <_strtod_l+0x76>
 800a07a:	2f06      	cmp	r7, #6
 800a07c:	d12a      	bne.n	800a0d4 <_strtod_l+0xc4>
 800a07e:	3601      	adds	r6, #1
 800a080:	2300      	movs	r3, #0
 800a082:	9615      	str	r6, [sp, #84]	; 0x54
 800a084:	930a      	str	r3, [sp, #40]	; 0x28
 800a086:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a088:	2b00      	cmp	r3, #0
 800a08a:	f040 857f 	bne.w	800ab8c <_strtod_l+0xb7c>
 800a08e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a090:	b1db      	cbz	r3, 800a0ca <_strtod_l+0xba>
 800a092:	4642      	mov	r2, r8
 800a094:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a098:	ec43 2b10 	vmov	d0, r2, r3
 800a09c:	b01b      	add	sp, #108	; 0x6c
 800a09e:	ecbd 8b02 	vpop	{d8}
 800a0a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0a6:	2920      	cmp	r1, #32
 800a0a8:	d1cc      	bne.n	800a044 <_strtod_l+0x34>
 800a0aa:	3201      	adds	r2, #1
 800a0ac:	e7bf      	b.n	800a02e <_strtod_l+0x1e>
 800a0ae:	292d      	cmp	r1, #45	; 0x2d
 800a0b0:	d1c8      	bne.n	800a044 <_strtod_l+0x34>
 800a0b2:	2101      	movs	r1, #1
 800a0b4:	910a      	str	r1, [sp, #40]	; 0x28
 800a0b6:	1c51      	adds	r1, r2, #1
 800a0b8:	9115      	str	r1, [sp, #84]	; 0x54
 800a0ba:	7852      	ldrb	r2, [r2, #1]
 800a0bc:	2a00      	cmp	r2, #0
 800a0be:	d1c3      	bne.n	800a048 <_strtod_l+0x38>
 800a0c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a0c2:	9515      	str	r5, [sp, #84]	; 0x54
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	f040 855f 	bne.w	800ab88 <_strtod_l+0xb78>
 800a0ca:	4642      	mov	r2, r8
 800a0cc:	464b      	mov	r3, r9
 800a0ce:	e7e3      	b.n	800a098 <_strtod_l+0x88>
 800a0d0:	2100      	movs	r1, #0
 800a0d2:	e7ef      	b.n	800a0b4 <_strtod_l+0xa4>
 800a0d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a0d6:	b13a      	cbz	r2, 800a0e8 <_strtod_l+0xd8>
 800a0d8:	2135      	movs	r1, #53	; 0x35
 800a0da:	a818      	add	r0, sp, #96	; 0x60
 800a0dc:	f7ff ff37 	bl	8009f4e <__copybits>
 800a0e0:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a0e2:	4620      	mov	r0, r4
 800a0e4:	f7ff fb0a 	bl	80096fc <_Bfree>
 800a0e8:	3f01      	subs	r7, #1
 800a0ea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a0ec:	2f04      	cmp	r7, #4
 800a0ee:	d806      	bhi.n	800a0fe <_strtod_l+0xee>
 800a0f0:	e8df f007 	tbb	[pc, r7]
 800a0f4:	201d0314 	.word	0x201d0314
 800a0f8:	14          	.byte	0x14
 800a0f9:	00          	.byte	0x00
 800a0fa:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800a0fe:	05e9      	lsls	r1, r5, #23
 800a100:	bf48      	it	mi
 800a102:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800a106:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a10a:	0d1b      	lsrs	r3, r3, #20
 800a10c:	051b      	lsls	r3, r3, #20
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d1b9      	bne.n	800a086 <_strtod_l+0x76>
 800a112:	f7fe faf5 	bl	8008700 <__errno>
 800a116:	2322      	movs	r3, #34	; 0x22
 800a118:	6003      	str	r3, [r0, #0]
 800a11a:	e7b4      	b.n	800a086 <_strtod_l+0x76>
 800a11c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800a120:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a124:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a128:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a12c:	e7e7      	b.n	800a0fe <_strtod_l+0xee>
 800a12e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800a2a8 <_strtod_l+0x298>
 800a132:	e7e4      	b.n	800a0fe <_strtod_l+0xee>
 800a134:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a138:	f04f 38ff 	mov.w	r8, #4294967295
 800a13c:	e7df      	b.n	800a0fe <_strtod_l+0xee>
 800a13e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a140:	1c5a      	adds	r2, r3, #1
 800a142:	9215      	str	r2, [sp, #84]	; 0x54
 800a144:	785b      	ldrb	r3, [r3, #1]
 800a146:	2b30      	cmp	r3, #48	; 0x30
 800a148:	d0f9      	beq.n	800a13e <_strtod_l+0x12e>
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d09b      	beq.n	800a086 <_strtod_l+0x76>
 800a14e:	2301      	movs	r3, #1
 800a150:	f04f 0a00 	mov.w	sl, #0
 800a154:	9304      	str	r3, [sp, #16]
 800a156:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a158:	930b      	str	r3, [sp, #44]	; 0x2c
 800a15a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a15e:	46d3      	mov	fp, sl
 800a160:	220a      	movs	r2, #10
 800a162:	9815      	ldr	r0, [sp, #84]	; 0x54
 800a164:	7806      	ldrb	r6, [r0, #0]
 800a166:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a16a:	b2d9      	uxtb	r1, r3
 800a16c:	2909      	cmp	r1, #9
 800a16e:	d926      	bls.n	800a1be <_strtod_l+0x1ae>
 800a170:	494c      	ldr	r1, [pc, #304]	; (800a2a4 <_strtod_l+0x294>)
 800a172:	2201      	movs	r2, #1
 800a174:	f001 f9c0 	bl	800b4f8 <strncmp>
 800a178:	2800      	cmp	r0, #0
 800a17a:	d030      	beq.n	800a1de <_strtod_l+0x1ce>
 800a17c:	2000      	movs	r0, #0
 800a17e:	4632      	mov	r2, r6
 800a180:	9005      	str	r0, [sp, #20]
 800a182:	465e      	mov	r6, fp
 800a184:	4603      	mov	r3, r0
 800a186:	2a65      	cmp	r2, #101	; 0x65
 800a188:	d001      	beq.n	800a18e <_strtod_l+0x17e>
 800a18a:	2a45      	cmp	r2, #69	; 0x45
 800a18c:	d113      	bne.n	800a1b6 <_strtod_l+0x1a6>
 800a18e:	b91e      	cbnz	r6, 800a198 <_strtod_l+0x188>
 800a190:	9a04      	ldr	r2, [sp, #16]
 800a192:	4302      	orrs	r2, r0
 800a194:	d094      	beq.n	800a0c0 <_strtod_l+0xb0>
 800a196:	2600      	movs	r6, #0
 800a198:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a19a:	1c6a      	adds	r2, r5, #1
 800a19c:	9215      	str	r2, [sp, #84]	; 0x54
 800a19e:	786a      	ldrb	r2, [r5, #1]
 800a1a0:	2a2b      	cmp	r2, #43	; 0x2b
 800a1a2:	d074      	beq.n	800a28e <_strtod_l+0x27e>
 800a1a4:	2a2d      	cmp	r2, #45	; 0x2d
 800a1a6:	d078      	beq.n	800a29a <_strtod_l+0x28a>
 800a1a8:	f04f 0c00 	mov.w	ip, #0
 800a1ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a1b0:	2909      	cmp	r1, #9
 800a1b2:	d97f      	bls.n	800a2b4 <_strtod_l+0x2a4>
 800a1b4:	9515      	str	r5, [sp, #84]	; 0x54
 800a1b6:	2700      	movs	r7, #0
 800a1b8:	e09e      	b.n	800a2f8 <_strtod_l+0x2e8>
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	e7c8      	b.n	800a150 <_strtod_l+0x140>
 800a1be:	f1bb 0f08 	cmp.w	fp, #8
 800a1c2:	bfd8      	it	le
 800a1c4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a1c6:	f100 0001 	add.w	r0, r0, #1
 800a1ca:	bfda      	itte	le
 800a1cc:	fb02 3301 	mlale	r3, r2, r1, r3
 800a1d0:	9309      	strle	r3, [sp, #36]	; 0x24
 800a1d2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a1d6:	f10b 0b01 	add.w	fp, fp, #1
 800a1da:	9015      	str	r0, [sp, #84]	; 0x54
 800a1dc:	e7c1      	b.n	800a162 <_strtod_l+0x152>
 800a1de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a1e0:	1c5a      	adds	r2, r3, #1
 800a1e2:	9215      	str	r2, [sp, #84]	; 0x54
 800a1e4:	785a      	ldrb	r2, [r3, #1]
 800a1e6:	f1bb 0f00 	cmp.w	fp, #0
 800a1ea:	d037      	beq.n	800a25c <_strtod_l+0x24c>
 800a1ec:	9005      	str	r0, [sp, #20]
 800a1ee:	465e      	mov	r6, fp
 800a1f0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a1f4:	2b09      	cmp	r3, #9
 800a1f6:	d912      	bls.n	800a21e <_strtod_l+0x20e>
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	e7c4      	b.n	800a186 <_strtod_l+0x176>
 800a1fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a1fe:	1c5a      	adds	r2, r3, #1
 800a200:	9215      	str	r2, [sp, #84]	; 0x54
 800a202:	785a      	ldrb	r2, [r3, #1]
 800a204:	3001      	adds	r0, #1
 800a206:	2a30      	cmp	r2, #48	; 0x30
 800a208:	d0f8      	beq.n	800a1fc <_strtod_l+0x1ec>
 800a20a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a20e:	2b08      	cmp	r3, #8
 800a210:	f200 84c1 	bhi.w	800ab96 <_strtod_l+0xb86>
 800a214:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a216:	9005      	str	r0, [sp, #20]
 800a218:	2000      	movs	r0, #0
 800a21a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a21c:	4606      	mov	r6, r0
 800a21e:	3a30      	subs	r2, #48	; 0x30
 800a220:	f100 0301 	add.w	r3, r0, #1
 800a224:	d014      	beq.n	800a250 <_strtod_l+0x240>
 800a226:	9905      	ldr	r1, [sp, #20]
 800a228:	4419      	add	r1, r3
 800a22a:	9105      	str	r1, [sp, #20]
 800a22c:	4633      	mov	r3, r6
 800a22e:	eb00 0c06 	add.w	ip, r0, r6
 800a232:	210a      	movs	r1, #10
 800a234:	4563      	cmp	r3, ip
 800a236:	d113      	bne.n	800a260 <_strtod_l+0x250>
 800a238:	1833      	adds	r3, r6, r0
 800a23a:	2b08      	cmp	r3, #8
 800a23c:	f106 0601 	add.w	r6, r6, #1
 800a240:	4406      	add	r6, r0
 800a242:	dc1a      	bgt.n	800a27a <_strtod_l+0x26a>
 800a244:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a246:	230a      	movs	r3, #10
 800a248:	fb03 2301 	mla	r3, r3, r1, r2
 800a24c:	9309      	str	r3, [sp, #36]	; 0x24
 800a24e:	2300      	movs	r3, #0
 800a250:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a252:	1c51      	adds	r1, r2, #1
 800a254:	9115      	str	r1, [sp, #84]	; 0x54
 800a256:	7852      	ldrb	r2, [r2, #1]
 800a258:	4618      	mov	r0, r3
 800a25a:	e7c9      	b.n	800a1f0 <_strtod_l+0x1e0>
 800a25c:	4658      	mov	r0, fp
 800a25e:	e7d2      	b.n	800a206 <_strtod_l+0x1f6>
 800a260:	2b08      	cmp	r3, #8
 800a262:	f103 0301 	add.w	r3, r3, #1
 800a266:	dc03      	bgt.n	800a270 <_strtod_l+0x260>
 800a268:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a26a:	434f      	muls	r7, r1
 800a26c:	9709      	str	r7, [sp, #36]	; 0x24
 800a26e:	e7e1      	b.n	800a234 <_strtod_l+0x224>
 800a270:	2b10      	cmp	r3, #16
 800a272:	bfd8      	it	le
 800a274:	fb01 fa0a 	mulle.w	sl, r1, sl
 800a278:	e7dc      	b.n	800a234 <_strtod_l+0x224>
 800a27a:	2e10      	cmp	r6, #16
 800a27c:	bfdc      	itt	le
 800a27e:	230a      	movle	r3, #10
 800a280:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800a284:	e7e3      	b.n	800a24e <_strtod_l+0x23e>
 800a286:	2300      	movs	r3, #0
 800a288:	9305      	str	r3, [sp, #20]
 800a28a:	2301      	movs	r3, #1
 800a28c:	e780      	b.n	800a190 <_strtod_l+0x180>
 800a28e:	f04f 0c00 	mov.w	ip, #0
 800a292:	1caa      	adds	r2, r5, #2
 800a294:	9215      	str	r2, [sp, #84]	; 0x54
 800a296:	78aa      	ldrb	r2, [r5, #2]
 800a298:	e788      	b.n	800a1ac <_strtod_l+0x19c>
 800a29a:	f04f 0c01 	mov.w	ip, #1
 800a29e:	e7f8      	b.n	800a292 <_strtod_l+0x282>
 800a2a0:	0800e0c8 	.word	0x0800e0c8
 800a2a4:	0800e0c4 	.word	0x0800e0c4
 800a2a8:	7ff00000 	.word	0x7ff00000
 800a2ac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a2ae:	1c51      	adds	r1, r2, #1
 800a2b0:	9115      	str	r1, [sp, #84]	; 0x54
 800a2b2:	7852      	ldrb	r2, [r2, #1]
 800a2b4:	2a30      	cmp	r2, #48	; 0x30
 800a2b6:	d0f9      	beq.n	800a2ac <_strtod_l+0x29c>
 800a2b8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a2bc:	2908      	cmp	r1, #8
 800a2be:	f63f af7a 	bhi.w	800a1b6 <_strtod_l+0x1a6>
 800a2c2:	3a30      	subs	r2, #48	; 0x30
 800a2c4:	9208      	str	r2, [sp, #32]
 800a2c6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a2c8:	920c      	str	r2, [sp, #48]	; 0x30
 800a2ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a2cc:	1c57      	adds	r7, r2, #1
 800a2ce:	9715      	str	r7, [sp, #84]	; 0x54
 800a2d0:	7852      	ldrb	r2, [r2, #1]
 800a2d2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a2d6:	f1be 0f09 	cmp.w	lr, #9
 800a2da:	d938      	bls.n	800a34e <_strtod_l+0x33e>
 800a2dc:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a2de:	1a7f      	subs	r7, r7, r1
 800a2e0:	2f08      	cmp	r7, #8
 800a2e2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800a2e6:	dc03      	bgt.n	800a2f0 <_strtod_l+0x2e0>
 800a2e8:	9908      	ldr	r1, [sp, #32]
 800a2ea:	428f      	cmp	r7, r1
 800a2ec:	bfa8      	it	ge
 800a2ee:	460f      	movge	r7, r1
 800a2f0:	f1bc 0f00 	cmp.w	ip, #0
 800a2f4:	d000      	beq.n	800a2f8 <_strtod_l+0x2e8>
 800a2f6:	427f      	negs	r7, r7
 800a2f8:	2e00      	cmp	r6, #0
 800a2fa:	d14f      	bne.n	800a39c <_strtod_l+0x38c>
 800a2fc:	9904      	ldr	r1, [sp, #16]
 800a2fe:	4301      	orrs	r1, r0
 800a300:	f47f aec1 	bne.w	800a086 <_strtod_l+0x76>
 800a304:	2b00      	cmp	r3, #0
 800a306:	f47f aedb 	bne.w	800a0c0 <_strtod_l+0xb0>
 800a30a:	2a69      	cmp	r2, #105	; 0x69
 800a30c:	d029      	beq.n	800a362 <_strtod_l+0x352>
 800a30e:	dc26      	bgt.n	800a35e <_strtod_l+0x34e>
 800a310:	2a49      	cmp	r2, #73	; 0x49
 800a312:	d026      	beq.n	800a362 <_strtod_l+0x352>
 800a314:	2a4e      	cmp	r2, #78	; 0x4e
 800a316:	f47f aed3 	bne.w	800a0c0 <_strtod_l+0xb0>
 800a31a:	499b      	ldr	r1, [pc, #620]	; (800a588 <_strtod_l+0x578>)
 800a31c:	a815      	add	r0, sp, #84	; 0x54
 800a31e:	f001 fbf3 	bl	800bb08 <__match>
 800a322:	2800      	cmp	r0, #0
 800a324:	f43f aecc 	beq.w	800a0c0 <_strtod_l+0xb0>
 800a328:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a32a:	781b      	ldrb	r3, [r3, #0]
 800a32c:	2b28      	cmp	r3, #40	; 0x28
 800a32e:	d12f      	bne.n	800a390 <_strtod_l+0x380>
 800a330:	4996      	ldr	r1, [pc, #600]	; (800a58c <_strtod_l+0x57c>)
 800a332:	aa18      	add	r2, sp, #96	; 0x60
 800a334:	a815      	add	r0, sp, #84	; 0x54
 800a336:	f001 fbfb 	bl	800bb30 <__hexnan>
 800a33a:	2805      	cmp	r0, #5
 800a33c:	d128      	bne.n	800a390 <_strtod_l+0x380>
 800a33e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a340:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a344:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a348:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a34c:	e69b      	b.n	800a086 <_strtod_l+0x76>
 800a34e:	9f08      	ldr	r7, [sp, #32]
 800a350:	210a      	movs	r1, #10
 800a352:	fb01 2107 	mla	r1, r1, r7, r2
 800a356:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a35a:	9208      	str	r2, [sp, #32]
 800a35c:	e7b5      	b.n	800a2ca <_strtod_l+0x2ba>
 800a35e:	2a6e      	cmp	r2, #110	; 0x6e
 800a360:	e7d9      	b.n	800a316 <_strtod_l+0x306>
 800a362:	498b      	ldr	r1, [pc, #556]	; (800a590 <_strtod_l+0x580>)
 800a364:	a815      	add	r0, sp, #84	; 0x54
 800a366:	f001 fbcf 	bl	800bb08 <__match>
 800a36a:	2800      	cmp	r0, #0
 800a36c:	f43f aea8 	beq.w	800a0c0 <_strtod_l+0xb0>
 800a370:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a372:	4988      	ldr	r1, [pc, #544]	; (800a594 <_strtod_l+0x584>)
 800a374:	3b01      	subs	r3, #1
 800a376:	a815      	add	r0, sp, #84	; 0x54
 800a378:	9315      	str	r3, [sp, #84]	; 0x54
 800a37a:	f001 fbc5 	bl	800bb08 <__match>
 800a37e:	b910      	cbnz	r0, 800a386 <_strtod_l+0x376>
 800a380:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a382:	3301      	adds	r3, #1
 800a384:	9315      	str	r3, [sp, #84]	; 0x54
 800a386:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800a5a4 <_strtod_l+0x594>
 800a38a:	f04f 0800 	mov.w	r8, #0
 800a38e:	e67a      	b.n	800a086 <_strtod_l+0x76>
 800a390:	4881      	ldr	r0, [pc, #516]	; (800a598 <_strtod_l+0x588>)
 800a392:	f001 f8d5 	bl	800b540 <nan>
 800a396:	ec59 8b10 	vmov	r8, r9, d0
 800a39a:	e674      	b.n	800a086 <_strtod_l+0x76>
 800a39c:	9b05      	ldr	r3, [sp, #20]
 800a39e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a3a0:	1afb      	subs	r3, r7, r3
 800a3a2:	f1bb 0f00 	cmp.w	fp, #0
 800a3a6:	bf08      	it	eq
 800a3a8:	46b3      	moveq	fp, r6
 800a3aa:	2e10      	cmp	r6, #16
 800a3ac:	9308      	str	r3, [sp, #32]
 800a3ae:	4635      	mov	r5, r6
 800a3b0:	bfa8      	it	ge
 800a3b2:	2510      	movge	r5, #16
 800a3b4:	f7f6 f8a6 	bl	8000504 <__aeabi_ui2d>
 800a3b8:	2e09      	cmp	r6, #9
 800a3ba:	4680      	mov	r8, r0
 800a3bc:	4689      	mov	r9, r1
 800a3be:	dd13      	ble.n	800a3e8 <_strtod_l+0x3d8>
 800a3c0:	4b76      	ldr	r3, [pc, #472]	; (800a59c <_strtod_l+0x58c>)
 800a3c2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a3c6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a3ca:	f7f6 f915 	bl	80005f8 <__aeabi_dmul>
 800a3ce:	4680      	mov	r8, r0
 800a3d0:	4650      	mov	r0, sl
 800a3d2:	4689      	mov	r9, r1
 800a3d4:	f7f6 f896 	bl	8000504 <__aeabi_ui2d>
 800a3d8:	4602      	mov	r2, r0
 800a3da:	460b      	mov	r3, r1
 800a3dc:	4640      	mov	r0, r8
 800a3de:	4649      	mov	r1, r9
 800a3e0:	f7f5 ff54 	bl	800028c <__adddf3>
 800a3e4:	4680      	mov	r8, r0
 800a3e6:	4689      	mov	r9, r1
 800a3e8:	2e0f      	cmp	r6, #15
 800a3ea:	dc38      	bgt.n	800a45e <_strtod_l+0x44e>
 800a3ec:	9b08      	ldr	r3, [sp, #32]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	f43f ae49 	beq.w	800a086 <_strtod_l+0x76>
 800a3f4:	dd24      	ble.n	800a440 <_strtod_l+0x430>
 800a3f6:	2b16      	cmp	r3, #22
 800a3f8:	dc0b      	bgt.n	800a412 <_strtod_l+0x402>
 800a3fa:	4968      	ldr	r1, [pc, #416]	; (800a59c <_strtod_l+0x58c>)
 800a3fc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a400:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a404:	4642      	mov	r2, r8
 800a406:	464b      	mov	r3, r9
 800a408:	f7f6 f8f6 	bl	80005f8 <__aeabi_dmul>
 800a40c:	4680      	mov	r8, r0
 800a40e:	4689      	mov	r9, r1
 800a410:	e639      	b.n	800a086 <_strtod_l+0x76>
 800a412:	9a08      	ldr	r2, [sp, #32]
 800a414:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800a418:	4293      	cmp	r3, r2
 800a41a:	db20      	blt.n	800a45e <_strtod_l+0x44e>
 800a41c:	4c5f      	ldr	r4, [pc, #380]	; (800a59c <_strtod_l+0x58c>)
 800a41e:	f1c6 060f 	rsb	r6, r6, #15
 800a422:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800a426:	4642      	mov	r2, r8
 800a428:	464b      	mov	r3, r9
 800a42a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a42e:	f7f6 f8e3 	bl	80005f8 <__aeabi_dmul>
 800a432:	9b08      	ldr	r3, [sp, #32]
 800a434:	1b9e      	subs	r6, r3, r6
 800a436:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800a43a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a43e:	e7e3      	b.n	800a408 <_strtod_l+0x3f8>
 800a440:	9b08      	ldr	r3, [sp, #32]
 800a442:	3316      	adds	r3, #22
 800a444:	db0b      	blt.n	800a45e <_strtod_l+0x44e>
 800a446:	9b05      	ldr	r3, [sp, #20]
 800a448:	1bdf      	subs	r7, r3, r7
 800a44a:	4b54      	ldr	r3, [pc, #336]	; (800a59c <_strtod_l+0x58c>)
 800a44c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a450:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a454:	4640      	mov	r0, r8
 800a456:	4649      	mov	r1, r9
 800a458:	f7f6 f9f8 	bl	800084c <__aeabi_ddiv>
 800a45c:	e7d6      	b.n	800a40c <_strtod_l+0x3fc>
 800a45e:	9b08      	ldr	r3, [sp, #32]
 800a460:	1b75      	subs	r5, r6, r5
 800a462:	441d      	add	r5, r3
 800a464:	2d00      	cmp	r5, #0
 800a466:	dd70      	ble.n	800a54a <_strtod_l+0x53a>
 800a468:	f015 030f 	ands.w	r3, r5, #15
 800a46c:	d00a      	beq.n	800a484 <_strtod_l+0x474>
 800a46e:	494b      	ldr	r1, [pc, #300]	; (800a59c <_strtod_l+0x58c>)
 800a470:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a474:	4642      	mov	r2, r8
 800a476:	464b      	mov	r3, r9
 800a478:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a47c:	f7f6 f8bc 	bl	80005f8 <__aeabi_dmul>
 800a480:	4680      	mov	r8, r0
 800a482:	4689      	mov	r9, r1
 800a484:	f035 050f 	bics.w	r5, r5, #15
 800a488:	d04d      	beq.n	800a526 <_strtod_l+0x516>
 800a48a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800a48e:	dd22      	ble.n	800a4d6 <_strtod_l+0x4c6>
 800a490:	2500      	movs	r5, #0
 800a492:	46ab      	mov	fp, r5
 800a494:	9509      	str	r5, [sp, #36]	; 0x24
 800a496:	9505      	str	r5, [sp, #20]
 800a498:	2322      	movs	r3, #34	; 0x22
 800a49a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800a5a4 <_strtod_l+0x594>
 800a49e:	6023      	str	r3, [r4, #0]
 800a4a0:	f04f 0800 	mov.w	r8, #0
 800a4a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	f43f aded 	beq.w	800a086 <_strtod_l+0x76>
 800a4ac:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a4ae:	4620      	mov	r0, r4
 800a4b0:	f7ff f924 	bl	80096fc <_Bfree>
 800a4b4:	9905      	ldr	r1, [sp, #20]
 800a4b6:	4620      	mov	r0, r4
 800a4b8:	f7ff f920 	bl	80096fc <_Bfree>
 800a4bc:	4659      	mov	r1, fp
 800a4be:	4620      	mov	r0, r4
 800a4c0:	f7ff f91c 	bl	80096fc <_Bfree>
 800a4c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	f7ff f918 	bl	80096fc <_Bfree>
 800a4cc:	4629      	mov	r1, r5
 800a4ce:	4620      	mov	r0, r4
 800a4d0:	f7ff f914 	bl	80096fc <_Bfree>
 800a4d4:	e5d7      	b.n	800a086 <_strtod_l+0x76>
 800a4d6:	4b32      	ldr	r3, [pc, #200]	; (800a5a0 <_strtod_l+0x590>)
 800a4d8:	9304      	str	r3, [sp, #16]
 800a4da:	2300      	movs	r3, #0
 800a4dc:	112d      	asrs	r5, r5, #4
 800a4de:	4640      	mov	r0, r8
 800a4e0:	4649      	mov	r1, r9
 800a4e2:	469a      	mov	sl, r3
 800a4e4:	2d01      	cmp	r5, #1
 800a4e6:	dc21      	bgt.n	800a52c <_strtod_l+0x51c>
 800a4e8:	b10b      	cbz	r3, 800a4ee <_strtod_l+0x4de>
 800a4ea:	4680      	mov	r8, r0
 800a4ec:	4689      	mov	r9, r1
 800a4ee:	492c      	ldr	r1, [pc, #176]	; (800a5a0 <_strtod_l+0x590>)
 800a4f0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a4f4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a4f8:	4642      	mov	r2, r8
 800a4fa:	464b      	mov	r3, r9
 800a4fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a500:	f7f6 f87a 	bl	80005f8 <__aeabi_dmul>
 800a504:	4b27      	ldr	r3, [pc, #156]	; (800a5a4 <_strtod_l+0x594>)
 800a506:	460a      	mov	r2, r1
 800a508:	400b      	ands	r3, r1
 800a50a:	4927      	ldr	r1, [pc, #156]	; (800a5a8 <_strtod_l+0x598>)
 800a50c:	428b      	cmp	r3, r1
 800a50e:	4680      	mov	r8, r0
 800a510:	d8be      	bhi.n	800a490 <_strtod_l+0x480>
 800a512:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a516:	428b      	cmp	r3, r1
 800a518:	bf86      	itte	hi
 800a51a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800a5ac <_strtod_l+0x59c>
 800a51e:	f04f 38ff 	movhi.w	r8, #4294967295
 800a522:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a526:	2300      	movs	r3, #0
 800a528:	9304      	str	r3, [sp, #16]
 800a52a:	e07b      	b.n	800a624 <_strtod_l+0x614>
 800a52c:	07ea      	lsls	r2, r5, #31
 800a52e:	d505      	bpl.n	800a53c <_strtod_l+0x52c>
 800a530:	9b04      	ldr	r3, [sp, #16]
 800a532:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a536:	f7f6 f85f 	bl	80005f8 <__aeabi_dmul>
 800a53a:	2301      	movs	r3, #1
 800a53c:	9a04      	ldr	r2, [sp, #16]
 800a53e:	3208      	adds	r2, #8
 800a540:	f10a 0a01 	add.w	sl, sl, #1
 800a544:	106d      	asrs	r5, r5, #1
 800a546:	9204      	str	r2, [sp, #16]
 800a548:	e7cc      	b.n	800a4e4 <_strtod_l+0x4d4>
 800a54a:	d0ec      	beq.n	800a526 <_strtod_l+0x516>
 800a54c:	426d      	negs	r5, r5
 800a54e:	f015 020f 	ands.w	r2, r5, #15
 800a552:	d00a      	beq.n	800a56a <_strtod_l+0x55a>
 800a554:	4b11      	ldr	r3, [pc, #68]	; (800a59c <_strtod_l+0x58c>)
 800a556:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a55a:	4640      	mov	r0, r8
 800a55c:	4649      	mov	r1, r9
 800a55e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a562:	f7f6 f973 	bl	800084c <__aeabi_ddiv>
 800a566:	4680      	mov	r8, r0
 800a568:	4689      	mov	r9, r1
 800a56a:	112d      	asrs	r5, r5, #4
 800a56c:	d0db      	beq.n	800a526 <_strtod_l+0x516>
 800a56e:	2d1f      	cmp	r5, #31
 800a570:	dd1e      	ble.n	800a5b0 <_strtod_l+0x5a0>
 800a572:	2500      	movs	r5, #0
 800a574:	46ab      	mov	fp, r5
 800a576:	9509      	str	r5, [sp, #36]	; 0x24
 800a578:	9505      	str	r5, [sp, #20]
 800a57a:	2322      	movs	r3, #34	; 0x22
 800a57c:	f04f 0800 	mov.w	r8, #0
 800a580:	f04f 0900 	mov.w	r9, #0
 800a584:	6023      	str	r3, [r4, #0]
 800a586:	e78d      	b.n	800a4a4 <_strtod_l+0x494>
 800a588:	0800deb5 	.word	0x0800deb5
 800a58c:	0800e0dc 	.word	0x0800e0dc
 800a590:	0800dead 	.word	0x0800dead
 800a594:	0800dee4 	.word	0x0800dee4
 800a598:	0800e26d 	.word	0x0800e26d
 800a59c:	0800dff0 	.word	0x0800dff0
 800a5a0:	0800dfc8 	.word	0x0800dfc8
 800a5a4:	7ff00000 	.word	0x7ff00000
 800a5a8:	7ca00000 	.word	0x7ca00000
 800a5ac:	7fefffff 	.word	0x7fefffff
 800a5b0:	f015 0310 	ands.w	r3, r5, #16
 800a5b4:	bf18      	it	ne
 800a5b6:	236a      	movne	r3, #106	; 0x6a
 800a5b8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800a95c <_strtod_l+0x94c>
 800a5bc:	9304      	str	r3, [sp, #16]
 800a5be:	4640      	mov	r0, r8
 800a5c0:	4649      	mov	r1, r9
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	07ea      	lsls	r2, r5, #31
 800a5c6:	d504      	bpl.n	800a5d2 <_strtod_l+0x5c2>
 800a5c8:	e9da 2300 	ldrd	r2, r3, [sl]
 800a5cc:	f7f6 f814 	bl	80005f8 <__aeabi_dmul>
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	106d      	asrs	r5, r5, #1
 800a5d4:	f10a 0a08 	add.w	sl, sl, #8
 800a5d8:	d1f4      	bne.n	800a5c4 <_strtod_l+0x5b4>
 800a5da:	b10b      	cbz	r3, 800a5e0 <_strtod_l+0x5d0>
 800a5dc:	4680      	mov	r8, r0
 800a5de:	4689      	mov	r9, r1
 800a5e0:	9b04      	ldr	r3, [sp, #16]
 800a5e2:	b1bb      	cbz	r3, 800a614 <_strtod_l+0x604>
 800a5e4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800a5e8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	4649      	mov	r1, r9
 800a5f0:	dd10      	ble.n	800a614 <_strtod_l+0x604>
 800a5f2:	2b1f      	cmp	r3, #31
 800a5f4:	f340 811e 	ble.w	800a834 <_strtod_l+0x824>
 800a5f8:	2b34      	cmp	r3, #52	; 0x34
 800a5fa:	bfde      	ittt	le
 800a5fc:	f04f 33ff 	movle.w	r3, #4294967295
 800a600:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a604:	4093      	lslle	r3, r2
 800a606:	f04f 0800 	mov.w	r8, #0
 800a60a:	bfcc      	ite	gt
 800a60c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a610:	ea03 0901 	andle.w	r9, r3, r1
 800a614:	2200      	movs	r2, #0
 800a616:	2300      	movs	r3, #0
 800a618:	4640      	mov	r0, r8
 800a61a:	4649      	mov	r1, r9
 800a61c:	f7f6 fa54 	bl	8000ac8 <__aeabi_dcmpeq>
 800a620:	2800      	cmp	r0, #0
 800a622:	d1a6      	bne.n	800a572 <_strtod_l+0x562>
 800a624:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a626:	9300      	str	r3, [sp, #0]
 800a628:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a62a:	4633      	mov	r3, r6
 800a62c:	465a      	mov	r2, fp
 800a62e:	4620      	mov	r0, r4
 800a630:	f7ff f8cc 	bl	80097cc <__s2b>
 800a634:	9009      	str	r0, [sp, #36]	; 0x24
 800a636:	2800      	cmp	r0, #0
 800a638:	f43f af2a 	beq.w	800a490 <_strtod_l+0x480>
 800a63c:	9a08      	ldr	r2, [sp, #32]
 800a63e:	9b05      	ldr	r3, [sp, #20]
 800a640:	2a00      	cmp	r2, #0
 800a642:	eba3 0307 	sub.w	r3, r3, r7
 800a646:	bfa8      	it	ge
 800a648:	2300      	movge	r3, #0
 800a64a:	930c      	str	r3, [sp, #48]	; 0x30
 800a64c:	2500      	movs	r5, #0
 800a64e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a652:	9312      	str	r3, [sp, #72]	; 0x48
 800a654:	46ab      	mov	fp, r5
 800a656:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a658:	4620      	mov	r0, r4
 800a65a:	6859      	ldr	r1, [r3, #4]
 800a65c:	f7ff f80e 	bl	800967c <_Balloc>
 800a660:	9005      	str	r0, [sp, #20]
 800a662:	2800      	cmp	r0, #0
 800a664:	f43f af18 	beq.w	800a498 <_strtod_l+0x488>
 800a668:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a66a:	691a      	ldr	r2, [r3, #16]
 800a66c:	3202      	adds	r2, #2
 800a66e:	f103 010c 	add.w	r1, r3, #12
 800a672:	0092      	lsls	r2, r2, #2
 800a674:	300c      	adds	r0, #12
 800a676:	f7fe f870 	bl	800875a <memcpy>
 800a67a:	ec49 8b10 	vmov	d0, r8, r9
 800a67e:	aa18      	add	r2, sp, #96	; 0x60
 800a680:	a917      	add	r1, sp, #92	; 0x5c
 800a682:	4620      	mov	r0, r4
 800a684:	f7ff fbd6 	bl	8009e34 <__d2b>
 800a688:	ec49 8b18 	vmov	d8, r8, r9
 800a68c:	9016      	str	r0, [sp, #88]	; 0x58
 800a68e:	2800      	cmp	r0, #0
 800a690:	f43f af02 	beq.w	800a498 <_strtod_l+0x488>
 800a694:	2101      	movs	r1, #1
 800a696:	4620      	mov	r0, r4
 800a698:	f7ff f930 	bl	80098fc <__i2b>
 800a69c:	4683      	mov	fp, r0
 800a69e:	2800      	cmp	r0, #0
 800a6a0:	f43f aefa 	beq.w	800a498 <_strtod_l+0x488>
 800a6a4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800a6a6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a6a8:	2e00      	cmp	r6, #0
 800a6aa:	bfab      	itete	ge
 800a6ac:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800a6ae:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800a6b0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800a6b2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800a6b6:	bfac      	ite	ge
 800a6b8:	eb06 0a03 	addge.w	sl, r6, r3
 800a6bc:	1b9f      	sublt	r7, r3, r6
 800a6be:	9b04      	ldr	r3, [sp, #16]
 800a6c0:	1af6      	subs	r6, r6, r3
 800a6c2:	4416      	add	r6, r2
 800a6c4:	4ba0      	ldr	r3, [pc, #640]	; (800a948 <_strtod_l+0x938>)
 800a6c6:	3e01      	subs	r6, #1
 800a6c8:	429e      	cmp	r6, r3
 800a6ca:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a6ce:	f280 80c4 	bge.w	800a85a <_strtod_l+0x84a>
 800a6d2:	1b9b      	subs	r3, r3, r6
 800a6d4:	2b1f      	cmp	r3, #31
 800a6d6:	eba2 0203 	sub.w	r2, r2, r3
 800a6da:	f04f 0101 	mov.w	r1, #1
 800a6de:	f300 80b0 	bgt.w	800a842 <_strtod_l+0x832>
 800a6e2:	fa01 f303 	lsl.w	r3, r1, r3
 800a6e6:	930e      	str	r3, [sp, #56]	; 0x38
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	930d      	str	r3, [sp, #52]	; 0x34
 800a6ec:	eb0a 0602 	add.w	r6, sl, r2
 800a6f0:	9b04      	ldr	r3, [sp, #16]
 800a6f2:	45b2      	cmp	sl, r6
 800a6f4:	4417      	add	r7, r2
 800a6f6:	441f      	add	r7, r3
 800a6f8:	4653      	mov	r3, sl
 800a6fa:	bfa8      	it	ge
 800a6fc:	4633      	movge	r3, r6
 800a6fe:	42bb      	cmp	r3, r7
 800a700:	bfa8      	it	ge
 800a702:	463b      	movge	r3, r7
 800a704:	2b00      	cmp	r3, #0
 800a706:	bfc2      	ittt	gt
 800a708:	1af6      	subgt	r6, r6, r3
 800a70a:	1aff      	subgt	r7, r7, r3
 800a70c:	ebaa 0a03 	subgt.w	sl, sl, r3
 800a710:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a712:	2b00      	cmp	r3, #0
 800a714:	dd17      	ble.n	800a746 <_strtod_l+0x736>
 800a716:	4659      	mov	r1, fp
 800a718:	461a      	mov	r2, r3
 800a71a:	4620      	mov	r0, r4
 800a71c:	f7ff f9ae 	bl	8009a7c <__pow5mult>
 800a720:	4683      	mov	fp, r0
 800a722:	2800      	cmp	r0, #0
 800a724:	f43f aeb8 	beq.w	800a498 <_strtod_l+0x488>
 800a728:	4601      	mov	r1, r0
 800a72a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a72c:	4620      	mov	r0, r4
 800a72e:	f7ff f8fb 	bl	8009928 <__multiply>
 800a732:	900b      	str	r0, [sp, #44]	; 0x2c
 800a734:	2800      	cmp	r0, #0
 800a736:	f43f aeaf 	beq.w	800a498 <_strtod_l+0x488>
 800a73a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a73c:	4620      	mov	r0, r4
 800a73e:	f7fe ffdd 	bl	80096fc <_Bfree>
 800a742:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a744:	9316      	str	r3, [sp, #88]	; 0x58
 800a746:	2e00      	cmp	r6, #0
 800a748:	f300 808c 	bgt.w	800a864 <_strtod_l+0x854>
 800a74c:	9b08      	ldr	r3, [sp, #32]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	dd08      	ble.n	800a764 <_strtod_l+0x754>
 800a752:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a754:	9905      	ldr	r1, [sp, #20]
 800a756:	4620      	mov	r0, r4
 800a758:	f7ff f990 	bl	8009a7c <__pow5mult>
 800a75c:	9005      	str	r0, [sp, #20]
 800a75e:	2800      	cmp	r0, #0
 800a760:	f43f ae9a 	beq.w	800a498 <_strtod_l+0x488>
 800a764:	2f00      	cmp	r7, #0
 800a766:	dd08      	ble.n	800a77a <_strtod_l+0x76a>
 800a768:	9905      	ldr	r1, [sp, #20]
 800a76a:	463a      	mov	r2, r7
 800a76c:	4620      	mov	r0, r4
 800a76e:	f7ff f9df 	bl	8009b30 <__lshift>
 800a772:	9005      	str	r0, [sp, #20]
 800a774:	2800      	cmp	r0, #0
 800a776:	f43f ae8f 	beq.w	800a498 <_strtod_l+0x488>
 800a77a:	f1ba 0f00 	cmp.w	sl, #0
 800a77e:	dd08      	ble.n	800a792 <_strtod_l+0x782>
 800a780:	4659      	mov	r1, fp
 800a782:	4652      	mov	r2, sl
 800a784:	4620      	mov	r0, r4
 800a786:	f7ff f9d3 	bl	8009b30 <__lshift>
 800a78a:	4683      	mov	fp, r0
 800a78c:	2800      	cmp	r0, #0
 800a78e:	f43f ae83 	beq.w	800a498 <_strtod_l+0x488>
 800a792:	9a05      	ldr	r2, [sp, #20]
 800a794:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a796:	4620      	mov	r0, r4
 800a798:	f7ff fa52 	bl	8009c40 <__mdiff>
 800a79c:	4605      	mov	r5, r0
 800a79e:	2800      	cmp	r0, #0
 800a7a0:	f43f ae7a 	beq.w	800a498 <_strtod_l+0x488>
 800a7a4:	68c3      	ldr	r3, [r0, #12]
 800a7a6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	60c3      	str	r3, [r0, #12]
 800a7ac:	4659      	mov	r1, fp
 800a7ae:	f7ff fa2b 	bl	8009c08 <__mcmp>
 800a7b2:	2800      	cmp	r0, #0
 800a7b4:	da60      	bge.n	800a878 <_strtod_l+0x868>
 800a7b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7b8:	ea53 0308 	orrs.w	r3, r3, r8
 800a7bc:	f040 8084 	bne.w	800a8c8 <_strtod_l+0x8b8>
 800a7c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d17f      	bne.n	800a8c8 <_strtod_l+0x8b8>
 800a7c8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a7cc:	0d1b      	lsrs	r3, r3, #20
 800a7ce:	051b      	lsls	r3, r3, #20
 800a7d0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a7d4:	d978      	bls.n	800a8c8 <_strtod_l+0x8b8>
 800a7d6:	696b      	ldr	r3, [r5, #20]
 800a7d8:	b913      	cbnz	r3, 800a7e0 <_strtod_l+0x7d0>
 800a7da:	692b      	ldr	r3, [r5, #16]
 800a7dc:	2b01      	cmp	r3, #1
 800a7de:	dd73      	ble.n	800a8c8 <_strtod_l+0x8b8>
 800a7e0:	4629      	mov	r1, r5
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	4620      	mov	r0, r4
 800a7e6:	f7ff f9a3 	bl	8009b30 <__lshift>
 800a7ea:	4659      	mov	r1, fp
 800a7ec:	4605      	mov	r5, r0
 800a7ee:	f7ff fa0b 	bl	8009c08 <__mcmp>
 800a7f2:	2800      	cmp	r0, #0
 800a7f4:	dd68      	ble.n	800a8c8 <_strtod_l+0x8b8>
 800a7f6:	9904      	ldr	r1, [sp, #16]
 800a7f8:	4a54      	ldr	r2, [pc, #336]	; (800a94c <_strtod_l+0x93c>)
 800a7fa:	464b      	mov	r3, r9
 800a7fc:	2900      	cmp	r1, #0
 800a7fe:	f000 8084 	beq.w	800a90a <_strtod_l+0x8fa>
 800a802:	ea02 0109 	and.w	r1, r2, r9
 800a806:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a80a:	dc7e      	bgt.n	800a90a <_strtod_l+0x8fa>
 800a80c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a810:	f77f aeb3 	ble.w	800a57a <_strtod_l+0x56a>
 800a814:	4b4e      	ldr	r3, [pc, #312]	; (800a950 <_strtod_l+0x940>)
 800a816:	4640      	mov	r0, r8
 800a818:	4649      	mov	r1, r9
 800a81a:	2200      	movs	r2, #0
 800a81c:	f7f5 feec 	bl	80005f8 <__aeabi_dmul>
 800a820:	4b4a      	ldr	r3, [pc, #296]	; (800a94c <_strtod_l+0x93c>)
 800a822:	400b      	ands	r3, r1
 800a824:	4680      	mov	r8, r0
 800a826:	4689      	mov	r9, r1
 800a828:	2b00      	cmp	r3, #0
 800a82a:	f47f ae3f 	bne.w	800a4ac <_strtod_l+0x49c>
 800a82e:	2322      	movs	r3, #34	; 0x22
 800a830:	6023      	str	r3, [r4, #0]
 800a832:	e63b      	b.n	800a4ac <_strtod_l+0x49c>
 800a834:	f04f 32ff 	mov.w	r2, #4294967295
 800a838:	fa02 f303 	lsl.w	r3, r2, r3
 800a83c:	ea03 0808 	and.w	r8, r3, r8
 800a840:	e6e8      	b.n	800a614 <_strtod_l+0x604>
 800a842:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800a846:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800a84a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800a84e:	36e2      	adds	r6, #226	; 0xe2
 800a850:	fa01 f306 	lsl.w	r3, r1, r6
 800a854:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800a858:	e748      	b.n	800a6ec <_strtod_l+0x6dc>
 800a85a:	2100      	movs	r1, #0
 800a85c:	2301      	movs	r3, #1
 800a85e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800a862:	e743      	b.n	800a6ec <_strtod_l+0x6dc>
 800a864:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a866:	4632      	mov	r2, r6
 800a868:	4620      	mov	r0, r4
 800a86a:	f7ff f961 	bl	8009b30 <__lshift>
 800a86e:	9016      	str	r0, [sp, #88]	; 0x58
 800a870:	2800      	cmp	r0, #0
 800a872:	f47f af6b 	bne.w	800a74c <_strtod_l+0x73c>
 800a876:	e60f      	b.n	800a498 <_strtod_l+0x488>
 800a878:	46ca      	mov	sl, r9
 800a87a:	d171      	bne.n	800a960 <_strtod_l+0x950>
 800a87c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a87e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a882:	b352      	cbz	r2, 800a8da <_strtod_l+0x8ca>
 800a884:	4a33      	ldr	r2, [pc, #204]	; (800a954 <_strtod_l+0x944>)
 800a886:	4293      	cmp	r3, r2
 800a888:	d12a      	bne.n	800a8e0 <_strtod_l+0x8d0>
 800a88a:	9b04      	ldr	r3, [sp, #16]
 800a88c:	4641      	mov	r1, r8
 800a88e:	b1fb      	cbz	r3, 800a8d0 <_strtod_l+0x8c0>
 800a890:	4b2e      	ldr	r3, [pc, #184]	; (800a94c <_strtod_l+0x93c>)
 800a892:	ea09 0303 	and.w	r3, r9, r3
 800a896:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a89a:	f04f 32ff 	mov.w	r2, #4294967295
 800a89e:	d81a      	bhi.n	800a8d6 <_strtod_l+0x8c6>
 800a8a0:	0d1b      	lsrs	r3, r3, #20
 800a8a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a8a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a8aa:	4299      	cmp	r1, r3
 800a8ac:	d118      	bne.n	800a8e0 <_strtod_l+0x8d0>
 800a8ae:	4b2a      	ldr	r3, [pc, #168]	; (800a958 <_strtod_l+0x948>)
 800a8b0:	459a      	cmp	sl, r3
 800a8b2:	d102      	bne.n	800a8ba <_strtod_l+0x8aa>
 800a8b4:	3101      	adds	r1, #1
 800a8b6:	f43f adef 	beq.w	800a498 <_strtod_l+0x488>
 800a8ba:	4b24      	ldr	r3, [pc, #144]	; (800a94c <_strtod_l+0x93c>)
 800a8bc:	ea0a 0303 	and.w	r3, sl, r3
 800a8c0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800a8c4:	f04f 0800 	mov.w	r8, #0
 800a8c8:	9b04      	ldr	r3, [sp, #16]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d1a2      	bne.n	800a814 <_strtod_l+0x804>
 800a8ce:	e5ed      	b.n	800a4ac <_strtod_l+0x49c>
 800a8d0:	f04f 33ff 	mov.w	r3, #4294967295
 800a8d4:	e7e9      	b.n	800a8aa <_strtod_l+0x89a>
 800a8d6:	4613      	mov	r3, r2
 800a8d8:	e7e7      	b.n	800a8aa <_strtod_l+0x89a>
 800a8da:	ea53 0308 	orrs.w	r3, r3, r8
 800a8de:	d08a      	beq.n	800a7f6 <_strtod_l+0x7e6>
 800a8e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8e2:	b1e3      	cbz	r3, 800a91e <_strtod_l+0x90e>
 800a8e4:	ea13 0f0a 	tst.w	r3, sl
 800a8e8:	d0ee      	beq.n	800a8c8 <_strtod_l+0x8b8>
 800a8ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8ec:	9a04      	ldr	r2, [sp, #16]
 800a8ee:	4640      	mov	r0, r8
 800a8f0:	4649      	mov	r1, r9
 800a8f2:	b1c3      	cbz	r3, 800a926 <_strtod_l+0x916>
 800a8f4:	f7ff fb6f 	bl	8009fd6 <sulp>
 800a8f8:	4602      	mov	r2, r0
 800a8fa:	460b      	mov	r3, r1
 800a8fc:	ec51 0b18 	vmov	r0, r1, d8
 800a900:	f7f5 fcc4 	bl	800028c <__adddf3>
 800a904:	4680      	mov	r8, r0
 800a906:	4689      	mov	r9, r1
 800a908:	e7de      	b.n	800a8c8 <_strtod_l+0x8b8>
 800a90a:	4013      	ands	r3, r2
 800a90c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a910:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a914:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a918:	f04f 38ff 	mov.w	r8, #4294967295
 800a91c:	e7d4      	b.n	800a8c8 <_strtod_l+0x8b8>
 800a91e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a920:	ea13 0f08 	tst.w	r3, r8
 800a924:	e7e0      	b.n	800a8e8 <_strtod_l+0x8d8>
 800a926:	f7ff fb56 	bl	8009fd6 <sulp>
 800a92a:	4602      	mov	r2, r0
 800a92c:	460b      	mov	r3, r1
 800a92e:	ec51 0b18 	vmov	r0, r1, d8
 800a932:	f7f5 fca9 	bl	8000288 <__aeabi_dsub>
 800a936:	2200      	movs	r2, #0
 800a938:	2300      	movs	r3, #0
 800a93a:	4680      	mov	r8, r0
 800a93c:	4689      	mov	r9, r1
 800a93e:	f7f6 f8c3 	bl	8000ac8 <__aeabi_dcmpeq>
 800a942:	2800      	cmp	r0, #0
 800a944:	d0c0      	beq.n	800a8c8 <_strtod_l+0x8b8>
 800a946:	e618      	b.n	800a57a <_strtod_l+0x56a>
 800a948:	fffffc02 	.word	0xfffffc02
 800a94c:	7ff00000 	.word	0x7ff00000
 800a950:	39500000 	.word	0x39500000
 800a954:	000fffff 	.word	0x000fffff
 800a958:	7fefffff 	.word	0x7fefffff
 800a95c:	0800e0f0 	.word	0x0800e0f0
 800a960:	4659      	mov	r1, fp
 800a962:	4628      	mov	r0, r5
 800a964:	f7ff fac0 	bl	8009ee8 <__ratio>
 800a968:	ec57 6b10 	vmov	r6, r7, d0
 800a96c:	ee10 0a10 	vmov	r0, s0
 800a970:	2200      	movs	r2, #0
 800a972:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a976:	4639      	mov	r1, r7
 800a978:	f7f6 f8ba 	bl	8000af0 <__aeabi_dcmple>
 800a97c:	2800      	cmp	r0, #0
 800a97e:	d071      	beq.n	800aa64 <_strtod_l+0xa54>
 800a980:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a982:	2b00      	cmp	r3, #0
 800a984:	d17c      	bne.n	800aa80 <_strtod_l+0xa70>
 800a986:	f1b8 0f00 	cmp.w	r8, #0
 800a98a:	d15a      	bne.n	800aa42 <_strtod_l+0xa32>
 800a98c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a990:	2b00      	cmp	r3, #0
 800a992:	d15d      	bne.n	800aa50 <_strtod_l+0xa40>
 800a994:	4b90      	ldr	r3, [pc, #576]	; (800abd8 <_strtod_l+0xbc8>)
 800a996:	2200      	movs	r2, #0
 800a998:	4630      	mov	r0, r6
 800a99a:	4639      	mov	r1, r7
 800a99c:	f7f6 f89e 	bl	8000adc <__aeabi_dcmplt>
 800a9a0:	2800      	cmp	r0, #0
 800a9a2:	d15c      	bne.n	800aa5e <_strtod_l+0xa4e>
 800a9a4:	4630      	mov	r0, r6
 800a9a6:	4639      	mov	r1, r7
 800a9a8:	4b8c      	ldr	r3, [pc, #560]	; (800abdc <_strtod_l+0xbcc>)
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	f7f5 fe24 	bl	80005f8 <__aeabi_dmul>
 800a9b0:	4606      	mov	r6, r0
 800a9b2:	460f      	mov	r7, r1
 800a9b4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800a9b8:	9606      	str	r6, [sp, #24]
 800a9ba:	9307      	str	r3, [sp, #28]
 800a9bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a9c0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800a9c4:	4b86      	ldr	r3, [pc, #536]	; (800abe0 <_strtod_l+0xbd0>)
 800a9c6:	ea0a 0303 	and.w	r3, sl, r3
 800a9ca:	930d      	str	r3, [sp, #52]	; 0x34
 800a9cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a9ce:	4b85      	ldr	r3, [pc, #532]	; (800abe4 <_strtod_l+0xbd4>)
 800a9d0:	429a      	cmp	r2, r3
 800a9d2:	f040 8090 	bne.w	800aaf6 <_strtod_l+0xae6>
 800a9d6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800a9da:	ec49 8b10 	vmov	d0, r8, r9
 800a9de:	f7ff f9b9 	bl	8009d54 <__ulp>
 800a9e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a9e6:	ec51 0b10 	vmov	r0, r1, d0
 800a9ea:	f7f5 fe05 	bl	80005f8 <__aeabi_dmul>
 800a9ee:	4642      	mov	r2, r8
 800a9f0:	464b      	mov	r3, r9
 800a9f2:	f7f5 fc4b 	bl	800028c <__adddf3>
 800a9f6:	460b      	mov	r3, r1
 800a9f8:	4979      	ldr	r1, [pc, #484]	; (800abe0 <_strtod_l+0xbd0>)
 800a9fa:	4a7b      	ldr	r2, [pc, #492]	; (800abe8 <_strtod_l+0xbd8>)
 800a9fc:	4019      	ands	r1, r3
 800a9fe:	4291      	cmp	r1, r2
 800aa00:	4680      	mov	r8, r0
 800aa02:	d944      	bls.n	800aa8e <_strtod_l+0xa7e>
 800aa04:	ee18 2a90 	vmov	r2, s17
 800aa08:	4b78      	ldr	r3, [pc, #480]	; (800abec <_strtod_l+0xbdc>)
 800aa0a:	429a      	cmp	r2, r3
 800aa0c:	d104      	bne.n	800aa18 <_strtod_l+0xa08>
 800aa0e:	ee18 3a10 	vmov	r3, s16
 800aa12:	3301      	adds	r3, #1
 800aa14:	f43f ad40 	beq.w	800a498 <_strtod_l+0x488>
 800aa18:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800abec <_strtod_l+0xbdc>
 800aa1c:	f04f 38ff 	mov.w	r8, #4294967295
 800aa20:	9916      	ldr	r1, [sp, #88]	; 0x58
 800aa22:	4620      	mov	r0, r4
 800aa24:	f7fe fe6a 	bl	80096fc <_Bfree>
 800aa28:	9905      	ldr	r1, [sp, #20]
 800aa2a:	4620      	mov	r0, r4
 800aa2c:	f7fe fe66 	bl	80096fc <_Bfree>
 800aa30:	4659      	mov	r1, fp
 800aa32:	4620      	mov	r0, r4
 800aa34:	f7fe fe62 	bl	80096fc <_Bfree>
 800aa38:	4629      	mov	r1, r5
 800aa3a:	4620      	mov	r0, r4
 800aa3c:	f7fe fe5e 	bl	80096fc <_Bfree>
 800aa40:	e609      	b.n	800a656 <_strtod_l+0x646>
 800aa42:	f1b8 0f01 	cmp.w	r8, #1
 800aa46:	d103      	bne.n	800aa50 <_strtod_l+0xa40>
 800aa48:	f1b9 0f00 	cmp.w	r9, #0
 800aa4c:	f43f ad95 	beq.w	800a57a <_strtod_l+0x56a>
 800aa50:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800aba8 <_strtod_l+0xb98>
 800aa54:	4f60      	ldr	r7, [pc, #384]	; (800abd8 <_strtod_l+0xbc8>)
 800aa56:	ed8d 7b06 	vstr	d7, [sp, #24]
 800aa5a:	2600      	movs	r6, #0
 800aa5c:	e7ae      	b.n	800a9bc <_strtod_l+0x9ac>
 800aa5e:	4f5f      	ldr	r7, [pc, #380]	; (800abdc <_strtod_l+0xbcc>)
 800aa60:	2600      	movs	r6, #0
 800aa62:	e7a7      	b.n	800a9b4 <_strtod_l+0x9a4>
 800aa64:	4b5d      	ldr	r3, [pc, #372]	; (800abdc <_strtod_l+0xbcc>)
 800aa66:	4630      	mov	r0, r6
 800aa68:	4639      	mov	r1, r7
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	f7f5 fdc4 	bl	80005f8 <__aeabi_dmul>
 800aa70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa72:	4606      	mov	r6, r0
 800aa74:	460f      	mov	r7, r1
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d09c      	beq.n	800a9b4 <_strtod_l+0x9a4>
 800aa7a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800aa7e:	e79d      	b.n	800a9bc <_strtod_l+0x9ac>
 800aa80:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800abb0 <_strtod_l+0xba0>
 800aa84:	ed8d 7b06 	vstr	d7, [sp, #24]
 800aa88:	ec57 6b17 	vmov	r6, r7, d7
 800aa8c:	e796      	b.n	800a9bc <_strtod_l+0x9ac>
 800aa8e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800aa92:	9b04      	ldr	r3, [sp, #16]
 800aa94:	46ca      	mov	sl, r9
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d1c2      	bne.n	800aa20 <_strtod_l+0xa10>
 800aa9a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800aa9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aaa0:	0d1b      	lsrs	r3, r3, #20
 800aaa2:	051b      	lsls	r3, r3, #20
 800aaa4:	429a      	cmp	r2, r3
 800aaa6:	d1bb      	bne.n	800aa20 <_strtod_l+0xa10>
 800aaa8:	4630      	mov	r0, r6
 800aaaa:	4639      	mov	r1, r7
 800aaac:	f7f6 f904 	bl	8000cb8 <__aeabi_d2lz>
 800aab0:	f7f5 fd74 	bl	800059c <__aeabi_l2d>
 800aab4:	4602      	mov	r2, r0
 800aab6:	460b      	mov	r3, r1
 800aab8:	4630      	mov	r0, r6
 800aaba:	4639      	mov	r1, r7
 800aabc:	f7f5 fbe4 	bl	8000288 <__aeabi_dsub>
 800aac0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aac2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aac6:	ea43 0308 	orr.w	r3, r3, r8
 800aaca:	4313      	orrs	r3, r2
 800aacc:	4606      	mov	r6, r0
 800aace:	460f      	mov	r7, r1
 800aad0:	d054      	beq.n	800ab7c <_strtod_l+0xb6c>
 800aad2:	a339      	add	r3, pc, #228	; (adr r3, 800abb8 <_strtod_l+0xba8>)
 800aad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad8:	f7f6 f800 	bl	8000adc <__aeabi_dcmplt>
 800aadc:	2800      	cmp	r0, #0
 800aade:	f47f ace5 	bne.w	800a4ac <_strtod_l+0x49c>
 800aae2:	a337      	add	r3, pc, #220	; (adr r3, 800abc0 <_strtod_l+0xbb0>)
 800aae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae8:	4630      	mov	r0, r6
 800aaea:	4639      	mov	r1, r7
 800aaec:	f7f6 f814 	bl	8000b18 <__aeabi_dcmpgt>
 800aaf0:	2800      	cmp	r0, #0
 800aaf2:	d095      	beq.n	800aa20 <_strtod_l+0xa10>
 800aaf4:	e4da      	b.n	800a4ac <_strtod_l+0x49c>
 800aaf6:	9b04      	ldr	r3, [sp, #16]
 800aaf8:	b333      	cbz	r3, 800ab48 <_strtod_l+0xb38>
 800aafa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aafc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ab00:	d822      	bhi.n	800ab48 <_strtod_l+0xb38>
 800ab02:	a331      	add	r3, pc, #196	; (adr r3, 800abc8 <_strtod_l+0xbb8>)
 800ab04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab08:	4630      	mov	r0, r6
 800ab0a:	4639      	mov	r1, r7
 800ab0c:	f7f5 fff0 	bl	8000af0 <__aeabi_dcmple>
 800ab10:	b1a0      	cbz	r0, 800ab3c <_strtod_l+0xb2c>
 800ab12:	4639      	mov	r1, r7
 800ab14:	4630      	mov	r0, r6
 800ab16:	f7f6 f847 	bl	8000ba8 <__aeabi_d2uiz>
 800ab1a:	2801      	cmp	r0, #1
 800ab1c:	bf38      	it	cc
 800ab1e:	2001      	movcc	r0, #1
 800ab20:	f7f5 fcf0 	bl	8000504 <__aeabi_ui2d>
 800ab24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab26:	4606      	mov	r6, r0
 800ab28:	460f      	mov	r7, r1
 800ab2a:	bb23      	cbnz	r3, 800ab76 <_strtod_l+0xb66>
 800ab2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab30:	9010      	str	r0, [sp, #64]	; 0x40
 800ab32:	9311      	str	r3, [sp, #68]	; 0x44
 800ab34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ab38:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800ab3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ab40:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ab44:	1a9b      	subs	r3, r3, r2
 800ab46:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab48:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ab4c:	eeb0 0a48 	vmov.f32	s0, s16
 800ab50:	eef0 0a68 	vmov.f32	s1, s17
 800ab54:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800ab58:	f7ff f8fc 	bl	8009d54 <__ulp>
 800ab5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ab60:	ec53 2b10 	vmov	r2, r3, d0
 800ab64:	f7f5 fd48 	bl	80005f8 <__aeabi_dmul>
 800ab68:	ec53 2b18 	vmov	r2, r3, d8
 800ab6c:	f7f5 fb8e 	bl	800028c <__adddf3>
 800ab70:	4680      	mov	r8, r0
 800ab72:	4689      	mov	r9, r1
 800ab74:	e78d      	b.n	800aa92 <_strtod_l+0xa82>
 800ab76:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800ab7a:	e7db      	b.n	800ab34 <_strtod_l+0xb24>
 800ab7c:	a314      	add	r3, pc, #80	; (adr r3, 800abd0 <_strtod_l+0xbc0>)
 800ab7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab82:	f7f5 ffab 	bl	8000adc <__aeabi_dcmplt>
 800ab86:	e7b3      	b.n	800aaf0 <_strtod_l+0xae0>
 800ab88:	2300      	movs	r3, #0
 800ab8a:	930a      	str	r3, [sp, #40]	; 0x28
 800ab8c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ab8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab90:	6013      	str	r3, [r2, #0]
 800ab92:	f7ff ba7c 	b.w	800a08e <_strtod_l+0x7e>
 800ab96:	2a65      	cmp	r2, #101	; 0x65
 800ab98:	f43f ab75 	beq.w	800a286 <_strtod_l+0x276>
 800ab9c:	2a45      	cmp	r2, #69	; 0x45
 800ab9e:	f43f ab72 	beq.w	800a286 <_strtod_l+0x276>
 800aba2:	2301      	movs	r3, #1
 800aba4:	f7ff bbaa 	b.w	800a2fc <_strtod_l+0x2ec>
 800aba8:	00000000 	.word	0x00000000
 800abac:	bff00000 	.word	0xbff00000
 800abb0:	00000000 	.word	0x00000000
 800abb4:	3ff00000 	.word	0x3ff00000
 800abb8:	94a03595 	.word	0x94a03595
 800abbc:	3fdfffff 	.word	0x3fdfffff
 800abc0:	35afe535 	.word	0x35afe535
 800abc4:	3fe00000 	.word	0x3fe00000
 800abc8:	ffc00000 	.word	0xffc00000
 800abcc:	41dfffff 	.word	0x41dfffff
 800abd0:	94a03595 	.word	0x94a03595
 800abd4:	3fcfffff 	.word	0x3fcfffff
 800abd8:	3ff00000 	.word	0x3ff00000
 800abdc:	3fe00000 	.word	0x3fe00000
 800abe0:	7ff00000 	.word	0x7ff00000
 800abe4:	7fe00000 	.word	0x7fe00000
 800abe8:	7c9fffff 	.word	0x7c9fffff
 800abec:	7fefffff 	.word	0x7fefffff

0800abf0 <_strtod_r>:
 800abf0:	4b01      	ldr	r3, [pc, #4]	; (800abf8 <_strtod_r+0x8>)
 800abf2:	f7ff ba0d 	b.w	800a010 <_strtod_l>
 800abf6:	bf00      	nop
 800abf8:	2000009c 	.word	0x2000009c

0800abfc <_strtol_l.constprop.0>:
 800abfc:	2b01      	cmp	r3, #1
 800abfe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac02:	d001      	beq.n	800ac08 <_strtol_l.constprop.0+0xc>
 800ac04:	2b24      	cmp	r3, #36	; 0x24
 800ac06:	d906      	bls.n	800ac16 <_strtol_l.constprop.0+0x1a>
 800ac08:	f7fd fd7a 	bl	8008700 <__errno>
 800ac0c:	2316      	movs	r3, #22
 800ac0e:	6003      	str	r3, [r0, #0]
 800ac10:	2000      	movs	r0, #0
 800ac12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac16:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800acfc <_strtol_l.constprop.0+0x100>
 800ac1a:	460d      	mov	r5, r1
 800ac1c:	462e      	mov	r6, r5
 800ac1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac22:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800ac26:	f017 0708 	ands.w	r7, r7, #8
 800ac2a:	d1f7      	bne.n	800ac1c <_strtol_l.constprop.0+0x20>
 800ac2c:	2c2d      	cmp	r4, #45	; 0x2d
 800ac2e:	d132      	bne.n	800ac96 <_strtol_l.constprop.0+0x9a>
 800ac30:	782c      	ldrb	r4, [r5, #0]
 800ac32:	2701      	movs	r7, #1
 800ac34:	1cb5      	adds	r5, r6, #2
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d05b      	beq.n	800acf2 <_strtol_l.constprop.0+0xf6>
 800ac3a:	2b10      	cmp	r3, #16
 800ac3c:	d109      	bne.n	800ac52 <_strtol_l.constprop.0+0x56>
 800ac3e:	2c30      	cmp	r4, #48	; 0x30
 800ac40:	d107      	bne.n	800ac52 <_strtol_l.constprop.0+0x56>
 800ac42:	782c      	ldrb	r4, [r5, #0]
 800ac44:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ac48:	2c58      	cmp	r4, #88	; 0x58
 800ac4a:	d14d      	bne.n	800ace8 <_strtol_l.constprop.0+0xec>
 800ac4c:	786c      	ldrb	r4, [r5, #1]
 800ac4e:	2310      	movs	r3, #16
 800ac50:	3502      	adds	r5, #2
 800ac52:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ac56:	f108 38ff 	add.w	r8, r8, #4294967295
 800ac5a:	f04f 0e00 	mov.w	lr, #0
 800ac5e:	fbb8 f9f3 	udiv	r9, r8, r3
 800ac62:	4676      	mov	r6, lr
 800ac64:	fb03 8a19 	mls	sl, r3, r9, r8
 800ac68:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ac6c:	f1bc 0f09 	cmp.w	ip, #9
 800ac70:	d816      	bhi.n	800aca0 <_strtol_l.constprop.0+0xa4>
 800ac72:	4664      	mov	r4, ip
 800ac74:	42a3      	cmp	r3, r4
 800ac76:	dd24      	ble.n	800acc2 <_strtol_l.constprop.0+0xc6>
 800ac78:	f1be 3fff 	cmp.w	lr, #4294967295
 800ac7c:	d008      	beq.n	800ac90 <_strtol_l.constprop.0+0x94>
 800ac7e:	45b1      	cmp	r9, r6
 800ac80:	d31c      	bcc.n	800acbc <_strtol_l.constprop.0+0xc0>
 800ac82:	d101      	bne.n	800ac88 <_strtol_l.constprop.0+0x8c>
 800ac84:	45a2      	cmp	sl, r4
 800ac86:	db19      	blt.n	800acbc <_strtol_l.constprop.0+0xc0>
 800ac88:	fb06 4603 	mla	r6, r6, r3, r4
 800ac8c:	f04f 0e01 	mov.w	lr, #1
 800ac90:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac94:	e7e8      	b.n	800ac68 <_strtol_l.constprop.0+0x6c>
 800ac96:	2c2b      	cmp	r4, #43	; 0x2b
 800ac98:	bf04      	itt	eq
 800ac9a:	782c      	ldrbeq	r4, [r5, #0]
 800ac9c:	1cb5      	addeq	r5, r6, #2
 800ac9e:	e7ca      	b.n	800ac36 <_strtol_l.constprop.0+0x3a>
 800aca0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800aca4:	f1bc 0f19 	cmp.w	ip, #25
 800aca8:	d801      	bhi.n	800acae <_strtol_l.constprop.0+0xb2>
 800acaa:	3c37      	subs	r4, #55	; 0x37
 800acac:	e7e2      	b.n	800ac74 <_strtol_l.constprop.0+0x78>
 800acae:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800acb2:	f1bc 0f19 	cmp.w	ip, #25
 800acb6:	d804      	bhi.n	800acc2 <_strtol_l.constprop.0+0xc6>
 800acb8:	3c57      	subs	r4, #87	; 0x57
 800acba:	e7db      	b.n	800ac74 <_strtol_l.constprop.0+0x78>
 800acbc:	f04f 3eff 	mov.w	lr, #4294967295
 800acc0:	e7e6      	b.n	800ac90 <_strtol_l.constprop.0+0x94>
 800acc2:	f1be 3fff 	cmp.w	lr, #4294967295
 800acc6:	d105      	bne.n	800acd4 <_strtol_l.constprop.0+0xd8>
 800acc8:	2322      	movs	r3, #34	; 0x22
 800acca:	6003      	str	r3, [r0, #0]
 800accc:	4646      	mov	r6, r8
 800acce:	b942      	cbnz	r2, 800ace2 <_strtol_l.constprop.0+0xe6>
 800acd0:	4630      	mov	r0, r6
 800acd2:	e79e      	b.n	800ac12 <_strtol_l.constprop.0+0x16>
 800acd4:	b107      	cbz	r7, 800acd8 <_strtol_l.constprop.0+0xdc>
 800acd6:	4276      	negs	r6, r6
 800acd8:	2a00      	cmp	r2, #0
 800acda:	d0f9      	beq.n	800acd0 <_strtol_l.constprop.0+0xd4>
 800acdc:	f1be 0f00 	cmp.w	lr, #0
 800ace0:	d000      	beq.n	800ace4 <_strtol_l.constprop.0+0xe8>
 800ace2:	1e69      	subs	r1, r5, #1
 800ace4:	6011      	str	r1, [r2, #0]
 800ace6:	e7f3      	b.n	800acd0 <_strtol_l.constprop.0+0xd4>
 800ace8:	2430      	movs	r4, #48	; 0x30
 800acea:	2b00      	cmp	r3, #0
 800acec:	d1b1      	bne.n	800ac52 <_strtol_l.constprop.0+0x56>
 800acee:	2308      	movs	r3, #8
 800acf0:	e7af      	b.n	800ac52 <_strtol_l.constprop.0+0x56>
 800acf2:	2c30      	cmp	r4, #48	; 0x30
 800acf4:	d0a5      	beq.n	800ac42 <_strtol_l.constprop.0+0x46>
 800acf6:	230a      	movs	r3, #10
 800acf8:	e7ab      	b.n	800ac52 <_strtol_l.constprop.0+0x56>
 800acfa:	bf00      	nop
 800acfc:	0800e119 	.word	0x0800e119

0800ad00 <_strtol_r>:
 800ad00:	f7ff bf7c 	b.w	800abfc <_strtol_l.constprop.0>

0800ad04 <__ssputs_r>:
 800ad04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad08:	688e      	ldr	r6, [r1, #8]
 800ad0a:	461f      	mov	r7, r3
 800ad0c:	42be      	cmp	r6, r7
 800ad0e:	680b      	ldr	r3, [r1, #0]
 800ad10:	4682      	mov	sl, r0
 800ad12:	460c      	mov	r4, r1
 800ad14:	4690      	mov	r8, r2
 800ad16:	d82c      	bhi.n	800ad72 <__ssputs_r+0x6e>
 800ad18:	898a      	ldrh	r2, [r1, #12]
 800ad1a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ad1e:	d026      	beq.n	800ad6e <__ssputs_r+0x6a>
 800ad20:	6965      	ldr	r5, [r4, #20]
 800ad22:	6909      	ldr	r1, [r1, #16]
 800ad24:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ad28:	eba3 0901 	sub.w	r9, r3, r1
 800ad2c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ad30:	1c7b      	adds	r3, r7, #1
 800ad32:	444b      	add	r3, r9
 800ad34:	106d      	asrs	r5, r5, #1
 800ad36:	429d      	cmp	r5, r3
 800ad38:	bf38      	it	cc
 800ad3a:	461d      	movcc	r5, r3
 800ad3c:	0553      	lsls	r3, r2, #21
 800ad3e:	d527      	bpl.n	800ad90 <__ssputs_r+0x8c>
 800ad40:	4629      	mov	r1, r5
 800ad42:	f7fe fc0f 	bl	8009564 <_malloc_r>
 800ad46:	4606      	mov	r6, r0
 800ad48:	b360      	cbz	r0, 800ada4 <__ssputs_r+0xa0>
 800ad4a:	6921      	ldr	r1, [r4, #16]
 800ad4c:	464a      	mov	r2, r9
 800ad4e:	f7fd fd04 	bl	800875a <memcpy>
 800ad52:	89a3      	ldrh	r3, [r4, #12]
 800ad54:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ad58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad5c:	81a3      	strh	r3, [r4, #12]
 800ad5e:	6126      	str	r6, [r4, #16]
 800ad60:	6165      	str	r5, [r4, #20]
 800ad62:	444e      	add	r6, r9
 800ad64:	eba5 0509 	sub.w	r5, r5, r9
 800ad68:	6026      	str	r6, [r4, #0]
 800ad6a:	60a5      	str	r5, [r4, #8]
 800ad6c:	463e      	mov	r6, r7
 800ad6e:	42be      	cmp	r6, r7
 800ad70:	d900      	bls.n	800ad74 <__ssputs_r+0x70>
 800ad72:	463e      	mov	r6, r7
 800ad74:	6820      	ldr	r0, [r4, #0]
 800ad76:	4632      	mov	r2, r6
 800ad78:	4641      	mov	r1, r8
 800ad7a:	f000 fba3 	bl	800b4c4 <memmove>
 800ad7e:	68a3      	ldr	r3, [r4, #8]
 800ad80:	1b9b      	subs	r3, r3, r6
 800ad82:	60a3      	str	r3, [r4, #8]
 800ad84:	6823      	ldr	r3, [r4, #0]
 800ad86:	4433      	add	r3, r6
 800ad88:	6023      	str	r3, [r4, #0]
 800ad8a:	2000      	movs	r0, #0
 800ad8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad90:	462a      	mov	r2, r5
 800ad92:	f000 ff7a 	bl	800bc8a <_realloc_r>
 800ad96:	4606      	mov	r6, r0
 800ad98:	2800      	cmp	r0, #0
 800ad9a:	d1e0      	bne.n	800ad5e <__ssputs_r+0x5a>
 800ad9c:	6921      	ldr	r1, [r4, #16]
 800ad9e:	4650      	mov	r0, sl
 800ada0:	f7fe fb6c 	bl	800947c <_free_r>
 800ada4:	230c      	movs	r3, #12
 800ada6:	f8ca 3000 	str.w	r3, [sl]
 800adaa:	89a3      	ldrh	r3, [r4, #12]
 800adac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adb0:	81a3      	strh	r3, [r4, #12]
 800adb2:	f04f 30ff 	mov.w	r0, #4294967295
 800adb6:	e7e9      	b.n	800ad8c <__ssputs_r+0x88>

0800adb8 <_svfiprintf_r>:
 800adb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adbc:	4698      	mov	r8, r3
 800adbe:	898b      	ldrh	r3, [r1, #12]
 800adc0:	061b      	lsls	r3, r3, #24
 800adc2:	b09d      	sub	sp, #116	; 0x74
 800adc4:	4607      	mov	r7, r0
 800adc6:	460d      	mov	r5, r1
 800adc8:	4614      	mov	r4, r2
 800adca:	d50e      	bpl.n	800adea <_svfiprintf_r+0x32>
 800adcc:	690b      	ldr	r3, [r1, #16]
 800adce:	b963      	cbnz	r3, 800adea <_svfiprintf_r+0x32>
 800add0:	2140      	movs	r1, #64	; 0x40
 800add2:	f7fe fbc7 	bl	8009564 <_malloc_r>
 800add6:	6028      	str	r0, [r5, #0]
 800add8:	6128      	str	r0, [r5, #16]
 800adda:	b920      	cbnz	r0, 800ade6 <_svfiprintf_r+0x2e>
 800addc:	230c      	movs	r3, #12
 800adde:	603b      	str	r3, [r7, #0]
 800ade0:	f04f 30ff 	mov.w	r0, #4294967295
 800ade4:	e0d0      	b.n	800af88 <_svfiprintf_r+0x1d0>
 800ade6:	2340      	movs	r3, #64	; 0x40
 800ade8:	616b      	str	r3, [r5, #20]
 800adea:	2300      	movs	r3, #0
 800adec:	9309      	str	r3, [sp, #36]	; 0x24
 800adee:	2320      	movs	r3, #32
 800adf0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800adf4:	f8cd 800c 	str.w	r8, [sp, #12]
 800adf8:	2330      	movs	r3, #48	; 0x30
 800adfa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800afa0 <_svfiprintf_r+0x1e8>
 800adfe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ae02:	f04f 0901 	mov.w	r9, #1
 800ae06:	4623      	mov	r3, r4
 800ae08:	469a      	mov	sl, r3
 800ae0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae0e:	b10a      	cbz	r2, 800ae14 <_svfiprintf_r+0x5c>
 800ae10:	2a25      	cmp	r2, #37	; 0x25
 800ae12:	d1f9      	bne.n	800ae08 <_svfiprintf_r+0x50>
 800ae14:	ebba 0b04 	subs.w	fp, sl, r4
 800ae18:	d00b      	beq.n	800ae32 <_svfiprintf_r+0x7a>
 800ae1a:	465b      	mov	r3, fp
 800ae1c:	4622      	mov	r2, r4
 800ae1e:	4629      	mov	r1, r5
 800ae20:	4638      	mov	r0, r7
 800ae22:	f7ff ff6f 	bl	800ad04 <__ssputs_r>
 800ae26:	3001      	adds	r0, #1
 800ae28:	f000 80a9 	beq.w	800af7e <_svfiprintf_r+0x1c6>
 800ae2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae2e:	445a      	add	r2, fp
 800ae30:	9209      	str	r2, [sp, #36]	; 0x24
 800ae32:	f89a 3000 	ldrb.w	r3, [sl]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	f000 80a1 	beq.w	800af7e <_svfiprintf_r+0x1c6>
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	f04f 32ff 	mov.w	r2, #4294967295
 800ae42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae46:	f10a 0a01 	add.w	sl, sl, #1
 800ae4a:	9304      	str	r3, [sp, #16]
 800ae4c:	9307      	str	r3, [sp, #28]
 800ae4e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ae52:	931a      	str	r3, [sp, #104]	; 0x68
 800ae54:	4654      	mov	r4, sl
 800ae56:	2205      	movs	r2, #5
 800ae58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae5c:	4850      	ldr	r0, [pc, #320]	; (800afa0 <_svfiprintf_r+0x1e8>)
 800ae5e:	f7f5 f9b7 	bl	80001d0 <memchr>
 800ae62:	9a04      	ldr	r2, [sp, #16]
 800ae64:	b9d8      	cbnz	r0, 800ae9e <_svfiprintf_r+0xe6>
 800ae66:	06d0      	lsls	r0, r2, #27
 800ae68:	bf44      	itt	mi
 800ae6a:	2320      	movmi	r3, #32
 800ae6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae70:	0711      	lsls	r1, r2, #28
 800ae72:	bf44      	itt	mi
 800ae74:	232b      	movmi	r3, #43	; 0x2b
 800ae76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae7a:	f89a 3000 	ldrb.w	r3, [sl]
 800ae7e:	2b2a      	cmp	r3, #42	; 0x2a
 800ae80:	d015      	beq.n	800aeae <_svfiprintf_r+0xf6>
 800ae82:	9a07      	ldr	r2, [sp, #28]
 800ae84:	4654      	mov	r4, sl
 800ae86:	2000      	movs	r0, #0
 800ae88:	f04f 0c0a 	mov.w	ip, #10
 800ae8c:	4621      	mov	r1, r4
 800ae8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae92:	3b30      	subs	r3, #48	; 0x30
 800ae94:	2b09      	cmp	r3, #9
 800ae96:	d94d      	bls.n	800af34 <_svfiprintf_r+0x17c>
 800ae98:	b1b0      	cbz	r0, 800aec8 <_svfiprintf_r+0x110>
 800ae9a:	9207      	str	r2, [sp, #28]
 800ae9c:	e014      	b.n	800aec8 <_svfiprintf_r+0x110>
 800ae9e:	eba0 0308 	sub.w	r3, r0, r8
 800aea2:	fa09 f303 	lsl.w	r3, r9, r3
 800aea6:	4313      	orrs	r3, r2
 800aea8:	9304      	str	r3, [sp, #16]
 800aeaa:	46a2      	mov	sl, r4
 800aeac:	e7d2      	b.n	800ae54 <_svfiprintf_r+0x9c>
 800aeae:	9b03      	ldr	r3, [sp, #12]
 800aeb0:	1d19      	adds	r1, r3, #4
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	9103      	str	r1, [sp, #12]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	bfbb      	ittet	lt
 800aeba:	425b      	neglt	r3, r3
 800aebc:	f042 0202 	orrlt.w	r2, r2, #2
 800aec0:	9307      	strge	r3, [sp, #28]
 800aec2:	9307      	strlt	r3, [sp, #28]
 800aec4:	bfb8      	it	lt
 800aec6:	9204      	strlt	r2, [sp, #16]
 800aec8:	7823      	ldrb	r3, [r4, #0]
 800aeca:	2b2e      	cmp	r3, #46	; 0x2e
 800aecc:	d10c      	bne.n	800aee8 <_svfiprintf_r+0x130>
 800aece:	7863      	ldrb	r3, [r4, #1]
 800aed0:	2b2a      	cmp	r3, #42	; 0x2a
 800aed2:	d134      	bne.n	800af3e <_svfiprintf_r+0x186>
 800aed4:	9b03      	ldr	r3, [sp, #12]
 800aed6:	1d1a      	adds	r2, r3, #4
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	9203      	str	r2, [sp, #12]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	bfb8      	it	lt
 800aee0:	f04f 33ff 	movlt.w	r3, #4294967295
 800aee4:	3402      	adds	r4, #2
 800aee6:	9305      	str	r3, [sp, #20]
 800aee8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800afb0 <_svfiprintf_r+0x1f8>
 800aeec:	7821      	ldrb	r1, [r4, #0]
 800aeee:	2203      	movs	r2, #3
 800aef0:	4650      	mov	r0, sl
 800aef2:	f7f5 f96d 	bl	80001d0 <memchr>
 800aef6:	b138      	cbz	r0, 800af08 <_svfiprintf_r+0x150>
 800aef8:	9b04      	ldr	r3, [sp, #16]
 800aefa:	eba0 000a 	sub.w	r0, r0, sl
 800aefe:	2240      	movs	r2, #64	; 0x40
 800af00:	4082      	lsls	r2, r0
 800af02:	4313      	orrs	r3, r2
 800af04:	3401      	adds	r4, #1
 800af06:	9304      	str	r3, [sp, #16]
 800af08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af0c:	4825      	ldr	r0, [pc, #148]	; (800afa4 <_svfiprintf_r+0x1ec>)
 800af0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800af12:	2206      	movs	r2, #6
 800af14:	f7f5 f95c 	bl	80001d0 <memchr>
 800af18:	2800      	cmp	r0, #0
 800af1a:	d038      	beq.n	800af8e <_svfiprintf_r+0x1d6>
 800af1c:	4b22      	ldr	r3, [pc, #136]	; (800afa8 <_svfiprintf_r+0x1f0>)
 800af1e:	bb1b      	cbnz	r3, 800af68 <_svfiprintf_r+0x1b0>
 800af20:	9b03      	ldr	r3, [sp, #12]
 800af22:	3307      	adds	r3, #7
 800af24:	f023 0307 	bic.w	r3, r3, #7
 800af28:	3308      	adds	r3, #8
 800af2a:	9303      	str	r3, [sp, #12]
 800af2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af2e:	4433      	add	r3, r6
 800af30:	9309      	str	r3, [sp, #36]	; 0x24
 800af32:	e768      	b.n	800ae06 <_svfiprintf_r+0x4e>
 800af34:	fb0c 3202 	mla	r2, ip, r2, r3
 800af38:	460c      	mov	r4, r1
 800af3a:	2001      	movs	r0, #1
 800af3c:	e7a6      	b.n	800ae8c <_svfiprintf_r+0xd4>
 800af3e:	2300      	movs	r3, #0
 800af40:	3401      	adds	r4, #1
 800af42:	9305      	str	r3, [sp, #20]
 800af44:	4619      	mov	r1, r3
 800af46:	f04f 0c0a 	mov.w	ip, #10
 800af4a:	4620      	mov	r0, r4
 800af4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af50:	3a30      	subs	r2, #48	; 0x30
 800af52:	2a09      	cmp	r2, #9
 800af54:	d903      	bls.n	800af5e <_svfiprintf_r+0x1a6>
 800af56:	2b00      	cmp	r3, #0
 800af58:	d0c6      	beq.n	800aee8 <_svfiprintf_r+0x130>
 800af5a:	9105      	str	r1, [sp, #20]
 800af5c:	e7c4      	b.n	800aee8 <_svfiprintf_r+0x130>
 800af5e:	fb0c 2101 	mla	r1, ip, r1, r2
 800af62:	4604      	mov	r4, r0
 800af64:	2301      	movs	r3, #1
 800af66:	e7f0      	b.n	800af4a <_svfiprintf_r+0x192>
 800af68:	ab03      	add	r3, sp, #12
 800af6a:	9300      	str	r3, [sp, #0]
 800af6c:	462a      	mov	r2, r5
 800af6e:	4b0f      	ldr	r3, [pc, #60]	; (800afac <_svfiprintf_r+0x1f4>)
 800af70:	a904      	add	r1, sp, #16
 800af72:	4638      	mov	r0, r7
 800af74:	f7fc fc64 	bl	8007840 <_printf_float>
 800af78:	1c42      	adds	r2, r0, #1
 800af7a:	4606      	mov	r6, r0
 800af7c:	d1d6      	bne.n	800af2c <_svfiprintf_r+0x174>
 800af7e:	89ab      	ldrh	r3, [r5, #12]
 800af80:	065b      	lsls	r3, r3, #25
 800af82:	f53f af2d 	bmi.w	800ade0 <_svfiprintf_r+0x28>
 800af86:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af88:	b01d      	add	sp, #116	; 0x74
 800af8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af8e:	ab03      	add	r3, sp, #12
 800af90:	9300      	str	r3, [sp, #0]
 800af92:	462a      	mov	r2, r5
 800af94:	4b05      	ldr	r3, [pc, #20]	; (800afac <_svfiprintf_r+0x1f4>)
 800af96:	a904      	add	r1, sp, #16
 800af98:	4638      	mov	r0, r7
 800af9a:	f7fc fef5 	bl	8007d88 <_printf_i>
 800af9e:	e7eb      	b.n	800af78 <_svfiprintf_r+0x1c0>
 800afa0:	0800e219 	.word	0x0800e219
 800afa4:	0800e223 	.word	0x0800e223
 800afa8:	08007841 	.word	0x08007841
 800afac:	0800ad05 	.word	0x0800ad05
 800afb0:	0800e21f 	.word	0x0800e21f

0800afb4 <__sfputc_r>:
 800afb4:	6893      	ldr	r3, [r2, #8]
 800afb6:	3b01      	subs	r3, #1
 800afb8:	2b00      	cmp	r3, #0
 800afba:	b410      	push	{r4}
 800afbc:	6093      	str	r3, [r2, #8]
 800afbe:	da08      	bge.n	800afd2 <__sfputc_r+0x1e>
 800afc0:	6994      	ldr	r4, [r2, #24]
 800afc2:	42a3      	cmp	r3, r4
 800afc4:	db01      	blt.n	800afca <__sfputc_r+0x16>
 800afc6:	290a      	cmp	r1, #10
 800afc8:	d103      	bne.n	800afd2 <__sfputc_r+0x1e>
 800afca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800afce:	f000 b9e3 	b.w	800b398 <__swbuf_r>
 800afd2:	6813      	ldr	r3, [r2, #0]
 800afd4:	1c58      	adds	r0, r3, #1
 800afd6:	6010      	str	r0, [r2, #0]
 800afd8:	7019      	strb	r1, [r3, #0]
 800afda:	4608      	mov	r0, r1
 800afdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800afe0:	4770      	bx	lr

0800afe2 <__sfputs_r>:
 800afe2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afe4:	4606      	mov	r6, r0
 800afe6:	460f      	mov	r7, r1
 800afe8:	4614      	mov	r4, r2
 800afea:	18d5      	adds	r5, r2, r3
 800afec:	42ac      	cmp	r4, r5
 800afee:	d101      	bne.n	800aff4 <__sfputs_r+0x12>
 800aff0:	2000      	movs	r0, #0
 800aff2:	e007      	b.n	800b004 <__sfputs_r+0x22>
 800aff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aff8:	463a      	mov	r2, r7
 800affa:	4630      	mov	r0, r6
 800affc:	f7ff ffda 	bl	800afb4 <__sfputc_r>
 800b000:	1c43      	adds	r3, r0, #1
 800b002:	d1f3      	bne.n	800afec <__sfputs_r+0xa>
 800b004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b008 <_vfiprintf_r>:
 800b008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b00c:	460d      	mov	r5, r1
 800b00e:	b09d      	sub	sp, #116	; 0x74
 800b010:	4614      	mov	r4, r2
 800b012:	4698      	mov	r8, r3
 800b014:	4606      	mov	r6, r0
 800b016:	b118      	cbz	r0, 800b020 <_vfiprintf_r+0x18>
 800b018:	6a03      	ldr	r3, [r0, #32]
 800b01a:	b90b      	cbnz	r3, 800b020 <_vfiprintf_r+0x18>
 800b01c:	f7fd fa72 	bl	8008504 <__sinit>
 800b020:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b022:	07d9      	lsls	r1, r3, #31
 800b024:	d405      	bmi.n	800b032 <_vfiprintf_r+0x2a>
 800b026:	89ab      	ldrh	r3, [r5, #12]
 800b028:	059a      	lsls	r2, r3, #22
 800b02a:	d402      	bmi.n	800b032 <_vfiprintf_r+0x2a>
 800b02c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b02e:	f7fd fb92 	bl	8008756 <__retarget_lock_acquire_recursive>
 800b032:	89ab      	ldrh	r3, [r5, #12]
 800b034:	071b      	lsls	r3, r3, #28
 800b036:	d501      	bpl.n	800b03c <_vfiprintf_r+0x34>
 800b038:	692b      	ldr	r3, [r5, #16]
 800b03a:	b99b      	cbnz	r3, 800b064 <_vfiprintf_r+0x5c>
 800b03c:	4629      	mov	r1, r5
 800b03e:	4630      	mov	r0, r6
 800b040:	f000 f9e8 	bl	800b414 <__swsetup_r>
 800b044:	b170      	cbz	r0, 800b064 <_vfiprintf_r+0x5c>
 800b046:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b048:	07dc      	lsls	r4, r3, #31
 800b04a:	d504      	bpl.n	800b056 <_vfiprintf_r+0x4e>
 800b04c:	f04f 30ff 	mov.w	r0, #4294967295
 800b050:	b01d      	add	sp, #116	; 0x74
 800b052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b056:	89ab      	ldrh	r3, [r5, #12]
 800b058:	0598      	lsls	r0, r3, #22
 800b05a:	d4f7      	bmi.n	800b04c <_vfiprintf_r+0x44>
 800b05c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b05e:	f7fd fb7b 	bl	8008758 <__retarget_lock_release_recursive>
 800b062:	e7f3      	b.n	800b04c <_vfiprintf_r+0x44>
 800b064:	2300      	movs	r3, #0
 800b066:	9309      	str	r3, [sp, #36]	; 0x24
 800b068:	2320      	movs	r3, #32
 800b06a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b06e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b072:	2330      	movs	r3, #48	; 0x30
 800b074:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b228 <_vfiprintf_r+0x220>
 800b078:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b07c:	f04f 0901 	mov.w	r9, #1
 800b080:	4623      	mov	r3, r4
 800b082:	469a      	mov	sl, r3
 800b084:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b088:	b10a      	cbz	r2, 800b08e <_vfiprintf_r+0x86>
 800b08a:	2a25      	cmp	r2, #37	; 0x25
 800b08c:	d1f9      	bne.n	800b082 <_vfiprintf_r+0x7a>
 800b08e:	ebba 0b04 	subs.w	fp, sl, r4
 800b092:	d00b      	beq.n	800b0ac <_vfiprintf_r+0xa4>
 800b094:	465b      	mov	r3, fp
 800b096:	4622      	mov	r2, r4
 800b098:	4629      	mov	r1, r5
 800b09a:	4630      	mov	r0, r6
 800b09c:	f7ff ffa1 	bl	800afe2 <__sfputs_r>
 800b0a0:	3001      	adds	r0, #1
 800b0a2:	f000 80a9 	beq.w	800b1f8 <_vfiprintf_r+0x1f0>
 800b0a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b0a8:	445a      	add	r2, fp
 800b0aa:	9209      	str	r2, [sp, #36]	; 0x24
 800b0ac:	f89a 3000 	ldrb.w	r3, [sl]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	f000 80a1 	beq.w	800b1f8 <_vfiprintf_r+0x1f0>
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	f04f 32ff 	mov.w	r2, #4294967295
 800b0bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0c0:	f10a 0a01 	add.w	sl, sl, #1
 800b0c4:	9304      	str	r3, [sp, #16]
 800b0c6:	9307      	str	r3, [sp, #28]
 800b0c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b0cc:	931a      	str	r3, [sp, #104]	; 0x68
 800b0ce:	4654      	mov	r4, sl
 800b0d0:	2205      	movs	r2, #5
 800b0d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0d6:	4854      	ldr	r0, [pc, #336]	; (800b228 <_vfiprintf_r+0x220>)
 800b0d8:	f7f5 f87a 	bl	80001d0 <memchr>
 800b0dc:	9a04      	ldr	r2, [sp, #16]
 800b0de:	b9d8      	cbnz	r0, 800b118 <_vfiprintf_r+0x110>
 800b0e0:	06d1      	lsls	r1, r2, #27
 800b0e2:	bf44      	itt	mi
 800b0e4:	2320      	movmi	r3, #32
 800b0e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b0ea:	0713      	lsls	r3, r2, #28
 800b0ec:	bf44      	itt	mi
 800b0ee:	232b      	movmi	r3, #43	; 0x2b
 800b0f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b0f4:	f89a 3000 	ldrb.w	r3, [sl]
 800b0f8:	2b2a      	cmp	r3, #42	; 0x2a
 800b0fa:	d015      	beq.n	800b128 <_vfiprintf_r+0x120>
 800b0fc:	9a07      	ldr	r2, [sp, #28]
 800b0fe:	4654      	mov	r4, sl
 800b100:	2000      	movs	r0, #0
 800b102:	f04f 0c0a 	mov.w	ip, #10
 800b106:	4621      	mov	r1, r4
 800b108:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b10c:	3b30      	subs	r3, #48	; 0x30
 800b10e:	2b09      	cmp	r3, #9
 800b110:	d94d      	bls.n	800b1ae <_vfiprintf_r+0x1a6>
 800b112:	b1b0      	cbz	r0, 800b142 <_vfiprintf_r+0x13a>
 800b114:	9207      	str	r2, [sp, #28]
 800b116:	e014      	b.n	800b142 <_vfiprintf_r+0x13a>
 800b118:	eba0 0308 	sub.w	r3, r0, r8
 800b11c:	fa09 f303 	lsl.w	r3, r9, r3
 800b120:	4313      	orrs	r3, r2
 800b122:	9304      	str	r3, [sp, #16]
 800b124:	46a2      	mov	sl, r4
 800b126:	e7d2      	b.n	800b0ce <_vfiprintf_r+0xc6>
 800b128:	9b03      	ldr	r3, [sp, #12]
 800b12a:	1d19      	adds	r1, r3, #4
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	9103      	str	r1, [sp, #12]
 800b130:	2b00      	cmp	r3, #0
 800b132:	bfbb      	ittet	lt
 800b134:	425b      	neglt	r3, r3
 800b136:	f042 0202 	orrlt.w	r2, r2, #2
 800b13a:	9307      	strge	r3, [sp, #28]
 800b13c:	9307      	strlt	r3, [sp, #28]
 800b13e:	bfb8      	it	lt
 800b140:	9204      	strlt	r2, [sp, #16]
 800b142:	7823      	ldrb	r3, [r4, #0]
 800b144:	2b2e      	cmp	r3, #46	; 0x2e
 800b146:	d10c      	bne.n	800b162 <_vfiprintf_r+0x15a>
 800b148:	7863      	ldrb	r3, [r4, #1]
 800b14a:	2b2a      	cmp	r3, #42	; 0x2a
 800b14c:	d134      	bne.n	800b1b8 <_vfiprintf_r+0x1b0>
 800b14e:	9b03      	ldr	r3, [sp, #12]
 800b150:	1d1a      	adds	r2, r3, #4
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	9203      	str	r2, [sp, #12]
 800b156:	2b00      	cmp	r3, #0
 800b158:	bfb8      	it	lt
 800b15a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b15e:	3402      	adds	r4, #2
 800b160:	9305      	str	r3, [sp, #20]
 800b162:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b238 <_vfiprintf_r+0x230>
 800b166:	7821      	ldrb	r1, [r4, #0]
 800b168:	2203      	movs	r2, #3
 800b16a:	4650      	mov	r0, sl
 800b16c:	f7f5 f830 	bl	80001d0 <memchr>
 800b170:	b138      	cbz	r0, 800b182 <_vfiprintf_r+0x17a>
 800b172:	9b04      	ldr	r3, [sp, #16]
 800b174:	eba0 000a 	sub.w	r0, r0, sl
 800b178:	2240      	movs	r2, #64	; 0x40
 800b17a:	4082      	lsls	r2, r0
 800b17c:	4313      	orrs	r3, r2
 800b17e:	3401      	adds	r4, #1
 800b180:	9304      	str	r3, [sp, #16]
 800b182:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b186:	4829      	ldr	r0, [pc, #164]	; (800b22c <_vfiprintf_r+0x224>)
 800b188:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b18c:	2206      	movs	r2, #6
 800b18e:	f7f5 f81f 	bl	80001d0 <memchr>
 800b192:	2800      	cmp	r0, #0
 800b194:	d03f      	beq.n	800b216 <_vfiprintf_r+0x20e>
 800b196:	4b26      	ldr	r3, [pc, #152]	; (800b230 <_vfiprintf_r+0x228>)
 800b198:	bb1b      	cbnz	r3, 800b1e2 <_vfiprintf_r+0x1da>
 800b19a:	9b03      	ldr	r3, [sp, #12]
 800b19c:	3307      	adds	r3, #7
 800b19e:	f023 0307 	bic.w	r3, r3, #7
 800b1a2:	3308      	adds	r3, #8
 800b1a4:	9303      	str	r3, [sp, #12]
 800b1a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1a8:	443b      	add	r3, r7
 800b1aa:	9309      	str	r3, [sp, #36]	; 0x24
 800b1ac:	e768      	b.n	800b080 <_vfiprintf_r+0x78>
 800b1ae:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1b2:	460c      	mov	r4, r1
 800b1b4:	2001      	movs	r0, #1
 800b1b6:	e7a6      	b.n	800b106 <_vfiprintf_r+0xfe>
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	3401      	adds	r4, #1
 800b1bc:	9305      	str	r3, [sp, #20]
 800b1be:	4619      	mov	r1, r3
 800b1c0:	f04f 0c0a 	mov.w	ip, #10
 800b1c4:	4620      	mov	r0, r4
 800b1c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1ca:	3a30      	subs	r2, #48	; 0x30
 800b1cc:	2a09      	cmp	r2, #9
 800b1ce:	d903      	bls.n	800b1d8 <_vfiprintf_r+0x1d0>
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d0c6      	beq.n	800b162 <_vfiprintf_r+0x15a>
 800b1d4:	9105      	str	r1, [sp, #20]
 800b1d6:	e7c4      	b.n	800b162 <_vfiprintf_r+0x15a>
 800b1d8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1dc:	4604      	mov	r4, r0
 800b1de:	2301      	movs	r3, #1
 800b1e0:	e7f0      	b.n	800b1c4 <_vfiprintf_r+0x1bc>
 800b1e2:	ab03      	add	r3, sp, #12
 800b1e4:	9300      	str	r3, [sp, #0]
 800b1e6:	462a      	mov	r2, r5
 800b1e8:	4b12      	ldr	r3, [pc, #72]	; (800b234 <_vfiprintf_r+0x22c>)
 800b1ea:	a904      	add	r1, sp, #16
 800b1ec:	4630      	mov	r0, r6
 800b1ee:	f7fc fb27 	bl	8007840 <_printf_float>
 800b1f2:	4607      	mov	r7, r0
 800b1f4:	1c78      	adds	r0, r7, #1
 800b1f6:	d1d6      	bne.n	800b1a6 <_vfiprintf_r+0x19e>
 800b1f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b1fa:	07d9      	lsls	r1, r3, #31
 800b1fc:	d405      	bmi.n	800b20a <_vfiprintf_r+0x202>
 800b1fe:	89ab      	ldrh	r3, [r5, #12]
 800b200:	059a      	lsls	r2, r3, #22
 800b202:	d402      	bmi.n	800b20a <_vfiprintf_r+0x202>
 800b204:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b206:	f7fd faa7 	bl	8008758 <__retarget_lock_release_recursive>
 800b20a:	89ab      	ldrh	r3, [r5, #12]
 800b20c:	065b      	lsls	r3, r3, #25
 800b20e:	f53f af1d 	bmi.w	800b04c <_vfiprintf_r+0x44>
 800b212:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b214:	e71c      	b.n	800b050 <_vfiprintf_r+0x48>
 800b216:	ab03      	add	r3, sp, #12
 800b218:	9300      	str	r3, [sp, #0]
 800b21a:	462a      	mov	r2, r5
 800b21c:	4b05      	ldr	r3, [pc, #20]	; (800b234 <_vfiprintf_r+0x22c>)
 800b21e:	a904      	add	r1, sp, #16
 800b220:	4630      	mov	r0, r6
 800b222:	f7fc fdb1 	bl	8007d88 <_printf_i>
 800b226:	e7e4      	b.n	800b1f2 <_vfiprintf_r+0x1ea>
 800b228:	0800e219 	.word	0x0800e219
 800b22c:	0800e223 	.word	0x0800e223
 800b230:	08007841 	.word	0x08007841
 800b234:	0800afe3 	.word	0x0800afe3
 800b238:	0800e21f 	.word	0x0800e21f

0800b23c <__sflush_r>:
 800b23c:	898a      	ldrh	r2, [r1, #12]
 800b23e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b242:	4605      	mov	r5, r0
 800b244:	0710      	lsls	r0, r2, #28
 800b246:	460c      	mov	r4, r1
 800b248:	d458      	bmi.n	800b2fc <__sflush_r+0xc0>
 800b24a:	684b      	ldr	r3, [r1, #4]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	dc05      	bgt.n	800b25c <__sflush_r+0x20>
 800b250:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b252:	2b00      	cmp	r3, #0
 800b254:	dc02      	bgt.n	800b25c <__sflush_r+0x20>
 800b256:	2000      	movs	r0, #0
 800b258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b25c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b25e:	2e00      	cmp	r6, #0
 800b260:	d0f9      	beq.n	800b256 <__sflush_r+0x1a>
 800b262:	2300      	movs	r3, #0
 800b264:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b268:	682f      	ldr	r7, [r5, #0]
 800b26a:	6a21      	ldr	r1, [r4, #32]
 800b26c:	602b      	str	r3, [r5, #0]
 800b26e:	d032      	beq.n	800b2d6 <__sflush_r+0x9a>
 800b270:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b272:	89a3      	ldrh	r3, [r4, #12]
 800b274:	075a      	lsls	r2, r3, #29
 800b276:	d505      	bpl.n	800b284 <__sflush_r+0x48>
 800b278:	6863      	ldr	r3, [r4, #4]
 800b27a:	1ac0      	subs	r0, r0, r3
 800b27c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b27e:	b10b      	cbz	r3, 800b284 <__sflush_r+0x48>
 800b280:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b282:	1ac0      	subs	r0, r0, r3
 800b284:	2300      	movs	r3, #0
 800b286:	4602      	mov	r2, r0
 800b288:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b28a:	6a21      	ldr	r1, [r4, #32]
 800b28c:	4628      	mov	r0, r5
 800b28e:	47b0      	blx	r6
 800b290:	1c43      	adds	r3, r0, #1
 800b292:	89a3      	ldrh	r3, [r4, #12]
 800b294:	d106      	bne.n	800b2a4 <__sflush_r+0x68>
 800b296:	6829      	ldr	r1, [r5, #0]
 800b298:	291d      	cmp	r1, #29
 800b29a:	d82b      	bhi.n	800b2f4 <__sflush_r+0xb8>
 800b29c:	4a29      	ldr	r2, [pc, #164]	; (800b344 <__sflush_r+0x108>)
 800b29e:	410a      	asrs	r2, r1
 800b2a0:	07d6      	lsls	r6, r2, #31
 800b2a2:	d427      	bmi.n	800b2f4 <__sflush_r+0xb8>
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	6062      	str	r2, [r4, #4]
 800b2a8:	04d9      	lsls	r1, r3, #19
 800b2aa:	6922      	ldr	r2, [r4, #16]
 800b2ac:	6022      	str	r2, [r4, #0]
 800b2ae:	d504      	bpl.n	800b2ba <__sflush_r+0x7e>
 800b2b0:	1c42      	adds	r2, r0, #1
 800b2b2:	d101      	bne.n	800b2b8 <__sflush_r+0x7c>
 800b2b4:	682b      	ldr	r3, [r5, #0]
 800b2b6:	b903      	cbnz	r3, 800b2ba <__sflush_r+0x7e>
 800b2b8:	6560      	str	r0, [r4, #84]	; 0x54
 800b2ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b2bc:	602f      	str	r7, [r5, #0]
 800b2be:	2900      	cmp	r1, #0
 800b2c0:	d0c9      	beq.n	800b256 <__sflush_r+0x1a>
 800b2c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b2c6:	4299      	cmp	r1, r3
 800b2c8:	d002      	beq.n	800b2d0 <__sflush_r+0x94>
 800b2ca:	4628      	mov	r0, r5
 800b2cc:	f7fe f8d6 	bl	800947c <_free_r>
 800b2d0:	2000      	movs	r0, #0
 800b2d2:	6360      	str	r0, [r4, #52]	; 0x34
 800b2d4:	e7c0      	b.n	800b258 <__sflush_r+0x1c>
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	4628      	mov	r0, r5
 800b2da:	47b0      	blx	r6
 800b2dc:	1c41      	adds	r1, r0, #1
 800b2de:	d1c8      	bne.n	800b272 <__sflush_r+0x36>
 800b2e0:	682b      	ldr	r3, [r5, #0]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d0c5      	beq.n	800b272 <__sflush_r+0x36>
 800b2e6:	2b1d      	cmp	r3, #29
 800b2e8:	d001      	beq.n	800b2ee <__sflush_r+0xb2>
 800b2ea:	2b16      	cmp	r3, #22
 800b2ec:	d101      	bne.n	800b2f2 <__sflush_r+0xb6>
 800b2ee:	602f      	str	r7, [r5, #0]
 800b2f0:	e7b1      	b.n	800b256 <__sflush_r+0x1a>
 800b2f2:	89a3      	ldrh	r3, [r4, #12]
 800b2f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b2f8:	81a3      	strh	r3, [r4, #12]
 800b2fa:	e7ad      	b.n	800b258 <__sflush_r+0x1c>
 800b2fc:	690f      	ldr	r7, [r1, #16]
 800b2fe:	2f00      	cmp	r7, #0
 800b300:	d0a9      	beq.n	800b256 <__sflush_r+0x1a>
 800b302:	0793      	lsls	r3, r2, #30
 800b304:	680e      	ldr	r6, [r1, #0]
 800b306:	bf08      	it	eq
 800b308:	694b      	ldreq	r3, [r1, #20]
 800b30a:	600f      	str	r7, [r1, #0]
 800b30c:	bf18      	it	ne
 800b30e:	2300      	movne	r3, #0
 800b310:	eba6 0807 	sub.w	r8, r6, r7
 800b314:	608b      	str	r3, [r1, #8]
 800b316:	f1b8 0f00 	cmp.w	r8, #0
 800b31a:	dd9c      	ble.n	800b256 <__sflush_r+0x1a>
 800b31c:	6a21      	ldr	r1, [r4, #32]
 800b31e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b320:	4643      	mov	r3, r8
 800b322:	463a      	mov	r2, r7
 800b324:	4628      	mov	r0, r5
 800b326:	47b0      	blx	r6
 800b328:	2800      	cmp	r0, #0
 800b32a:	dc06      	bgt.n	800b33a <__sflush_r+0xfe>
 800b32c:	89a3      	ldrh	r3, [r4, #12]
 800b32e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b332:	81a3      	strh	r3, [r4, #12]
 800b334:	f04f 30ff 	mov.w	r0, #4294967295
 800b338:	e78e      	b.n	800b258 <__sflush_r+0x1c>
 800b33a:	4407      	add	r7, r0
 800b33c:	eba8 0800 	sub.w	r8, r8, r0
 800b340:	e7e9      	b.n	800b316 <__sflush_r+0xda>
 800b342:	bf00      	nop
 800b344:	dfbffffe 	.word	0xdfbffffe

0800b348 <_fflush_r>:
 800b348:	b538      	push	{r3, r4, r5, lr}
 800b34a:	690b      	ldr	r3, [r1, #16]
 800b34c:	4605      	mov	r5, r0
 800b34e:	460c      	mov	r4, r1
 800b350:	b913      	cbnz	r3, 800b358 <_fflush_r+0x10>
 800b352:	2500      	movs	r5, #0
 800b354:	4628      	mov	r0, r5
 800b356:	bd38      	pop	{r3, r4, r5, pc}
 800b358:	b118      	cbz	r0, 800b362 <_fflush_r+0x1a>
 800b35a:	6a03      	ldr	r3, [r0, #32]
 800b35c:	b90b      	cbnz	r3, 800b362 <_fflush_r+0x1a>
 800b35e:	f7fd f8d1 	bl	8008504 <__sinit>
 800b362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d0f3      	beq.n	800b352 <_fflush_r+0xa>
 800b36a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b36c:	07d0      	lsls	r0, r2, #31
 800b36e:	d404      	bmi.n	800b37a <_fflush_r+0x32>
 800b370:	0599      	lsls	r1, r3, #22
 800b372:	d402      	bmi.n	800b37a <_fflush_r+0x32>
 800b374:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b376:	f7fd f9ee 	bl	8008756 <__retarget_lock_acquire_recursive>
 800b37a:	4628      	mov	r0, r5
 800b37c:	4621      	mov	r1, r4
 800b37e:	f7ff ff5d 	bl	800b23c <__sflush_r>
 800b382:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b384:	07da      	lsls	r2, r3, #31
 800b386:	4605      	mov	r5, r0
 800b388:	d4e4      	bmi.n	800b354 <_fflush_r+0xc>
 800b38a:	89a3      	ldrh	r3, [r4, #12]
 800b38c:	059b      	lsls	r3, r3, #22
 800b38e:	d4e1      	bmi.n	800b354 <_fflush_r+0xc>
 800b390:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b392:	f7fd f9e1 	bl	8008758 <__retarget_lock_release_recursive>
 800b396:	e7dd      	b.n	800b354 <_fflush_r+0xc>

0800b398 <__swbuf_r>:
 800b398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b39a:	460e      	mov	r6, r1
 800b39c:	4614      	mov	r4, r2
 800b39e:	4605      	mov	r5, r0
 800b3a0:	b118      	cbz	r0, 800b3aa <__swbuf_r+0x12>
 800b3a2:	6a03      	ldr	r3, [r0, #32]
 800b3a4:	b90b      	cbnz	r3, 800b3aa <__swbuf_r+0x12>
 800b3a6:	f7fd f8ad 	bl	8008504 <__sinit>
 800b3aa:	69a3      	ldr	r3, [r4, #24]
 800b3ac:	60a3      	str	r3, [r4, #8]
 800b3ae:	89a3      	ldrh	r3, [r4, #12]
 800b3b0:	071a      	lsls	r2, r3, #28
 800b3b2:	d525      	bpl.n	800b400 <__swbuf_r+0x68>
 800b3b4:	6923      	ldr	r3, [r4, #16]
 800b3b6:	b31b      	cbz	r3, 800b400 <__swbuf_r+0x68>
 800b3b8:	6823      	ldr	r3, [r4, #0]
 800b3ba:	6922      	ldr	r2, [r4, #16]
 800b3bc:	1a98      	subs	r0, r3, r2
 800b3be:	6963      	ldr	r3, [r4, #20]
 800b3c0:	b2f6      	uxtb	r6, r6
 800b3c2:	4283      	cmp	r3, r0
 800b3c4:	4637      	mov	r7, r6
 800b3c6:	dc04      	bgt.n	800b3d2 <__swbuf_r+0x3a>
 800b3c8:	4621      	mov	r1, r4
 800b3ca:	4628      	mov	r0, r5
 800b3cc:	f7ff ffbc 	bl	800b348 <_fflush_r>
 800b3d0:	b9e0      	cbnz	r0, 800b40c <__swbuf_r+0x74>
 800b3d2:	68a3      	ldr	r3, [r4, #8]
 800b3d4:	3b01      	subs	r3, #1
 800b3d6:	60a3      	str	r3, [r4, #8]
 800b3d8:	6823      	ldr	r3, [r4, #0]
 800b3da:	1c5a      	adds	r2, r3, #1
 800b3dc:	6022      	str	r2, [r4, #0]
 800b3de:	701e      	strb	r6, [r3, #0]
 800b3e0:	6962      	ldr	r2, [r4, #20]
 800b3e2:	1c43      	adds	r3, r0, #1
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	d004      	beq.n	800b3f2 <__swbuf_r+0x5a>
 800b3e8:	89a3      	ldrh	r3, [r4, #12]
 800b3ea:	07db      	lsls	r3, r3, #31
 800b3ec:	d506      	bpl.n	800b3fc <__swbuf_r+0x64>
 800b3ee:	2e0a      	cmp	r6, #10
 800b3f0:	d104      	bne.n	800b3fc <__swbuf_r+0x64>
 800b3f2:	4621      	mov	r1, r4
 800b3f4:	4628      	mov	r0, r5
 800b3f6:	f7ff ffa7 	bl	800b348 <_fflush_r>
 800b3fa:	b938      	cbnz	r0, 800b40c <__swbuf_r+0x74>
 800b3fc:	4638      	mov	r0, r7
 800b3fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b400:	4621      	mov	r1, r4
 800b402:	4628      	mov	r0, r5
 800b404:	f000 f806 	bl	800b414 <__swsetup_r>
 800b408:	2800      	cmp	r0, #0
 800b40a:	d0d5      	beq.n	800b3b8 <__swbuf_r+0x20>
 800b40c:	f04f 37ff 	mov.w	r7, #4294967295
 800b410:	e7f4      	b.n	800b3fc <__swbuf_r+0x64>
	...

0800b414 <__swsetup_r>:
 800b414:	b538      	push	{r3, r4, r5, lr}
 800b416:	4b2a      	ldr	r3, [pc, #168]	; (800b4c0 <__swsetup_r+0xac>)
 800b418:	4605      	mov	r5, r0
 800b41a:	6818      	ldr	r0, [r3, #0]
 800b41c:	460c      	mov	r4, r1
 800b41e:	b118      	cbz	r0, 800b428 <__swsetup_r+0x14>
 800b420:	6a03      	ldr	r3, [r0, #32]
 800b422:	b90b      	cbnz	r3, 800b428 <__swsetup_r+0x14>
 800b424:	f7fd f86e 	bl	8008504 <__sinit>
 800b428:	89a3      	ldrh	r3, [r4, #12]
 800b42a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b42e:	0718      	lsls	r0, r3, #28
 800b430:	d422      	bmi.n	800b478 <__swsetup_r+0x64>
 800b432:	06d9      	lsls	r1, r3, #27
 800b434:	d407      	bmi.n	800b446 <__swsetup_r+0x32>
 800b436:	2309      	movs	r3, #9
 800b438:	602b      	str	r3, [r5, #0]
 800b43a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b43e:	81a3      	strh	r3, [r4, #12]
 800b440:	f04f 30ff 	mov.w	r0, #4294967295
 800b444:	e034      	b.n	800b4b0 <__swsetup_r+0x9c>
 800b446:	0758      	lsls	r0, r3, #29
 800b448:	d512      	bpl.n	800b470 <__swsetup_r+0x5c>
 800b44a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b44c:	b141      	cbz	r1, 800b460 <__swsetup_r+0x4c>
 800b44e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b452:	4299      	cmp	r1, r3
 800b454:	d002      	beq.n	800b45c <__swsetup_r+0x48>
 800b456:	4628      	mov	r0, r5
 800b458:	f7fe f810 	bl	800947c <_free_r>
 800b45c:	2300      	movs	r3, #0
 800b45e:	6363      	str	r3, [r4, #52]	; 0x34
 800b460:	89a3      	ldrh	r3, [r4, #12]
 800b462:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b466:	81a3      	strh	r3, [r4, #12]
 800b468:	2300      	movs	r3, #0
 800b46a:	6063      	str	r3, [r4, #4]
 800b46c:	6923      	ldr	r3, [r4, #16]
 800b46e:	6023      	str	r3, [r4, #0]
 800b470:	89a3      	ldrh	r3, [r4, #12]
 800b472:	f043 0308 	orr.w	r3, r3, #8
 800b476:	81a3      	strh	r3, [r4, #12]
 800b478:	6923      	ldr	r3, [r4, #16]
 800b47a:	b94b      	cbnz	r3, 800b490 <__swsetup_r+0x7c>
 800b47c:	89a3      	ldrh	r3, [r4, #12]
 800b47e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b482:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b486:	d003      	beq.n	800b490 <__swsetup_r+0x7c>
 800b488:	4621      	mov	r1, r4
 800b48a:	4628      	mov	r0, r5
 800b48c:	f000 fc72 	bl	800bd74 <__smakebuf_r>
 800b490:	89a0      	ldrh	r0, [r4, #12]
 800b492:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b496:	f010 0301 	ands.w	r3, r0, #1
 800b49a:	d00a      	beq.n	800b4b2 <__swsetup_r+0x9e>
 800b49c:	2300      	movs	r3, #0
 800b49e:	60a3      	str	r3, [r4, #8]
 800b4a0:	6963      	ldr	r3, [r4, #20]
 800b4a2:	425b      	negs	r3, r3
 800b4a4:	61a3      	str	r3, [r4, #24]
 800b4a6:	6923      	ldr	r3, [r4, #16]
 800b4a8:	b943      	cbnz	r3, 800b4bc <__swsetup_r+0xa8>
 800b4aa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b4ae:	d1c4      	bne.n	800b43a <__swsetup_r+0x26>
 800b4b0:	bd38      	pop	{r3, r4, r5, pc}
 800b4b2:	0781      	lsls	r1, r0, #30
 800b4b4:	bf58      	it	pl
 800b4b6:	6963      	ldrpl	r3, [r4, #20]
 800b4b8:	60a3      	str	r3, [r4, #8]
 800b4ba:	e7f4      	b.n	800b4a6 <__swsetup_r+0x92>
 800b4bc:	2000      	movs	r0, #0
 800b4be:	e7f7      	b.n	800b4b0 <__swsetup_r+0x9c>
 800b4c0:	20000098 	.word	0x20000098

0800b4c4 <memmove>:
 800b4c4:	4288      	cmp	r0, r1
 800b4c6:	b510      	push	{r4, lr}
 800b4c8:	eb01 0402 	add.w	r4, r1, r2
 800b4cc:	d902      	bls.n	800b4d4 <memmove+0x10>
 800b4ce:	4284      	cmp	r4, r0
 800b4d0:	4623      	mov	r3, r4
 800b4d2:	d807      	bhi.n	800b4e4 <memmove+0x20>
 800b4d4:	1e43      	subs	r3, r0, #1
 800b4d6:	42a1      	cmp	r1, r4
 800b4d8:	d008      	beq.n	800b4ec <memmove+0x28>
 800b4da:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b4de:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b4e2:	e7f8      	b.n	800b4d6 <memmove+0x12>
 800b4e4:	4402      	add	r2, r0
 800b4e6:	4601      	mov	r1, r0
 800b4e8:	428a      	cmp	r2, r1
 800b4ea:	d100      	bne.n	800b4ee <memmove+0x2a>
 800b4ec:	bd10      	pop	{r4, pc}
 800b4ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b4f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b4f6:	e7f7      	b.n	800b4e8 <memmove+0x24>

0800b4f8 <strncmp>:
 800b4f8:	b510      	push	{r4, lr}
 800b4fa:	b16a      	cbz	r2, 800b518 <strncmp+0x20>
 800b4fc:	3901      	subs	r1, #1
 800b4fe:	1884      	adds	r4, r0, r2
 800b500:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b504:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b508:	429a      	cmp	r2, r3
 800b50a:	d103      	bne.n	800b514 <strncmp+0x1c>
 800b50c:	42a0      	cmp	r0, r4
 800b50e:	d001      	beq.n	800b514 <strncmp+0x1c>
 800b510:	2a00      	cmp	r2, #0
 800b512:	d1f5      	bne.n	800b500 <strncmp+0x8>
 800b514:	1ad0      	subs	r0, r2, r3
 800b516:	bd10      	pop	{r4, pc}
 800b518:	4610      	mov	r0, r2
 800b51a:	e7fc      	b.n	800b516 <strncmp+0x1e>

0800b51c <_sbrk_r>:
 800b51c:	b538      	push	{r3, r4, r5, lr}
 800b51e:	4d06      	ldr	r5, [pc, #24]	; (800b538 <_sbrk_r+0x1c>)
 800b520:	2300      	movs	r3, #0
 800b522:	4604      	mov	r4, r0
 800b524:	4608      	mov	r0, r1
 800b526:	602b      	str	r3, [r5, #0]
 800b528:	f7f8 f820 	bl	800356c <_sbrk>
 800b52c:	1c43      	adds	r3, r0, #1
 800b52e:	d102      	bne.n	800b536 <_sbrk_r+0x1a>
 800b530:	682b      	ldr	r3, [r5, #0]
 800b532:	b103      	cbz	r3, 800b536 <_sbrk_r+0x1a>
 800b534:	6023      	str	r3, [r4, #0]
 800b536:	bd38      	pop	{r3, r4, r5, pc}
 800b538:	20000f30 	.word	0x20000f30
 800b53c:	00000000 	.word	0x00000000

0800b540 <nan>:
 800b540:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b548 <nan+0x8>
 800b544:	4770      	bx	lr
 800b546:	bf00      	nop
 800b548:	00000000 	.word	0x00000000
 800b54c:	7ff80000 	.word	0x7ff80000

0800b550 <__assert_func>:
 800b550:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b552:	4614      	mov	r4, r2
 800b554:	461a      	mov	r2, r3
 800b556:	4b09      	ldr	r3, [pc, #36]	; (800b57c <__assert_func+0x2c>)
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	4605      	mov	r5, r0
 800b55c:	68d8      	ldr	r0, [r3, #12]
 800b55e:	b14c      	cbz	r4, 800b574 <__assert_func+0x24>
 800b560:	4b07      	ldr	r3, [pc, #28]	; (800b580 <__assert_func+0x30>)
 800b562:	9100      	str	r1, [sp, #0]
 800b564:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b568:	4906      	ldr	r1, [pc, #24]	; (800b584 <__assert_func+0x34>)
 800b56a:	462b      	mov	r3, r5
 800b56c:	f000 fbca 	bl	800bd04 <fiprintf>
 800b570:	f000 fc5e 	bl	800be30 <abort>
 800b574:	4b04      	ldr	r3, [pc, #16]	; (800b588 <__assert_func+0x38>)
 800b576:	461c      	mov	r4, r3
 800b578:	e7f3      	b.n	800b562 <__assert_func+0x12>
 800b57a:	bf00      	nop
 800b57c:	20000098 	.word	0x20000098
 800b580:	0800e232 	.word	0x0800e232
 800b584:	0800e23f 	.word	0x0800e23f
 800b588:	0800e26d 	.word	0x0800e26d

0800b58c <_calloc_r>:
 800b58c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b58e:	fba1 2402 	umull	r2, r4, r1, r2
 800b592:	b94c      	cbnz	r4, 800b5a8 <_calloc_r+0x1c>
 800b594:	4611      	mov	r1, r2
 800b596:	9201      	str	r2, [sp, #4]
 800b598:	f7fd ffe4 	bl	8009564 <_malloc_r>
 800b59c:	9a01      	ldr	r2, [sp, #4]
 800b59e:	4605      	mov	r5, r0
 800b5a0:	b930      	cbnz	r0, 800b5b0 <_calloc_r+0x24>
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	b003      	add	sp, #12
 800b5a6:	bd30      	pop	{r4, r5, pc}
 800b5a8:	220c      	movs	r2, #12
 800b5aa:	6002      	str	r2, [r0, #0]
 800b5ac:	2500      	movs	r5, #0
 800b5ae:	e7f8      	b.n	800b5a2 <_calloc_r+0x16>
 800b5b0:	4621      	mov	r1, r4
 800b5b2:	f7fd f852 	bl	800865a <memset>
 800b5b6:	e7f4      	b.n	800b5a2 <_calloc_r+0x16>

0800b5b8 <rshift>:
 800b5b8:	6903      	ldr	r3, [r0, #16]
 800b5ba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b5be:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b5c2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b5c6:	f100 0414 	add.w	r4, r0, #20
 800b5ca:	dd45      	ble.n	800b658 <rshift+0xa0>
 800b5cc:	f011 011f 	ands.w	r1, r1, #31
 800b5d0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b5d4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b5d8:	d10c      	bne.n	800b5f4 <rshift+0x3c>
 800b5da:	f100 0710 	add.w	r7, r0, #16
 800b5de:	4629      	mov	r1, r5
 800b5e0:	42b1      	cmp	r1, r6
 800b5e2:	d334      	bcc.n	800b64e <rshift+0x96>
 800b5e4:	1a9b      	subs	r3, r3, r2
 800b5e6:	009b      	lsls	r3, r3, #2
 800b5e8:	1eea      	subs	r2, r5, #3
 800b5ea:	4296      	cmp	r6, r2
 800b5ec:	bf38      	it	cc
 800b5ee:	2300      	movcc	r3, #0
 800b5f0:	4423      	add	r3, r4
 800b5f2:	e015      	b.n	800b620 <rshift+0x68>
 800b5f4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b5f8:	f1c1 0820 	rsb	r8, r1, #32
 800b5fc:	40cf      	lsrs	r7, r1
 800b5fe:	f105 0e04 	add.w	lr, r5, #4
 800b602:	46a1      	mov	r9, r4
 800b604:	4576      	cmp	r6, lr
 800b606:	46f4      	mov	ip, lr
 800b608:	d815      	bhi.n	800b636 <rshift+0x7e>
 800b60a:	1a9a      	subs	r2, r3, r2
 800b60c:	0092      	lsls	r2, r2, #2
 800b60e:	3a04      	subs	r2, #4
 800b610:	3501      	adds	r5, #1
 800b612:	42ae      	cmp	r6, r5
 800b614:	bf38      	it	cc
 800b616:	2200      	movcc	r2, #0
 800b618:	18a3      	adds	r3, r4, r2
 800b61a:	50a7      	str	r7, [r4, r2]
 800b61c:	b107      	cbz	r7, 800b620 <rshift+0x68>
 800b61e:	3304      	adds	r3, #4
 800b620:	1b1a      	subs	r2, r3, r4
 800b622:	42a3      	cmp	r3, r4
 800b624:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b628:	bf08      	it	eq
 800b62a:	2300      	moveq	r3, #0
 800b62c:	6102      	str	r2, [r0, #16]
 800b62e:	bf08      	it	eq
 800b630:	6143      	streq	r3, [r0, #20]
 800b632:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b636:	f8dc c000 	ldr.w	ip, [ip]
 800b63a:	fa0c fc08 	lsl.w	ip, ip, r8
 800b63e:	ea4c 0707 	orr.w	r7, ip, r7
 800b642:	f849 7b04 	str.w	r7, [r9], #4
 800b646:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b64a:	40cf      	lsrs	r7, r1
 800b64c:	e7da      	b.n	800b604 <rshift+0x4c>
 800b64e:	f851 cb04 	ldr.w	ip, [r1], #4
 800b652:	f847 cf04 	str.w	ip, [r7, #4]!
 800b656:	e7c3      	b.n	800b5e0 <rshift+0x28>
 800b658:	4623      	mov	r3, r4
 800b65a:	e7e1      	b.n	800b620 <rshift+0x68>

0800b65c <__hexdig_fun>:
 800b65c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b660:	2b09      	cmp	r3, #9
 800b662:	d802      	bhi.n	800b66a <__hexdig_fun+0xe>
 800b664:	3820      	subs	r0, #32
 800b666:	b2c0      	uxtb	r0, r0
 800b668:	4770      	bx	lr
 800b66a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b66e:	2b05      	cmp	r3, #5
 800b670:	d801      	bhi.n	800b676 <__hexdig_fun+0x1a>
 800b672:	3847      	subs	r0, #71	; 0x47
 800b674:	e7f7      	b.n	800b666 <__hexdig_fun+0xa>
 800b676:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b67a:	2b05      	cmp	r3, #5
 800b67c:	d801      	bhi.n	800b682 <__hexdig_fun+0x26>
 800b67e:	3827      	subs	r0, #39	; 0x27
 800b680:	e7f1      	b.n	800b666 <__hexdig_fun+0xa>
 800b682:	2000      	movs	r0, #0
 800b684:	4770      	bx	lr
	...

0800b688 <__gethex>:
 800b688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b68c:	4617      	mov	r7, r2
 800b68e:	680a      	ldr	r2, [r1, #0]
 800b690:	b085      	sub	sp, #20
 800b692:	f102 0b02 	add.w	fp, r2, #2
 800b696:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b69a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b69e:	4681      	mov	r9, r0
 800b6a0:	468a      	mov	sl, r1
 800b6a2:	9302      	str	r3, [sp, #8]
 800b6a4:	32fe      	adds	r2, #254	; 0xfe
 800b6a6:	eb02 030b 	add.w	r3, r2, fp
 800b6aa:	46d8      	mov	r8, fp
 800b6ac:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800b6b0:	9301      	str	r3, [sp, #4]
 800b6b2:	2830      	cmp	r0, #48	; 0x30
 800b6b4:	d0f7      	beq.n	800b6a6 <__gethex+0x1e>
 800b6b6:	f7ff ffd1 	bl	800b65c <__hexdig_fun>
 800b6ba:	4604      	mov	r4, r0
 800b6bc:	2800      	cmp	r0, #0
 800b6be:	d138      	bne.n	800b732 <__gethex+0xaa>
 800b6c0:	49a7      	ldr	r1, [pc, #668]	; (800b960 <__gethex+0x2d8>)
 800b6c2:	2201      	movs	r2, #1
 800b6c4:	4640      	mov	r0, r8
 800b6c6:	f7ff ff17 	bl	800b4f8 <strncmp>
 800b6ca:	4606      	mov	r6, r0
 800b6cc:	2800      	cmp	r0, #0
 800b6ce:	d169      	bne.n	800b7a4 <__gethex+0x11c>
 800b6d0:	f898 0001 	ldrb.w	r0, [r8, #1]
 800b6d4:	465d      	mov	r5, fp
 800b6d6:	f7ff ffc1 	bl	800b65c <__hexdig_fun>
 800b6da:	2800      	cmp	r0, #0
 800b6dc:	d064      	beq.n	800b7a8 <__gethex+0x120>
 800b6de:	465a      	mov	r2, fp
 800b6e0:	7810      	ldrb	r0, [r2, #0]
 800b6e2:	2830      	cmp	r0, #48	; 0x30
 800b6e4:	4690      	mov	r8, r2
 800b6e6:	f102 0201 	add.w	r2, r2, #1
 800b6ea:	d0f9      	beq.n	800b6e0 <__gethex+0x58>
 800b6ec:	f7ff ffb6 	bl	800b65c <__hexdig_fun>
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	fab0 f480 	clz	r4, r0
 800b6f6:	0964      	lsrs	r4, r4, #5
 800b6f8:	465e      	mov	r6, fp
 800b6fa:	9301      	str	r3, [sp, #4]
 800b6fc:	4642      	mov	r2, r8
 800b6fe:	4615      	mov	r5, r2
 800b700:	3201      	adds	r2, #1
 800b702:	7828      	ldrb	r0, [r5, #0]
 800b704:	f7ff ffaa 	bl	800b65c <__hexdig_fun>
 800b708:	2800      	cmp	r0, #0
 800b70a:	d1f8      	bne.n	800b6fe <__gethex+0x76>
 800b70c:	4994      	ldr	r1, [pc, #592]	; (800b960 <__gethex+0x2d8>)
 800b70e:	2201      	movs	r2, #1
 800b710:	4628      	mov	r0, r5
 800b712:	f7ff fef1 	bl	800b4f8 <strncmp>
 800b716:	b978      	cbnz	r0, 800b738 <__gethex+0xb0>
 800b718:	b946      	cbnz	r6, 800b72c <__gethex+0xa4>
 800b71a:	1c6e      	adds	r6, r5, #1
 800b71c:	4632      	mov	r2, r6
 800b71e:	4615      	mov	r5, r2
 800b720:	3201      	adds	r2, #1
 800b722:	7828      	ldrb	r0, [r5, #0]
 800b724:	f7ff ff9a 	bl	800b65c <__hexdig_fun>
 800b728:	2800      	cmp	r0, #0
 800b72a:	d1f8      	bne.n	800b71e <__gethex+0x96>
 800b72c:	1b73      	subs	r3, r6, r5
 800b72e:	009e      	lsls	r6, r3, #2
 800b730:	e004      	b.n	800b73c <__gethex+0xb4>
 800b732:	2400      	movs	r4, #0
 800b734:	4626      	mov	r6, r4
 800b736:	e7e1      	b.n	800b6fc <__gethex+0x74>
 800b738:	2e00      	cmp	r6, #0
 800b73a:	d1f7      	bne.n	800b72c <__gethex+0xa4>
 800b73c:	782b      	ldrb	r3, [r5, #0]
 800b73e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b742:	2b50      	cmp	r3, #80	; 0x50
 800b744:	d13d      	bne.n	800b7c2 <__gethex+0x13a>
 800b746:	786b      	ldrb	r3, [r5, #1]
 800b748:	2b2b      	cmp	r3, #43	; 0x2b
 800b74a:	d02f      	beq.n	800b7ac <__gethex+0x124>
 800b74c:	2b2d      	cmp	r3, #45	; 0x2d
 800b74e:	d031      	beq.n	800b7b4 <__gethex+0x12c>
 800b750:	1c69      	adds	r1, r5, #1
 800b752:	f04f 0b00 	mov.w	fp, #0
 800b756:	7808      	ldrb	r0, [r1, #0]
 800b758:	f7ff ff80 	bl	800b65c <__hexdig_fun>
 800b75c:	1e42      	subs	r2, r0, #1
 800b75e:	b2d2      	uxtb	r2, r2
 800b760:	2a18      	cmp	r2, #24
 800b762:	d82e      	bhi.n	800b7c2 <__gethex+0x13a>
 800b764:	f1a0 0210 	sub.w	r2, r0, #16
 800b768:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b76c:	f7ff ff76 	bl	800b65c <__hexdig_fun>
 800b770:	f100 3cff 	add.w	ip, r0, #4294967295
 800b774:	fa5f fc8c 	uxtb.w	ip, ip
 800b778:	f1bc 0f18 	cmp.w	ip, #24
 800b77c:	d91d      	bls.n	800b7ba <__gethex+0x132>
 800b77e:	f1bb 0f00 	cmp.w	fp, #0
 800b782:	d000      	beq.n	800b786 <__gethex+0xfe>
 800b784:	4252      	negs	r2, r2
 800b786:	4416      	add	r6, r2
 800b788:	f8ca 1000 	str.w	r1, [sl]
 800b78c:	b1dc      	cbz	r4, 800b7c6 <__gethex+0x13e>
 800b78e:	9b01      	ldr	r3, [sp, #4]
 800b790:	2b00      	cmp	r3, #0
 800b792:	bf14      	ite	ne
 800b794:	f04f 0800 	movne.w	r8, #0
 800b798:	f04f 0806 	moveq.w	r8, #6
 800b79c:	4640      	mov	r0, r8
 800b79e:	b005      	add	sp, #20
 800b7a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7a4:	4645      	mov	r5, r8
 800b7a6:	4626      	mov	r6, r4
 800b7a8:	2401      	movs	r4, #1
 800b7aa:	e7c7      	b.n	800b73c <__gethex+0xb4>
 800b7ac:	f04f 0b00 	mov.w	fp, #0
 800b7b0:	1ca9      	adds	r1, r5, #2
 800b7b2:	e7d0      	b.n	800b756 <__gethex+0xce>
 800b7b4:	f04f 0b01 	mov.w	fp, #1
 800b7b8:	e7fa      	b.n	800b7b0 <__gethex+0x128>
 800b7ba:	230a      	movs	r3, #10
 800b7bc:	fb03 0002 	mla	r0, r3, r2, r0
 800b7c0:	e7d0      	b.n	800b764 <__gethex+0xdc>
 800b7c2:	4629      	mov	r1, r5
 800b7c4:	e7e0      	b.n	800b788 <__gethex+0x100>
 800b7c6:	eba5 0308 	sub.w	r3, r5, r8
 800b7ca:	3b01      	subs	r3, #1
 800b7cc:	4621      	mov	r1, r4
 800b7ce:	2b07      	cmp	r3, #7
 800b7d0:	dc0a      	bgt.n	800b7e8 <__gethex+0x160>
 800b7d2:	4648      	mov	r0, r9
 800b7d4:	f7fd ff52 	bl	800967c <_Balloc>
 800b7d8:	4604      	mov	r4, r0
 800b7da:	b940      	cbnz	r0, 800b7ee <__gethex+0x166>
 800b7dc:	4b61      	ldr	r3, [pc, #388]	; (800b964 <__gethex+0x2dc>)
 800b7de:	4602      	mov	r2, r0
 800b7e0:	21e4      	movs	r1, #228	; 0xe4
 800b7e2:	4861      	ldr	r0, [pc, #388]	; (800b968 <__gethex+0x2e0>)
 800b7e4:	f7ff feb4 	bl	800b550 <__assert_func>
 800b7e8:	3101      	adds	r1, #1
 800b7ea:	105b      	asrs	r3, r3, #1
 800b7ec:	e7ef      	b.n	800b7ce <__gethex+0x146>
 800b7ee:	f100 0a14 	add.w	sl, r0, #20
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	495a      	ldr	r1, [pc, #360]	; (800b960 <__gethex+0x2d8>)
 800b7f6:	f8cd a004 	str.w	sl, [sp, #4]
 800b7fa:	469b      	mov	fp, r3
 800b7fc:	45a8      	cmp	r8, r5
 800b7fe:	d342      	bcc.n	800b886 <__gethex+0x1fe>
 800b800:	9801      	ldr	r0, [sp, #4]
 800b802:	f840 bb04 	str.w	fp, [r0], #4
 800b806:	eba0 000a 	sub.w	r0, r0, sl
 800b80a:	1080      	asrs	r0, r0, #2
 800b80c:	6120      	str	r0, [r4, #16]
 800b80e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800b812:	4658      	mov	r0, fp
 800b814:	f7fe f824 	bl	8009860 <__hi0bits>
 800b818:	683d      	ldr	r5, [r7, #0]
 800b81a:	eba8 0000 	sub.w	r0, r8, r0
 800b81e:	42a8      	cmp	r0, r5
 800b820:	dd59      	ble.n	800b8d6 <__gethex+0x24e>
 800b822:	eba0 0805 	sub.w	r8, r0, r5
 800b826:	4641      	mov	r1, r8
 800b828:	4620      	mov	r0, r4
 800b82a:	f7fe fbb3 	bl	8009f94 <__any_on>
 800b82e:	4683      	mov	fp, r0
 800b830:	b1b8      	cbz	r0, 800b862 <__gethex+0x1da>
 800b832:	f108 33ff 	add.w	r3, r8, #4294967295
 800b836:	1159      	asrs	r1, r3, #5
 800b838:	f003 021f 	and.w	r2, r3, #31
 800b83c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b840:	f04f 0b01 	mov.w	fp, #1
 800b844:	fa0b f202 	lsl.w	r2, fp, r2
 800b848:	420a      	tst	r2, r1
 800b84a:	d00a      	beq.n	800b862 <__gethex+0x1da>
 800b84c:	455b      	cmp	r3, fp
 800b84e:	dd06      	ble.n	800b85e <__gethex+0x1d6>
 800b850:	f1a8 0102 	sub.w	r1, r8, #2
 800b854:	4620      	mov	r0, r4
 800b856:	f7fe fb9d 	bl	8009f94 <__any_on>
 800b85a:	2800      	cmp	r0, #0
 800b85c:	d138      	bne.n	800b8d0 <__gethex+0x248>
 800b85e:	f04f 0b02 	mov.w	fp, #2
 800b862:	4641      	mov	r1, r8
 800b864:	4620      	mov	r0, r4
 800b866:	f7ff fea7 	bl	800b5b8 <rshift>
 800b86a:	4446      	add	r6, r8
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	42b3      	cmp	r3, r6
 800b870:	da41      	bge.n	800b8f6 <__gethex+0x26e>
 800b872:	4621      	mov	r1, r4
 800b874:	4648      	mov	r0, r9
 800b876:	f7fd ff41 	bl	80096fc <_Bfree>
 800b87a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b87c:	2300      	movs	r3, #0
 800b87e:	6013      	str	r3, [r2, #0]
 800b880:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800b884:	e78a      	b.n	800b79c <__gethex+0x114>
 800b886:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800b88a:	2a2e      	cmp	r2, #46	; 0x2e
 800b88c:	d014      	beq.n	800b8b8 <__gethex+0x230>
 800b88e:	2b20      	cmp	r3, #32
 800b890:	d106      	bne.n	800b8a0 <__gethex+0x218>
 800b892:	9b01      	ldr	r3, [sp, #4]
 800b894:	f843 bb04 	str.w	fp, [r3], #4
 800b898:	f04f 0b00 	mov.w	fp, #0
 800b89c:	9301      	str	r3, [sp, #4]
 800b89e:	465b      	mov	r3, fp
 800b8a0:	7828      	ldrb	r0, [r5, #0]
 800b8a2:	9303      	str	r3, [sp, #12]
 800b8a4:	f7ff feda 	bl	800b65c <__hexdig_fun>
 800b8a8:	9b03      	ldr	r3, [sp, #12]
 800b8aa:	f000 000f 	and.w	r0, r0, #15
 800b8ae:	4098      	lsls	r0, r3
 800b8b0:	ea4b 0b00 	orr.w	fp, fp, r0
 800b8b4:	3304      	adds	r3, #4
 800b8b6:	e7a1      	b.n	800b7fc <__gethex+0x174>
 800b8b8:	45a8      	cmp	r8, r5
 800b8ba:	d8e8      	bhi.n	800b88e <__gethex+0x206>
 800b8bc:	2201      	movs	r2, #1
 800b8be:	4628      	mov	r0, r5
 800b8c0:	9303      	str	r3, [sp, #12]
 800b8c2:	f7ff fe19 	bl	800b4f8 <strncmp>
 800b8c6:	4926      	ldr	r1, [pc, #152]	; (800b960 <__gethex+0x2d8>)
 800b8c8:	9b03      	ldr	r3, [sp, #12]
 800b8ca:	2800      	cmp	r0, #0
 800b8cc:	d1df      	bne.n	800b88e <__gethex+0x206>
 800b8ce:	e795      	b.n	800b7fc <__gethex+0x174>
 800b8d0:	f04f 0b03 	mov.w	fp, #3
 800b8d4:	e7c5      	b.n	800b862 <__gethex+0x1da>
 800b8d6:	da0b      	bge.n	800b8f0 <__gethex+0x268>
 800b8d8:	eba5 0800 	sub.w	r8, r5, r0
 800b8dc:	4621      	mov	r1, r4
 800b8de:	4642      	mov	r2, r8
 800b8e0:	4648      	mov	r0, r9
 800b8e2:	f7fe f925 	bl	8009b30 <__lshift>
 800b8e6:	eba6 0608 	sub.w	r6, r6, r8
 800b8ea:	4604      	mov	r4, r0
 800b8ec:	f100 0a14 	add.w	sl, r0, #20
 800b8f0:	f04f 0b00 	mov.w	fp, #0
 800b8f4:	e7ba      	b.n	800b86c <__gethex+0x1e4>
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	42b3      	cmp	r3, r6
 800b8fa:	dd73      	ble.n	800b9e4 <__gethex+0x35c>
 800b8fc:	1b9e      	subs	r6, r3, r6
 800b8fe:	42b5      	cmp	r5, r6
 800b900:	dc34      	bgt.n	800b96c <__gethex+0x2e4>
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2b02      	cmp	r3, #2
 800b906:	d023      	beq.n	800b950 <__gethex+0x2c8>
 800b908:	2b03      	cmp	r3, #3
 800b90a:	d025      	beq.n	800b958 <__gethex+0x2d0>
 800b90c:	2b01      	cmp	r3, #1
 800b90e:	d115      	bne.n	800b93c <__gethex+0x2b4>
 800b910:	42b5      	cmp	r5, r6
 800b912:	d113      	bne.n	800b93c <__gethex+0x2b4>
 800b914:	2d01      	cmp	r5, #1
 800b916:	d10b      	bne.n	800b930 <__gethex+0x2a8>
 800b918:	9a02      	ldr	r2, [sp, #8]
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6013      	str	r3, [r2, #0]
 800b91e:	2301      	movs	r3, #1
 800b920:	6123      	str	r3, [r4, #16]
 800b922:	f8ca 3000 	str.w	r3, [sl]
 800b926:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b928:	f04f 0862 	mov.w	r8, #98	; 0x62
 800b92c:	601c      	str	r4, [r3, #0]
 800b92e:	e735      	b.n	800b79c <__gethex+0x114>
 800b930:	1e69      	subs	r1, r5, #1
 800b932:	4620      	mov	r0, r4
 800b934:	f7fe fb2e 	bl	8009f94 <__any_on>
 800b938:	2800      	cmp	r0, #0
 800b93a:	d1ed      	bne.n	800b918 <__gethex+0x290>
 800b93c:	4621      	mov	r1, r4
 800b93e:	4648      	mov	r0, r9
 800b940:	f7fd fedc 	bl	80096fc <_Bfree>
 800b944:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b946:	2300      	movs	r3, #0
 800b948:	6013      	str	r3, [r2, #0]
 800b94a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800b94e:	e725      	b.n	800b79c <__gethex+0x114>
 800b950:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b952:	2b00      	cmp	r3, #0
 800b954:	d1f2      	bne.n	800b93c <__gethex+0x2b4>
 800b956:	e7df      	b.n	800b918 <__gethex+0x290>
 800b958:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d1dc      	bne.n	800b918 <__gethex+0x290>
 800b95e:	e7ed      	b.n	800b93c <__gethex+0x2b4>
 800b960:	0800e0c4 	.word	0x0800e0c4
 800b964:	0800df5d 	.word	0x0800df5d
 800b968:	0800e26e 	.word	0x0800e26e
 800b96c:	f106 38ff 	add.w	r8, r6, #4294967295
 800b970:	f1bb 0f00 	cmp.w	fp, #0
 800b974:	d133      	bne.n	800b9de <__gethex+0x356>
 800b976:	f1b8 0f00 	cmp.w	r8, #0
 800b97a:	d004      	beq.n	800b986 <__gethex+0x2fe>
 800b97c:	4641      	mov	r1, r8
 800b97e:	4620      	mov	r0, r4
 800b980:	f7fe fb08 	bl	8009f94 <__any_on>
 800b984:	4683      	mov	fp, r0
 800b986:	ea4f 1268 	mov.w	r2, r8, asr #5
 800b98a:	2301      	movs	r3, #1
 800b98c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b990:	f008 081f 	and.w	r8, r8, #31
 800b994:	fa03 f308 	lsl.w	r3, r3, r8
 800b998:	4213      	tst	r3, r2
 800b99a:	4631      	mov	r1, r6
 800b99c:	4620      	mov	r0, r4
 800b99e:	bf18      	it	ne
 800b9a0:	f04b 0b02 	orrne.w	fp, fp, #2
 800b9a4:	1bad      	subs	r5, r5, r6
 800b9a6:	f7ff fe07 	bl	800b5b8 <rshift>
 800b9aa:	687e      	ldr	r6, [r7, #4]
 800b9ac:	f04f 0802 	mov.w	r8, #2
 800b9b0:	f1bb 0f00 	cmp.w	fp, #0
 800b9b4:	d04a      	beq.n	800ba4c <__gethex+0x3c4>
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	2b02      	cmp	r3, #2
 800b9ba:	d016      	beq.n	800b9ea <__gethex+0x362>
 800b9bc:	2b03      	cmp	r3, #3
 800b9be:	d018      	beq.n	800b9f2 <__gethex+0x36a>
 800b9c0:	2b01      	cmp	r3, #1
 800b9c2:	d109      	bne.n	800b9d8 <__gethex+0x350>
 800b9c4:	f01b 0f02 	tst.w	fp, #2
 800b9c8:	d006      	beq.n	800b9d8 <__gethex+0x350>
 800b9ca:	f8da 3000 	ldr.w	r3, [sl]
 800b9ce:	ea4b 0b03 	orr.w	fp, fp, r3
 800b9d2:	f01b 0f01 	tst.w	fp, #1
 800b9d6:	d10f      	bne.n	800b9f8 <__gethex+0x370>
 800b9d8:	f048 0810 	orr.w	r8, r8, #16
 800b9dc:	e036      	b.n	800ba4c <__gethex+0x3c4>
 800b9de:	f04f 0b01 	mov.w	fp, #1
 800b9e2:	e7d0      	b.n	800b986 <__gethex+0x2fe>
 800b9e4:	f04f 0801 	mov.w	r8, #1
 800b9e8:	e7e2      	b.n	800b9b0 <__gethex+0x328>
 800b9ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b9ec:	f1c3 0301 	rsb	r3, r3, #1
 800b9f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800b9f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d0ef      	beq.n	800b9d8 <__gethex+0x350>
 800b9f8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b9fc:	f104 0214 	add.w	r2, r4, #20
 800ba00:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800ba04:	9301      	str	r3, [sp, #4]
 800ba06:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	4694      	mov	ip, r2
 800ba0e:	f852 1b04 	ldr.w	r1, [r2], #4
 800ba12:	f1b1 3fff 	cmp.w	r1, #4294967295
 800ba16:	d01e      	beq.n	800ba56 <__gethex+0x3ce>
 800ba18:	3101      	adds	r1, #1
 800ba1a:	f8cc 1000 	str.w	r1, [ip]
 800ba1e:	f1b8 0f02 	cmp.w	r8, #2
 800ba22:	f104 0214 	add.w	r2, r4, #20
 800ba26:	d13d      	bne.n	800baa4 <__gethex+0x41c>
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	3b01      	subs	r3, #1
 800ba2c:	42ab      	cmp	r3, r5
 800ba2e:	d10b      	bne.n	800ba48 <__gethex+0x3c0>
 800ba30:	1169      	asrs	r1, r5, #5
 800ba32:	2301      	movs	r3, #1
 800ba34:	f005 051f 	and.w	r5, r5, #31
 800ba38:	fa03 f505 	lsl.w	r5, r3, r5
 800ba3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba40:	421d      	tst	r5, r3
 800ba42:	bf18      	it	ne
 800ba44:	f04f 0801 	movne.w	r8, #1
 800ba48:	f048 0820 	orr.w	r8, r8, #32
 800ba4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba4e:	601c      	str	r4, [r3, #0]
 800ba50:	9b02      	ldr	r3, [sp, #8]
 800ba52:	601e      	str	r6, [r3, #0]
 800ba54:	e6a2      	b.n	800b79c <__gethex+0x114>
 800ba56:	4290      	cmp	r0, r2
 800ba58:	f842 3c04 	str.w	r3, [r2, #-4]
 800ba5c:	d8d6      	bhi.n	800ba0c <__gethex+0x384>
 800ba5e:	68a2      	ldr	r2, [r4, #8]
 800ba60:	4593      	cmp	fp, r2
 800ba62:	db17      	blt.n	800ba94 <__gethex+0x40c>
 800ba64:	6861      	ldr	r1, [r4, #4]
 800ba66:	4648      	mov	r0, r9
 800ba68:	3101      	adds	r1, #1
 800ba6a:	f7fd fe07 	bl	800967c <_Balloc>
 800ba6e:	4682      	mov	sl, r0
 800ba70:	b918      	cbnz	r0, 800ba7a <__gethex+0x3f2>
 800ba72:	4b1b      	ldr	r3, [pc, #108]	; (800bae0 <__gethex+0x458>)
 800ba74:	4602      	mov	r2, r0
 800ba76:	2184      	movs	r1, #132	; 0x84
 800ba78:	e6b3      	b.n	800b7e2 <__gethex+0x15a>
 800ba7a:	6922      	ldr	r2, [r4, #16]
 800ba7c:	3202      	adds	r2, #2
 800ba7e:	f104 010c 	add.w	r1, r4, #12
 800ba82:	0092      	lsls	r2, r2, #2
 800ba84:	300c      	adds	r0, #12
 800ba86:	f7fc fe68 	bl	800875a <memcpy>
 800ba8a:	4621      	mov	r1, r4
 800ba8c:	4648      	mov	r0, r9
 800ba8e:	f7fd fe35 	bl	80096fc <_Bfree>
 800ba92:	4654      	mov	r4, sl
 800ba94:	6922      	ldr	r2, [r4, #16]
 800ba96:	1c51      	adds	r1, r2, #1
 800ba98:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ba9c:	6121      	str	r1, [r4, #16]
 800ba9e:	2101      	movs	r1, #1
 800baa0:	6151      	str	r1, [r2, #20]
 800baa2:	e7bc      	b.n	800ba1e <__gethex+0x396>
 800baa4:	6921      	ldr	r1, [r4, #16]
 800baa6:	4559      	cmp	r1, fp
 800baa8:	dd0b      	ble.n	800bac2 <__gethex+0x43a>
 800baaa:	2101      	movs	r1, #1
 800baac:	4620      	mov	r0, r4
 800baae:	f7ff fd83 	bl	800b5b8 <rshift>
 800bab2:	68bb      	ldr	r3, [r7, #8]
 800bab4:	3601      	adds	r6, #1
 800bab6:	42b3      	cmp	r3, r6
 800bab8:	f6ff aedb 	blt.w	800b872 <__gethex+0x1ea>
 800babc:	f04f 0801 	mov.w	r8, #1
 800bac0:	e7c2      	b.n	800ba48 <__gethex+0x3c0>
 800bac2:	f015 051f 	ands.w	r5, r5, #31
 800bac6:	d0f9      	beq.n	800babc <__gethex+0x434>
 800bac8:	9b01      	ldr	r3, [sp, #4]
 800baca:	441a      	add	r2, r3
 800bacc:	f1c5 0520 	rsb	r5, r5, #32
 800bad0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800bad4:	f7fd fec4 	bl	8009860 <__hi0bits>
 800bad8:	42a8      	cmp	r0, r5
 800bada:	dbe6      	blt.n	800baaa <__gethex+0x422>
 800badc:	e7ee      	b.n	800babc <__gethex+0x434>
 800bade:	bf00      	nop
 800bae0:	0800df5d 	.word	0x0800df5d

0800bae4 <L_shift>:
 800bae4:	f1c2 0208 	rsb	r2, r2, #8
 800bae8:	0092      	lsls	r2, r2, #2
 800baea:	b570      	push	{r4, r5, r6, lr}
 800baec:	f1c2 0620 	rsb	r6, r2, #32
 800baf0:	6843      	ldr	r3, [r0, #4]
 800baf2:	6804      	ldr	r4, [r0, #0]
 800baf4:	fa03 f506 	lsl.w	r5, r3, r6
 800baf8:	432c      	orrs	r4, r5
 800bafa:	40d3      	lsrs	r3, r2
 800bafc:	6004      	str	r4, [r0, #0]
 800bafe:	f840 3f04 	str.w	r3, [r0, #4]!
 800bb02:	4288      	cmp	r0, r1
 800bb04:	d3f4      	bcc.n	800baf0 <L_shift+0xc>
 800bb06:	bd70      	pop	{r4, r5, r6, pc}

0800bb08 <__match>:
 800bb08:	b530      	push	{r4, r5, lr}
 800bb0a:	6803      	ldr	r3, [r0, #0]
 800bb0c:	3301      	adds	r3, #1
 800bb0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb12:	b914      	cbnz	r4, 800bb1a <__match+0x12>
 800bb14:	6003      	str	r3, [r0, #0]
 800bb16:	2001      	movs	r0, #1
 800bb18:	bd30      	pop	{r4, r5, pc}
 800bb1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb1e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bb22:	2d19      	cmp	r5, #25
 800bb24:	bf98      	it	ls
 800bb26:	3220      	addls	r2, #32
 800bb28:	42a2      	cmp	r2, r4
 800bb2a:	d0f0      	beq.n	800bb0e <__match+0x6>
 800bb2c:	2000      	movs	r0, #0
 800bb2e:	e7f3      	b.n	800bb18 <__match+0x10>

0800bb30 <__hexnan>:
 800bb30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb34:	680b      	ldr	r3, [r1, #0]
 800bb36:	6801      	ldr	r1, [r0, #0]
 800bb38:	115e      	asrs	r6, r3, #5
 800bb3a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bb3e:	f013 031f 	ands.w	r3, r3, #31
 800bb42:	b087      	sub	sp, #28
 800bb44:	bf18      	it	ne
 800bb46:	3604      	addne	r6, #4
 800bb48:	2500      	movs	r5, #0
 800bb4a:	1f37      	subs	r7, r6, #4
 800bb4c:	4682      	mov	sl, r0
 800bb4e:	4690      	mov	r8, r2
 800bb50:	9301      	str	r3, [sp, #4]
 800bb52:	f846 5c04 	str.w	r5, [r6, #-4]
 800bb56:	46b9      	mov	r9, r7
 800bb58:	463c      	mov	r4, r7
 800bb5a:	9502      	str	r5, [sp, #8]
 800bb5c:	46ab      	mov	fp, r5
 800bb5e:	784a      	ldrb	r2, [r1, #1]
 800bb60:	1c4b      	adds	r3, r1, #1
 800bb62:	9303      	str	r3, [sp, #12]
 800bb64:	b342      	cbz	r2, 800bbb8 <__hexnan+0x88>
 800bb66:	4610      	mov	r0, r2
 800bb68:	9105      	str	r1, [sp, #20]
 800bb6a:	9204      	str	r2, [sp, #16]
 800bb6c:	f7ff fd76 	bl	800b65c <__hexdig_fun>
 800bb70:	2800      	cmp	r0, #0
 800bb72:	d14f      	bne.n	800bc14 <__hexnan+0xe4>
 800bb74:	9a04      	ldr	r2, [sp, #16]
 800bb76:	9905      	ldr	r1, [sp, #20]
 800bb78:	2a20      	cmp	r2, #32
 800bb7a:	d818      	bhi.n	800bbae <__hexnan+0x7e>
 800bb7c:	9b02      	ldr	r3, [sp, #8]
 800bb7e:	459b      	cmp	fp, r3
 800bb80:	dd13      	ble.n	800bbaa <__hexnan+0x7a>
 800bb82:	454c      	cmp	r4, r9
 800bb84:	d206      	bcs.n	800bb94 <__hexnan+0x64>
 800bb86:	2d07      	cmp	r5, #7
 800bb88:	dc04      	bgt.n	800bb94 <__hexnan+0x64>
 800bb8a:	462a      	mov	r2, r5
 800bb8c:	4649      	mov	r1, r9
 800bb8e:	4620      	mov	r0, r4
 800bb90:	f7ff ffa8 	bl	800bae4 <L_shift>
 800bb94:	4544      	cmp	r4, r8
 800bb96:	d950      	bls.n	800bc3a <__hexnan+0x10a>
 800bb98:	2300      	movs	r3, #0
 800bb9a:	f1a4 0904 	sub.w	r9, r4, #4
 800bb9e:	f844 3c04 	str.w	r3, [r4, #-4]
 800bba2:	f8cd b008 	str.w	fp, [sp, #8]
 800bba6:	464c      	mov	r4, r9
 800bba8:	461d      	mov	r5, r3
 800bbaa:	9903      	ldr	r1, [sp, #12]
 800bbac:	e7d7      	b.n	800bb5e <__hexnan+0x2e>
 800bbae:	2a29      	cmp	r2, #41	; 0x29
 800bbb0:	d155      	bne.n	800bc5e <__hexnan+0x12e>
 800bbb2:	3102      	adds	r1, #2
 800bbb4:	f8ca 1000 	str.w	r1, [sl]
 800bbb8:	f1bb 0f00 	cmp.w	fp, #0
 800bbbc:	d04f      	beq.n	800bc5e <__hexnan+0x12e>
 800bbbe:	454c      	cmp	r4, r9
 800bbc0:	d206      	bcs.n	800bbd0 <__hexnan+0xa0>
 800bbc2:	2d07      	cmp	r5, #7
 800bbc4:	dc04      	bgt.n	800bbd0 <__hexnan+0xa0>
 800bbc6:	462a      	mov	r2, r5
 800bbc8:	4649      	mov	r1, r9
 800bbca:	4620      	mov	r0, r4
 800bbcc:	f7ff ff8a 	bl	800bae4 <L_shift>
 800bbd0:	4544      	cmp	r4, r8
 800bbd2:	d934      	bls.n	800bc3e <__hexnan+0x10e>
 800bbd4:	f1a8 0204 	sub.w	r2, r8, #4
 800bbd8:	4623      	mov	r3, r4
 800bbda:	f853 1b04 	ldr.w	r1, [r3], #4
 800bbde:	f842 1f04 	str.w	r1, [r2, #4]!
 800bbe2:	429f      	cmp	r7, r3
 800bbe4:	d2f9      	bcs.n	800bbda <__hexnan+0xaa>
 800bbe6:	1b3b      	subs	r3, r7, r4
 800bbe8:	f023 0303 	bic.w	r3, r3, #3
 800bbec:	3304      	adds	r3, #4
 800bbee:	3e03      	subs	r6, #3
 800bbf0:	3401      	adds	r4, #1
 800bbf2:	42a6      	cmp	r6, r4
 800bbf4:	bf38      	it	cc
 800bbf6:	2304      	movcc	r3, #4
 800bbf8:	4443      	add	r3, r8
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	f843 2b04 	str.w	r2, [r3], #4
 800bc00:	429f      	cmp	r7, r3
 800bc02:	d2fb      	bcs.n	800bbfc <__hexnan+0xcc>
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	b91b      	cbnz	r3, 800bc10 <__hexnan+0xe0>
 800bc08:	4547      	cmp	r7, r8
 800bc0a:	d126      	bne.n	800bc5a <__hexnan+0x12a>
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	603b      	str	r3, [r7, #0]
 800bc10:	2005      	movs	r0, #5
 800bc12:	e025      	b.n	800bc60 <__hexnan+0x130>
 800bc14:	3501      	adds	r5, #1
 800bc16:	2d08      	cmp	r5, #8
 800bc18:	f10b 0b01 	add.w	fp, fp, #1
 800bc1c:	dd06      	ble.n	800bc2c <__hexnan+0xfc>
 800bc1e:	4544      	cmp	r4, r8
 800bc20:	d9c3      	bls.n	800bbaa <__hexnan+0x7a>
 800bc22:	2300      	movs	r3, #0
 800bc24:	f844 3c04 	str.w	r3, [r4, #-4]
 800bc28:	2501      	movs	r5, #1
 800bc2a:	3c04      	subs	r4, #4
 800bc2c:	6822      	ldr	r2, [r4, #0]
 800bc2e:	f000 000f 	and.w	r0, r0, #15
 800bc32:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bc36:	6020      	str	r0, [r4, #0]
 800bc38:	e7b7      	b.n	800bbaa <__hexnan+0x7a>
 800bc3a:	2508      	movs	r5, #8
 800bc3c:	e7b5      	b.n	800bbaa <__hexnan+0x7a>
 800bc3e:	9b01      	ldr	r3, [sp, #4]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d0df      	beq.n	800bc04 <__hexnan+0xd4>
 800bc44:	f1c3 0320 	rsb	r3, r3, #32
 800bc48:	f04f 32ff 	mov.w	r2, #4294967295
 800bc4c:	40da      	lsrs	r2, r3
 800bc4e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bc52:	4013      	ands	r3, r2
 800bc54:	f846 3c04 	str.w	r3, [r6, #-4]
 800bc58:	e7d4      	b.n	800bc04 <__hexnan+0xd4>
 800bc5a:	3f04      	subs	r7, #4
 800bc5c:	e7d2      	b.n	800bc04 <__hexnan+0xd4>
 800bc5e:	2004      	movs	r0, #4
 800bc60:	b007      	add	sp, #28
 800bc62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bc66 <__ascii_mbtowc>:
 800bc66:	b082      	sub	sp, #8
 800bc68:	b901      	cbnz	r1, 800bc6c <__ascii_mbtowc+0x6>
 800bc6a:	a901      	add	r1, sp, #4
 800bc6c:	b142      	cbz	r2, 800bc80 <__ascii_mbtowc+0x1a>
 800bc6e:	b14b      	cbz	r3, 800bc84 <__ascii_mbtowc+0x1e>
 800bc70:	7813      	ldrb	r3, [r2, #0]
 800bc72:	600b      	str	r3, [r1, #0]
 800bc74:	7812      	ldrb	r2, [r2, #0]
 800bc76:	1e10      	subs	r0, r2, #0
 800bc78:	bf18      	it	ne
 800bc7a:	2001      	movne	r0, #1
 800bc7c:	b002      	add	sp, #8
 800bc7e:	4770      	bx	lr
 800bc80:	4610      	mov	r0, r2
 800bc82:	e7fb      	b.n	800bc7c <__ascii_mbtowc+0x16>
 800bc84:	f06f 0001 	mvn.w	r0, #1
 800bc88:	e7f8      	b.n	800bc7c <__ascii_mbtowc+0x16>

0800bc8a <_realloc_r>:
 800bc8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc8e:	4680      	mov	r8, r0
 800bc90:	4614      	mov	r4, r2
 800bc92:	460e      	mov	r6, r1
 800bc94:	b921      	cbnz	r1, 800bca0 <_realloc_r+0x16>
 800bc96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc9a:	4611      	mov	r1, r2
 800bc9c:	f7fd bc62 	b.w	8009564 <_malloc_r>
 800bca0:	b92a      	cbnz	r2, 800bcae <_realloc_r+0x24>
 800bca2:	f7fd fbeb 	bl	800947c <_free_r>
 800bca6:	4625      	mov	r5, r4
 800bca8:	4628      	mov	r0, r5
 800bcaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcae:	f000 f8c6 	bl	800be3e <_malloc_usable_size_r>
 800bcb2:	4284      	cmp	r4, r0
 800bcb4:	4607      	mov	r7, r0
 800bcb6:	d802      	bhi.n	800bcbe <_realloc_r+0x34>
 800bcb8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bcbc:	d812      	bhi.n	800bce4 <_realloc_r+0x5a>
 800bcbe:	4621      	mov	r1, r4
 800bcc0:	4640      	mov	r0, r8
 800bcc2:	f7fd fc4f 	bl	8009564 <_malloc_r>
 800bcc6:	4605      	mov	r5, r0
 800bcc8:	2800      	cmp	r0, #0
 800bcca:	d0ed      	beq.n	800bca8 <_realloc_r+0x1e>
 800bccc:	42bc      	cmp	r4, r7
 800bcce:	4622      	mov	r2, r4
 800bcd0:	4631      	mov	r1, r6
 800bcd2:	bf28      	it	cs
 800bcd4:	463a      	movcs	r2, r7
 800bcd6:	f7fc fd40 	bl	800875a <memcpy>
 800bcda:	4631      	mov	r1, r6
 800bcdc:	4640      	mov	r0, r8
 800bcde:	f7fd fbcd 	bl	800947c <_free_r>
 800bce2:	e7e1      	b.n	800bca8 <_realloc_r+0x1e>
 800bce4:	4635      	mov	r5, r6
 800bce6:	e7df      	b.n	800bca8 <_realloc_r+0x1e>

0800bce8 <__ascii_wctomb>:
 800bce8:	b149      	cbz	r1, 800bcfe <__ascii_wctomb+0x16>
 800bcea:	2aff      	cmp	r2, #255	; 0xff
 800bcec:	bf85      	ittet	hi
 800bcee:	238a      	movhi	r3, #138	; 0x8a
 800bcf0:	6003      	strhi	r3, [r0, #0]
 800bcf2:	700a      	strbls	r2, [r1, #0]
 800bcf4:	f04f 30ff 	movhi.w	r0, #4294967295
 800bcf8:	bf98      	it	ls
 800bcfa:	2001      	movls	r0, #1
 800bcfc:	4770      	bx	lr
 800bcfe:	4608      	mov	r0, r1
 800bd00:	4770      	bx	lr
	...

0800bd04 <fiprintf>:
 800bd04:	b40e      	push	{r1, r2, r3}
 800bd06:	b503      	push	{r0, r1, lr}
 800bd08:	4601      	mov	r1, r0
 800bd0a:	ab03      	add	r3, sp, #12
 800bd0c:	4805      	ldr	r0, [pc, #20]	; (800bd24 <fiprintf+0x20>)
 800bd0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd12:	6800      	ldr	r0, [r0, #0]
 800bd14:	9301      	str	r3, [sp, #4]
 800bd16:	f7ff f977 	bl	800b008 <_vfiprintf_r>
 800bd1a:	b002      	add	sp, #8
 800bd1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd20:	b003      	add	sp, #12
 800bd22:	4770      	bx	lr
 800bd24:	20000098 	.word	0x20000098

0800bd28 <__swhatbuf_r>:
 800bd28:	b570      	push	{r4, r5, r6, lr}
 800bd2a:	460c      	mov	r4, r1
 800bd2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd30:	2900      	cmp	r1, #0
 800bd32:	b096      	sub	sp, #88	; 0x58
 800bd34:	4615      	mov	r5, r2
 800bd36:	461e      	mov	r6, r3
 800bd38:	da0d      	bge.n	800bd56 <__swhatbuf_r+0x2e>
 800bd3a:	89a3      	ldrh	r3, [r4, #12]
 800bd3c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bd40:	f04f 0100 	mov.w	r1, #0
 800bd44:	bf0c      	ite	eq
 800bd46:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800bd4a:	2340      	movne	r3, #64	; 0x40
 800bd4c:	2000      	movs	r0, #0
 800bd4e:	6031      	str	r1, [r6, #0]
 800bd50:	602b      	str	r3, [r5, #0]
 800bd52:	b016      	add	sp, #88	; 0x58
 800bd54:	bd70      	pop	{r4, r5, r6, pc}
 800bd56:	466a      	mov	r2, sp
 800bd58:	f000 f848 	bl	800bdec <_fstat_r>
 800bd5c:	2800      	cmp	r0, #0
 800bd5e:	dbec      	blt.n	800bd3a <__swhatbuf_r+0x12>
 800bd60:	9901      	ldr	r1, [sp, #4]
 800bd62:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800bd66:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800bd6a:	4259      	negs	r1, r3
 800bd6c:	4159      	adcs	r1, r3
 800bd6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd72:	e7eb      	b.n	800bd4c <__swhatbuf_r+0x24>

0800bd74 <__smakebuf_r>:
 800bd74:	898b      	ldrh	r3, [r1, #12]
 800bd76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bd78:	079d      	lsls	r5, r3, #30
 800bd7a:	4606      	mov	r6, r0
 800bd7c:	460c      	mov	r4, r1
 800bd7e:	d507      	bpl.n	800bd90 <__smakebuf_r+0x1c>
 800bd80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bd84:	6023      	str	r3, [r4, #0]
 800bd86:	6123      	str	r3, [r4, #16]
 800bd88:	2301      	movs	r3, #1
 800bd8a:	6163      	str	r3, [r4, #20]
 800bd8c:	b002      	add	sp, #8
 800bd8e:	bd70      	pop	{r4, r5, r6, pc}
 800bd90:	ab01      	add	r3, sp, #4
 800bd92:	466a      	mov	r2, sp
 800bd94:	f7ff ffc8 	bl	800bd28 <__swhatbuf_r>
 800bd98:	9900      	ldr	r1, [sp, #0]
 800bd9a:	4605      	mov	r5, r0
 800bd9c:	4630      	mov	r0, r6
 800bd9e:	f7fd fbe1 	bl	8009564 <_malloc_r>
 800bda2:	b948      	cbnz	r0, 800bdb8 <__smakebuf_r+0x44>
 800bda4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bda8:	059a      	lsls	r2, r3, #22
 800bdaa:	d4ef      	bmi.n	800bd8c <__smakebuf_r+0x18>
 800bdac:	f023 0303 	bic.w	r3, r3, #3
 800bdb0:	f043 0302 	orr.w	r3, r3, #2
 800bdb4:	81a3      	strh	r3, [r4, #12]
 800bdb6:	e7e3      	b.n	800bd80 <__smakebuf_r+0xc>
 800bdb8:	89a3      	ldrh	r3, [r4, #12]
 800bdba:	6020      	str	r0, [r4, #0]
 800bdbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bdc0:	81a3      	strh	r3, [r4, #12]
 800bdc2:	9b00      	ldr	r3, [sp, #0]
 800bdc4:	6163      	str	r3, [r4, #20]
 800bdc6:	9b01      	ldr	r3, [sp, #4]
 800bdc8:	6120      	str	r0, [r4, #16]
 800bdca:	b15b      	cbz	r3, 800bde4 <__smakebuf_r+0x70>
 800bdcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bdd0:	4630      	mov	r0, r6
 800bdd2:	f000 f81d 	bl	800be10 <_isatty_r>
 800bdd6:	b128      	cbz	r0, 800bde4 <__smakebuf_r+0x70>
 800bdd8:	89a3      	ldrh	r3, [r4, #12]
 800bdda:	f023 0303 	bic.w	r3, r3, #3
 800bdde:	f043 0301 	orr.w	r3, r3, #1
 800bde2:	81a3      	strh	r3, [r4, #12]
 800bde4:	89a3      	ldrh	r3, [r4, #12]
 800bde6:	431d      	orrs	r5, r3
 800bde8:	81a5      	strh	r5, [r4, #12]
 800bdea:	e7cf      	b.n	800bd8c <__smakebuf_r+0x18>

0800bdec <_fstat_r>:
 800bdec:	b538      	push	{r3, r4, r5, lr}
 800bdee:	4d07      	ldr	r5, [pc, #28]	; (800be0c <_fstat_r+0x20>)
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	4604      	mov	r4, r0
 800bdf4:	4608      	mov	r0, r1
 800bdf6:	4611      	mov	r1, r2
 800bdf8:	602b      	str	r3, [r5, #0]
 800bdfa:	f7f7 fb8e 	bl	800351a <_fstat>
 800bdfe:	1c43      	adds	r3, r0, #1
 800be00:	d102      	bne.n	800be08 <_fstat_r+0x1c>
 800be02:	682b      	ldr	r3, [r5, #0]
 800be04:	b103      	cbz	r3, 800be08 <_fstat_r+0x1c>
 800be06:	6023      	str	r3, [r4, #0]
 800be08:	bd38      	pop	{r3, r4, r5, pc}
 800be0a:	bf00      	nop
 800be0c:	20000f30 	.word	0x20000f30

0800be10 <_isatty_r>:
 800be10:	b538      	push	{r3, r4, r5, lr}
 800be12:	4d06      	ldr	r5, [pc, #24]	; (800be2c <_isatty_r+0x1c>)
 800be14:	2300      	movs	r3, #0
 800be16:	4604      	mov	r4, r0
 800be18:	4608      	mov	r0, r1
 800be1a:	602b      	str	r3, [r5, #0]
 800be1c:	f7f7 fb8d 	bl	800353a <_isatty>
 800be20:	1c43      	adds	r3, r0, #1
 800be22:	d102      	bne.n	800be2a <_isatty_r+0x1a>
 800be24:	682b      	ldr	r3, [r5, #0]
 800be26:	b103      	cbz	r3, 800be2a <_isatty_r+0x1a>
 800be28:	6023      	str	r3, [r4, #0]
 800be2a:	bd38      	pop	{r3, r4, r5, pc}
 800be2c:	20000f30 	.word	0x20000f30

0800be30 <abort>:
 800be30:	b508      	push	{r3, lr}
 800be32:	2006      	movs	r0, #6
 800be34:	f000 f834 	bl	800bea0 <raise>
 800be38:	2001      	movs	r0, #1
 800be3a:	f7f7 fb3b 	bl	80034b4 <_exit>

0800be3e <_malloc_usable_size_r>:
 800be3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be42:	1f18      	subs	r0, r3, #4
 800be44:	2b00      	cmp	r3, #0
 800be46:	bfbc      	itt	lt
 800be48:	580b      	ldrlt	r3, [r1, r0]
 800be4a:	18c0      	addlt	r0, r0, r3
 800be4c:	4770      	bx	lr

0800be4e <_raise_r>:
 800be4e:	291f      	cmp	r1, #31
 800be50:	b538      	push	{r3, r4, r5, lr}
 800be52:	4604      	mov	r4, r0
 800be54:	460d      	mov	r5, r1
 800be56:	d904      	bls.n	800be62 <_raise_r+0x14>
 800be58:	2316      	movs	r3, #22
 800be5a:	6003      	str	r3, [r0, #0]
 800be5c:	f04f 30ff 	mov.w	r0, #4294967295
 800be60:	bd38      	pop	{r3, r4, r5, pc}
 800be62:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800be64:	b112      	cbz	r2, 800be6c <_raise_r+0x1e>
 800be66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be6a:	b94b      	cbnz	r3, 800be80 <_raise_r+0x32>
 800be6c:	4620      	mov	r0, r4
 800be6e:	f000 f831 	bl	800bed4 <_getpid_r>
 800be72:	462a      	mov	r2, r5
 800be74:	4601      	mov	r1, r0
 800be76:	4620      	mov	r0, r4
 800be78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be7c:	f000 b818 	b.w	800beb0 <_kill_r>
 800be80:	2b01      	cmp	r3, #1
 800be82:	d00a      	beq.n	800be9a <_raise_r+0x4c>
 800be84:	1c59      	adds	r1, r3, #1
 800be86:	d103      	bne.n	800be90 <_raise_r+0x42>
 800be88:	2316      	movs	r3, #22
 800be8a:	6003      	str	r3, [r0, #0]
 800be8c:	2001      	movs	r0, #1
 800be8e:	e7e7      	b.n	800be60 <_raise_r+0x12>
 800be90:	2400      	movs	r4, #0
 800be92:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800be96:	4628      	mov	r0, r5
 800be98:	4798      	blx	r3
 800be9a:	2000      	movs	r0, #0
 800be9c:	e7e0      	b.n	800be60 <_raise_r+0x12>
	...

0800bea0 <raise>:
 800bea0:	4b02      	ldr	r3, [pc, #8]	; (800beac <raise+0xc>)
 800bea2:	4601      	mov	r1, r0
 800bea4:	6818      	ldr	r0, [r3, #0]
 800bea6:	f7ff bfd2 	b.w	800be4e <_raise_r>
 800beaa:	bf00      	nop
 800beac:	20000098 	.word	0x20000098

0800beb0 <_kill_r>:
 800beb0:	b538      	push	{r3, r4, r5, lr}
 800beb2:	4d07      	ldr	r5, [pc, #28]	; (800bed0 <_kill_r+0x20>)
 800beb4:	2300      	movs	r3, #0
 800beb6:	4604      	mov	r4, r0
 800beb8:	4608      	mov	r0, r1
 800beba:	4611      	mov	r1, r2
 800bebc:	602b      	str	r3, [r5, #0]
 800bebe:	f7f7 fae9 	bl	8003494 <_kill>
 800bec2:	1c43      	adds	r3, r0, #1
 800bec4:	d102      	bne.n	800becc <_kill_r+0x1c>
 800bec6:	682b      	ldr	r3, [r5, #0]
 800bec8:	b103      	cbz	r3, 800becc <_kill_r+0x1c>
 800beca:	6023      	str	r3, [r4, #0]
 800becc:	bd38      	pop	{r3, r4, r5, pc}
 800bece:	bf00      	nop
 800bed0:	20000f30 	.word	0x20000f30

0800bed4 <_getpid_r>:
 800bed4:	f7f7 bad6 	b.w	8003484 <_getpid>

0800bed8 <asin>:
 800bed8:	b538      	push	{r3, r4, r5, lr}
 800beda:	ed2d 8b02 	vpush	{d8}
 800bede:	ec55 4b10 	vmov	r4, r5, d0
 800bee2:	f000 ff55 	bl	800cd90 <__ieee754_asin>
 800bee6:	4622      	mov	r2, r4
 800bee8:	462b      	mov	r3, r5
 800beea:	4620      	mov	r0, r4
 800beec:	4629      	mov	r1, r5
 800beee:	eeb0 8a40 	vmov.f32	s16, s0
 800bef2:	eef0 8a60 	vmov.f32	s17, s1
 800bef6:	f7f4 fe19 	bl	8000b2c <__aeabi_dcmpun>
 800befa:	b9a8      	cbnz	r0, 800bf28 <asin+0x50>
 800befc:	ec45 4b10 	vmov	d0, r4, r5
 800bf00:	f000 fa3e 	bl	800c380 <fabs>
 800bf04:	4b0c      	ldr	r3, [pc, #48]	; (800bf38 <asin+0x60>)
 800bf06:	ec51 0b10 	vmov	r0, r1, d0
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	f7f4 fe04 	bl	8000b18 <__aeabi_dcmpgt>
 800bf10:	b150      	cbz	r0, 800bf28 <asin+0x50>
 800bf12:	f7fc fbf5 	bl	8008700 <__errno>
 800bf16:	ecbd 8b02 	vpop	{d8}
 800bf1a:	2321      	movs	r3, #33	; 0x21
 800bf1c:	6003      	str	r3, [r0, #0]
 800bf1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf22:	4806      	ldr	r0, [pc, #24]	; (800bf3c <asin+0x64>)
 800bf24:	f7ff bb0c 	b.w	800b540 <nan>
 800bf28:	eeb0 0a48 	vmov.f32	s0, s16
 800bf2c:	eef0 0a68 	vmov.f32	s1, s17
 800bf30:	ecbd 8b02 	vpop	{d8}
 800bf34:	bd38      	pop	{r3, r4, r5, pc}
 800bf36:	bf00      	nop
 800bf38:	3ff00000 	.word	0x3ff00000
 800bf3c:	0800e26d 	.word	0x0800e26d

0800bf40 <sqrt>:
 800bf40:	b538      	push	{r3, r4, r5, lr}
 800bf42:	ed2d 8b02 	vpush	{d8}
 800bf46:	ec55 4b10 	vmov	r4, r5, d0
 800bf4a:	f000 fab1 	bl	800c4b0 <__ieee754_sqrt>
 800bf4e:	4622      	mov	r2, r4
 800bf50:	462b      	mov	r3, r5
 800bf52:	4620      	mov	r0, r4
 800bf54:	4629      	mov	r1, r5
 800bf56:	eeb0 8a40 	vmov.f32	s16, s0
 800bf5a:	eef0 8a60 	vmov.f32	s17, s1
 800bf5e:	f7f4 fde5 	bl	8000b2c <__aeabi_dcmpun>
 800bf62:	b990      	cbnz	r0, 800bf8a <sqrt+0x4a>
 800bf64:	2200      	movs	r2, #0
 800bf66:	2300      	movs	r3, #0
 800bf68:	4620      	mov	r0, r4
 800bf6a:	4629      	mov	r1, r5
 800bf6c:	f7f4 fdb6 	bl	8000adc <__aeabi_dcmplt>
 800bf70:	b158      	cbz	r0, 800bf8a <sqrt+0x4a>
 800bf72:	f7fc fbc5 	bl	8008700 <__errno>
 800bf76:	2321      	movs	r3, #33	; 0x21
 800bf78:	6003      	str	r3, [r0, #0]
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	4610      	mov	r0, r2
 800bf80:	4619      	mov	r1, r3
 800bf82:	f7f4 fc63 	bl	800084c <__aeabi_ddiv>
 800bf86:	ec41 0b18 	vmov	d8, r0, r1
 800bf8a:	eeb0 0a48 	vmov.f32	s0, s16
 800bf8e:	eef0 0a68 	vmov.f32	s1, s17
 800bf92:	ecbd 8b02 	vpop	{d8}
 800bf96:	bd38      	pop	{r3, r4, r5, pc}

0800bf98 <atan>:
 800bf98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf9c:	ec55 4b10 	vmov	r4, r5, d0
 800bfa0:	4bc3      	ldr	r3, [pc, #780]	; (800c2b0 <atan+0x318>)
 800bfa2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bfa6:	429e      	cmp	r6, r3
 800bfa8:	46ab      	mov	fp, r5
 800bfaa:	dd18      	ble.n	800bfde <atan+0x46>
 800bfac:	4bc1      	ldr	r3, [pc, #772]	; (800c2b4 <atan+0x31c>)
 800bfae:	429e      	cmp	r6, r3
 800bfb0:	dc01      	bgt.n	800bfb6 <atan+0x1e>
 800bfb2:	d109      	bne.n	800bfc8 <atan+0x30>
 800bfb4:	b144      	cbz	r4, 800bfc8 <atan+0x30>
 800bfb6:	4622      	mov	r2, r4
 800bfb8:	462b      	mov	r3, r5
 800bfba:	4620      	mov	r0, r4
 800bfbc:	4629      	mov	r1, r5
 800bfbe:	f7f4 f965 	bl	800028c <__adddf3>
 800bfc2:	4604      	mov	r4, r0
 800bfc4:	460d      	mov	r5, r1
 800bfc6:	e006      	b.n	800bfd6 <atan+0x3e>
 800bfc8:	f1bb 0f00 	cmp.w	fp, #0
 800bfcc:	f300 8131 	bgt.w	800c232 <atan+0x29a>
 800bfd0:	a59b      	add	r5, pc, #620	; (adr r5, 800c240 <atan+0x2a8>)
 800bfd2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bfd6:	ec45 4b10 	vmov	d0, r4, r5
 800bfda:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfde:	4bb6      	ldr	r3, [pc, #728]	; (800c2b8 <atan+0x320>)
 800bfe0:	429e      	cmp	r6, r3
 800bfe2:	dc14      	bgt.n	800c00e <atan+0x76>
 800bfe4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800bfe8:	429e      	cmp	r6, r3
 800bfea:	dc0d      	bgt.n	800c008 <atan+0x70>
 800bfec:	a396      	add	r3, pc, #600	; (adr r3, 800c248 <atan+0x2b0>)
 800bfee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff2:	ee10 0a10 	vmov	r0, s0
 800bff6:	4629      	mov	r1, r5
 800bff8:	f7f4 f948 	bl	800028c <__adddf3>
 800bffc:	4baf      	ldr	r3, [pc, #700]	; (800c2bc <atan+0x324>)
 800bffe:	2200      	movs	r2, #0
 800c000:	f7f4 fd8a 	bl	8000b18 <__aeabi_dcmpgt>
 800c004:	2800      	cmp	r0, #0
 800c006:	d1e6      	bne.n	800bfd6 <atan+0x3e>
 800c008:	f04f 3aff 	mov.w	sl, #4294967295
 800c00c:	e02b      	b.n	800c066 <atan+0xce>
 800c00e:	f000 f9b7 	bl	800c380 <fabs>
 800c012:	4bab      	ldr	r3, [pc, #684]	; (800c2c0 <atan+0x328>)
 800c014:	429e      	cmp	r6, r3
 800c016:	ec55 4b10 	vmov	r4, r5, d0
 800c01a:	f300 80bf 	bgt.w	800c19c <atan+0x204>
 800c01e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c022:	429e      	cmp	r6, r3
 800c024:	f300 80a0 	bgt.w	800c168 <atan+0x1d0>
 800c028:	ee10 2a10 	vmov	r2, s0
 800c02c:	ee10 0a10 	vmov	r0, s0
 800c030:	462b      	mov	r3, r5
 800c032:	4629      	mov	r1, r5
 800c034:	f7f4 f92a 	bl	800028c <__adddf3>
 800c038:	4ba0      	ldr	r3, [pc, #640]	; (800c2bc <atan+0x324>)
 800c03a:	2200      	movs	r2, #0
 800c03c:	f7f4 f924 	bl	8000288 <__aeabi_dsub>
 800c040:	2200      	movs	r2, #0
 800c042:	4606      	mov	r6, r0
 800c044:	460f      	mov	r7, r1
 800c046:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c04a:	4620      	mov	r0, r4
 800c04c:	4629      	mov	r1, r5
 800c04e:	f7f4 f91d 	bl	800028c <__adddf3>
 800c052:	4602      	mov	r2, r0
 800c054:	460b      	mov	r3, r1
 800c056:	4630      	mov	r0, r6
 800c058:	4639      	mov	r1, r7
 800c05a:	f7f4 fbf7 	bl	800084c <__aeabi_ddiv>
 800c05e:	f04f 0a00 	mov.w	sl, #0
 800c062:	4604      	mov	r4, r0
 800c064:	460d      	mov	r5, r1
 800c066:	4622      	mov	r2, r4
 800c068:	462b      	mov	r3, r5
 800c06a:	4620      	mov	r0, r4
 800c06c:	4629      	mov	r1, r5
 800c06e:	f7f4 fac3 	bl	80005f8 <__aeabi_dmul>
 800c072:	4602      	mov	r2, r0
 800c074:	460b      	mov	r3, r1
 800c076:	4680      	mov	r8, r0
 800c078:	4689      	mov	r9, r1
 800c07a:	f7f4 fabd 	bl	80005f8 <__aeabi_dmul>
 800c07e:	a374      	add	r3, pc, #464	; (adr r3, 800c250 <atan+0x2b8>)
 800c080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c084:	4606      	mov	r6, r0
 800c086:	460f      	mov	r7, r1
 800c088:	f7f4 fab6 	bl	80005f8 <__aeabi_dmul>
 800c08c:	a372      	add	r3, pc, #456	; (adr r3, 800c258 <atan+0x2c0>)
 800c08e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c092:	f7f4 f8fb 	bl	800028c <__adddf3>
 800c096:	4632      	mov	r2, r6
 800c098:	463b      	mov	r3, r7
 800c09a:	f7f4 faad 	bl	80005f8 <__aeabi_dmul>
 800c09e:	a370      	add	r3, pc, #448	; (adr r3, 800c260 <atan+0x2c8>)
 800c0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a4:	f7f4 f8f2 	bl	800028c <__adddf3>
 800c0a8:	4632      	mov	r2, r6
 800c0aa:	463b      	mov	r3, r7
 800c0ac:	f7f4 faa4 	bl	80005f8 <__aeabi_dmul>
 800c0b0:	a36d      	add	r3, pc, #436	; (adr r3, 800c268 <atan+0x2d0>)
 800c0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0b6:	f7f4 f8e9 	bl	800028c <__adddf3>
 800c0ba:	4632      	mov	r2, r6
 800c0bc:	463b      	mov	r3, r7
 800c0be:	f7f4 fa9b 	bl	80005f8 <__aeabi_dmul>
 800c0c2:	a36b      	add	r3, pc, #428	; (adr r3, 800c270 <atan+0x2d8>)
 800c0c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c8:	f7f4 f8e0 	bl	800028c <__adddf3>
 800c0cc:	4632      	mov	r2, r6
 800c0ce:	463b      	mov	r3, r7
 800c0d0:	f7f4 fa92 	bl	80005f8 <__aeabi_dmul>
 800c0d4:	a368      	add	r3, pc, #416	; (adr r3, 800c278 <atan+0x2e0>)
 800c0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0da:	f7f4 f8d7 	bl	800028c <__adddf3>
 800c0de:	4642      	mov	r2, r8
 800c0e0:	464b      	mov	r3, r9
 800c0e2:	f7f4 fa89 	bl	80005f8 <__aeabi_dmul>
 800c0e6:	a366      	add	r3, pc, #408	; (adr r3, 800c280 <atan+0x2e8>)
 800c0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ec:	4680      	mov	r8, r0
 800c0ee:	4689      	mov	r9, r1
 800c0f0:	4630      	mov	r0, r6
 800c0f2:	4639      	mov	r1, r7
 800c0f4:	f7f4 fa80 	bl	80005f8 <__aeabi_dmul>
 800c0f8:	a363      	add	r3, pc, #396	; (adr r3, 800c288 <atan+0x2f0>)
 800c0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0fe:	f7f4 f8c3 	bl	8000288 <__aeabi_dsub>
 800c102:	4632      	mov	r2, r6
 800c104:	463b      	mov	r3, r7
 800c106:	f7f4 fa77 	bl	80005f8 <__aeabi_dmul>
 800c10a:	a361      	add	r3, pc, #388	; (adr r3, 800c290 <atan+0x2f8>)
 800c10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c110:	f7f4 f8ba 	bl	8000288 <__aeabi_dsub>
 800c114:	4632      	mov	r2, r6
 800c116:	463b      	mov	r3, r7
 800c118:	f7f4 fa6e 	bl	80005f8 <__aeabi_dmul>
 800c11c:	a35e      	add	r3, pc, #376	; (adr r3, 800c298 <atan+0x300>)
 800c11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c122:	f7f4 f8b1 	bl	8000288 <__aeabi_dsub>
 800c126:	4632      	mov	r2, r6
 800c128:	463b      	mov	r3, r7
 800c12a:	f7f4 fa65 	bl	80005f8 <__aeabi_dmul>
 800c12e:	a35c      	add	r3, pc, #368	; (adr r3, 800c2a0 <atan+0x308>)
 800c130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c134:	f7f4 f8a8 	bl	8000288 <__aeabi_dsub>
 800c138:	4632      	mov	r2, r6
 800c13a:	463b      	mov	r3, r7
 800c13c:	f7f4 fa5c 	bl	80005f8 <__aeabi_dmul>
 800c140:	4602      	mov	r2, r0
 800c142:	460b      	mov	r3, r1
 800c144:	4640      	mov	r0, r8
 800c146:	4649      	mov	r1, r9
 800c148:	f7f4 f8a0 	bl	800028c <__adddf3>
 800c14c:	4622      	mov	r2, r4
 800c14e:	462b      	mov	r3, r5
 800c150:	f7f4 fa52 	bl	80005f8 <__aeabi_dmul>
 800c154:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c158:	4602      	mov	r2, r0
 800c15a:	460b      	mov	r3, r1
 800c15c:	d14b      	bne.n	800c1f6 <atan+0x25e>
 800c15e:	4620      	mov	r0, r4
 800c160:	4629      	mov	r1, r5
 800c162:	f7f4 f891 	bl	8000288 <__aeabi_dsub>
 800c166:	e72c      	b.n	800bfc2 <atan+0x2a>
 800c168:	ee10 0a10 	vmov	r0, s0
 800c16c:	4b53      	ldr	r3, [pc, #332]	; (800c2bc <atan+0x324>)
 800c16e:	2200      	movs	r2, #0
 800c170:	4629      	mov	r1, r5
 800c172:	f7f4 f889 	bl	8000288 <__aeabi_dsub>
 800c176:	4b51      	ldr	r3, [pc, #324]	; (800c2bc <atan+0x324>)
 800c178:	4606      	mov	r6, r0
 800c17a:	460f      	mov	r7, r1
 800c17c:	2200      	movs	r2, #0
 800c17e:	4620      	mov	r0, r4
 800c180:	4629      	mov	r1, r5
 800c182:	f7f4 f883 	bl	800028c <__adddf3>
 800c186:	4602      	mov	r2, r0
 800c188:	460b      	mov	r3, r1
 800c18a:	4630      	mov	r0, r6
 800c18c:	4639      	mov	r1, r7
 800c18e:	f7f4 fb5d 	bl	800084c <__aeabi_ddiv>
 800c192:	f04f 0a01 	mov.w	sl, #1
 800c196:	4604      	mov	r4, r0
 800c198:	460d      	mov	r5, r1
 800c19a:	e764      	b.n	800c066 <atan+0xce>
 800c19c:	4b49      	ldr	r3, [pc, #292]	; (800c2c4 <atan+0x32c>)
 800c19e:	429e      	cmp	r6, r3
 800c1a0:	da1d      	bge.n	800c1de <atan+0x246>
 800c1a2:	ee10 0a10 	vmov	r0, s0
 800c1a6:	4b48      	ldr	r3, [pc, #288]	; (800c2c8 <atan+0x330>)
 800c1a8:	2200      	movs	r2, #0
 800c1aa:	4629      	mov	r1, r5
 800c1ac:	f7f4 f86c 	bl	8000288 <__aeabi_dsub>
 800c1b0:	4b45      	ldr	r3, [pc, #276]	; (800c2c8 <atan+0x330>)
 800c1b2:	4606      	mov	r6, r0
 800c1b4:	460f      	mov	r7, r1
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	4620      	mov	r0, r4
 800c1ba:	4629      	mov	r1, r5
 800c1bc:	f7f4 fa1c 	bl	80005f8 <__aeabi_dmul>
 800c1c0:	4b3e      	ldr	r3, [pc, #248]	; (800c2bc <atan+0x324>)
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	f7f4 f862 	bl	800028c <__adddf3>
 800c1c8:	4602      	mov	r2, r0
 800c1ca:	460b      	mov	r3, r1
 800c1cc:	4630      	mov	r0, r6
 800c1ce:	4639      	mov	r1, r7
 800c1d0:	f7f4 fb3c 	bl	800084c <__aeabi_ddiv>
 800c1d4:	f04f 0a02 	mov.w	sl, #2
 800c1d8:	4604      	mov	r4, r0
 800c1da:	460d      	mov	r5, r1
 800c1dc:	e743      	b.n	800c066 <atan+0xce>
 800c1de:	462b      	mov	r3, r5
 800c1e0:	ee10 2a10 	vmov	r2, s0
 800c1e4:	4939      	ldr	r1, [pc, #228]	; (800c2cc <atan+0x334>)
 800c1e6:	2000      	movs	r0, #0
 800c1e8:	f7f4 fb30 	bl	800084c <__aeabi_ddiv>
 800c1ec:	f04f 0a03 	mov.w	sl, #3
 800c1f0:	4604      	mov	r4, r0
 800c1f2:	460d      	mov	r5, r1
 800c1f4:	e737      	b.n	800c066 <atan+0xce>
 800c1f6:	4b36      	ldr	r3, [pc, #216]	; (800c2d0 <atan+0x338>)
 800c1f8:	4e36      	ldr	r6, [pc, #216]	; (800c2d4 <atan+0x33c>)
 800c1fa:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c202:	f7f4 f841 	bl	8000288 <__aeabi_dsub>
 800c206:	4622      	mov	r2, r4
 800c208:	462b      	mov	r3, r5
 800c20a:	f7f4 f83d 	bl	8000288 <__aeabi_dsub>
 800c20e:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c212:	4602      	mov	r2, r0
 800c214:	460b      	mov	r3, r1
 800c216:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c21a:	f7f4 f835 	bl	8000288 <__aeabi_dsub>
 800c21e:	f1bb 0f00 	cmp.w	fp, #0
 800c222:	4604      	mov	r4, r0
 800c224:	460d      	mov	r5, r1
 800c226:	f6bf aed6 	bge.w	800bfd6 <atan+0x3e>
 800c22a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c22e:	461d      	mov	r5, r3
 800c230:	e6d1      	b.n	800bfd6 <atan+0x3e>
 800c232:	a51d      	add	r5, pc, #116	; (adr r5, 800c2a8 <atan+0x310>)
 800c234:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c238:	e6cd      	b.n	800bfd6 <atan+0x3e>
 800c23a:	bf00      	nop
 800c23c:	f3af 8000 	nop.w
 800c240:	54442d18 	.word	0x54442d18
 800c244:	bff921fb 	.word	0xbff921fb
 800c248:	8800759c 	.word	0x8800759c
 800c24c:	7e37e43c 	.word	0x7e37e43c
 800c250:	e322da11 	.word	0xe322da11
 800c254:	3f90ad3a 	.word	0x3f90ad3a
 800c258:	24760deb 	.word	0x24760deb
 800c25c:	3fa97b4b 	.word	0x3fa97b4b
 800c260:	a0d03d51 	.word	0xa0d03d51
 800c264:	3fb10d66 	.word	0x3fb10d66
 800c268:	c54c206e 	.word	0xc54c206e
 800c26c:	3fb745cd 	.word	0x3fb745cd
 800c270:	920083ff 	.word	0x920083ff
 800c274:	3fc24924 	.word	0x3fc24924
 800c278:	5555550d 	.word	0x5555550d
 800c27c:	3fd55555 	.word	0x3fd55555
 800c280:	2c6a6c2f 	.word	0x2c6a6c2f
 800c284:	bfa2b444 	.word	0xbfa2b444
 800c288:	52defd9a 	.word	0x52defd9a
 800c28c:	3fadde2d 	.word	0x3fadde2d
 800c290:	af749a6d 	.word	0xaf749a6d
 800c294:	3fb3b0f2 	.word	0x3fb3b0f2
 800c298:	fe231671 	.word	0xfe231671
 800c29c:	3fbc71c6 	.word	0x3fbc71c6
 800c2a0:	9998ebc4 	.word	0x9998ebc4
 800c2a4:	3fc99999 	.word	0x3fc99999
 800c2a8:	54442d18 	.word	0x54442d18
 800c2ac:	3ff921fb 	.word	0x3ff921fb
 800c2b0:	440fffff 	.word	0x440fffff
 800c2b4:	7ff00000 	.word	0x7ff00000
 800c2b8:	3fdbffff 	.word	0x3fdbffff
 800c2bc:	3ff00000 	.word	0x3ff00000
 800c2c0:	3ff2ffff 	.word	0x3ff2ffff
 800c2c4:	40038000 	.word	0x40038000
 800c2c8:	3ff80000 	.word	0x3ff80000
 800c2cc:	bff00000 	.word	0xbff00000
 800c2d0:	0800e2f0 	.word	0x0800e2f0
 800c2d4:	0800e2d0 	.word	0x0800e2d0

0800c2d8 <cos>:
 800c2d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c2da:	ec53 2b10 	vmov	r2, r3, d0
 800c2de:	4826      	ldr	r0, [pc, #152]	; (800c378 <cos+0xa0>)
 800c2e0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c2e4:	4281      	cmp	r1, r0
 800c2e6:	dc06      	bgt.n	800c2f6 <cos+0x1e>
 800c2e8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800c370 <cos+0x98>
 800c2ec:	b005      	add	sp, #20
 800c2ee:	f85d eb04 	ldr.w	lr, [sp], #4
 800c2f2:	f000 b9b9 	b.w	800c668 <__kernel_cos>
 800c2f6:	4821      	ldr	r0, [pc, #132]	; (800c37c <cos+0xa4>)
 800c2f8:	4281      	cmp	r1, r0
 800c2fa:	dd09      	ble.n	800c310 <cos+0x38>
 800c2fc:	ee10 0a10 	vmov	r0, s0
 800c300:	4619      	mov	r1, r3
 800c302:	f7f3 ffc1 	bl	8000288 <__aeabi_dsub>
 800c306:	ec41 0b10 	vmov	d0, r0, r1
 800c30a:	b005      	add	sp, #20
 800c30c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c310:	4668      	mov	r0, sp
 800c312:	f000 ff51 	bl	800d1b8 <__ieee754_rem_pio2>
 800c316:	f000 0003 	and.w	r0, r0, #3
 800c31a:	2801      	cmp	r0, #1
 800c31c:	d00b      	beq.n	800c336 <cos+0x5e>
 800c31e:	2802      	cmp	r0, #2
 800c320:	d016      	beq.n	800c350 <cos+0x78>
 800c322:	b9e0      	cbnz	r0, 800c35e <cos+0x86>
 800c324:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c328:	ed9d 0b00 	vldr	d0, [sp]
 800c32c:	f000 f99c 	bl	800c668 <__kernel_cos>
 800c330:	ec51 0b10 	vmov	r0, r1, d0
 800c334:	e7e7      	b.n	800c306 <cos+0x2e>
 800c336:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c33a:	ed9d 0b00 	vldr	d0, [sp]
 800c33e:	f000 fa5b 	bl	800c7f8 <__kernel_sin>
 800c342:	ec53 2b10 	vmov	r2, r3, d0
 800c346:	ee10 0a10 	vmov	r0, s0
 800c34a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c34e:	e7da      	b.n	800c306 <cos+0x2e>
 800c350:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c354:	ed9d 0b00 	vldr	d0, [sp]
 800c358:	f000 f986 	bl	800c668 <__kernel_cos>
 800c35c:	e7f1      	b.n	800c342 <cos+0x6a>
 800c35e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c362:	ed9d 0b00 	vldr	d0, [sp]
 800c366:	2001      	movs	r0, #1
 800c368:	f000 fa46 	bl	800c7f8 <__kernel_sin>
 800c36c:	e7e0      	b.n	800c330 <cos+0x58>
 800c36e:	bf00      	nop
	...
 800c378:	3fe921fb 	.word	0x3fe921fb
 800c37c:	7fefffff 	.word	0x7fefffff

0800c380 <fabs>:
 800c380:	ec51 0b10 	vmov	r0, r1, d0
 800c384:	ee10 2a10 	vmov	r2, s0
 800c388:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c38c:	ec43 2b10 	vmov	d0, r2, r3
 800c390:	4770      	bx	lr
 800c392:	0000      	movs	r0, r0
 800c394:	0000      	movs	r0, r0
	...

0800c398 <sin>:
 800c398:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c39a:	ec53 2b10 	vmov	r2, r3, d0
 800c39e:	4828      	ldr	r0, [pc, #160]	; (800c440 <sin+0xa8>)
 800c3a0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c3a4:	4281      	cmp	r1, r0
 800c3a6:	dc07      	bgt.n	800c3b8 <sin+0x20>
 800c3a8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800c438 <sin+0xa0>
 800c3ac:	2000      	movs	r0, #0
 800c3ae:	b005      	add	sp, #20
 800c3b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c3b4:	f000 ba20 	b.w	800c7f8 <__kernel_sin>
 800c3b8:	4822      	ldr	r0, [pc, #136]	; (800c444 <sin+0xac>)
 800c3ba:	4281      	cmp	r1, r0
 800c3bc:	dd09      	ble.n	800c3d2 <sin+0x3a>
 800c3be:	ee10 0a10 	vmov	r0, s0
 800c3c2:	4619      	mov	r1, r3
 800c3c4:	f7f3 ff60 	bl	8000288 <__aeabi_dsub>
 800c3c8:	ec41 0b10 	vmov	d0, r0, r1
 800c3cc:	b005      	add	sp, #20
 800c3ce:	f85d fb04 	ldr.w	pc, [sp], #4
 800c3d2:	4668      	mov	r0, sp
 800c3d4:	f000 fef0 	bl	800d1b8 <__ieee754_rem_pio2>
 800c3d8:	f000 0003 	and.w	r0, r0, #3
 800c3dc:	2801      	cmp	r0, #1
 800c3de:	d00c      	beq.n	800c3fa <sin+0x62>
 800c3e0:	2802      	cmp	r0, #2
 800c3e2:	d011      	beq.n	800c408 <sin+0x70>
 800c3e4:	b9f0      	cbnz	r0, 800c424 <sin+0x8c>
 800c3e6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c3ea:	ed9d 0b00 	vldr	d0, [sp]
 800c3ee:	2001      	movs	r0, #1
 800c3f0:	f000 fa02 	bl	800c7f8 <__kernel_sin>
 800c3f4:	ec51 0b10 	vmov	r0, r1, d0
 800c3f8:	e7e6      	b.n	800c3c8 <sin+0x30>
 800c3fa:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c3fe:	ed9d 0b00 	vldr	d0, [sp]
 800c402:	f000 f931 	bl	800c668 <__kernel_cos>
 800c406:	e7f5      	b.n	800c3f4 <sin+0x5c>
 800c408:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c40c:	ed9d 0b00 	vldr	d0, [sp]
 800c410:	2001      	movs	r0, #1
 800c412:	f000 f9f1 	bl	800c7f8 <__kernel_sin>
 800c416:	ec53 2b10 	vmov	r2, r3, d0
 800c41a:	ee10 0a10 	vmov	r0, s0
 800c41e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c422:	e7d1      	b.n	800c3c8 <sin+0x30>
 800c424:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c428:	ed9d 0b00 	vldr	d0, [sp]
 800c42c:	f000 f91c 	bl	800c668 <__kernel_cos>
 800c430:	e7f1      	b.n	800c416 <sin+0x7e>
 800c432:	bf00      	nop
 800c434:	f3af 8000 	nop.w
	...
 800c440:	3fe921fb 	.word	0x3fe921fb
 800c444:	7fefffff 	.word	0x7fefffff

0800c448 <tan>:
 800c448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c44a:	ec53 2b10 	vmov	r2, r3, d0
 800c44e:	4816      	ldr	r0, [pc, #88]	; (800c4a8 <tan+0x60>)
 800c450:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c454:	4281      	cmp	r1, r0
 800c456:	dc07      	bgt.n	800c468 <tan+0x20>
 800c458:	ed9f 1b11 	vldr	d1, [pc, #68]	; 800c4a0 <tan+0x58>
 800c45c:	2001      	movs	r0, #1
 800c45e:	b005      	add	sp, #20
 800c460:	f85d eb04 	ldr.w	lr, [sp], #4
 800c464:	f000 ba88 	b.w	800c978 <__kernel_tan>
 800c468:	4810      	ldr	r0, [pc, #64]	; (800c4ac <tan+0x64>)
 800c46a:	4281      	cmp	r1, r0
 800c46c:	dd09      	ble.n	800c482 <tan+0x3a>
 800c46e:	ee10 0a10 	vmov	r0, s0
 800c472:	4619      	mov	r1, r3
 800c474:	f7f3 ff08 	bl	8000288 <__aeabi_dsub>
 800c478:	ec41 0b10 	vmov	d0, r0, r1
 800c47c:	b005      	add	sp, #20
 800c47e:	f85d fb04 	ldr.w	pc, [sp], #4
 800c482:	4668      	mov	r0, sp
 800c484:	f000 fe98 	bl	800d1b8 <__ieee754_rem_pio2>
 800c488:	0040      	lsls	r0, r0, #1
 800c48a:	f000 0002 	and.w	r0, r0, #2
 800c48e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c492:	ed9d 0b00 	vldr	d0, [sp]
 800c496:	f1c0 0001 	rsb	r0, r0, #1
 800c49a:	f000 fa6d 	bl	800c978 <__kernel_tan>
 800c49e:	e7ed      	b.n	800c47c <tan+0x34>
	...
 800c4a8:	3fe921fb 	.word	0x3fe921fb
 800c4ac:	7fefffff 	.word	0x7fefffff

0800c4b0 <__ieee754_sqrt>:
 800c4b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4b4:	ec55 4b10 	vmov	r4, r5, d0
 800c4b8:	4e67      	ldr	r6, [pc, #412]	; (800c658 <__ieee754_sqrt+0x1a8>)
 800c4ba:	43ae      	bics	r6, r5
 800c4bc:	ee10 0a10 	vmov	r0, s0
 800c4c0:	ee10 2a10 	vmov	r2, s0
 800c4c4:	4629      	mov	r1, r5
 800c4c6:	462b      	mov	r3, r5
 800c4c8:	d10d      	bne.n	800c4e6 <__ieee754_sqrt+0x36>
 800c4ca:	f7f4 f895 	bl	80005f8 <__aeabi_dmul>
 800c4ce:	4602      	mov	r2, r0
 800c4d0:	460b      	mov	r3, r1
 800c4d2:	4620      	mov	r0, r4
 800c4d4:	4629      	mov	r1, r5
 800c4d6:	f7f3 fed9 	bl	800028c <__adddf3>
 800c4da:	4604      	mov	r4, r0
 800c4dc:	460d      	mov	r5, r1
 800c4de:	ec45 4b10 	vmov	d0, r4, r5
 800c4e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4e6:	2d00      	cmp	r5, #0
 800c4e8:	dc0b      	bgt.n	800c502 <__ieee754_sqrt+0x52>
 800c4ea:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c4ee:	4326      	orrs	r6, r4
 800c4f0:	d0f5      	beq.n	800c4de <__ieee754_sqrt+0x2e>
 800c4f2:	b135      	cbz	r5, 800c502 <__ieee754_sqrt+0x52>
 800c4f4:	f7f3 fec8 	bl	8000288 <__aeabi_dsub>
 800c4f8:	4602      	mov	r2, r0
 800c4fa:	460b      	mov	r3, r1
 800c4fc:	f7f4 f9a6 	bl	800084c <__aeabi_ddiv>
 800c500:	e7eb      	b.n	800c4da <__ieee754_sqrt+0x2a>
 800c502:	1509      	asrs	r1, r1, #20
 800c504:	f000 808d 	beq.w	800c622 <__ieee754_sqrt+0x172>
 800c508:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c50c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800c510:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c514:	07c9      	lsls	r1, r1, #31
 800c516:	bf5c      	itt	pl
 800c518:	005b      	lslpl	r3, r3, #1
 800c51a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800c51e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c522:	bf58      	it	pl
 800c524:	0052      	lslpl	r2, r2, #1
 800c526:	2500      	movs	r5, #0
 800c528:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800c52c:	1076      	asrs	r6, r6, #1
 800c52e:	0052      	lsls	r2, r2, #1
 800c530:	f04f 0e16 	mov.w	lr, #22
 800c534:	46ac      	mov	ip, r5
 800c536:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c53a:	eb0c 0001 	add.w	r0, ip, r1
 800c53e:	4298      	cmp	r0, r3
 800c540:	bfde      	ittt	le
 800c542:	1a1b      	suble	r3, r3, r0
 800c544:	eb00 0c01 	addle.w	ip, r0, r1
 800c548:	186d      	addle	r5, r5, r1
 800c54a:	005b      	lsls	r3, r3, #1
 800c54c:	f1be 0e01 	subs.w	lr, lr, #1
 800c550:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800c554:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800c558:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800c55c:	d1ed      	bne.n	800c53a <__ieee754_sqrt+0x8a>
 800c55e:	4674      	mov	r4, lr
 800c560:	2720      	movs	r7, #32
 800c562:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800c566:	4563      	cmp	r3, ip
 800c568:	eb01 000e 	add.w	r0, r1, lr
 800c56c:	dc02      	bgt.n	800c574 <__ieee754_sqrt+0xc4>
 800c56e:	d113      	bne.n	800c598 <__ieee754_sqrt+0xe8>
 800c570:	4290      	cmp	r0, r2
 800c572:	d811      	bhi.n	800c598 <__ieee754_sqrt+0xe8>
 800c574:	2800      	cmp	r0, #0
 800c576:	eb00 0e01 	add.w	lr, r0, r1
 800c57a:	da57      	bge.n	800c62c <__ieee754_sqrt+0x17c>
 800c57c:	f1be 0f00 	cmp.w	lr, #0
 800c580:	db54      	blt.n	800c62c <__ieee754_sqrt+0x17c>
 800c582:	f10c 0801 	add.w	r8, ip, #1
 800c586:	eba3 030c 	sub.w	r3, r3, ip
 800c58a:	4290      	cmp	r0, r2
 800c58c:	bf88      	it	hi
 800c58e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c592:	1a12      	subs	r2, r2, r0
 800c594:	440c      	add	r4, r1
 800c596:	46c4      	mov	ip, r8
 800c598:	005b      	lsls	r3, r3, #1
 800c59a:	3f01      	subs	r7, #1
 800c59c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800c5a0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800c5a4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800c5a8:	d1dd      	bne.n	800c566 <__ieee754_sqrt+0xb6>
 800c5aa:	4313      	orrs	r3, r2
 800c5ac:	d01b      	beq.n	800c5e6 <__ieee754_sqrt+0x136>
 800c5ae:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800c65c <__ieee754_sqrt+0x1ac>
 800c5b2:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800c660 <__ieee754_sqrt+0x1b0>
 800c5b6:	e9da 0100 	ldrd	r0, r1, [sl]
 800c5ba:	e9db 2300 	ldrd	r2, r3, [fp]
 800c5be:	f7f3 fe63 	bl	8000288 <__aeabi_dsub>
 800c5c2:	e9da 8900 	ldrd	r8, r9, [sl]
 800c5c6:	4602      	mov	r2, r0
 800c5c8:	460b      	mov	r3, r1
 800c5ca:	4640      	mov	r0, r8
 800c5cc:	4649      	mov	r1, r9
 800c5ce:	f7f4 fa8f 	bl	8000af0 <__aeabi_dcmple>
 800c5d2:	b140      	cbz	r0, 800c5e6 <__ieee754_sqrt+0x136>
 800c5d4:	f1b4 3fff 	cmp.w	r4, #4294967295
 800c5d8:	e9da 0100 	ldrd	r0, r1, [sl]
 800c5dc:	e9db 2300 	ldrd	r2, r3, [fp]
 800c5e0:	d126      	bne.n	800c630 <__ieee754_sqrt+0x180>
 800c5e2:	3501      	adds	r5, #1
 800c5e4:	463c      	mov	r4, r7
 800c5e6:	106a      	asrs	r2, r5, #1
 800c5e8:	0863      	lsrs	r3, r4, #1
 800c5ea:	07e9      	lsls	r1, r5, #31
 800c5ec:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800c5f0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800c5f4:	bf48      	it	mi
 800c5f6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800c5fa:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800c5fe:	461c      	mov	r4, r3
 800c600:	e76d      	b.n	800c4de <__ieee754_sqrt+0x2e>
 800c602:	0ad3      	lsrs	r3, r2, #11
 800c604:	3815      	subs	r0, #21
 800c606:	0552      	lsls	r2, r2, #21
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d0fa      	beq.n	800c602 <__ieee754_sqrt+0x152>
 800c60c:	02dc      	lsls	r4, r3, #11
 800c60e:	d50a      	bpl.n	800c626 <__ieee754_sqrt+0x176>
 800c610:	f1c1 0420 	rsb	r4, r1, #32
 800c614:	fa22 f404 	lsr.w	r4, r2, r4
 800c618:	1e4d      	subs	r5, r1, #1
 800c61a:	408a      	lsls	r2, r1
 800c61c:	4323      	orrs	r3, r4
 800c61e:	1b41      	subs	r1, r0, r5
 800c620:	e772      	b.n	800c508 <__ieee754_sqrt+0x58>
 800c622:	4608      	mov	r0, r1
 800c624:	e7f0      	b.n	800c608 <__ieee754_sqrt+0x158>
 800c626:	005b      	lsls	r3, r3, #1
 800c628:	3101      	adds	r1, #1
 800c62a:	e7ef      	b.n	800c60c <__ieee754_sqrt+0x15c>
 800c62c:	46e0      	mov	r8, ip
 800c62e:	e7aa      	b.n	800c586 <__ieee754_sqrt+0xd6>
 800c630:	f7f3 fe2c 	bl	800028c <__adddf3>
 800c634:	e9da 8900 	ldrd	r8, r9, [sl]
 800c638:	4602      	mov	r2, r0
 800c63a:	460b      	mov	r3, r1
 800c63c:	4640      	mov	r0, r8
 800c63e:	4649      	mov	r1, r9
 800c640:	f7f4 fa4c 	bl	8000adc <__aeabi_dcmplt>
 800c644:	b120      	cbz	r0, 800c650 <__ieee754_sqrt+0x1a0>
 800c646:	1ca0      	adds	r0, r4, #2
 800c648:	bf08      	it	eq
 800c64a:	3501      	addeq	r5, #1
 800c64c:	3402      	adds	r4, #2
 800c64e:	e7ca      	b.n	800c5e6 <__ieee754_sqrt+0x136>
 800c650:	3401      	adds	r4, #1
 800c652:	f024 0401 	bic.w	r4, r4, #1
 800c656:	e7c6      	b.n	800c5e6 <__ieee754_sqrt+0x136>
 800c658:	7ff00000 	.word	0x7ff00000
 800c65c:	20000208 	.word	0x20000208
 800c660:	20000210 	.word	0x20000210
 800c664:	00000000 	.word	0x00000000

0800c668 <__kernel_cos>:
 800c668:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c66c:	ec57 6b10 	vmov	r6, r7, d0
 800c670:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800c674:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800c678:	ed8d 1b00 	vstr	d1, [sp]
 800c67c:	da07      	bge.n	800c68e <__kernel_cos+0x26>
 800c67e:	ee10 0a10 	vmov	r0, s0
 800c682:	4639      	mov	r1, r7
 800c684:	f7f4 fa68 	bl	8000b58 <__aeabi_d2iz>
 800c688:	2800      	cmp	r0, #0
 800c68a:	f000 8088 	beq.w	800c79e <__kernel_cos+0x136>
 800c68e:	4632      	mov	r2, r6
 800c690:	463b      	mov	r3, r7
 800c692:	4630      	mov	r0, r6
 800c694:	4639      	mov	r1, r7
 800c696:	f7f3 ffaf 	bl	80005f8 <__aeabi_dmul>
 800c69a:	4b51      	ldr	r3, [pc, #324]	; (800c7e0 <__kernel_cos+0x178>)
 800c69c:	2200      	movs	r2, #0
 800c69e:	4604      	mov	r4, r0
 800c6a0:	460d      	mov	r5, r1
 800c6a2:	f7f3 ffa9 	bl	80005f8 <__aeabi_dmul>
 800c6a6:	a340      	add	r3, pc, #256	; (adr r3, 800c7a8 <__kernel_cos+0x140>)
 800c6a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ac:	4682      	mov	sl, r0
 800c6ae:	468b      	mov	fp, r1
 800c6b0:	4620      	mov	r0, r4
 800c6b2:	4629      	mov	r1, r5
 800c6b4:	f7f3 ffa0 	bl	80005f8 <__aeabi_dmul>
 800c6b8:	a33d      	add	r3, pc, #244	; (adr r3, 800c7b0 <__kernel_cos+0x148>)
 800c6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6be:	f7f3 fde5 	bl	800028c <__adddf3>
 800c6c2:	4622      	mov	r2, r4
 800c6c4:	462b      	mov	r3, r5
 800c6c6:	f7f3 ff97 	bl	80005f8 <__aeabi_dmul>
 800c6ca:	a33b      	add	r3, pc, #236	; (adr r3, 800c7b8 <__kernel_cos+0x150>)
 800c6cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d0:	f7f3 fdda 	bl	8000288 <__aeabi_dsub>
 800c6d4:	4622      	mov	r2, r4
 800c6d6:	462b      	mov	r3, r5
 800c6d8:	f7f3 ff8e 	bl	80005f8 <__aeabi_dmul>
 800c6dc:	a338      	add	r3, pc, #224	; (adr r3, 800c7c0 <__kernel_cos+0x158>)
 800c6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e2:	f7f3 fdd3 	bl	800028c <__adddf3>
 800c6e6:	4622      	mov	r2, r4
 800c6e8:	462b      	mov	r3, r5
 800c6ea:	f7f3 ff85 	bl	80005f8 <__aeabi_dmul>
 800c6ee:	a336      	add	r3, pc, #216	; (adr r3, 800c7c8 <__kernel_cos+0x160>)
 800c6f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f4:	f7f3 fdc8 	bl	8000288 <__aeabi_dsub>
 800c6f8:	4622      	mov	r2, r4
 800c6fa:	462b      	mov	r3, r5
 800c6fc:	f7f3 ff7c 	bl	80005f8 <__aeabi_dmul>
 800c700:	a333      	add	r3, pc, #204	; (adr r3, 800c7d0 <__kernel_cos+0x168>)
 800c702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c706:	f7f3 fdc1 	bl	800028c <__adddf3>
 800c70a:	4622      	mov	r2, r4
 800c70c:	462b      	mov	r3, r5
 800c70e:	f7f3 ff73 	bl	80005f8 <__aeabi_dmul>
 800c712:	4622      	mov	r2, r4
 800c714:	462b      	mov	r3, r5
 800c716:	f7f3 ff6f 	bl	80005f8 <__aeabi_dmul>
 800c71a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c71e:	4604      	mov	r4, r0
 800c720:	460d      	mov	r5, r1
 800c722:	4630      	mov	r0, r6
 800c724:	4639      	mov	r1, r7
 800c726:	f7f3 ff67 	bl	80005f8 <__aeabi_dmul>
 800c72a:	460b      	mov	r3, r1
 800c72c:	4602      	mov	r2, r0
 800c72e:	4629      	mov	r1, r5
 800c730:	4620      	mov	r0, r4
 800c732:	f7f3 fda9 	bl	8000288 <__aeabi_dsub>
 800c736:	4b2b      	ldr	r3, [pc, #172]	; (800c7e4 <__kernel_cos+0x17c>)
 800c738:	4598      	cmp	r8, r3
 800c73a:	4606      	mov	r6, r0
 800c73c:	460f      	mov	r7, r1
 800c73e:	dc10      	bgt.n	800c762 <__kernel_cos+0xfa>
 800c740:	4602      	mov	r2, r0
 800c742:	460b      	mov	r3, r1
 800c744:	4650      	mov	r0, sl
 800c746:	4659      	mov	r1, fp
 800c748:	f7f3 fd9e 	bl	8000288 <__aeabi_dsub>
 800c74c:	460b      	mov	r3, r1
 800c74e:	4926      	ldr	r1, [pc, #152]	; (800c7e8 <__kernel_cos+0x180>)
 800c750:	4602      	mov	r2, r0
 800c752:	2000      	movs	r0, #0
 800c754:	f7f3 fd98 	bl	8000288 <__aeabi_dsub>
 800c758:	ec41 0b10 	vmov	d0, r0, r1
 800c75c:	b003      	add	sp, #12
 800c75e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c762:	4b22      	ldr	r3, [pc, #136]	; (800c7ec <__kernel_cos+0x184>)
 800c764:	4920      	ldr	r1, [pc, #128]	; (800c7e8 <__kernel_cos+0x180>)
 800c766:	4598      	cmp	r8, r3
 800c768:	bfcc      	ite	gt
 800c76a:	4d21      	ldrgt	r5, [pc, #132]	; (800c7f0 <__kernel_cos+0x188>)
 800c76c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800c770:	2400      	movs	r4, #0
 800c772:	4622      	mov	r2, r4
 800c774:	462b      	mov	r3, r5
 800c776:	2000      	movs	r0, #0
 800c778:	f7f3 fd86 	bl	8000288 <__aeabi_dsub>
 800c77c:	4622      	mov	r2, r4
 800c77e:	4680      	mov	r8, r0
 800c780:	4689      	mov	r9, r1
 800c782:	462b      	mov	r3, r5
 800c784:	4650      	mov	r0, sl
 800c786:	4659      	mov	r1, fp
 800c788:	f7f3 fd7e 	bl	8000288 <__aeabi_dsub>
 800c78c:	4632      	mov	r2, r6
 800c78e:	463b      	mov	r3, r7
 800c790:	f7f3 fd7a 	bl	8000288 <__aeabi_dsub>
 800c794:	4602      	mov	r2, r0
 800c796:	460b      	mov	r3, r1
 800c798:	4640      	mov	r0, r8
 800c79a:	4649      	mov	r1, r9
 800c79c:	e7da      	b.n	800c754 <__kernel_cos+0xec>
 800c79e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800c7d8 <__kernel_cos+0x170>
 800c7a2:	e7db      	b.n	800c75c <__kernel_cos+0xf4>
 800c7a4:	f3af 8000 	nop.w
 800c7a8:	be8838d4 	.word	0xbe8838d4
 800c7ac:	bda8fae9 	.word	0xbda8fae9
 800c7b0:	bdb4b1c4 	.word	0xbdb4b1c4
 800c7b4:	3e21ee9e 	.word	0x3e21ee9e
 800c7b8:	809c52ad 	.word	0x809c52ad
 800c7bc:	3e927e4f 	.word	0x3e927e4f
 800c7c0:	19cb1590 	.word	0x19cb1590
 800c7c4:	3efa01a0 	.word	0x3efa01a0
 800c7c8:	16c15177 	.word	0x16c15177
 800c7cc:	3f56c16c 	.word	0x3f56c16c
 800c7d0:	5555554c 	.word	0x5555554c
 800c7d4:	3fa55555 	.word	0x3fa55555
 800c7d8:	00000000 	.word	0x00000000
 800c7dc:	3ff00000 	.word	0x3ff00000
 800c7e0:	3fe00000 	.word	0x3fe00000
 800c7e4:	3fd33332 	.word	0x3fd33332
 800c7e8:	3ff00000 	.word	0x3ff00000
 800c7ec:	3fe90000 	.word	0x3fe90000
 800c7f0:	3fd20000 	.word	0x3fd20000
 800c7f4:	00000000 	.word	0x00000000

0800c7f8 <__kernel_sin>:
 800c7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7fc:	ed2d 8b04 	vpush	{d8-d9}
 800c800:	eeb0 8a41 	vmov.f32	s16, s2
 800c804:	eef0 8a61 	vmov.f32	s17, s3
 800c808:	ec55 4b10 	vmov	r4, r5, d0
 800c80c:	b083      	sub	sp, #12
 800c80e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c812:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c816:	9001      	str	r0, [sp, #4]
 800c818:	da06      	bge.n	800c828 <__kernel_sin+0x30>
 800c81a:	ee10 0a10 	vmov	r0, s0
 800c81e:	4629      	mov	r1, r5
 800c820:	f7f4 f99a 	bl	8000b58 <__aeabi_d2iz>
 800c824:	2800      	cmp	r0, #0
 800c826:	d051      	beq.n	800c8cc <__kernel_sin+0xd4>
 800c828:	4622      	mov	r2, r4
 800c82a:	462b      	mov	r3, r5
 800c82c:	4620      	mov	r0, r4
 800c82e:	4629      	mov	r1, r5
 800c830:	f7f3 fee2 	bl	80005f8 <__aeabi_dmul>
 800c834:	4682      	mov	sl, r0
 800c836:	468b      	mov	fp, r1
 800c838:	4602      	mov	r2, r0
 800c83a:	460b      	mov	r3, r1
 800c83c:	4620      	mov	r0, r4
 800c83e:	4629      	mov	r1, r5
 800c840:	f7f3 feda 	bl	80005f8 <__aeabi_dmul>
 800c844:	a341      	add	r3, pc, #260	; (adr r3, 800c94c <__kernel_sin+0x154>)
 800c846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c84a:	4680      	mov	r8, r0
 800c84c:	4689      	mov	r9, r1
 800c84e:	4650      	mov	r0, sl
 800c850:	4659      	mov	r1, fp
 800c852:	f7f3 fed1 	bl	80005f8 <__aeabi_dmul>
 800c856:	a33f      	add	r3, pc, #252	; (adr r3, 800c954 <__kernel_sin+0x15c>)
 800c858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c85c:	f7f3 fd14 	bl	8000288 <__aeabi_dsub>
 800c860:	4652      	mov	r2, sl
 800c862:	465b      	mov	r3, fp
 800c864:	f7f3 fec8 	bl	80005f8 <__aeabi_dmul>
 800c868:	a33c      	add	r3, pc, #240	; (adr r3, 800c95c <__kernel_sin+0x164>)
 800c86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86e:	f7f3 fd0d 	bl	800028c <__adddf3>
 800c872:	4652      	mov	r2, sl
 800c874:	465b      	mov	r3, fp
 800c876:	f7f3 febf 	bl	80005f8 <__aeabi_dmul>
 800c87a:	a33a      	add	r3, pc, #232	; (adr r3, 800c964 <__kernel_sin+0x16c>)
 800c87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c880:	f7f3 fd02 	bl	8000288 <__aeabi_dsub>
 800c884:	4652      	mov	r2, sl
 800c886:	465b      	mov	r3, fp
 800c888:	f7f3 feb6 	bl	80005f8 <__aeabi_dmul>
 800c88c:	a337      	add	r3, pc, #220	; (adr r3, 800c96c <__kernel_sin+0x174>)
 800c88e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c892:	f7f3 fcfb 	bl	800028c <__adddf3>
 800c896:	9b01      	ldr	r3, [sp, #4]
 800c898:	4606      	mov	r6, r0
 800c89a:	460f      	mov	r7, r1
 800c89c:	b9eb      	cbnz	r3, 800c8da <__kernel_sin+0xe2>
 800c89e:	4602      	mov	r2, r0
 800c8a0:	460b      	mov	r3, r1
 800c8a2:	4650      	mov	r0, sl
 800c8a4:	4659      	mov	r1, fp
 800c8a6:	f7f3 fea7 	bl	80005f8 <__aeabi_dmul>
 800c8aa:	a325      	add	r3, pc, #148	; (adr r3, 800c940 <__kernel_sin+0x148>)
 800c8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8b0:	f7f3 fcea 	bl	8000288 <__aeabi_dsub>
 800c8b4:	4642      	mov	r2, r8
 800c8b6:	464b      	mov	r3, r9
 800c8b8:	f7f3 fe9e 	bl	80005f8 <__aeabi_dmul>
 800c8bc:	4602      	mov	r2, r0
 800c8be:	460b      	mov	r3, r1
 800c8c0:	4620      	mov	r0, r4
 800c8c2:	4629      	mov	r1, r5
 800c8c4:	f7f3 fce2 	bl	800028c <__adddf3>
 800c8c8:	4604      	mov	r4, r0
 800c8ca:	460d      	mov	r5, r1
 800c8cc:	ec45 4b10 	vmov	d0, r4, r5
 800c8d0:	b003      	add	sp, #12
 800c8d2:	ecbd 8b04 	vpop	{d8-d9}
 800c8d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8da:	4b1b      	ldr	r3, [pc, #108]	; (800c948 <__kernel_sin+0x150>)
 800c8dc:	ec51 0b18 	vmov	r0, r1, d8
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	f7f3 fe89 	bl	80005f8 <__aeabi_dmul>
 800c8e6:	4632      	mov	r2, r6
 800c8e8:	ec41 0b19 	vmov	d9, r0, r1
 800c8ec:	463b      	mov	r3, r7
 800c8ee:	4640      	mov	r0, r8
 800c8f0:	4649      	mov	r1, r9
 800c8f2:	f7f3 fe81 	bl	80005f8 <__aeabi_dmul>
 800c8f6:	4602      	mov	r2, r0
 800c8f8:	460b      	mov	r3, r1
 800c8fa:	ec51 0b19 	vmov	r0, r1, d9
 800c8fe:	f7f3 fcc3 	bl	8000288 <__aeabi_dsub>
 800c902:	4652      	mov	r2, sl
 800c904:	465b      	mov	r3, fp
 800c906:	f7f3 fe77 	bl	80005f8 <__aeabi_dmul>
 800c90a:	ec53 2b18 	vmov	r2, r3, d8
 800c90e:	f7f3 fcbb 	bl	8000288 <__aeabi_dsub>
 800c912:	a30b      	add	r3, pc, #44	; (adr r3, 800c940 <__kernel_sin+0x148>)
 800c914:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c918:	4606      	mov	r6, r0
 800c91a:	460f      	mov	r7, r1
 800c91c:	4640      	mov	r0, r8
 800c91e:	4649      	mov	r1, r9
 800c920:	f7f3 fe6a 	bl	80005f8 <__aeabi_dmul>
 800c924:	4602      	mov	r2, r0
 800c926:	460b      	mov	r3, r1
 800c928:	4630      	mov	r0, r6
 800c92a:	4639      	mov	r1, r7
 800c92c:	f7f3 fcae 	bl	800028c <__adddf3>
 800c930:	4602      	mov	r2, r0
 800c932:	460b      	mov	r3, r1
 800c934:	4620      	mov	r0, r4
 800c936:	4629      	mov	r1, r5
 800c938:	f7f3 fca6 	bl	8000288 <__aeabi_dsub>
 800c93c:	e7c4      	b.n	800c8c8 <__kernel_sin+0xd0>
 800c93e:	bf00      	nop
 800c940:	55555549 	.word	0x55555549
 800c944:	3fc55555 	.word	0x3fc55555
 800c948:	3fe00000 	.word	0x3fe00000
 800c94c:	5acfd57c 	.word	0x5acfd57c
 800c950:	3de5d93a 	.word	0x3de5d93a
 800c954:	8a2b9ceb 	.word	0x8a2b9ceb
 800c958:	3e5ae5e6 	.word	0x3e5ae5e6
 800c95c:	57b1fe7d 	.word	0x57b1fe7d
 800c960:	3ec71de3 	.word	0x3ec71de3
 800c964:	19c161d5 	.word	0x19c161d5
 800c968:	3f2a01a0 	.word	0x3f2a01a0
 800c96c:	1110f8a6 	.word	0x1110f8a6
 800c970:	3f811111 	.word	0x3f811111
 800c974:	00000000 	.word	0x00000000

0800c978 <__kernel_tan>:
 800c978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c97c:	ed2d 8b06 	vpush	{d8-d10}
 800c980:	ec5b ab10 	vmov	sl, fp, d0
 800c984:	4be0      	ldr	r3, [pc, #896]	; (800cd08 <__kernel_tan+0x390>)
 800c986:	b083      	sub	sp, #12
 800c988:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800c98c:	429f      	cmp	r7, r3
 800c98e:	ec59 8b11 	vmov	r8, r9, d1
 800c992:	4606      	mov	r6, r0
 800c994:	f8cd b000 	str.w	fp, [sp]
 800c998:	dc61      	bgt.n	800ca5e <__kernel_tan+0xe6>
 800c99a:	ee10 0a10 	vmov	r0, s0
 800c99e:	4659      	mov	r1, fp
 800c9a0:	f7f4 f8da 	bl	8000b58 <__aeabi_d2iz>
 800c9a4:	4605      	mov	r5, r0
 800c9a6:	2800      	cmp	r0, #0
 800c9a8:	f040 8083 	bne.w	800cab2 <__kernel_tan+0x13a>
 800c9ac:	1c73      	adds	r3, r6, #1
 800c9ae:	4652      	mov	r2, sl
 800c9b0:	4313      	orrs	r3, r2
 800c9b2:	433b      	orrs	r3, r7
 800c9b4:	d112      	bne.n	800c9dc <__kernel_tan+0x64>
 800c9b6:	ec4b ab10 	vmov	d0, sl, fp
 800c9ba:	f7ff fce1 	bl	800c380 <fabs>
 800c9be:	49d3      	ldr	r1, [pc, #844]	; (800cd0c <__kernel_tan+0x394>)
 800c9c0:	ec53 2b10 	vmov	r2, r3, d0
 800c9c4:	2000      	movs	r0, #0
 800c9c6:	f7f3 ff41 	bl	800084c <__aeabi_ddiv>
 800c9ca:	4682      	mov	sl, r0
 800c9cc:	468b      	mov	fp, r1
 800c9ce:	ec4b ab10 	vmov	d0, sl, fp
 800c9d2:	b003      	add	sp, #12
 800c9d4:	ecbd 8b06 	vpop	{d8-d10}
 800c9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9dc:	2e01      	cmp	r6, #1
 800c9de:	d0f6      	beq.n	800c9ce <__kernel_tan+0x56>
 800c9e0:	4642      	mov	r2, r8
 800c9e2:	464b      	mov	r3, r9
 800c9e4:	4650      	mov	r0, sl
 800c9e6:	4659      	mov	r1, fp
 800c9e8:	f7f3 fc50 	bl	800028c <__adddf3>
 800c9ec:	4602      	mov	r2, r0
 800c9ee:	460b      	mov	r3, r1
 800c9f0:	460f      	mov	r7, r1
 800c9f2:	2000      	movs	r0, #0
 800c9f4:	49c6      	ldr	r1, [pc, #792]	; (800cd10 <__kernel_tan+0x398>)
 800c9f6:	f7f3 ff29 	bl	800084c <__aeabi_ddiv>
 800c9fa:	e9cd 0100 	strd	r0, r1, [sp]
 800c9fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca02:	462e      	mov	r6, r5
 800ca04:	4652      	mov	r2, sl
 800ca06:	462c      	mov	r4, r5
 800ca08:	4630      	mov	r0, r6
 800ca0a:	461d      	mov	r5, r3
 800ca0c:	4639      	mov	r1, r7
 800ca0e:	465b      	mov	r3, fp
 800ca10:	f7f3 fc3a 	bl	8000288 <__aeabi_dsub>
 800ca14:	4602      	mov	r2, r0
 800ca16:	460b      	mov	r3, r1
 800ca18:	4640      	mov	r0, r8
 800ca1a:	4649      	mov	r1, r9
 800ca1c:	f7f3 fc34 	bl	8000288 <__aeabi_dsub>
 800ca20:	4632      	mov	r2, r6
 800ca22:	462b      	mov	r3, r5
 800ca24:	f7f3 fde8 	bl	80005f8 <__aeabi_dmul>
 800ca28:	4632      	mov	r2, r6
 800ca2a:	4680      	mov	r8, r0
 800ca2c:	4689      	mov	r9, r1
 800ca2e:	462b      	mov	r3, r5
 800ca30:	4630      	mov	r0, r6
 800ca32:	4639      	mov	r1, r7
 800ca34:	f7f3 fde0 	bl	80005f8 <__aeabi_dmul>
 800ca38:	4bb4      	ldr	r3, [pc, #720]	; (800cd0c <__kernel_tan+0x394>)
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	f7f3 fc26 	bl	800028c <__adddf3>
 800ca40:	4602      	mov	r2, r0
 800ca42:	460b      	mov	r3, r1
 800ca44:	4640      	mov	r0, r8
 800ca46:	4649      	mov	r1, r9
 800ca48:	f7f3 fc20 	bl	800028c <__adddf3>
 800ca4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca50:	f7f3 fdd2 	bl	80005f8 <__aeabi_dmul>
 800ca54:	4622      	mov	r2, r4
 800ca56:	462b      	mov	r3, r5
 800ca58:	f7f3 fc18 	bl	800028c <__adddf3>
 800ca5c:	e7b5      	b.n	800c9ca <__kernel_tan+0x52>
 800ca5e:	4bad      	ldr	r3, [pc, #692]	; (800cd14 <__kernel_tan+0x39c>)
 800ca60:	429f      	cmp	r7, r3
 800ca62:	dd26      	ble.n	800cab2 <__kernel_tan+0x13a>
 800ca64:	9b00      	ldr	r3, [sp, #0]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	da09      	bge.n	800ca7e <__kernel_tan+0x106>
 800ca6a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ca6e:	469b      	mov	fp, r3
 800ca70:	ee10 aa10 	vmov	sl, s0
 800ca74:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ca78:	ee11 8a10 	vmov	r8, s2
 800ca7c:	4699      	mov	r9, r3
 800ca7e:	4652      	mov	r2, sl
 800ca80:	465b      	mov	r3, fp
 800ca82:	a183      	add	r1, pc, #524	; (adr r1, 800cc90 <__kernel_tan+0x318>)
 800ca84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca88:	f7f3 fbfe 	bl	8000288 <__aeabi_dsub>
 800ca8c:	4642      	mov	r2, r8
 800ca8e:	464b      	mov	r3, r9
 800ca90:	4604      	mov	r4, r0
 800ca92:	460d      	mov	r5, r1
 800ca94:	a180      	add	r1, pc, #512	; (adr r1, 800cc98 <__kernel_tan+0x320>)
 800ca96:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca9a:	f7f3 fbf5 	bl	8000288 <__aeabi_dsub>
 800ca9e:	4622      	mov	r2, r4
 800caa0:	462b      	mov	r3, r5
 800caa2:	f7f3 fbf3 	bl	800028c <__adddf3>
 800caa6:	f04f 0800 	mov.w	r8, #0
 800caaa:	4682      	mov	sl, r0
 800caac:	468b      	mov	fp, r1
 800caae:	f04f 0900 	mov.w	r9, #0
 800cab2:	4652      	mov	r2, sl
 800cab4:	465b      	mov	r3, fp
 800cab6:	4650      	mov	r0, sl
 800cab8:	4659      	mov	r1, fp
 800caba:	f7f3 fd9d 	bl	80005f8 <__aeabi_dmul>
 800cabe:	4602      	mov	r2, r0
 800cac0:	460b      	mov	r3, r1
 800cac2:	ec43 2b18 	vmov	d8, r2, r3
 800cac6:	f7f3 fd97 	bl	80005f8 <__aeabi_dmul>
 800caca:	ec53 2b18 	vmov	r2, r3, d8
 800cace:	4604      	mov	r4, r0
 800cad0:	460d      	mov	r5, r1
 800cad2:	4650      	mov	r0, sl
 800cad4:	4659      	mov	r1, fp
 800cad6:	f7f3 fd8f 	bl	80005f8 <__aeabi_dmul>
 800cada:	a371      	add	r3, pc, #452	; (adr r3, 800cca0 <__kernel_tan+0x328>)
 800cadc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae0:	ec41 0b19 	vmov	d9, r0, r1
 800cae4:	4620      	mov	r0, r4
 800cae6:	4629      	mov	r1, r5
 800cae8:	f7f3 fd86 	bl	80005f8 <__aeabi_dmul>
 800caec:	a36e      	add	r3, pc, #440	; (adr r3, 800cca8 <__kernel_tan+0x330>)
 800caee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caf2:	f7f3 fbcb 	bl	800028c <__adddf3>
 800caf6:	4622      	mov	r2, r4
 800caf8:	462b      	mov	r3, r5
 800cafa:	f7f3 fd7d 	bl	80005f8 <__aeabi_dmul>
 800cafe:	a36c      	add	r3, pc, #432	; (adr r3, 800ccb0 <__kernel_tan+0x338>)
 800cb00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb04:	f7f3 fbc2 	bl	800028c <__adddf3>
 800cb08:	4622      	mov	r2, r4
 800cb0a:	462b      	mov	r3, r5
 800cb0c:	f7f3 fd74 	bl	80005f8 <__aeabi_dmul>
 800cb10:	a369      	add	r3, pc, #420	; (adr r3, 800ccb8 <__kernel_tan+0x340>)
 800cb12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb16:	f7f3 fbb9 	bl	800028c <__adddf3>
 800cb1a:	4622      	mov	r2, r4
 800cb1c:	462b      	mov	r3, r5
 800cb1e:	f7f3 fd6b 	bl	80005f8 <__aeabi_dmul>
 800cb22:	a367      	add	r3, pc, #412	; (adr r3, 800ccc0 <__kernel_tan+0x348>)
 800cb24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb28:	f7f3 fbb0 	bl	800028c <__adddf3>
 800cb2c:	4622      	mov	r2, r4
 800cb2e:	462b      	mov	r3, r5
 800cb30:	f7f3 fd62 	bl	80005f8 <__aeabi_dmul>
 800cb34:	a364      	add	r3, pc, #400	; (adr r3, 800ccc8 <__kernel_tan+0x350>)
 800cb36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb3a:	f7f3 fba7 	bl	800028c <__adddf3>
 800cb3e:	ec53 2b18 	vmov	r2, r3, d8
 800cb42:	f7f3 fd59 	bl	80005f8 <__aeabi_dmul>
 800cb46:	a362      	add	r3, pc, #392	; (adr r3, 800ccd0 <__kernel_tan+0x358>)
 800cb48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb4c:	ec41 0b1a 	vmov	d10, r0, r1
 800cb50:	4620      	mov	r0, r4
 800cb52:	4629      	mov	r1, r5
 800cb54:	f7f3 fd50 	bl	80005f8 <__aeabi_dmul>
 800cb58:	a35f      	add	r3, pc, #380	; (adr r3, 800ccd8 <__kernel_tan+0x360>)
 800cb5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb5e:	f7f3 fb95 	bl	800028c <__adddf3>
 800cb62:	4622      	mov	r2, r4
 800cb64:	462b      	mov	r3, r5
 800cb66:	f7f3 fd47 	bl	80005f8 <__aeabi_dmul>
 800cb6a:	a35d      	add	r3, pc, #372	; (adr r3, 800cce0 <__kernel_tan+0x368>)
 800cb6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb70:	f7f3 fb8c 	bl	800028c <__adddf3>
 800cb74:	4622      	mov	r2, r4
 800cb76:	462b      	mov	r3, r5
 800cb78:	f7f3 fd3e 	bl	80005f8 <__aeabi_dmul>
 800cb7c:	a35a      	add	r3, pc, #360	; (adr r3, 800cce8 <__kernel_tan+0x370>)
 800cb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb82:	f7f3 fb83 	bl	800028c <__adddf3>
 800cb86:	4622      	mov	r2, r4
 800cb88:	462b      	mov	r3, r5
 800cb8a:	f7f3 fd35 	bl	80005f8 <__aeabi_dmul>
 800cb8e:	a358      	add	r3, pc, #352	; (adr r3, 800ccf0 <__kernel_tan+0x378>)
 800cb90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb94:	f7f3 fb7a 	bl	800028c <__adddf3>
 800cb98:	4622      	mov	r2, r4
 800cb9a:	462b      	mov	r3, r5
 800cb9c:	f7f3 fd2c 	bl	80005f8 <__aeabi_dmul>
 800cba0:	a355      	add	r3, pc, #340	; (adr r3, 800ccf8 <__kernel_tan+0x380>)
 800cba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba6:	f7f3 fb71 	bl	800028c <__adddf3>
 800cbaa:	4602      	mov	r2, r0
 800cbac:	460b      	mov	r3, r1
 800cbae:	ec51 0b1a 	vmov	r0, r1, d10
 800cbb2:	f7f3 fb6b 	bl	800028c <__adddf3>
 800cbb6:	ec53 2b19 	vmov	r2, r3, d9
 800cbba:	f7f3 fd1d 	bl	80005f8 <__aeabi_dmul>
 800cbbe:	4642      	mov	r2, r8
 800cbc0:	464b      	mov	r3, r9
 800cbc2:	f7f3 fb63 	bl	800028c <__adddf3>
 800cbc6:	ec53 2b18 	vmov	r2, r3, d8
 800cbca:	f7f3 fd15 	bl	80005f8 <__aeabi_dmul>
 800cbce:	4642      	mov	r2, r8
 800cbd0:	464b      	mov	r3, r9
 800cbd2:	f7f3 fb5b 	bl	800028c <__adddf3>
 800cbd6:	a34a      	add	r3, pc, #296	; (adr r3, 800cd00 <__kernel_tan+0x388>)
 800cbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbdc:	4604      	mov	r4, r0
 800cbde:	460d      	mov	r5, r1
 800cbe0:	ec51 0b19 	vmov	r0, r1, d9
 800cbe4:	f7f3 fd08 	bl	80005f8 <__aeabi_dmul>
 800cbe8:	4622      	mov	r2, r4
 800cbea:	462b      	mov	r3, r5
 800cbec:	f7f3 fb4e 	bl	800028c <__adddf3>
 800cbf0:	460b      	mov	r3, r1
 800cbf2:	ec41 0b18 	vmov	d8, r0, r1
 800cbf6:	4602      	mov	r2, r0
 800cbf8:	4659      	mov	r1, fp
 800cbfa:	4650      	mov	r0, sl
 800cbfc:	f7f3 fb46 	bl	800028c <__adddf3>
 800cc00:	4b44      	ldr	r3, [pc, #272]	; (800cd14 <__kernel_tan+0x39c>)
 800cc02:	429f      	cmp	r7, r3
 800cc04:	4604      	mov	r4, r0
 800cc06:	460d      	mov	r5, r1
 800cc08:	f340 8086 	ble.w	800cd18 <__kernel_tan+0x3a0>
 800cc0c:	4630      	mov	r0, r6
 800cc0e:	f7f3 fc89 	bl	8000524 <__aeabi_i2d>
 800cc12:	4622      	mov	r2, r4
 800cc14:	4680      	mov	r8, r0
 800cc16:	4689      	mov	r9, r1
 800cc18:	462b      	mov	r3, r5
 800cc1a:	4620      	mov	r0, r4
 800cc1c:	4629      	mov	r1, r5
 800cc1e:	f7f3 fceb 	bl	80005f8 <__aeabi_dmul>
 800cc22:	4642      	mov	r2, r8
 800cc24:	4606      	mov	r6, r0
 800cc26:	460f      	mov	r7, r1
 800cc28:	464b      	mov	r3, r9
 800cc2a:	4620      	mov	r0, r4
 800cc2c:	4629      	mov	r1, r5
 800cc2e:	f7f3 fb2d 	bl	800028c <__adddf3>
 800cc32:	4602      	mov	r2, r0
 800cc34:	460b      	mov	r3, r1
 800cc36:	4630      	mov	r0, r6
 800cc38:	4639      	mov	r1, r7
 800cc3a:	f7f3 fe07 	bl	800084c <__aeabi_ddiv>
 800cc3e:	ec53 2b18 	vmov	r2, r3, d8
 800cc42:	f7f3 fb21 	bl	8000288 <__aeabi_dsub>
 800cc46:	4602      	mov	r2, r0
 800cc48:	460b      	mov	r3, r1
 800cc4a:	4650      	mov	r0, sl
 800cc4c:	4659      	mov	r1, fp
 800cc4e:	f7f3 fb1b 	bl	8000288 <__aeabi_dsub>
 800cc52:	4602      	mov	r2, r0
 800cc54:	460b      	mov	r3, r1
 800cc56:	f7f3 fb19 	bl	800028c <__adddf3>
 800cc5a:	4602      	mov	r2, r0
 800cc5c:	460b      	mov	r3, r1
 800cc5e:	4640      	mov	r0, r8
 800cc60:	4649      	mov	r1, r9
 800cc62:	f7f3 fb11 	bl	8000288 <__aeabi_dsub>
 800cc66:	9b00      	ldr	r3, [sp, #0]
 800cc68:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 800cc6c:	f00a 0a02 	and.w	sl, sl, #2
 800cc70:	4604      	mov	r4, r0
 800cc72:	f1ca 0001 	rsb	r0, sl, #1
 800cc76:	460d      	mov	r5, r1
 800cc78:	f7f3 fc54 	bl	8000524 <__aeabi_i2d>
 800cc7c:	4602      	mov	r2, r0
 800cc7e:	460b      	mov	r3, r1
 800cc80:	4620      	mov	r0, r4
 800cc82:	4629      	mov	r1, r5
 800cc84:	f7f3 fcb8 	bl	80005f8 <__aeabi_dmul>
 800cc88:	e69f      	b.n	800c9ca <__kernel_tan+0x52>
 800cc8a:	bf00      	nop
 800cc8c:	f3af 8000 	nop.w
 800cc90:	54442d18 	.word	0x54442d18
 800cc94:	3fe921fb 	.word	0x3fe921fb
 800cc98:	33145c07 	.word	0x33145c07
 800cc9c:	3c81a626 	.word	0x3c81a626
 800cca0:	74bf7ad4 	.word	0x74bf7ad4
 800cca4:	3efb2a70 	.word	0x3efb2a70
 800cca8:	32f0a7e9 	.word	0x32f0a7e9
 800ccac:	3f12b80f 	.word	0x3f12b80f
 800ccb0:	1a8d1068 	.word	0x1a8d1068
 800ccb4:	3f3026f7 	.word	0x3f3026f7
 800ccb8:	fee08315 	.word	0xfee08315
 800ccbc:	3f57dbc8 	.word	0x3f57dbc8
 800ccc0:	e96e8493 	.word	0xe96e8493
 800ccc4:	3f8226e3 	.word	0x3f8226e3
 800ccc8:	1bb341fe 	.word	0x1bb341fe
 800cccc:	3faba1ba 	.word	0x3faba1ba
 800ccd0:	db605373 	.word	0xdb605373
 800ccd4:	bef375cb 	.word	0xbef375cb
 800ccd8:	a03792a6 	.word	0xa03792a6
 800ccdc:	3f147e88 	.word	0x3f147e88
 800cce0:	f2f26501 	.word	0xf2f26501
 800cce4:	3f4344d8 	.word	0x3f4344d8
 800cce8:	c9560328 	.word	0xc9560328
 800ccec:	3f6d6d22 	.word	0x3f6d6d22
 800ccf0:	8406d637 	.word	0x8406d637
 800ccf4:	3f9664f4 	.word	0x3f9664f4
 800ccf8:	1110fe7a 	.word	0x1110fe7a
 800ccfc:	3fc11111 	.word	0x3fc11111
 800cd00:	55555563 	.word	0x55555563
 800cd04:	3fd55555 	.word	0x3fd55555
 800cd08:	3e2fffff 	.word	0x3e2fffff
 800cd0c:	3ff00000 	.word	0x3ff00000
 800cd10:	bff00000 	.word	0xbff00000
 800cd14:	3fe59427 	.word	0x3fe59427
 800cd18:	2e01      	cmp	r6, #1
 800cd1a:	d02f      	beq.n	800cd7c <__kernel_tan+0x404>
 800cd1c:	460f      	mov	r7, r1
 800cd1e:	4602      	mov	r2, r0
 800cd20:	460b      	mov	r3, r1
 800cd22:	4689      	mov	r9, r1
 800cd24:	2000      	movs	r0, #0
 800cd26:	4917      	ldr	r1, [pc, #92]	; (800cd84 <__kernel_tan+0x40c>)
 800cd28:	f7f3 fd90 	bl	800084c <__aeabi_ddiv>
 800cd2c:	2600      	movs	r6, #0
 800cd2e:	e9cd 0100 	strd	r0, r1, [sp]
 800cd32:	4652      	mov	r2, sl
 800cd34:	465b      	mov	r3, fp
 800cd36:	4630      	mov	r0, r6
 800cd38:	4639      	mov	r1, r7
 800cd3a:	f7f3 faa5 	bl	8000288 <__aeabi_dsub>
 800cd3e:	e9dd 4500 	ldrd	r4, r5, [sp]
 800cd42:	4602      	mov	r2, r0
 800cd44:	460b      	mov	r3, r1
 800cd46:	ec51 0b18 	vmov	r0, r1, d8
 800cd4a:	f7f3 fa9d 	bl	8000288 <__aeabi_dsub>
 800cd4e:	4632      	mov	r2, r6
 800cd50:	462b      	mov	r3, r5
 800cd52:	f7f3 fc51 	bl	80005f8 <__aeabi_dmul>
 800cd56:	46b0      	mov	r8, r6
 800cd58:	460f      	mov	r7, r1
 800cd5a:	4642      	mov	r2, r8
 800cd5c:	462b      	mov	r3, r5
 800cd5e:	4634      	mov	r4, r6
 800cd60:	4649      	mov	r1, r9
 800cd62:	4606      	mov	r6, r0
 800cd64:	4640      	mov	r0, r8
 800cd66:	f7f3 fc47 	bl	80005f8 <__aeabi_dmul>
 800cd6a:	4b07      	ldr	r3, [pc, #28]	; (800cd88 <__kernel_tan+0x410>)
 800cd6c:	2200      	movs	r2, #0
 800cd6e:	f7f3 fa8d 	bl	800028c <__adddf3>
 800cd72:	4602      	mov	r2, r0
 800cd74:	460b      	mov	r3, r1
 800cd76:	4630      	mov	r0, r6
 800cd78:	4639      	mov	r1, r7
 800cd7a:	e665      	b.n	800ca48 <__kernel_tan+0xd0>
 800cd7c:	4682      	mov	sl, r0
 800cd7e:	468b      	mov	fp, r1
 800cd80:	e625      	b.n	800c9ce <__kernel_tan+0x56>
 800cd82:	bf00      	nop
 800cd84:	bff00000 	.word	0xbff00000
 800cd88:	3ff00000 	.word	0x3ff00000
 800cd8c:	00000000 	.word	0x00000000

0800cd90 <__ieee754_asin>:
 800cd90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd94:	ed2d 8b04 	vpush	{d8-d9}
 800cd98:	ec55 4b10 	vmov	r4, r5, d0
 800cd9c:	4bcc      	ldr	r3, [pc, #816]	; (800d0d0 <__ieee754_asin+0x340>)
 800cd9e:	b083      	sub	sp, #12
 800cda0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800cda4:	4598      	cmp	r8, r3
 800cda6:	9501      	str	r5, [sp, #4]
 800cda8:	dd33      	ble.n	800ce12 <__ieee754_asin+0x82>
 800cdaa:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 800cdae:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 800cdb2:	ea58 0804 	orrs.w	r8, r8, r4
 800cdb6:	d117      	bne.n	800cde8 <__ieee754_asin+0x58>
 800cdb8:	a3ab      	add	r3, pc, #684	; (adr r3, 800d068 <__ieee754_asin+0x2d8>)
 800cdba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdbe:	ee10 0a10 	vmov	r0, s0
 800cdc2:	4629      	mov	r1, r5
 800cdc4:	f7f3 fc18 	bl	80005f8 <__aeabi_dmul>
 800cdc8:	a3a9      	add	r3, pc, #676	; (adr r3, 800d070 <__ieee754_asin+0x2e0>)
 800cdca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdce:	4606      	mov	r6, r0
 800cdd0:	460f      	mov	r7, r1
 800cdd2:	4620      	mov	r0, r4
 800cdd4:	4629      	mov	r1, r5
 800cdd6:	f7f3 fc0f 	bl	80005f8 <__aeabi_dmul>
 800cdda:	4602      	mov	r2, r0
 800cddc:	460b      	mov	r3, r1
 800cdde:	4630      	mov	r0, r6
 800cde0:	4639      	mov	r1, r7
 800cde2:	f7f3 fa53 	bl	800028c <__adddf3>
 800cde6:	e00b      	b.n	800ce00 <__ieee754_asin+0x70>
 800cde8:	ee10 2a10 	vmov	r2, s0
 800cdec:	462b      	mov	r3, r5
 800cdee:	ee10 0a10 	vmov	r0, s0
 800cdf2:	4629      	mov	r1, r5
 800cdf4:	f7f3 fa48 	bl	8000288 <__aeabi_dsub>
 800cdf8:	4602      	mov	r2, r0
 800cdfa:	460b      	mov	r3, r1
 800cdfc:	f7f3 fd26 	bl	800084c <__aeabi_ddiv>
 800ce00:	4604      	mov	r4, r0
 800ce02:	460d      	mov	r5, r1
 800ce04:	ec45 4b10 	vmov	d0, r4, r5
 800ce08:	b003      	add	sp, #12
 800ce0a:	ecbd 8b04 	vpop	{d8-d9}
 800ce0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce12:	4bb0      	ldr	r3, [pc, #704]	; (800d0d4 <__ieee754_asin+0x344>)
 800ce14:	4598      	cmp	r8, r3
 800ce16:	dc11      	bgt.n	800ce3c <__ieee754_asin+0xac>
 800ce18:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800ce1c:	f280 80ae 	bge.w	800cf7c <__ieee754_asin+0x1ec>
 800ce20:	a395      	add	r3, pc, #596	; (adr r3, 800d078 <__ieee754_asin+0x2e8>)
 800ce22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce26:	ee10 0a10 	vmov	r0, s0
 800ce2a:	4629      	mov	r1, r5
 800ce2c:	f7f3 fa2e 	bl	800028c <__adddf3>
 800ce30:	4ba9      	ldr	r3, [pc, #676]	; (800d0d8 <__ieee754_asin+0x348>)
 800ce32:	2200      	movs	r2, #0
 800ce34:	f7f3 fe70 	bl	8000b18 <__aeabi_dcmpgt>
 800ce38:	2800      	cmp	r0, #0
 800ce3a:	d1e3      	bne.n	800ce04 <__ieee754_asin+0x74>
 800ce3c:	ec45 4b10 	vmov	d0, r4, r5
 800ce40:	f7ff fa9e 	bl	800c380 <fabs>
 800ce44:	49a4      	ldr	r1, [pc, #656]	; (800d0d8 <__ieee754_asin+0x348>)
 800ce46:	ec53 2b10 	vmov	r2, r3, d0
 800ce4a:	2000      	movs	r0, #0
 800ce4c:	f7f3 fa1c 	bl	8000288 <__aeabi_dsub>
 800ce50:	4ba2      	ldr	r3, [pc, #648]	; (800d0dc <__ieee754_asin+0x34c>)
 800ce52:	2200      	movs	r2, #0
 800ce54:	f7f3 fbd0 	bl	80005f8 <__aeabi_dmul>
 800ce58:	a389      	add	r3, pc, #548	; (adr r3, 800d080 <__ieee754_asin+0x2f0>)
 800ce5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce5e:	4604      	mov	r4, r0
 800ce60:	460d      	mov	r5, r1
 800ce62:	f7f3 fbc9 	bl	80005f8 <__aeabi_dmul>
 800ce66:	a388      	add	r3, pc, #544	; (adr r3, 800d088 <__ieee754_asin+0x2f8>)
 800ce68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce6c:	f7f3 fa0e 	bl	800028c <__adddf3>
 800ce70:	4622      	mov	r2, r4
 800ce72:	462b      	mov	r3, r5
 800ce74:	f7f3 fbc0 	bl	80005f8 <__aeabi_dmul>
 800ce78:	a385      	add	r3, pc, #532	; (adr r3, 800d090 <__ieee754_asin+0x300>)
 800ce7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce7e:	f7f3 fa03 	bl	8000288 <__aeabi_dsub>
 800ce82:	4622      	mov	r2, r4
 800ce84:	462b      	mov	r3, r5
 800ce86:	f7f3 fbb7 	bl	80005f8 <__aeabi_dmul>
 800ce8a:	a383      	add	r3, pc, #524	; (adr r3, 800d098 <__ieee754_asin+0x308>)
 800ce8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce90:	f7f3 f9fc 	bl	800028c <__adddf3>
 800ce94:	4622      	mov	r2, r4
 800ce96:	462b      	mov	r3, r5
 800ce98:	f7f3 fbae 	bl	80005f8 <__aeabi_dmul>
 800ce9c:	a380      	add	r3, pc, #512	; (adr r3, 800d0a0 <__ieee754_asin+0x310>)
 800ce9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cea2:	f7f3 f9f1 	bl	8000288 <__aeabi_dsub>
 800cea6:	4622      	mov	r2, r4
 800cea8:	462b      	mov	r3, r5
 800ceaa:	f7f3 fba5 	bl	80005f8 <__aeabi_dmul>
 800ceae:	a37e      	add	r3, pc, #504	; (adr r3, 800d0a8 <__ieee754_asin+0x318>)
 800ceb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceb4:	f7f3 f9ea 	bl	800028c <__adddf3>
 800ceb8:	4622      	mov	r2, r4
 800ceba:	462b      	mov	r3, r5
 800cebc:	f7f3 fb9c 	bl	80005f8 <__aeabi_dmul>
 800cec0:	a37b      	add	r3, pc, #492	; (adr r3, 800d0b0 <__ieee754_asin+0x320>)
 800cec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cec6:	ec41 0b18 	vmov	d8, r0, r1
 800ceca:	4620      	mov	r0, r4
 800cecc:	4629      	mov	r1, r5
 800cece:	f7f3 fb93 	bl	80005f8 <__aeabi_dmul>
 800ced2:	a379      	add	r3, pc, #484	; (adr r3, 800d0b8 <__ieee754_asin+0x328>)
 800ced4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ced8:	f7f3 f9d6 	bl	8000288 <__aeabi_dsub>
 800cedc:	4622      	mov	r2, r4
 800cede:	462b      	mov	r3, r5
 800cee0:	f7f3 fb8a 	bl	80005f8 <__aeabi_dmul>
 800cee4:	a376      	add	r3, pc, #472	; (adr r3, 800d0c0 <__ieee754_asin+0x330>)
 800cee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceea:	f7f3 f9cf 	bl	800028c <__adddf3>
 800ceee:	4622      	mov	r2, r4
 800cef0:	462b      	mov	r3, r5
 800cef2:	f7f3 fb81 	bl	80005f8 <__aeabi_dmul>
 800cef6:	a374      	add	r3, pc, #464	; (adr r3, 800d0c8 <__ieee754_asin+0x338>)
 800cef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cefc:	f7f3 f9c4 	bl	8000288 <__aeabi_dsub>
 800cf00:	4622      	mov	r2, r4
 800cf02:	462b      	mov	r3, r5
 800cf04:	f7f3 fb78 	bl	80005f8 <__aeabi_dmul>
 800cf08:	4b73      	ldr	r3, [pc, #460]	; (800d0d8 <__ieee754_asin+0x348>)
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	f7f3 f9be 	bl	800028c <__adddf3>
 800cf10:	ec45 4b10 	vmov	d0, r4, r5
 800cf14:	4606      	mov	r6, r0
 800cf16:	460f      	mov	r7, r1
 800cf18:	f7ff faca 	bl	800c4b0 <__ieee754_sqrt>
 800cf1c:	4b70      	ldr	r3, [pc, #448]	; (800d0e0 <__ieee754_asin+0x350>)
 800cf1e:	4598      	cmp	r8, r3
 800cf20:	ec5b ab10 	vmov	sl, fp, d0
 800cf24:	f340 80de 	ble.w	800d0e4 <__ieee754_asin+0x354>
 800cf28:	4632      	mov	r2, r6
 800cf2a:	463b      	mov	r3, r7
 800cf2c:	ec51 0b18 	vmov	r0, r1, d8
 800cf30:	f7f3 fc8c 	bl	800084c <__aeabi_ddiv>
 800cf34:	4652      	mov	r2, sl
 800cf36:	465b      	mov	r3, fp
 800cf38:	f7f3 fb5e 	bl	80005f8 <__aeabi_dmul>
 800cf3c:	4652      	mov	r2, sl
 800cf3e:	465b      	mov	r3, fp
 800cf40:	f7f3 f9a4 	bl	800028c <__adddf3>
 800cf44:	4602      	mov	r2, r0
 800cf46:	460b      	mov	r3, r1
 800cf48:	f7f3 f9a0 	bl	800028c <__adddf3>
 800cf4c:	a348      	add	r3, pc, #288	; (adr r3, 800d070 <__ieee754_asin+0x2e0>)
 800cf4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf52:	f7f3 f999 	bl	8000288 <__aeabi_dsub>
 800cf56:	4602      	mov	r2, r0
 800cf58:	460b      	mov	r3, r1
 800cf5a:	a143      	add	r1, pc, #268	; (adr r1, 800d068 <__ieee754_asin+0x2d8>)
 800cf5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf60:	f7f3 f992 	bl	8000288 <__aeabi_dsub>
 800cf64:	9b01      	ldr	r3, [sp, #4]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	bfdc      	itt	le
 800cf6a:	4602      	movle	r2, r0
 800cf6c:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800cf70:	4604      	mov	r4, r0
 800cf72:	460d      	mov	r5, r1
 800cf74:	bfdc      	itt	le
 800cf76:	4614      	movle	r4, r2
 800cf78:	461d      	movle	r5, r3
 800cf7a:	e743      	b.n	800ce04 <__ieee754_asin+0x74>
 800cf7c:	ee10 2a10 	vmov	r2, s0
 800cf80:	ee10 0a10 	vmov	r0, s0
 800cf84:	462b      	mov	r3, r5
 800cf86:	4629      	mov	r1, r5
 800cf88:	f7f3 fb36 	bl	80005f8 <__aeabi_dmul>
 800cf8c:	a33c      	add	r3, pc, #240	; (adr r3, 800d080 <__ieee754_asin+0x2f0>)
 800cf8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf92:	4606      	mov	r6, r0
 800cf94:	460f      	mov	r7, r1
 800cf96:	f7f3 fb2f 	bl	80005f8 <__aeabi_dmul>
 800cf9a:	a33b      	add	r3, pc, #236	; (adr r3, 800d088 <__ieee754_asin+0x2f8>)
 800cf9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfa0:	f7f3 f974 	bl	800028c <__adddf3>
 800cfa4:	4632      	mov	r2, r6
 800cfa6:	463b      	mov	r3, r7
 800cfa8:	f7f3 fb26 	bl	80005f8 <__aeabi_dmul>
 800cfac:	a338      	add	r3, pc, #224	; (adr r3, 800d090 <__ieee754_asin+0x300>)
 800cfae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfb2:	f7f3 f969 	bl	8000288 <__aeabi_dsub>
 800cfb6:	4632      	mov	r2, r6
 800cfb8:	463b      	mov	r3, r7
 800cfba:	f7f3 fb1d 	bl	80005f8 <__aeabi_dmul>
 800cfbe:	a336      	add	r3, pc, #216	; (adr r3, 800d098 <__ieee754_asin+0x308>)
 800cfc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfc4:	f7f3 f962 	bl	800028c <__adddf3>
 800cfc8:	4632      	mov	r2, r6
 800cfca:	463b      	mov	r3, r7
 800cfcc:	f7f3 fb14 	bl	80005f8 <__aeabi_dmul>
 800cfd0:	a333      	add	r3, pc, #204	; (adr r3, 800d0a0 <__ieee754_asin+0x310>)
 800cfd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfd6:	f7f3 f957 	bl	8000288 <__aeabi_dsub>
 800cfda:	4632      	mov	r2, r6
 800cfdc:	463b      	mov	r3, r7
 800cfde:	f7f3 fb0b 	bl	80005f8 <__aeabi_dmul>
 800cfe2:	a331      	add	r3, pc, #196	; (adr r3, 800d0a8 <__ieee754_asin+0x318>)
 800cfe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe8:	f7f3 f950 	bl	800028c <__adddf3>
 800cfec:	4632      	mov	r2, r6
 800cfee:	463b      	mov	r3, r7
 800cff0:	f7f3 fb02 	bl	80005f8 <__aeabi_dmul>
 800cff4:	a32e      	add	r3, pc, #184	; (adr r3, 800d0b0 <__ieee754_asin+0x320>)
 800cff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cffa:	4680      	mov	r8, r0
 800cffc:	4689      	mov	r9, r1
 800cffe:	4630      	mov	r0, r6
 800d000:	4639      	mov	r1, r7
 800d002:	f7f3 faf9 	bl	80005f8 <__aeabi_dmul>
 800d006:	a32c      	add	r3, pc, #176	; (adr r3, 800d0b8 <__ieee754_asin+0x328>)
 800d008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d00c:	f7f3 f93c 	bl	8000288 <__aeabi_dsub>
 800d010:	4632      	mov	r2, r6
 800d012:	463b      	mov	r3, r7
 800d014:	f7f3 faf0 	bl	80005f8 <__aeabi_dmul>
 800d018:	a329      	add	r3, pc, #164	; (adr r3, 800d0c0 <__ieee754_asin+0x330>)
 800d01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d01e:	f7f3 f935 	bl	800028c <__adddf3>
 800d022:	4632      	mov	r2, r6
 800d024:	463b      	mov	r3, r7
 800d026:	f7f3 fae7 	bl	80005f8 <__aeabi_dmul>
 800d02a:	a327      	add	r3, pc, #156	; (adr r3, 800d0c8 <__ieee754_asin+0x338>)
 800d02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d030:	f7f3 f92a 	bl	8000288 <__aeabi_dsub>
 800d034:	4632      	mov	r2, r6
 800d036:	463b      	mov	r3, r7
 800d038:	f7f3 fade 	bl	80005f8 <__aeabi_dmul>
 800d03c:	4b26      	ldr	r3, [pc, #152]	; (800d0d8 <__ieee754_asin+0x348>)
 800d03e:	2200      	movs	r2, #0
 800d040:	f7f3 f924 	bl	800028c <__adddf3>
 800d044:	4602      	mov	r2, r0
 800d046:	460b      	mov	r3, r1
 800d048:	4640      	mov	r0, r8
 800d04a:	4649      	mov	r1, r9
 800d04c:	f7f3 fbfe 	bl	800084c <__aeabi_ddiv>
 800d050:	4622      	mov	r2, r4
 800d052:	462b      	mov	r3, r5
 800d054:	f7f3 fad0 	bl	80005f8 <__aeabi_dmul>
 800d058:	4602      	mov	r2, r0
 800d05a:	460b      	mov	r3, r1
 800d05c:	4620      	mov	r0, r4
 800d05e:	4629      	mov	r1, r5
 800d060:	e6bf      	b.n	800cde2 <__ieee754_asin+0x52>
 800d062:	bf00      	nop
 800d064:	f3af 8000 	nop.w
 800d068:	54442d18 	.word	0x54442d18
 800d06c:	3ff921fb 	.word	0x3ff921fb
 800d070:	33145c07 	.word	0x33145c07
 800d074:	3c91a626 	.word	0x3c91a626
 800d078:	8800759c 	.word	0x8800759c
 800d07c:	7e37e43c 	.word	0x7e37e43c
 800d080:	0dfdf709 	.word	0x0dfdf709
 800d084:	3f023de1 	.word	0x3f023de1
 800d088:	7501b288 	.word	0x7501b288
 800d08c:	3f49efe0 	.word	0x3f49efe0
 800d090:	b5688f3b 	.word	0xb5688f3b
 800d094:	3fa48228 	.word	0x3fa48228
 800d098:	0e884455 	.word	0x0e884455
 800d09c:	3fc9c155 	.word	0x3fc9c155
 800d0a0:	03eb6f7d 	.word	0x03eb6f7d
 800d0a4:	3fd4d612 	.word	0x3fd4d612
 800d0a8:	55555555 	.word	0x55555555
 800d0ac:	3fc55555 	.word	0x3fc55555
 800d0b0:	b12e9282 	.word	0xb12e9282
 800d0b4:	3fb3b8c5 	.word	0x3fb3b8c5
 800d0b8:	1b8d0159 	.word	0x1b8d0159
 800d0bc:	3fe6066c 	.word	0x3fe6066c
 800d0c0:	9c598ac8 	.word	0x9c598ac8
 800d0c4:	40002ae5 	.word	0x40002ae5
 800d0c8:	1c8a2d4b 	.word	0x1c8a2d4b
 800d0cc:	40033a27 	.word	0x40033a27
 800d0d0:	3fefffff 	.word	0x3fefffff
 800d0d4:	3fdfffff 	.word	0x3fdfffff
 800d0d8:	3ff00000 	.word	0x3ff00000
 800d0dc:	3fe00000 	.word	0x3fe00000
 800d0e0:	3fef3332 	.word	0x3fef3332
 800d0e4:	ee10 2a10 	vmov	r2, s0
 800d0e8:	ee10 0a10 	vmov	r0, s0
 800d0ec:	465b      	mov	r3, fp
 800d0ee:	4659      	mov	r1, fp
 800d0f0:	f7f3 f8cc 	bl	800028c <__adddf3>
 800d0f4:	4632      	mov	r2, r6
 800d0f6:	463b      	mov	r3, r7
 800d0f8:	ec41 0b19 	vmov	d9, r0, r1
 800d0fc:	ec51 0b18 	vmov	r0, r1, d8
 800d100:	f7f3 fba4 	bl	800084c <__aeabi_ddiv>
 800d104:	4602      	mov	r2, r0
 800d106:	460b      	mov	r3, r1
 800d108:	ec51 0b19 	vmov	r0, r1, d9
 800d10c:	f7f3 fa74 	bl	80005f8 <__aeabi_dmul>
 800d110:	f04f 0800 	mov.w	r8, #0
 800d114:	4606      	mov	r6, r0
 800d116:	460f      	mov	r7, r1
 800d118:	4642      	mov	r2, r8
 800d11a:	465b      	mov	r3, fp
 800d11c:	4640      	mov	r0, r8
 800d11e:	4659      	mov	r1, fp
 800d120:	f7f3 fa6a 	bl	80005f8 <__aeabi_dmul>
 800d124:	4602      	mov	r2, r0
 800d126:	460b      	mov	r3, r1
 800d128:	4620      	mov	r0, r4
 800d12a:	4629      	mov	r1, r5
 800d12c:	f7f3 f8ac 	bl	8000288 <__aeabi_dsub>
 800d130:	4642      	mov	r2, r8
 800d132:	4604      	mov	r4, r0
 800d134:	460d      	mov	r5, r1
 800d136:	465b      	mov	r3, fp
 800d138:	4650      	mov	r0, sl
 800d13a:	4659      	mov	r1, fp
 800d13c:	f7f3 f8a6 	bl	800028c <__adddf3>
 800d140:	4602      	mov	r2, r0
 800d142:	460b      	mov	r3, r1
 800d144:	4620      	mov	r0, r4
 800d146:	4629      	mov	r1, r5
 800d148:	f7f3 fb80 	bl	800084c <__aeabi_ddiv>
 800d14c:	4602      	mov	r2, r0
 800d14e:	460b      	mov	r3, r1
 800d150:	f7f3 f89c 	bl	800028c <__adddf3>
 800d154:	4602      	mov	r2, r0
 800d156:	460b      	mov	r3, r1
 800d158:	a113      	add	r1, pc, #76	; (adr r1, 800d1a8 <__ieee754_asin+0x418>)
 800d15a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d15e:	f7f3 f893 	bl	8000288 <__aeabi_dsub>
 800d162:	4602      	mov	r2, r0
 800d164:	460b      	mov	r3, r1
 800d166:	4630      	mov	r0, r6
 800d168:	4639      	mov	r1, r7
 800d16a:	f7f3 f88d 	bl	8000288 <__aeabi_dsub>
 800d16e:	4642      	mov	r2, r8
 800d170:	4604      	mov	r4, r0
 800d172:	460d      	mov	r5, r1
 800d174:	465b      	mov	r3, fp
 800d176:	4640      	mov	r0, r8
 800d178:	4659      	mov	r1, fp
 800d17a:	f7f3 f887 	bl	800028c <__adddf3>
 800d17e:	4602      	mov	r2, r0
 800d180:	460b      	mov	r3, r1
 800d182:	a10b      	add	r1, pc, #44	; (adr r1, 800d1b0 <__ieee754_asin+0x420>)
 800d184:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d188:	f7f3 f87e 	bl	8000288 <__aeabi_dsub>
 800d18c:	4602      	mov	r2, r0
 800d18e:	460b      	mov	r3, r1
 800d190:	4620      	mov	r0, r4
 800d192:	4629      	mov	r1, r5
 800d194:	f7f3 f878 	bl	8000288 <__aeabi_dsub>
 800d198:	4602      	mov	r2, r0
 800d19a:	460b      	mov	r3, r1
 800d19c:	a104      	add	r1, pc, #16	; (adr r1, 800d1b0 <__ieee754_asin+0x420>)
 800d19e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d1a2:	e6dd      	b.n	800cf60 <__ieee754_asin+0x1d0>
 800d1a4:	f3af 8000 	nop.w
 800d1a8:	33145c07 	.word	0x33145c07
 800d1ac:	3c91a626 	.word	0x3c91a626
 800d1b0:	54442d18 	.word	0x54442d18
 800d1b4:	3fe921fb 	.word	0x3fe921fb

0800d1b8 <__ieee754_rem_pio2>:
 800d1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1bc:	ed2d 8b02 	vpush	{d8}
 800d1c0:	ec55 4b10 	vmov	r4, r5, d0
 800d1c4:	4bca      	ldr	r3, [pc, #808]	; (800d4f0 <__ieee754_rem_pio2+0x338>)
 800d1c6:	b08b      	sub	sp, #44	; 0x2c
 800d1c8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800d1cc:	4598      	cmp	r8, r3
 800d1ce:	4682      	mov	sl, r0
 800d1d0:	9502      	str	r5, [sp, #8]
 800d1d2:	dc08      	bgt.n	800d1e6 <__ieee754_rem_pio2+0x2e>
 800d1d4:	2200      	movs	r2, #0
 800d1d6:	2300      	movs	r3, #0
 800d1d8:	ed80 0b00 	vstr	d0, [r0]
 800d1dc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d1e0:	f04f 0b00 	mov.w	fp, #0
 800d1e4:	e028      	b.n	800d238 <__ieee754_rem_pio2+0x80>
 800d1e6:	4bc3      	ldr	r3, [pc, #780]	; (800d4f4 <__ieee754_rem_pio2+0x33c>)
 800d1e8:	4598      	cmp	r8, r3
 800d1ea:	dc78      	bgt.n	800d2de <__ieee754_rem_pio2+0x126>
 800d1ec:	9b02      	ldr	r3, [sp, #8]
 800d1ee:	4ec2      	ldr	r6, [pc, #776]	; (800d4f8 <__ieee754_rem_pio2+0x340>)
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	ee10 0a10 	vmov	r0, s0
 800d1f6:	a3b0      	add	r3, pc, #704	; (adr r3, 800d4b8 <__ieee754_rem_pio2+0x300>)
 800d1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1fc:	4629      	mov	r1, r5
 800d1fe:	dd39      	ble.n	800d274 <__ieee754_rem_pio2+0xbc>
 800d200:	f7f3 f842 	bl	8000288 <__aeabi_dsub>
 800d204:	45b0      	cmp	r8, r6
 800d206:	4604      	mov	r4, r0
 800d208:	460d      	mov	r5, r1
 800d20a:	d01b      	beq.n	800d244 <__ieee754_rem_pio2+0x8c>
 800d20c:	a3ac      	add	r3, pc, #688	; (adr r3, 800d4c0 <__ieee754_rem_pio2+0x308>)
 800d20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d212:	f7f3 f839 	bl	8000288 <__aeabi_dsub>
 800d216:	4602      	mov	r2, r0
 800d218:	460b      	mov	r3, r1
 800d21a:	e9ca 2300 	strd	r2, r3, [sl]
 800d21e:	4620      	mov	r0, r4
 800d220:	4629      	mov	r1, r5
 800d222:	f7f3 f831 	bl	8000288 <__aeabi_dsub>
 800d226:	a3a6      	add	r3, pc, #664	; (adr r3, 800d4c0 <__ieee754_rem_pio2+0x308>)
 800d228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d22c:	f7f3 f82c 	bl	8000288 <__aeabi_dsub>
 800d230:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d234:	f04f 0b01 	mov.w	fp, #1
 800d238:	4658      	mov	r0, fp
 800d23a:	b00b      	add	sp, #44	; 0x2c
 800d23c:	ecbd 8b02 	vpop	{d8}
 800d240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d244:	a3a0      	add	r3, pc, #640	; (adr r3, 800d4c8 <__ieee754_rem_pio2+0x310>)
 800d246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d24a:	f7f3 f81d 	bl	8000288 <__aeabi_dsub>
 800d24e:	a3a0      	add	r3, pc, #640	; (adr r3, 800d4d0 <__ieee754_rem_pio2+0x318>)
 800d250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d254:	4604      	mov	r4, r0
 800d256:	460d      	mov	r5, r1
 800d258:	f7f3 f816 	bl	8000288 <__aeabi_dsub>
 800d25c:	4602      	mov	r2, r0
 800d25e:	460b      	mov	r3, r1
 800d260:	e9ca 2300 	strd	r2, r3, [sl]
 800d264:	4620      	mov	r0, r4
 800d266:	4629      	mov	r1, r5
 800d268:	f7f3 f80e 	bl	8000288 <__aeabi_dsub>
 800d26c:	a398      	add	r3, pc, #608	; (adr r3, 800d4d0 <__ieee754_rem_pio2+0x318>)
 800d26e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d272:	e7db      	b.n	800d22c <__ieee754_rem_pio2+0x74>
 800d274:	f7f3 f80a 	bl	800028c <__adddf3>
 800d278:	45b0      	cmp	r8, r6
 800d27a:	4604      	mov	r4, r0
 800d27c:	460d      	mov	r5, r1
 800d27e:	d016      	beq.n	800d2ae <__ieee754_rem_pio2+0xf6>
 800d280:	a38f      	add	r3, pc, #572	; (adr r3, 800d4c0 <__ieee754_rem_pio2+0x308>)
 800d282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d286:	f7f3 f801 	bl	800028c <__adddf3>
 800d28a:	4602      	mov	r2, r0
 800d28c:	460b      	mov	r3, r1
 800d28e:	e9ca 2300 	strd	r2, r3, [sl]
 800d292:	4620      	mov	r0, r4
 800d294:	4629      	mov	r1, r5
 800d296:	f7f2 fff7 	bl	8000288 <__aeabi_dsub>
 800d29a:	a389      	add	r3, pc, #548	; (adr r3, 800d4c0 <__ieee754_rem_pio2+0x308>)
 800d29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2a0:	f7f2 fff4 	bl	800028c <__adddf3>
 800d2a4:	f04f 3bff 	mov.w	fp, #4294967295
 800d2a8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d2ac:	e7c4      	b.n	800d238 <__ieee754_rem_pio2+0x80>
 800d2ae:	a386      	add	r3, pc, #536	; (adr r3, 800d4c8 <__ieee754_rem_pio2+0x310>)
 800d2b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2b4:	f7f2 ffea 	bl	800028c <__adddf3>
 800d2b8:	a385      	add	r3, pc, #532	; (adr r3, 800d4d0 <__ieee754_rem_pio2+0x318>)
 800d2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2be:	4604      	mov	r4, r0
 800d2c0:	460d      	mov	r5, r1
 800d2c2:	f7f2 ffe3 	bl	800028c <__adddf3>
 800d2c6:	4602      	mov	r2, r0
 800d2c8:	460b      	mov	r3, r1
 800d2ca:	e9ca 2300 	strd	r2, r3, [sl]
 800d2ce:	4620      	mov	r0, r4
 800d2d0:	4629      	mov	r1, r5
 800d2d2:	f7f2 ffd9 	bl	8000288 <__aeabi_dsub>
 800d2d6:	a37e      	add	r3, pc, #504	; (adr r3, 800d4d0 <__ieee754_rem_pio2+0x318>)
 800d2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2dc:	e7e0      	b.n	800d2a0 <__ieee754_rem_pio2+0xe8>
 800d2de:	4b87      	ldr	r3, [pc, #540]	; (800d4fc <__ieee754_rem_pio2+0x344>)
 800d2e0:	4598      	cmp	r8, r3
 800d2e2:	f300 80d8 	bgt.w	800d496 <__ieee754_rem_pio2+0x2de>
 800d2e6:	f7ff f84b 	bl	800c380 <fabs>
 800d2ea:	ec55 4b10 	vmov	r4, r5, d0
 800d2ee:	ee10 0a10 	vmov	r0, s0
 800d2f2:	a379      	add	r3, pc, #484	; (adr r3, 800d4d8 <__ieee754_rem_pio2+0x320>)
 800d2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2f8:	4629      	mov	r1, r5
 800d2fa:	f7f3 f97d 	bl	80005f8 <__aeabi_dmul>
 800d2fe:	4b80      	ldr	r3, [pc, #512]	; (800d500 <__ieee754_rem_pio2+0x348>)
 800d300:	2200      	movs	r2, #0
 800d302:	f7f2 ffc3 	bl	800028c <__adddf3>
 800d306:	f7f3 fc27 	bl	8000b58 <__aeabi_d2iz>
 800d30a:	4683      	mov	fp, r0
 800d30c:	f7f3 f90a 	bl	8000524 <__aeabi_i2d>
 800d310:	4602      	mov	r2, r0
 800d312:	460b      	mov	r3, r1
 800d314:	ec43 2b18 	vmov	d8, r2, r3
 800d318:	a367      	add	r3, pc, #412	; (adr r3, 800d4b8 <__ieee754_rem_pio2+0x300>)
 800d31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d31e:	f7f3 f96b 	bl	80005f8 <__aeabi_dmul>
 800d322:	4602      	mov	r2, r0
 800d324:	460b      	mov	r3, r1
 800d326:	4620      	mov	r0, r4
 800d328:	4629      	mov	r1, r5
 800d32a:	f7f2 ffad 	bl	8000288 <__aeabi_dsub>
 800d32e:	a364      	add	r3, pc, #400	; (adr r3, 800d4c0 <__ieee754_rem_pio2+0x308>)
 800d330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d334:	4606      	mov	r6, r0
 800d336:	460f      	mov	r7, r1
 800d338:	ec51 0b18 	vmov	r0, r1, d8
 800d33c:	f7f3 f95c 	bl	80005f8 <__aeabi_dmul>
 800d340:	f1bb 0f1f 	cmp.w	fp, #31
 800d344:	4604      	mov	r4, r0
 800d346:	460d      	mov	r5, r1
 800d348:	dc0d      	bgt.n	800d366 <__ieee754_rem_pio2+0x1ae>
 800d34a:	4b6e      	ldr	r3, [pc, #440]	; (800d504 <__ieee754_rem_pio2+0x34c>)
 800d34c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800d350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d354:	4543      	cmp	r3, r8
 800d356:	d006      	beq.n	800d366 <__ieee754_rem_pio2+0x1ae>
 800d358:	4622      	mov	r2, r4
 800d35a:	462b      	mov	r3, r5
 800d35c:	4630      	mov	r0, r6
 800d35e:	4639      	mov	r1, r7
 800d360:	f7f2 ff92 	bl	8000288 <__aeabi_dsub>
 800d364:	e00e      	b.n	800d384 <__ieee754_rem_pio2+0x1cc>
 800d366:	462b      	mov	r3, r5
 800d368:	4622      	mov	r2, r4
 800d36a:	4630      	mov	r0, r6
 800d36c:	4639      	mov	r1, r7
 800d36e:	f7f2 ff8b 	bl	8000288 <__aeabi_dsub>
 800d372:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d376:	9303      	str	r3, [sp, #12]
 800d378:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d37c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800d380:	2b10      	cmp	r3, #16
 800d382:	dc02      	bgt.n	800d38a <__ieee754_rem_pio2+0x1d2>
 800d384:	e9ca 0100 	strd	r0, r1, [sl]
 800d388:	e039      	b.n	800d3fe <__ieee754_rem_pio2+0x246>
 800d38a:	a34f      	add	r3, pc, #316	; (adr r3, 800d4c8 <__ieee754_rem_pio2+0x310>)
 800d38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d390:	ec51 0b18 	vmov	r0, r1, d8
 800d394:	f7f3 f930 	bl	80005f8 <__aeabi_dmul>
 800d398:	4604      	mov	r4, r0
 800d39a:	460d      	mov	r5, r1
 800d39c:	4602      	mov	r2, r0
 800d39e:	460b      	mov	r3, r1
 800d3a0:	4630      	mov	r0, r6
 800d3a2:	4639      	mov	r1, r7
 800d3a4:	f7f2 ff70 	bl	8000288 <__aeabi_dsub>
 800d3a8:	4602      	mov	r2, r0
 800d3aa:	460b      	mov	r3, r1
 800d3ac:	4680      	mov	r8, r0
 800d3ae:	4689      	mov	r9, r1
 800d3b0:	4630      	mov	r0, r6
 800d3b2:	4639      	mov	r1, r7
 800d3b4:	f7f2 ff68 	bl	8000288 <__aeabi_dsub>
 800d3b8:	4622      	mov	r2, r4
 800d3ba:	462b      	mov	r3, r5
 800d3bc:	f7f2 ff64 	bl	8000288 <__aeabi_dsub>
 800d3c0:	a343      	add	r3, pc, #268	; (adr r3, 800d4d0 <__ieee754_rem_pio2+0x318>)
 800d3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c6:	4604      	mov	r4, r0
 800d3c8:	460d      	mov	r5, r1
 800d3ca:	ec51 0b18 	vmov	r0, r1, d8
 800d3ce:	f7f3 f913 	bl	80005f8 <__aeabi_dmul>
 800d3d2:	4622      	mov	r2, r4
 800d3d4:	462b      	mov	r3, r5
 800d3d6:	f7f2 ff57 	bl	8000288 <__aeabi_dsub>
 800d3da:	4602      	mov	r2, r0
 800d3dc:	460b      	mov	r3, r1
 800d3de:	4604      	mov	r4, r0
 800d3e0:	460d      	mov	r5, r1
 800d3e2:	4640      	mov	r0, r8
 800d3e4:	4649      	mov	r1, r9
 800d3e6:	f7f2 ff4f 	bl	8000288 <__aeabi_dsub>
 800d3ea:	9a03      	ldr	r2, [sp, #12]
 800d3ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d3f0:	1ad3      	subs	r3, r2, r3
 800d3f2:	2b31      	cmp	r3, #49	; 0x31
 800d3f4:	dc24      	bgt.n	800d440 <__ieee754_rem_pio2+0x288>
 800d3f6:	e9ca 0100 	strd	r0, r1, [sl]
 800d3fa:	4646      	mov	r6, r8
 800d3fc:	464f      	mov	r7, r9
 800d3fe:	e9da 8900 	ldrd	r8, r9, [sl]
 800d402:	4630      	mov	r0, r6
 800d404:	4642      	mov	r2, r8
 800d406:	464b      	mov	r3, r9
 800d408:	4639      	mov	r1, r7
 800d40a:	f7f2 ff3d 	bl	8000288 <__aeabi_dsub>
 800d40e:	462b      	mov	r3, r5
 800d410:	4622      	mov	r2, r4
 800d412:	f7f2 ff39 	bl	8000288 <__aeabi_dsub>
 800d416:	9b02      	ldr	r3, [sp, #8]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d41e:	f6bf af0b 	bge.w	800d238 <__ieee754_rem_pio2+0x80>
 800d422:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d426:	f8ca 3004 	str.w	r3, [sl, #4]
 800d42a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d42e:	f8ca 8000 	str.w	r8, [sl]
 800d432:	f8ca 0008 	str.w	r0, [sl, #8]
 800d436:	f8ca 300c 	str.w	r3, [sl, #12]
 800d43a:	f1cb 0b00 	rsb	fp, fp, #0
 800d43e:	e6fb      	b.n	800d238 <__ieee754_rem_pio2+0x80>
 800d440:	a327      	add	r3, pc, #156	; (adr r3, 800d4e0 <__ieee754_rem_pio2+0x328>)
 800d442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d446:	ec51 0b18 	vmov	r0, r1, d8
 800d44a:	f7f3 f8d5 	bl	80005f8 <__aeabi_dmul>
 800d44e:	4604      	mov	r4, r0
 800d450:	460d      	mov	r5, r1
 800d452:	4602      	mov	r2, r0
 800d454:	460b      	mov	r3, r1
 800d456:	4640      	mov	r0, r8
 800d458:	4649      	mov	r1, r9
 800d45a:	f7f2 ff15 	bl	8000288 <__aeabi_dsub>
 800d45e:	4602      	mov	r2, r0
 800d460:	460b      	mov	r3, r1
 800d462:	4606      	mov	r6, r0
 800d464:	460f      	mov	r7, r1
 800d466:	4640      	mov	r0, r8
 800d468:	4649      	mov	r1, r9
 800d46a:	f7f2 ff0d 	bl	8000288 <__aeabi_dsub>
 800d46e:	4622      	mov	r2, r4
 800d470:	462b      	mov	r3, r5
 800d472:	f7f2 ff09 	bl	8000288 <__aeabi_dsub>
 800d476:	a31c      	add	r3, pc, #112	; (adr r3, 800d4e8 <__ieee754_rem_pio2+0x330>)
 800d478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d47c:	4604      	mov	r4, r0
 800d47e:	460d      	mov	r5, r1
 800d480:	ec51 0b18 	vmov	r0, r1, d8
 800d484:	f7f3 f8b8 	bl	80005f8 <__aeabi_dmul>
 800d488:	4622      	mov	r2, r4
 800d48a:	462b      	mov	r3, r5
 800d48c:	f7f2 fefc 	bl	8000288 <__aeabi_dsub>
 800d490:	4604      	mov	r4, r0
 800d492:	460d      	mov	r5, r1
 800d494:	e760      	b.n	800d358 <__ieee754_rem_pio2+0x1a0>
 800d496:	4b1c      	ldr	r3, [pc, #112]	; (800d508 <__ieee754_rem_pio2+0x350>)
 800d498:	4598      	cmp	r8, r3
 800d49a:	dd37      	ble.n	800d50c <__ieee754_rem_pio2+0x354>
 800d49c:	ee10 2a10 	vmov	r2, s0
 800d4a0:	462b      	mov	r3, r5
 800d4a2:	4620      	mov	r0, r4
 800d4a4:	4629      	mov	r1, r5
 800d4a6:	f7f2 feef 	bl	8000288 <__aeabi_dsub>
 800d4aa:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d4ae:	e9ca 0100 	strd	r0, r1, [sl]
 800d4b2:	e695      	b.n	800d1e0 <__ieee754_rem_pio2+0x28>
 800d4b4:	f3af 8000 	nop.w
 800d4b8:	54400000 	.word	0x54400000
 800d4bc:	3ff921fb 	.word	0x3ff921fb
 800d4c0:	1a626331 	.word	0x1a626331
 800d4c4:	3dd0b461 	.word	0x3dd0b461
 800d4c8:	1a600000 	.word	0x1a600000
 800d4cc:	3dd0b461 	.word	0x3dd0b461
 800d4d0:	2e037073 	.word	0x2e037073
 800d4d4:	3ba3198a 	.word	0x3ba3198a
 800d4d8:	6dc9c883 	.word	0x6dc9c883
 800d4dc:	3fe45f30 	.word	0x3fe45f30
 800d4e0:	2e000000 	.word	0x2e000000
 800d4e4:	3ba3198a 	.word	0x3ba3198a
 800d4e8:	252049c1 	.word	0x252049c1
 800d4ec:	397b839a 	.word	0x397b839a
 800d4f0:	3fe921fb 	.word	0x3fe921fb
 800d4f4:	4002d97b 	.word	0x4002d97b
 800d4f8:	3ff921fb 	.word	0x3ff921fb
 800d4fc:	413921fb 	.word	0x413921fb
 800d500:	3fe00000 	.word	0x3fe00000
 800d504:	0800e310 	.word	0x0800e310
 800d508:	7fefffff 	.word	0x7fefffff
 800d50c:	ea4f 5628 	mov.w	r6, r8, asr #20
 800d510:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800d514:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800d518:	4620      	mov	r0, r4
 800d51a:	460d      	mov	r5, r1
 800d51c:	f7f3 fb1c 	bl	8000b58 <__aeabi_d2iz>
 800d520:	f7f3 f800 	bl	8000524 <__aeabi_i2d>
 800d524:	4602      	mov	r2, r0
 800d526:	460b      	mov	r3, r1
 800d528:	4620      	mov	r0, r4
 800d52a:	4629      	mov	r1, r5
 800d52c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d530:	f7f2 feaa 	bl	8000288 <__aeabi_dsub>
 800d534:	4b21      	ldr	r3, [pc, #132]	; (800d5bc <__ieee754_rem_pio2+0x404>)
 800d536:	2200      	movs	r2, #0
 800d538:	f7f3 f85e 	bl	80005f8 <__aeabi_dmul>
 800d53c:	460d      	mov	r5, r1
 800d53e:	4604      	mov	r4, r0
 800d540:	f7f3 fb0a 	bl	8000b58 <__aeabi_d2iz>
 800d544:	f7f2 ffee 	bl	8000524 <__aeabi_i2d>
 800d548:	4602      	mov	r2, r0
 800d54a:	460b      	mov	r3, r1
 800d54c:	4620      	mov	r0, r4
 800d54e:	4629      	mov	r1, r5
 800d550:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d554:	f7f2 fe98 	bl	8000288 <__aeabi_dsub>
 800d558:	4b18      	ldr	r3, [pc, #96]	; (800d5bc <__ieee754_rem_pio2+0x404>)
 800d55a:	2200      	movs	r2, #0
 800d55c:	f7f3 f84c 	bl	80005f8 <__aeabi_dmul>
 800d560:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d564:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800d568:	2703      	movs	r7, #3
 800d56a:	2400      	movs	r4, #0
 800d56c:	2500      	movs	r5, #0
 800d56e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800d572:	4622      	mov	r2, r4
 800d574:	462b      	mov	r3, r5
 800d576:	46b9      	mov	r9, r7
 800d578:	3f01      	subs	r7, #1
 800d57a:	f7f3 faa5 	bl	8000ac8 <__aeabi_dcmpeq>
 800d57e:	2800      	cmp	r0, #0
 800d580:	d1f5      	bne.n	800d56e <__ieee754_rem_pio2+0x3b6>
 800d582:	4b0f      	ldr	r3, [pc, #60]	; (800d5c0 <__ieee754_rem_pio2+0x408>)
 800d584:	9301      	str	r3, [sp, #4]
 800d586:	2302      	movs	r3, #2
 800d588:	9300      	str	r3, [sp, #0]
 800d58a:	4632      	mov	r2, r6
 800d58c:	464b      	mov	r3, r9
 800d58e:	4651      	mov	r1, sl
 800d590:	a804      	add	r0, sp, #16
 800d592:	f000 f819 	bl	800d5c8 <__kernel_rem_pio2>
 800d596:	9b02      	ldr	r3, [sp, #8]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	4683      	mov	fp, r0
 800d59c:	f6bf ae4c 	bge.w	800d238 <__ieee754_rem_pio2+0x80>
 800d5a0:	e9da 2100 	ldrd	r2, r1, [sl]
 800d5a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d5a8:	e9ca 2300 	strd	r2, r3, [sl]
 800d5ac:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800d5b0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d5b4:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800d5b8:	e73f      	b.n	800d43a <__ieee754_rem_pio2+0x282>
 800d5ba:	bf00      	nop
 800d5bc:	41700000 	.word	0x41700000
 800d5c0:	0800e390 	.word	0x0800e390
 800d5c4:	00000000 	.word	0x00000000

0800d5c8 <__kernel_rem_pio2>:
 800d5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5cc:	ed2d 8b02 	vpush	{d8}
 800d5d0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800d5d4:	f112 0f14 	cmn.w	r2, #20
 800d5d8:	9306      	str	r3, [sp, #24]
 800d5da:	9104      	str	r1, [sp, #16]
 800d5dc:	4bc2      	ldr	r3, [pc, #776]	; (800d8e8 <__kernel_rem_pio2+0x320>)
 800d5de:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800d5e0:	9009      	str	r0, [sp, #36]	; 0x24
 800d5e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d5e6:	9300      	str	r3, [sp, #0]
 800d5e8:	9b06      	ldr	r3, [sp, #24]
 800d5ea:	f103 33ff 	add.w	r3, r3, #4294967295
 800d5ee:	bfa8      	it	ge
 800d5f0:	1ed4      	subge	r4, r2, #3
 800d5f2:	9305      	str	r3, [sp, #20]
 800d5f4:	bfb2      	itee	lt
 800d5f6:	2400      	movlt	r4, #0
 800d5f8:	2318      	movge	r3, #24
 800d5fa:	fb94 f4f3 	sdivge	r4, r4, r3
 800d5fe:	f06f 0317 	mvn.w	r3, #23
 800d602:	fb04 3303 	mla	r3, r4, r3, r3
 800d606:	eb03 0a02 	add.w	sl, r3, r2
 800d60a:	9b00      	ldr	r3, [sp, #0]
 800d60c:	9a05      	ldr	r2, [sp, #20]
 800d60e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800d8d8 <__kernel_rem_pio2+0x310>
 800d612:	eb03 0802 	add.w	r8, r3, r2
 800d616:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d618:	1aa7      	subs	r7, r4, r2
 800d61a:	ae20      	add	r6, sp, #128	; 0x80
 800d61c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d620:	2500      	movs	r5, #0
 800d622:	4545      	cmp	r5, r8
 800d624:	dd13      	ble.n	800d64e <__kernel_rem_pio2+0x86>
 800d626:	9b06      	ldr	r3, [sp, #24]
 800d628:	aa20      	add	r2, sp, #128	; 0x80
 800d62a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d62e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800d632:	f04f 0800 	mov.w	r8, #0
 800d636:	9b00      	ldr	r3, [sp, #0]
 800d638:	4598      	cmp	r8, r3
 800d63a:	dc31      	bgt.n	800d6a0 <__kernel_rem_pio2+0xd8>
 800d63c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800d8d8 <__kernel_rem_pio2+0x310>
 800d640:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d644:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d648:	462f      	mov	r7, r5
 800d64a:	2600      	movs	r6, #0
 800d64c:	e01b      	b.n	800d686 <__kernel_rem_pio2+0xbe>
 800d64e:	42ef      	cmn	r7, r5
 800d650:	d407      	bmi.n	800d662 <__kernel_rem_pio2+0x9a>
 800d652:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d656:	f7f2 ff65 	bl	8000524 <__aeabi_i2d>
 800d65a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d65e:	3501      	adds	r5, #1
 800d660:	e7df      	b.n	800d622 <__kernel_rem_pio2+0x5a>
 800d662:	ec51 0b18 	vmov	r0, r1, d8
 800d666:	e7f8      	b.n	800d65a <__kernel_rem_pio2+0x92>
 800d668:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d66c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d670:	f7f2 ffc2 	bl	80005f8 <__aeabi_dmul>
 800d674:	4602      	mov	r2, r0
 800d676:	460b      	mov	r3, r1
 800d678:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d67c:	f7f2 fe06 	bl	800028c <__adddf3>
 800d680:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d684:	3601      	adds	r6, #1
 800d686:	9b05      	ldr	r3, [sp, #20]
 800d688:	429e      	cmp	r6, r3
 800d68a:	f1a7 0708 	sub.w	r7, r7, #8
 800d68e:	ddeb      	ble.n	800d668 <__kernel_rem_pio2+0xa0>
 800d690:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d694:	f108 0801 	add.w	r8, r8, #1
 800d698:	ecab 7b02 	vstmia	fp!, {d7}
 800d69c:	3508      	adds	r5, #8
 800d69e:	e7ca      	b.n	800d636 <__kernel_rem_pio2+0x6e>
 800d6a0:	9b00      	ldr	r3, [sp, #0]
 800d6a2:	aa0c      	add	r2, sp, #48	; 0x30
 800d6a4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d6a8:	930b      	str	r3, [sp, #44]	; 0x2c
 800d6aa:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d6ac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d6b0:	9c00      	ldr	r4, [sp, #0]
 800d6b2:	930a      	str	r3, [sp, #40]	; 0x28
 800d6b4:	00e3      	lsls	r3, r4, #3
 800d6b6:	9308      	str	r3, [sp, #32]
 800d6b8:	ab98      	add	r3, sp, #608	; 0x260
 800d6ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d6be:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800d6c2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800d6c6:	ab70      	add	r3, sp, #448	; 0x1c0
 800d6c8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800d6cc:	46c3      	mov	fp, r8
 800d6ce:	46a1      	mov	r9, r4
 800d6d0:	f1b9 0f00 	cmp.w	r9, #0
 800d6d4:	f1a5 0508 	sub.w	r5, r5, #8
 800d6d8:	dc77      	bgt.n	800d7ca <__kernel_rem_pio2+0x202>
 800d6da:	ec47 6b10 	vmov	d0, r6, r7
 800d6de:	4650      	mov	r0, sl
 800d6e0:	f000 fac2 	bl	800dc68 <scalbn>
 800d6e4:	ec57 6b10 	vmov	r6, r7, d0
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d6ee:	ee10 0a10 	vmov	r0, s0
 800d6f2:	4639      	mov	r1, r7
 800d6f4:	f7f2 ff80 	bl	80005f8 <__aeabi_dmul>
 800d6f8:	ec41 0b10 	vmov	d0, r0, r1
 800d6fc:	f000 fb34 	bl	800dd68 <floor>
 800d700:	4b7a      	ldr	r3, [pc, #488]	; (800d8ec <__kernel_rem_pio2+0x324>)
 800d702:	ec51 0b10 	vmov	r0, r1, d0
 800d706:	2200      	movs	r2, #0
 800d708:	f7f2 ff76 	bl	80005f8 <__aeabi_dmul>
 800d70c:	4602      	mov	r2, r0
 800d70e:	460b      	mov	r3, r1
 800d710:	4630      	mov	r0, r6
 800d712:	4639      	mov	r1, r7
 800d714:	f7f2 fdb8 	bl	8000288 <__aeabi_dsub>
 800d718:	460f      	mov	r7, r1
 800d71a:	4606      	mov	r6, r0
 800d71c:	f7f3 fa1c 	bl	8000b58 <__aeabi_d2iz>
 800d720:	9002      	str	r0, [sp, #8]
 800d722:	f7f2 feff 	bl	8000524 <__aeabi_i2d>
 800d726:	4602      	mov	r2, r0
 800d728:	460b      	mov	r3, r1
 800d72a:	4630      	mov	r0, r6
 800d72c:	4639      	mov	r1, r7
 800d72e:	f7f2 fdab 	bl	8000288 <__aeabi_dsub>
 800d732:	f1ba 0f00 	cmp.w	sl, #0
 800d736:	4606      	mov	r6, r0
 800d738:	460f      	mov	r7, r1
 800d73a:	dd6d      	ble.n	800d818 <__kernel_rem_pio2+0x250>
 800d73c:	1e61      	subs	r1, r4, #1
 800d73e:	ab0c      	add	r3, sp, #48	; 0x30
 800d740:	9d02      	ldr	r5, [sp, #8]
 800d742:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d746:	f1ca 0018 	rsb	r0, sl, #24
 800d74a:	fa43 f200 	asr.w	r2, r3, r0
 800d74e:	4415      	add	r5, r2
 800d750:	4082      	lsls	r2, r0
 800d752:	1a9b      	subs	r3, r3, r2
 800d754:	aa0c      	add	r2, sp, #48	; 0x30
 800d756:	9502      	str	r5, [sp, #8]
 800d758:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d75c:	f1ca 0217 	rsb	r2, sl, #23
 800d760:	fa43 fb02 	asr.w	fp, r3, r2
 800d764:	f1bb 0f00 	cmp.w	fp, #0
 800d768:	dd65      	ble.n	800d836 <__kernel_rem_pio2+0x26e>
 800d76a:	9b02      	ldr	r3, [sp, #8]
 800d76c:	2200      	movs	r2, #0
 800d76e:	3301      	adds	r3, #1
 800d770:	9302      	str	r3, [sp, #8]
 800d772:	4615      	mov	r5, r2
 800d774:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d778:	4294      	cmp	r4, r2
 800d77a:	f300 809f 	bgt.w	800d8bc <__kernel_rem_pio2+0x2f4>
 800d77e:	f1ba 0f00 	cmp.w	sl, #0
 800d782:	dd07      	ble.n	800d794 <__kernel_rem_pio2+0x1cc>
 800d784:	f1ba 0f01 	cmp.w	sl, #1
 800d788:	f000 80c1 	beq.w	800d90e <__kernel_rem_pio2+0x346>
 800d78c:	f1ba 0f02 	cmp.w	sl, #2
 800d790:	f000 80c7 	beq.w	800d922 <__kernel_rem_pio2+0x35a>
 800d794:	f1bb 0f02 	cmp.w	fp, #2
 800d798:	d14d      	bne.n	800d836 <__kernel_rem_pio2+0x26e>
 800d79a:	4632      	mov	r2, r6
 800d79c:	463b      	mov	r3, r7
 800d79e:	4954      	ldr	r1, [pc, #336]	; (800d8f0 <__kernel_rem_pio2+0x328>)
 800d7a0:	2000      	movs	r0, #0
 800d7a2:	f7f2 fd71 	bl	8000288 <__aeabi_dsub>
 800d7a6:	4606      	mov	r6, r0
 800d7a8:	460f      	mov	r7, r1
 800d7aa:	2d00      	cmp	r5, #0
 800d7ac:	d043      	beq.n	800d836 <__kernel_rem_pio2+0x26e>
 800d7ae:	4650      	mov	r0, sl
 800d7b0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800d8e0 <__kernel_rem_pio2+0x318>
 800d7b4:	f000 fa58 	bl	800dc68 <scalbn>
 800d7b8:	4630      	mov	r0, r6
 800d7ba:	4639      	mov	r1, r7
 800d7bc:	ec53 2b10 	vmov	r2, r3, d0
 800d7c0:	f7f2 fd62 	bl	8000288 <__aeabi_dsub>
 800d7c4:	4606      	mov	r6, r0
 800d7c6:	460f      	mov	r7, r1
 800d7c8:	e035      	b.n	800d836 <__kernel_rem_pio2+0x26e>
 800d7ca:	4b4a      	ldr	r3, [pc, #296]	; (800d8f4 <__kernel_rem_pio2+0x32c>)
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	4630      	mov	r0, r6
 800d7d0:	4639      	mov	r1, r7
 800d7d2:	f7f2 ff11 	bl	80005f8 <__aeabi_dmul>
 800d7d6:	f7f3 f9bf 	bl	8000b58 <__aeabi_d2iz>
 800d7da:	f7f2 fea3 	bl	8000524 <__aeabi_i2d>
 800d7de:	4602      	mov	r2, r0
 800d7e0:	460b      	mov	r3, r1
 800d7e2:	ec43 2b18 	vmov	d8, r2, r3
 800d7e6:	4b44      	ldr	r3, [pc, #272]	; (800d8f8 <__kernel_rem_pio2+0x330>)
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	f7f2 ff05 	bl	80005f8 <__aeabi_dmul>
 800d7ee:	4602      	mov	r2, r0
 800d7f0:	460b      	mov	r3, r1
 800d7f2:	4630      	mov	r0, r6
 800d7f4:	4639      	mov	r1, r7
 800d7f6:	f7f2 fd47 	bl	8000288 <__aeabi_dsub>
 800d7fa:	f7f3 f9ad 	bl	8000b58 <__aeabi_d2iz>
 800d7fe:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d802:	f84b 0b04 	str.w	r0, [fp], #4
 800d806:	ec51 0b18 	vmov	r0, r1, d8
 800d80a:	f7f2 fd3f 	bl	800028c <__adddf3>
 800d80e:	f109 39ff 	add.w	r9, r9, #4294967295
 800d812:	4606      	mov	r6, r0
 800d814:	460f      	mov	r7, r1
 800d816:	e75b      	b.n	800d6d0 <__kernel_rem_pio2+0x108>
 800d818:	d106      	bne.n	800d828 <__kernel_rem_pio2+0x260>
 800d81a:	1e63      	subs	r3, r4, #1
 800d81c:	aa0c      	add	r2, sp, #48	; 0x30
 800d81e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d822:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800d826:	e79d      	b.n	800d764 <__kernel_rem_pio2+0x19c>
 800d828:	4b34      	ldr	r3, [pc, #208]	; (800d8fc <__kernel_rem_pio2+0x334>)
 800d82a:	2200      	movs	r2, #0
 800d82c:	f7f3 f96a 	bl	8000b04 <__aeabi_dcmpge>
 800d830:	2800      	cmp	r0, #0
 800d832:	d140      	bne.n	800d8b6 <__kernel_rem_pio2+0x2ee>
 800d834:	4683      	mov	fp, r0
 800d836:	2200      	movs	r2, #0
 800d838:	2300      	movs	r3, #0
 800d83a:	4630      	mov	r0, r6
 800d83c:	4639      	mov	r1, r7
 800d83e:	f7f3 f943 	bl	8000ac8 <__aeabi_dcmpeq>
 800d842:	2800      	cmp	r0, #0
 800d844:	f000 80c1 	beq.w	800d9ca <__kernel_rem_pio2+0x402>
 800d848:	1e65      	subs	r5, r4, #1
 800d84a:	462b      	mov	r3, r5
 800d84c:	2200      	movs	r2, #0
 800d84e:	9900      	ldr	r1, [sp, #0]
 800d850:	428b      	cmp	r3, r1
 800d852:	da6d      	bge.n	800d930 <__kernel_rem_pio2+0x368>
 800d854:	2a00      	cmp	r2, #0
 800d856:	f000 808a 	beq.w	800d96e <__kernel_rem_pio2+0x3a6>
 800d85a:	ab0c      	add	r3, sp, #48	; 0x30
 800d85c:	f1aa 0a18 	sub.w	sl, sl, #24
 800d860:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d864:	2b00      	cmp	r3, #0
 800d866:	f000 80ae 	beq.w	800d9c6 <__kernel_rem_pio2+0x3fe>
 800d86a:	4650      	mov	r0, sl
 800d86c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800d8e0 <__kernel_rem_pio2+0x318>
 800d870:	f000 f9fa 	bl	800dc68 <scalbn>
 800d874:	1c6b      	adds	r3, r5, #1
 800d876:	00da      	lsls	r2, r3, #3
 800d878:	9205      	str	r2, [sp, #20]
 800d87a:	ec57 6b10 	vmov	r6, r7, d0
 800d87e:	aa70      	add	r2, sp, #448	; 0x1c0
 800d880:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800d8f4 <__kernel_rem_pio2+0x32c>
 800d884:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800d888:	462c      	mov	r4, r5
 800d88a:	f04f 0800 	mov.w	r8, #0
 800d88e:	2c00      	cmp	r4, #0
 800d890:	f280 80d4 	bge.w	800da3c <__kernel_rem_pio2+0x474>
 800d894:	462c      	mov	r4, r5
 800d896:	2c00      	cmp	r4, #0
 800d898:	f2c0 8102 	blt.w	800daa0 <__kernel_rem_pio2+0x4d8>
 800d89c:	4b18      	ldr	r3, [pc, #96]	; (800d900 <__kernel_rem_pio2+0x338>)
 800d89e:	461e      	mov	r6, r3
 800d8a0:	ab70      	add	r3, sp, #448	; 0x1c0
 800d8a2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800d8a6:	1b2b      	subs	r3, r5, r4
 800d8a8:	f04f 0900 	mov.w	r9, #0
 800d8ac:	f04f 0a00 	mov.w	sl, #0
 800d8b0:	2700      	movs	r7, #0
 800d8b2:	9306      	str	r3, [sp, #24]
 800d8b4:	e0e6      	b.n	800da84 <__kernel_rem_pio2+0x4bc>
 800d8b6:	f04f 0b02 	mov.w	fp, #2
 800d8ba:	e756      	b.n	800d76a <__kernel_rem_pio2+0x1a2>
 800d8bc:	f8d8 3000 	ldr.w	r3, [r8]
 800d8c0:	bb05      	cbnz	r5, 800d904 <__kernel_rem_pio2+0x33c>
 800d8c2:	b123      	cbz	r3, 800d8ce <__kernel_rem_pio2+0x306>
 800d8c4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d8c8:	f8c8 3000 	str.w	r3, [r8]
 800d8cc:	2301      	movs	r3, #1
 800d8ce:	3201      	adds	r2, #1
 800d8d0:	f108 0804 	add.w	r8, r8, #4
 800d8d4:	461d      	mov	r5, r3
 800d8d6:	e74f      	b.n	800d778 <__kernel_rem_pio2+0x1b0>
	...
 800d8e4:	3ff00000 	.word	0x3ff00000
 800d8e8:	0800e4d8 	.word	0x0800e4d8
 800d8ec:	40200000 	.word	0x40200000
 800d8f0:	3ff00000 	.word	0x3ff00000
 800d8f4:	3e700000 	.word	0x3e700000
 800d8f8:	41700000 	.word	0x41700000
 800d8fc:	3fe00000 	.word	0x3fe00000
 800d900:	0800e498 	.word	0x0800e498
 800d904:	1acb      	subs	r3, r1, r3
 800d906:	f8c8 3000 	str.w	r3, [r8]
 800d90a:	462b      	mov	r3, r5
 800d90c:	e7df      	b.n	800d8ce <__kernel_rem_pio2+0x306>
 800d90e:	1e62      	subs	r2, r4, #1
 800d910:	ab0c      	add	r3, sp, #48	; 0x30
 800d912:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d916:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d91a:	a90c      	add	r1, sp, #48	; 0x30
 800d91c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d920:	e738      	b.n	800d794 <__kernel_rem_pio2+0x1cc>
 800d922:	1e62      	subs	r2, r4, #1
 800d924:	ab0c      	add	r3, sp, #48	; 0x30
 800d926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d92a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d92e:	e7f4      	b.n	800d91a <__kernel_rem_pio2+0x352>
 800d930:	a90c      	add	r1, sp, #48	; 0x30
 800d932:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d936:	3b01      	subs	r3, #1
 800d938:	430a      	orrs	r2, r1
 800d93a:	e788      	b.n	800d84e <__kernel_rem_pio2+0x286>
 800d93c:	3301      	adds	r3, #1
 800d93e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d942:	2900      	cmp	r1, #0
 800d944:	d0fa      	beq.n	800d93c <__kernel_rem_pio2+0x374>
 800d946:	9a08      	ldr	r2, [sp, #32]
 800d948:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800d94c:	446a      	add	r2, sp
 800d94e:	3a98      	subs	r2, #152	; 0x98
 800d950:	9208      	str	r2, [sp, #32]
 800d952:	9a06      	ldr	r2, [sp, #24]
 800d954:	a920      	add	r1, sp, #128	; 0x80
 800d956:	18a2      	adds	r2, r4, r2
 800d958:	18e3      	adds	r3, r4, r3
 800d95a:	f104 0801 	add.w	r8, r4, #1
 800d95e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800d962:	9302      	str	r3, [sp, #8]
 800d964:	9b02      	ldr	r3, [sp, #8]
 800d966:	4543      	cmp	r3, r8
 800d968:	da04      	bge.n	800d974 <__kernel_rem_pio2+0x3ac>
 800d96a:	461c      	mov	r4, r3
 800d96c:	e6a2      	b.n	800d6b4 <__kernel_rem_pio2+0xec>
 800d96e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d970:	2301      	movs	r3, #1
 800d972:	e7e4      	b.n	800d93e <__kernel_rem_pio2+0x376>
 800d974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d976:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d97a:	f7f2 fdd3 	bl	8000524 <__aeabi_i2d>
 800d97e:	e8e5 0102 	strd	r0, r1, [r5], #8
 800d982:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d984:	46ab      	mov	fp, r5
 800d986:	461c      	mov	r4, r3
 800d988:	f04f 0900 	mov.w	r9, #0
 800d98c:	2600      	movs	r6, #0
 800d98e:	2700      	movs	r7, #0
 800d990:	9b05      	ldr	r3, [sp, #20]
 800d992:	4599      	cmp	r9, r3
 800d994:	dd06      	ble.n	800d9a4 <__kernel_rem_pio2+0x3dc>
 800d996:	9b08      	ldr	r3, [sp, #32]
 800d998:	e8e3 6702 	strd	r6, r7, [r3], #8
 800d99c:	f108 0801 	add.w	r8, r8, #1
 800d9a0:	9308      	str	r3, [sp, #32]
 800d9a2:	e7df      	b.n	800d964 <__kernel_rem_pio2+0x39c>
 800d9a4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d9a8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d9ac:	f7f2 fe24 	bl	80005f8 <__aeabi_dmul>
 800d9b0:	4602      	mov	r2, r0
 800d9b2:	460b      	mov	r3, r1
 800d9b4:	4630      	mov	r0, r6
 800d9b6:	4639      	mov	r1, r7
 800d9b8:	f7f2 fc68 	bl	800028c <__adddf3>
 800d9bc:	f109 0901 	add.w	r9, r9, #1
 800d9c0:	4606      	mov	r6, r0
 800d9c2:	460f      	mov	r7, r1
 800d9c4:	e7e4      	b.n	800d990 <__kernel_rem_pio2+0x3c8>
 800d9c6:	3d01      	subs	r5, #1
 800d9c8:	e747      	b.n	800d85a <__kernel_rem_pio2+0x292>
 800d9ca:	ec47 6b10 	vmov	d0, r6, r7
 800d9ce:	f1ca 0000 	rsb	r0, sl, #0
 800d9d2:	f000 f949 	bl	800dc68 <scalbn>
 800d9d6:	ec57 6b10 	vmov	r6, r7, d0
 800d9da:	4ba0      	ldr	r3, [pc, #640]	; (800dc5c <__kernel_rem_pio2+0x694>)
 800d9dc:	ee10 0a10 	vmov	r0, s0
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	4639      	mov	r1, r7
 800d9e4:	f7f3 f88e 	bl	8000b04 <__aeabi_dcmpge>
 800d9e8:	b1f8      	cbz	r0, 800da2a <__kernel_rem_pio2+0x462>
 800d9ea:	4b9d      	ldr	r3, [pc, #628]	; (800dc60 <__kernel_rem_pio2+0x698>)
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	4630      	mov	r0, r6
 800d9f0:	4639      	mov	r1, r7
 800d9f2:	f7f2 fe01 	bl	80005f8 <__aeabi_dmul>
 800d9f6:	f7f3 f8af 	bl	8000b58 <__aeabi_d2iz>
 800d9fa:	4680      	mov	r8, r0
 800d9fc:	f7f2 fd92 	bl	8000524 <__aeabi_i2d>
 800da00:	4b96      	ldr	r3, [pc, #600]	; (800dc5c <__kernel_rem_pio2+0x694>)
 800da02:	2200      	movs	r2, #0
 800da04:	f7f2 fdf8 	bl	80005f8 <__aeabi_dmul>
 800da08:	460b      	mov	r3, r1
 800da0a:	4602      	mov	r2, r0
 800da0c:	4639      	mov	r1, r7
 800da0e:	4630      	mov	r0, r6
 800da10:	f7f2 fc3a 	bl	8000288 <__aeabi_dsub>
 800da14:	f7f3 f8a0 	bl	8000b58 <__aeabi_d2iz>
 800da18:	1c65      	adds	r5, r4, #1
 800da1a:	ab0c      	add	r3, sp, #48	; 0x30
 800da1c:	f10a 0a18 	add.w	sl, sl, #24
 800da20:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800da24:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800da28:	e71f      	b.n	800d86a <__kernel_rem_pio2+0x2a2>
 800da2a:	4630      	mov	r0, r6
 800da2c:	4639      	mov	r1, r7
 800da2e:	f7f3 f893 	bl	8000b58 <__aeabi_d2iz>
 800da32:	ab0c      	add	r3, sp, #48	; 0x30
 800da34:	4625      	mov	r5, r4
 800da36:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800da3a:	e716      	b.n	800d86a <__kernel_rem_pio2+0x2a2>
 800da3c:	ab0c      	add	r3, sp, #48	; 0x30
 800da3e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800da42:	f7f2 fd6f 	bl	8000524 <__aeabi_i2d>
 800da46:	4632      	mov	r2, r6
 800da48:	463b      	mov	r3, r7
 800da4a:	f7f2 fdd5 	bl	80005f8 <__aeabi_dmul>
 800da4e:	4642      	mov	r2, r8
 800da50:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800da54:	464b      	mov	r3, r9
 800da56:	4630      	mov	r0, r6
 800da58:	4639      	mov	r1, r7
 800da5a:	f7f2 fdcd 	bl	80005f8 <__aeabi_dmul>
 800da5e:	3c01      	subs	r4, #1
 800da60:	4606      	mov	r6, r0
 800da62:	460f      	mov	r7, r1
 800da64:	e713      	b.n	800d88e <__kernel_rem_pio2+0x2c6>
 800da66:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800da6a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800da6e:	f7f2 fdc3 	bl	80005f8 <__aeabi_dmul>
 800da72:	4602      	mov	r2, r0
 800da74:	460b      	mov	r3, r1
 800da76:	4648      	mov	r0, r9
 800da78:	4651      	mov	r1, sl
 800da7a:	f7f2 fc07 	bl	800028c <__adddf3>
 800da7e:	3701      	adds	r7, #1
 800da80:	4681      	mov	r9, r0
 800da82:	468a      	mov	sl, r1
 800da84:	9b00      	ldr	r3, [sp, #0]
 800da86:	429f      	cmp	r7, r3
 800da88:	dc02      	bgt.n	800da90 <__kernel_rem_pio2+0x4c8>
 800da8a:	9b06      	ldr	r3, [sp, #24]
 800da8c:	429f      	cmp	r7, r3
 800da8e:	ddea      	ble.n	800da66 <__kernel_rem_pio2+0x49e>
 800da90:	9a06      	ldr	r2, [sp, #24]
 800da92:	ab48      	add	r3, sp, #288	; 0x120
 800da94:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800da98:	e9c6 9a00 	strd	r9, sl, [r6]
 800da9c:	3c01      	subs	r4, #1
 800da9e:	e6fa      	b.n	800d896 <__kernel_rem_pio2+0x2ce>
 800daa0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800daa2:	2b02      	cmp	r3, #2
 800daa4:	dc0b      	bgt.n	800dabe <__kernel_rem_pio2+0x4f6>
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	dc39      	bgt.n	800db1e <__kernel_rem_pio2+0x556>
 800daaa:	d05d      	beq.n	800db68 <__kernel_rem_pio2+0x5a0>
 800daac:	9b02      	ldr	r3, [sp, #8]
 800daae:	f003 0007 	and.w	r0, r3, #7
 800dab2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800dab6:	ecbd 8b02 	vpop	{d8}
 800daba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dabe:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800dac0:	2b03      	cmp	r3, #3
 800dac2:	d1f3      	bne.n	800daac <__kernel_rem_pio2+0x4e4>
 800dac4:	9b05      	ldr	r3, [sp, #20]
 800dac6:	9500      	str	r5, [sp, #0]
 800dac8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800dacc:	eb0d 0403 	add.w	r4, sp, r3
 800dad0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800dad4:	46a2      	mov	sl, r4
 800dad6:	9b00      	ldr	r3, [sp, #0]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	f1aa 0a08 	sub.w	sl, sl, #8
 800dade:	dc69      	bgt.n	800dbb4 <__kernel_rem_pio2+0x5ec>
 800dae0:	46aa      	mov	sl, r5
 800dae2:	f1ba 0f01 	cmp.w	sl, #1
 800dae6:	f1a4 0408 	sub.w	r4, r4, #8
 800daea:	f300 8083 	bgt.w	800dbf4 <__kernel_rem_pio2+0x62c>
 800daee:	9c05      	ldr	r4, [sp, #20]
 800daf0:	ab48      	add	r3, sp, #288	; 0x120
 800daf2:	441c      	add	r4, r3
 800daf4:	2000      	movs	r0, #0
 800daf6:	2100      	movs	r1, #0
 800daf8:	2d01      	cmp	r5, #1
 800dafa:	f300 809a 	bgt.w	800dc32 <__kernel_rem_pio2+0x66a>
 800dafe:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800db02:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800db06:	f1bb 0f00 	cmp.w	fp, #0
 800db0a:	f040 8098 	bne.w	800dc3e <__kernel_rem_pio2+0x676>
 800db0e:	9b04      	ldr	r3, [sp, #16]
 800db10:	e9c3 7800 	strd	r7, r8, [r3]
 800db14:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800db18:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800db1c:	e7c6      	b.n	800daac <__kernel_rem_pio2+0x4e4>
 800db1e:	9e05      	ldr	r6, [sp, #20]
 800db20:	ab48      	add	r3, sp, #288	; 0x120
 800db22:	441e      	add	r6, r3
 800db24:	462c      	mov	r4, r5
 800db26:	2000      	movs	r0, #0
 800db28:	2100      	movs	r1, #0
 800db2a:	2c00      	cmp	r4, #0
 800db2c:	da33      	bge.n	800db96 <__kernel_rem_pio2+0x5ce>
 800db2e:	f1bb 0f00 	cmp.w	fp, #0
 800db32:	d036      	beq.n	800dba2 <__kernel_rem_pio2+0x5da>
 800db34:	4602      	mov	r2, r0
 800db36:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800db3a:	9c04      	ldr	r4, [sp, #16]
 800db3c:	e9c4 2300 	strd	r2, r3, [r4]
 800db40:	4602      	mov	r2, r0
 800db42:	460b      	mov	r3, r1
 800db44:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800db48:	f7f2 fb9e 	bl	8000288 <__aeabi_dsub>
 800db4c:	ae4a      	add	r6, sp, #296	; 0x128
 800db4e:	2401      	movs	r4, #1
 800db50:	42a5      	cmp	r5, r4
 800db52:	da29      	bge.n	800dba8 <__kernel_rem_pio2+0x5e0>
 800db54:	f1bb 0f00 	cmp.w	fp, #0
 800db58:	d002      	beq.n	800db60 <__kernel_rem_pio2+0x598>
 800db5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800db5e:	4619      	mov	r1, r3
 800db60:	9b04      	ldr	r3, [sp, #16]
 800db62:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800db66:	e7a1      	b.n	800daac <__kernel_rem_pio2+0x4e4>
 800db68:	9c05      	ldr	r4, [sp, #20]
 800db6a:	ab48      	add	r3, sp, #288	; 0x120
 800db6c:	441c      	add	r4, r3
 800db6e:	2000      	movs	r0, #0
 800db70:	2100      	movs	r1, #0
 800db72:	2d00      	cmp	r5, #0
 800db74:	da09      	bge.n	800db8a <__kernel_rem_pio2+0x5c2>
 800db76:	f1bb 0f00 	cmp.w	fp, #0
 800db7a:	d002      	beq.n	800db82 <__kernel_rem_pio2+0x5ba>
 800db7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800db80:	4619      	mov	r1, r3
 800db82:	9b04      	ldr	r3, [sp, #16]
 800db84:	e9c3 0100 	strd	r0, r1, [r3]
 800db88:	e790      	b.n	800daac <__kernel_rem_pio2+0x4e4>
 800db8a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800db8e:	f7f2 fb7d 	bl	800028c <__adddf3>
 800db92:	3d01      	subs	r5, #1
 800db94:	e7ed      	b.n	800db72 <__kernel_rem_pio2+0x5aa>
 800db96:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800db9a:	f7f2 fb77 	bl	800028c <__adddf3>
 800db9e:	3c01      	subs	r4, #1
 800dba0:	e7c3      	b.n	800db2a <__kernel_rem_pio2+0x562>
 800dba2:	4602      	mov	r2, r0
 800dba4:	460b      	mov	r3, r1
 800dba6:	e7c8      	b.n	800db3a <__kernel_rem_pio2+0x572>
 800dba8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800dbac:	f7f2 fb6e 	bl	800028c <__adddf3>
 800dbb0:	3401      	adds	r4, #1
 800dbb2:	e7cd      	b.n	800db50 <__kernel_rem_pio2+0x588>
 800dbb4:	e9da 8900 	ldrd	r8, r9, [sl]
 800dbb8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800dbbc:	9b00      	ldr	r3, [sp, #0]
 800dbbe:	3b01      	subs	r3, #1
 800dbc0:	9300      	str	r3, [sp, #0]
 800dbc2:	4632      	mov	r2, r6
 800dbc4:	463b      	mov	r3, r7
 800dbc6:	4640      	mov	r0, r8
 800dbc8:	4649      	mov	r1, r9
 800dbca:	f7f2 fb5f 	bl	800028c <__adddf3>
 800dbce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dbd2:	4602      	mov	r2, r0
 800dbd4:	460b      	mov	r3, r1
 800dbd6:	4640      	mov	r0, r8
 800dbd8:	4649      	mov	r1, r9
 800dbda:	f7f2 fb55 	bl	8000288 <__aeabi_dsub>
 800dbde:	4632      	mov	r2, r6
 800dbe0:	463b      	mov	r3, r7
 800dbe2:	f7f2 fb53 	bl	800028c <__adddf3>
 800dbe6:	ed9d 7b06 	vldr	d7, [sp, #24]
 800dbea:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800dbee:	ed8a 7b00 	vstr	d7, [sl]
 800dbf2:	e770      	b.n	800dad6 <__kernel_rem_pio2+0x50e>
 800dbf4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800dbf8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800dbfc:	4640      	mov	r0, r8
 800dbfe:	4632      	mov	r2, r6
 800dc00:	463b      	mov	r3, r7
 800dc02:	4649      	mov	r1, r9
 800dc04:	f7f2 fb42 	bl	800028c <__adddf3>
 800dc08:	e9cd 0100 	strd	r0, r1, [sp]
 800dc0c:	4602      	mov	r2, r0
 800dc0e:	460b      	mov	r3, r1
 800dc10:	4640      	mov	r0, r8
 800dc12:	4649      	mov	r1, r9
 800dc14:	f7f2 fb38 	bl	8000288 <__aeabi_dsub>
 800dc18:	4632      	mov	r2, r6
 800dc1a:	463b      	mov	r3, r7
 800dc1c:	f7f2 fb36 	bl	800028c <__adddf3>
 800dc20:	ed9d 7b00 	vldr	d7, [sp]
 800dc24:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800dc28:	ed84 7b00 	vstr	d7, [r4]
 800dc2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dc30:	e757      	b.n	800dae2 <__kernel_rem_pio2+0x51a>
 800dc32:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dc36:	f7f2 fb29 	bl	800028c <__adddf3>
 800dc3a:	3d01      	subs	r5, #1
 800dc3c:	e75c      	b.n	800daf8 <__kernel_rem_pio2+0x530>
 800dc3e:	9b04      	ldr	r3, [sp, #16]
 800dc40:	9a04      	ldr	r2, [sp, #16]
 800dc42:	601f      	str	r7, [r3, #0]
 800dc44:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800dc48:	605c      	str	r4, [r3, #4]
 800dc4a:	609d      	str	r5, [r3, #8]
 800dc4c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800dc50:	60d3      	str	r3, [r2, #12]
 800dc52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dc56:	6110      	str	r0, [r2, #16]
 800dc58:	6153      	str	r3, [r2, #20]
 800dc5a:	e727      	b.n	800daac <__kernel_rem_pio2+0x4e4>
 800dc5c:	41700000 	.word	0x41700000
 800dc60:	3e700000 	.word	0x3e700000
 800dc64:	00000000 	.word	0x00000000

0800dc68 <scalbn>:
 800dc68:	b570      	push	{r4, r5, r6, lr}
 800dc6a:	ec55 4b10 	vmov	r4, r5, d0
 800dc6e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800dc72:	4606      	mov	r6, r0
 800dc74:	462b      	mov	r3, r5
 800dc76:	b999      	cbnz	r1, 800dca0 <scalbn+0x38>
 800dc78:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800dc7c:	4323      	orrs	r3, r4
 800dc7e:	d03f      	beq.n	800dd00 <scalbn+0x98>
 800dc80:	4b35      	ldr	r3, [pc, #212]	; (800dd58 <scalbn+0xf0>)
 800dc82:	4629      	mov	r1, r5
 800dc84:	ee10 0a10 	vmov	r0, s0
 800dc88:	2200      	movs	r2, #0
 800dc8a:	f7f2 fcb5 	bl	80005f8 <__aeabi_dmul>
 800dc8e:	4b33      	ldr	r3, [pc, #204]	; (800dd5c <scalbn+0xf4>)
 800dc90:	429e      	cmp	r6, r3
 800dc92:	4604      	mov	r4, r0
 800dc94:	460d      	mov	r5, r1
 800dc96:	da10      	bge.n	800dcba <scalbn+0x52>
 800dc98:	a327      	add	r3, pc, #156	; (adr r3, 800dd38 <scalbn+0xd0>)
 800dc9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc9e:	e01f      	b.n	800dce0 <scalbn+0x78>
 800dca0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800dca4:	4291      	cmp	r1, r2
 800dca6:	d10c      	bne.n	800dcc2 <scalbn+0x5a>
 800dca8:	ee10 2a10 	vmov	r2, s0
 800dcac:	4620      	mov	r0, r4
 800dcae:	4629      	mov	r1, r5
 800dcb0:	f7f2 faec 	bl	800028c <__adddf3>
 800dcb4:	4604      	mov	r4, r0
 800dcb6:	460d      	mov	r5, r1
 800dcb8:	e022      	b.n	800dd00 <scalbn+0x98>
 800dcba:	460b      	mov	r3, r1
 800dcbc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800dcc0:	3936      	subs	r1, #54	; 0x36
 800dcc2:	f24c 3250 	movw	r2, #50000	; 0xc350
 800dcc6:	4296      	cmp	r6, r2
 800dcc8:	dd0d      	ble.n	800dce6 <scalbn+0x7e>
 800dcca:	2d00      	cmp	r5, #0
 800dccc:	a11c      	add	r1, pc, #112	; (adr r1, 800dd40 <scalbn+0xd8>)
 800dcce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dcd2:	da02      	bge.n	800dcda <scalbn+0x72>
 800dcd4:	a11c      	add	r1, pc, #112	; (adr r1, 800dd48 <scalbn+0xe0>)
 800dcd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dcda:	a319      	add	r3, pc, #100	; (adr r3, 800dd40 <scalbn+0xd8>)
 800dcdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dce0:	f7f2 fc8a 	bl	80005f8 <__aeabi_dmul>
 800dce4:	e7e6      	b.n	800dcb4 <scalbn+0x4c>
 800dce6:	1872      	adds	r2, r6, r1
 800dce8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800dcec:	428a      	cmp	r2, r1
 800dcee:	dcec      	bgt.n	800dcca <scalbn+0x62>
 800dcf0:	2a00      	cmp	r2, #0
 800dcf2:	dd08      	ble.n	800dd06 <scalbn+0x9e>
 800dcf4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dcf8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800dcfc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800dd00:	ec45 4b10 	vmov	d0, r4, r5
 800dd04:	bd70      	pop	{r4, r5, r6, pc}
 800dd06:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800dd0a:	da08      	bge.n	800dd1e <scalbn+0xb6>
 800dd0c:	2d00      	cmp	r5, #0
 800dd0e:	a10a      	add	r1, pc, #40	; (adr r1, 800dd38 <scalbn+0xd0>)
 800dd10:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd14:	dac0      	bge.n	800dc98 <scalbn+0x30>
 800dd16:	a10e      	add	r1, pc, #56	; (adr r1, 800dd50 <scalbn+0xe8>)
 800dd18:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd1c:	e7bc      	b.n	800dc98 <scalbn+0x30>
 800dd1e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dd22:	3236      	adds	r2, #54	; 0x36
 800dd24:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800dd28:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800dd2c:	4620      	mov	r0, r4
 800dd2e:	4b0c      	ldr	r3, [pc, #48]	; (800dd60 <scalbn+0xf8>)
 800dd30:	2200      	movs	r2, #0
 800dd32:	e7d5      	b.n	800dce0 <scalbn+0x78>
 800dd34:	f3af 8000 	nop.w
 800dd38:	c2f8f359 	.word	0xc2f8f359
 800dd3c:	01a56e1f 	.word	0x01a56e1f
 800dd40:	8800759c 	.word	0x8800759c
 800dd44:	7e37e43c 	.word	0x7e37e43c
 800dd48:	8800759c 	.word	0x8800759c
 800dd4c:	fe37e43c 	.word	0xfe37e43c
 800dd50:	c2f8f359 	.word	0xc2f8f359
 800dd54:	81a56e1f 	.word	0x81a56e1f
 800dd58:	43500000 	.word	0x43500000
 800dd5c:	ffff3cb0 	.word	0xffff3cb0
 800dd60:	3c900000 	.word	0x3c900000
 800dd64:	00000000 	.word	0x00000000

0800dd68 <floor>:
 800dd68:	ec51 0b10 	vmov	r0, r1, d0
 800dd6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800dd70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd74:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800dd78:	2e13      	cmp	r6, #19
 800dd7a:	ee10 5a10 	vmov	r5, s0
 800dd7e:	ee10 8a10 	vmov	r8, s0
 800dd82:	460c      	mov	r4, r1
 800dd84:	dc31      	bgt.n	800ddea <floor+0x82>
 800dd86:	2e00      	cmp	r6, #0
 800dd88:	da14      	bge.n	800ddb4 <floor+0x4c>
 800dd8a:	a333      	add	r3, pc, #204	; (adr r3, 800de58 <floor+0xf0>)
 800dd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd90:	f7f2 fa7c 	bl	800028c <__adddf3>
 800dd94:	2200      	movs	r2, #0
 800dd96:	2300      	movs	r3, #0
 800dd98:	f7f2 febe 	bl	8000b18 <__aeabi_dcmpgt>
 800dd9c:	b138      	cbz	r0, 800ddae <floor+0x46>
 800dd9e:	2c00      	cmp	r4, #0
 800dda0:	da53      	bge.n	800de4a <floor+0xe2>
 800dda2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800dda6:	4325      	orrs	r5, r4
 800dda8:	d052      	beq.n	800de50 <floor+0xe8>
 800ddaa:	4c2d      	ldr	r4, [pc, #180]	; (800de60 <floor+0xf8>)
 800ddac:	2500      	movs	r5, #0
 800ddae:	4621      	mov	r1, r4
 800ddb0:	4628      	mov	r0, r5
 800ddb2:	e024      	b.n	800ddfe <floor+0x96>
 800ddb4:	4f2b      	ldr	r7, [pc, #172]	; (800de64 <floor+0xfc>)
 800ddb6:	4137      	asrs	r7, r6
 800ddb8:	ea01 0307 	and.w	r3, r1, r7
 800ddbc:	4303      	orrs	r3, r0
 800ddbe:	d01e      	beq.n	800ddfe <floor+0x96>
 800ddc0:	a325      	add	r3, pc, #148	; (adr r3, 800de58 <floor+0xf0>)
 800ddc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddc6:	f7f2 fa61 	bl	800028c <__adddf3>
 800ddca:	2200      	movs	r2, #0
 800ddcc:	2300      	movs	r3, #0
 800ddce:	f7f2 fea3 	bl	8000b18 <__aeabi_dcmpgt>
 800ddd2:	2800      	cmp	r0, #0
 800ddd4:	d0eb      	beq.n	800ddae <floor+0x46>
 800ddd6:	2c00      	cmp	r4, #0
 800ddd8:	bfbe      	ittt	lt
 800ddda:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ddde:	4133      	asrlt	r3, r6
 800dde0:	18e4      	addlt	r4, r4, r3
 800dde2:	ea24 0407 	bic.w	r4, r4, r7
 800dde6:	2500      	movs	r5, #0
 800dde8:	e7e1      	b.n	800ddae <floor+0x46>
 800ddea:	2e33      	cmp	r6, #51	; 0x33
 800ddec:	dd0b      	ble.n	800de06 <floor+0x9e>
 800ddee:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ddf2:	d104      	bne.n	800ddfe <floor+0x96>
 800ddf4:	ee10 2a10 	vmov	r2, s0
 800ddf8:	460b      	mov	r3, r1
 800ddfa:	f7f2 fa47 	bl	800028c <__adddf3>
 800ddfe:	ec41 0b10 	vmov	d0, r0, r1
 800de02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de06:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800de0a:	f04f 37ff 	mov.w	r7, #4294967295
 800de0e:	40df      	lsrs	r7, r3
 800de10:	4238      	tst	r0, r7
 800de12:	d0f4      	beq.n	800ddfe <floor+0x96>
 800de14:	a310      	add	r3, pc, #64	; (adr r3, 800de58 <floor+0xf0>)
 800de16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de1a:	f7f2 fa37 	bl	800028c <__adddf3>
 800de1e:	2200      	movs	r2, #0
 800de20:	2300      	movs	r3, #0
 800de22:	f7f2 fe79 	bl	8000b18 <__aeabi_dcmpgt>
 800de26:	2800      	cmp	r0, #0
 800de28:	d0c1      	beq.n	800ddae <floor+0x46>
 800de2a:	2c00      	cmp	r4, #0
 800de2c:	da0a      	bge.n	800de44 <floor+0xdc>
 800de2e:	2e14      	cmp	r6, #20
 800de30:	d101      	bne.n	800de36 <floor+0xce>
 800de32:	3401      	adds	r4, #1
 800de34:	e006      	b.n	800de44 <floor+0xdc>
 800de36:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800de3a:	2301      	movs	r3, #1
 800de3c:	40b3      	lsls	r3, r6
 800de3e:	441d      	add	r5, r3
 800de40:	45a8      	cmp	r8, r5
 800de42:	d8f6      	bhi.n	800de32 <floor+0xca>
 800de44:	ea25 0507 	bic.w	r5, r5, r7
 800de48:	e7b1      	b.n	800ddae <floor+0x46>
 800de4a:	2500      	movs	r5, #0
 800de4c:	462c      	mov	r4, r5
 800de4e:	e7ae      	b.n	800ddae <floor+0x46>
 800de50:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800de54:	e7ab      	b.n	800ddae <floor+0x46>
 800de56:	bf00      	nop
 800de58:	8800759c 	.word	0x8800759c
 800de5c:	7e37e43c 	.word	0x7e37e43c
 800de60:	bff00000 	.word	0xbff00000
 800de64:	000fffff 	.word	0x000fffff

0800de68 <_init>:
 800de68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de6a:	bf00      	nop
 800de6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de6e:	bc08      	pop	{r3}
 800de70:	469e      	mov	lr, r3
 800de72:	4770      	bx	lr

0800de74 <_fini>:
 800de74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de76:	bf00      	nop
 800de78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de7a:	bc08      	pop	{r3}
 800de7c:	469e      	mov	lr, r3
 800de7e:	4770      	bx	lr
