{
  "recentFiles": [
    {
      "basename": "Maximum Concurrent Flows and Minimum Cuts",
      "path": "EE/CSE 248/Maximum Concurrent Flows and Minimum Cuts.md"
    },
    {
      "basename": "Ancestor Tree for Arbitrary Multi-Terminal Cut Functions",
      "path": "EE/CSE 248/Ancestor Tree for Arbitrary Multi-Terminal Cut Functions.md"
    },
    {
      "basename": "3D Floorplan",
      "path": "University/Fall 2023/CSE 248/3D Floorplan.md"
    },
    {
      "basename": "4 Delay",
      "path": "EE/CMOS VLSI Design/4 Delay.md"
    },
    {
      "basename": "CMOS VLSI Design",
      "path": "EE/CMOS VLSI Design/CMOS VLSI Design.md"
    },
    {
      "basename": "3 CMOS Processing Technology",
      "path": "EE/CMOS VLSI Design/3 CMOS Processing Technology.md"
    },
    {
      "basename": "ECE 165",
      "path": "EE/CMOS VLSI Design/ECE 165.md"
    },
    {
      "basename": "4 Global and Detailed Placement",
      "path": "EE/VLSI Physical Design/4 Global and Detailed Placement.md"
    },
    {
      "basename": "1 Introduction",
      "path": "EE/VLSI Physical Design/1 Introduction.md"
    },
    {
      "basename": "Web Development Projects 485",
      "path": "University/Fall 2022/EECS 485/Web Development Projects 485.md"
    },
    {
      "basename": "EECS 485",
      "path": "University/Fall 2022/EECS 485/EECS 485.md"
    },
    {
      "basename": "Distributed Web 485",
      "path": "University/Fall 2022/EECS 485/Distributed Web 485.md"
    },
    {
      "basename": "Web Development 485",
      "path": "University/Fall 2022/EECS 485/Web Development 485.md"
    },
    {
      "basename": "9 ASIC Placer",
      "path": "EE/VLSI CAD Coursera/9 ASIC Placer.md"
    },
    {
      "basename": "11 Routing",
      "path": "EE/VLSI CAD Coursera/11 Routing.md"
    },
    {
      "basename": "2 Netlist and System Partitioning",
      "path": "EE/VLSI Physical Design/2 Netlist and System Partitioning.md"
    },
    {
      "basename": "VLSI Physical Design",
      "path": "EE/VLSI Physical Design/VLSI Physical Design.md"
    },
    {
      "basename": "3 Chip Planning",
      "path": "EE/VLSI Physical Design/3 Chip Planning.md"
    },
    {
      "basename": "2022 IRDS",
      "path": "EE/2022 IRDS.md"
    },
    {
      "basename": "李沐：读博这五年总结",
      "path": "Private/动力来源/李沐：读博这五年总结.md"
    },
    {
      "basename": "周记",
      "path": "Private/Weekly/周记.md"
    },
    {
      "basename": "UCSD",
      "path": "Private/UCSD.md"
    },
    {
      "basename": "Golf",
      "path": "Workout/Golf.md"
    },
    {
      "basename": "1 Introduction",
      "path": "EE/CMOS VLSI Design/1 Introduction.md"
    },
    {
      "basename": "README",
      "path": "README.md"
    },
    {
      "basename": "可实操的行为准则",
      "path": "Private/可实操的行为准则.md"
    },
    {
      "basename": "个人使命宣言",
      "path": "Private/个人使命宣言.md"
    },
    {
      "basename": "2023 作息安排",
      "path": "Private/2023 作息安排.md"
    },
    {
      "basename": "科技能否让个性化的服务惠及更多的人",
      "path": "Private/杂/科技能否让个性化的服务惠及更多的人.md"
    },
    {
      "basename": "老去与死亡",
      "path": "Private/杂/老去与死亡.md"
    },
    {
      "basename": "self-reflection-2022-10-23",
      "path": "Private/Reflection/self-reflection-2022-10-23.md"
    },
    {
      "basename": "self-reflection-2022-08-20",
      "path": "Private/Reflection/self-reflection-2022-08-20.md"
    },
    {
      "basename": "能力提升",
      "path": "Private/能力提升.md"
    },
    {
      "basename": "高效能人士的七个习惯",
      "path": "Private/Reading/高效能人士的七个习惯.md"
    },
    {
      "basename": "2 MOS Transistor Theory",
      "path": "EE/CMOS VLSI Design/2 MOS Transistor Theory.md"
    },
    {
      "basename": "模拟CMOS集成电路设计",
      "path": "EE/ECE 311/模拟CMOS集成电路设计.md"
    },
    {
      "basename": "前言",
      "path": "AI/动手深度学习/前言.md"
    },
    {
      "basename": "Network 482",
      "path": "University/Winter 2022/EECS 482/Network 482.md"
    },
    {
      "basename": "EECS 281",
      "path": "University/Fall 2021/EECS 281/EECS 281.md"
    },
    {
      "basename": "Tree 281",
      "path": "University/Fall 2021/EECS 281/Tree 281.md"
    },
    {
      "basename": "3 Binary Decision Diagram",
      "path": "EE/VLSI CAD Coursera/3 Binary Decision Diagram.md"
    },
    {
      "basename": "VLSI CAD Coursera",
      "path": "EE/VLSI CAD Coursera/VLSI CAD Coursera.md"
    },
    {
      "basename": "Design and Tool Flow",
      "path": "EE/Random/Design and Tool Flow.md"
    },
    {
      "basename": "问题",
      "path": "EE/Random/问题.md"
    },
    {
      "basename": "Tutorials",
      "path": "EE/Random/Tutorials.md"
    },
    {
      "basename": "集成电路行业简单介绍",
      "path": "EE/Random/集成电路行业简单介绍.md"
    },
    {
      "basename": "EECS 285",
      "path": "Programming/Java/EECS 285.md"
    },
    {
      "basename": "12 Timing",
      "path": "EE/VLSI CAD Coursera/12 Timing.md"
    },
    {
      "basename": "Obsidian",
      "path": "Private/Self Improve/Obsidian.md"
    },
    {
      "basename": "EECS 201",
      "path": "University/Winter 2022/EECS 201/EECS 201.md"
    }
  ],
  "omittedPaths": [],
  "maxLength": null,
  "openType": "tab"
}