%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Minhas Refs %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@ARTICLE{9298818,
  author={Golkar, Alessandro and Salado, Alejandro},
  journal={IEEE Journal on Miniaturization for Air and Space Systems}, 
  title={Definition of New Space—Expert Survey Results and Key Technology Trends}, 
  year={2021},
  volume={2},
  number={1},
  pages={2-9},
  keywords={Space vehicles;Companies;Government;Space missions;Business;Market research;Satellite broadcasting;Expert survey;New Space definition;space industry;technology trends},
  doi={10.1109/JMASS.2020.3045851}}

@PHDTHESIS{Barbosa2021,
  author = {Adilson Luiz Barbosa},
  title = {Metodologia para seleç{\c{c}}{\~a}o de Técnicas de Mitigação de Falhas devido aos efeitos da radiação em fpgas cots},
  school = {Instituto Nacional de Pesquisas Espaciais},
  type = {Mestrado em Ci{\^e}ncia da Computa{\c{c}}{\~a}o},
  address = {São José dos Campos},
  pages = {268},
  url = {http://mtc-m21c.sid.inpe.br/col/sid.inpe.br/mtc-m21c/2021/05.18.00.18/doc/publicacao.pdf},
  pagename = {f.},
  urlaccessdate = {2025-08-25},
  year = {2021},
  year-presented = {2021}}

@mastersthesis{Garcia2020,
  author = {Carlos Abad García},
  title = {Error Injection Study for a SpaceFibre In-Orbit Demonstrator},
  school = {KTH Royal Institute of Technology},
  type = {Master of Science in ICT Innovation - Embedded Systems },
  year = {2020}}

@INPROCEEDINGS{10207287,
  author={Le, Chinh H. and Miles, Lynn R.},
  booktitle={2023 IEEE Space Computing Conference (SCC)}, 
  title={Challenges in FPGA Design for Complex, High Performance Space Applications}, 
  year={2023},
  volume={},
  number={},
  pages={45-50},
  keywords={Codes;Aerospace electronics;Telescopes;Silicon;Space exploration;Safety;IP networks;Field programmable;FPGA;IP core;TMR tool;space electronics;space chip;spectrometer;space telescope;open source;mixed signal design},
  doi={10.1109/SCC57168.2023.00016}}

@article{Fibichi2019,
  author = {Fibich, Christian and Tauner, Stefan and Rössler, Peter and Horauer, Martin and Matschnig, Martin and Taucher, Herbert},
  year = {2019},
  month = {12},
  pages = {},
  title = {FIJI: Fault InJection Instrumenter},
  volume = {2019},
  journal = {EURASIP Journal on Embedded Systems},
  doi = {10.1186/s13639-019-0088-7}}

@mastersthesis{Wubs2023,
    author = {Daan J. Wubs},
    title = {Comparison of fault tolerant design techniques for FPGAs in space},
    school = {Eindhoven University of Technology},
    type = {Master of Mathematics and Computer Science},
    year = {2023},
    url = {https://research.tue.nl/en/studentTheses/comparison-of-fault-tolerant-design-techniques-for-fpgas-in-space},
    pages = {53},
    pagename = {f.},
    urlaccessdate = {2025-10-04},
    year-presented = {2023}}

@thesis{Marioli2010,
    author = {Marioli Michael Simone},
    title = {Soft-Processor IP per FPGA},
    school = {Università degli Studi di Padova},
    type = {Corso di Laurea in Elettronica},
    year = {2010},
    url = {https://thesis.unipd.it/retrieve/106441ca-9c91-4dec-8cfd-2147dc3bf00c/Soft-Processor_IP_per_FPGA.pdf},
    pages = {92},
    pagename = {f.},
    urlaccessdate = {2025-10-04},
    year-presented = {2009-2010}}

% Referencia do Projeto da EA-251::
@INPROCEEDINGS{8541452,
  author={Guerrieri, Andrea and Kashani-Akhavan, Sahand and Lombardi, Pasquale and Belhadj, Bilel and Ienne, Paolo},
  booktitle={2018 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)}, 
  title={A Dynamically Reconfigurable Platform for High-Performance and Low-Power On-Board Processing}, 
  year={2018},
  volume={},
  number={},
  pages={74-81}}

@INPROCEEDINGS{8524728,
  author={Panek, Richard and Lojda, Jakub and Podivinsky, Jakub and Kotasek, Zdenek},
  booktitle={2018 IEEE East-West Design \& Test Symposium (EWDTS)}, 
  title={Partial Dynamic Reconfiguration in an FPGA-based Fault-Tolerant System: Simulation-based Evaluation}, 
  year={2018},
  volume={},
  number={},
  pages={1-6}}

@MISC{PICORV32I,
  title = {PicoRV32 - A Size-Optimized RISC-V CPU},
  author = {YosysHQ},
  year = {2024},
  url = {https://github.com/YosysHQ/picorv32},
  urlaccessdate = {2025-07-10},
  subtitle = {PicoRV32 - A Size-Optimized RISC-V CPU}}

@INPROCEEDINGS{6880163,
  author={Navas, Byron and Öberg, Johnny and Sander, Ingo},
  booktitle={2014 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)}, 
  title={The upset-fault-observer: A concept for self-healing adaptive fault tolerance}, 
  year={2014},
  volume={},
  number={},
  pages={89-96}}

@mastersthesis{Shaji2019,
    author = {Shaji Farooq Baig},
    title = {Reliability Estimation and Memory-efficient Error Mitigation Schemes for a Selfhealing Architecture},
    school = {KTH Royal Institute of Technology},
    type = {Master of Elctrical Engineering and Computer Science},
    year = {2019}}

@phdthesis{Adria2023,
    author = {Ádria Barros de Oliveira},
    title = {Fault tolerance characterization of RISC-V processors in SRAM-based FPGAs for aerospace applications},
    school = {UniversidadeAederal do Rio Grande do Sul},
    year = {2023},
    url = {"https://www.lume.ufrgs.br/handle/10183/264018"},
    address = {Porto Alegre},
    pages = {194},
    url = {http://mtc-m21c.sid.inpe.br/col/sid.inpe.br/mtc-m21c/2021/05.18.00.18/doc/publicacao.pdf},
    urlaccessdate = {2025-05-16},
    year-presented = {2023}}

@INPROCEEDINGS{Brosser2014,
  author={Brosser, Fredrik and Milh, Emil and Geijer, Vilhelm and Larsson-Edefors, Per},
  booktitle={2014 International Conference on Field-Programmable Technology (FPT)}, 
  title={Assessing scrubbing techniques for Xilinx SRAM-based FPGAs in space applications}, 
  year={2014},
  volume={},
  number={},
  pages={296-299}}

@techreport{vipin2018dpr,
  author       = {Kizheppatt, Vipin},
  title        = {FPGA Dynamic and Partial Reconfiguration: A Survey of Architectures, Methods, and Applications},
  year         = {2018},
  institution  = {Nazarbayev University, Kazakhstan},
  type = {Technical Report},
  url = {https://wrap.warwick.ac.uk/id/eprint/100301/7/WRAP-FPGA-dynamic-partial-reconfiguration-methods-Fahmy-2018.pdf}
}

@manual{amd2023sem,
  title        = {Soft Error Mitigation Controller v4.1 LogiCORE IP Product Guide (PG036)},
  author       = {AMD},
  year         = {2023},
  month        = {11},
  note         = {Document ID: PG036, Version 4.1 English},
  url          = {https://docs.amd.com/r/en-US/pg036_sem/Soft-Error-Mitigation-Controller-v4.1-LogiCORE-IP-Product-Guide}
}

@Article{acmeTuto,
AUTHOR = {Ruano, Óscar and García-Herrero, Francisco and Aranda, Luis Alberto and Sánchez-Macián, Alfonso and Rodriguez, Laura and Maestro, Juan Antonio},
TITLE = {Fault Injection Emulation for Systems in FPGAs: Tools, Techniques and Methodology, a Tutorial},
JOURNAL = {Sensors},
VOLUME = {21},
YEAR = {2021},
NUMBER = {4},
ARTICLE-NUMBER = {1392},
URL = {https://www.mdpi.com/1424-8220/21/4/1392},
PubMedID = {33671174},
ISSN = {1424-8220},
DOI = {10.3390/s21041392}
}

@techreport{AMD:KEEP_DONT_TOUCH,
  title        = {UltraFast Design Methodology Guide for FPGAs and SoCs},
  author       = {{AMD}},
  institution  = {AMD},
  type         = {Technical Report},
  number       = {UG949},
  version      = {2025.1 English},
  year         = {2025},
  month        = {5},
  url          = {https://docs.amd.com/r/en-US/ug949-vivado-design-methodology/KEEP-and-DONT_TOUCH},
  note         = {Accessed: 2025-10-09}
}

@book{Battezzati2010,
  author    = {Niccol\`o Battezzati and Luca Sterpone and Massimo Violante},
  title     = {Reconfigurable Field Programmable Gate Arrays for Mission-Critical Applications},
  publisher = {Springer},
  year      = {2010},
  isbn      = {978-1-4419-7594-2},
  url       = {https://link.springer.com/book/10.1007/978-1-4419-7595-9},
  note      = {Accessed: 2025-10-09}
}

@article{DiMascio2019,
  author    = {Stefano Di Mascio},
  title     = {Leveraging the Openness and Modularity of RISC-V in Space},
  journal   = {Journal of Aerospace Information Systems},
  volume    = {16},
  number    = {11},
  pages     = {399--409},
  year      = {2019},
  doi       = {10.2514/1.I010735},
  url       = {https://arc.aiaa.org/doi/10.2514/1.I010735},
  note      = {Accessed: 2025-10-09}
}

@phdthesis{Nguyen2017,
  author       = {Tran Huu Nguyen},
  title        = {Repairing FPGA Configuration Memory Errors using Dynamic Partial Reconfiguration},
  school       = {University of New South Wales},
  year         = {2017},
  month        = {11},
  url          = {https://www.cse.unsw.edu.au/~odiessel/papers/phdnguyen.pdf},
  note         = {Accessed: 2025-10-09}
}

@phdthesis{Yaman2022,
  author       = {Emir Can Yaman},
  title        = {RISC-V Based Triple Modular Redundant CPU Design for Space Applications},
  school       = {Sabancı University},
  year         = {2022},
  month        = {7},
  url          = {https://research.sabanciuniv.edu/47418/1/10334871.pdf},
  note         = {Accessed: 2025-10-09}
}

@article{Mousavi2023_MTTR_FPGA_Scrubbing,
  author       = {Mahsa Mousavi and Hamid Reza Pourshaghaghi and Akash Kumar and Henk Corporaal},
  title        = {MTTR reduction of FPGA scrubbing: Exploring SEU sensitivity},
  journal      = {Microprocessors and Microsystems},
  volume       = {101},
  year         = {2023},
  month        = {9},
  pages        = {104841},
  doi          = {10.1016/j.micpro.2023.104841},
  url          = {https://doi.org/10.1016/j.micpro.2023.104841},
  note         = {Open access}
}

@mastersthesis{Balbino2022,
  author       = {Farley Igor Martins Balbino},
  title        = {Analysis of Triple Modular Redundancy Considering SEU Effects in Satellite Communication System Based on FPGA},
  school       = {Instituto Tecnológico de Aeronáutica},
  year         = {2022},
  note         = {Master’s thesis},
  url          = {http://www.bdita.bibl.ita.br/},
  howpublished = {BDITA},
  month        = {7}
}

@phdthesis{Wilson2025,
  author       = {Andrew Elbert Wilson},
  title        = {Enhancing Fault Tolerance in TMR Soft RISC-V FPGA SoCs through Failure-Driven Mitigation Strategies},
  school       = {Brigham Young University},
  year         = {2025},
  month        = {6},
  url          = {https://scholarsarchive.byu.edu/etd/10892/},
  note         = {Accessed: 2025-10-09}
}

@mastersthesis{Koers2024,
  author       = {Lars Koers},
  title        = {Setup of Test Environments Based on a Xilinx Zynq SoC for Measuring the Leakage Current and for Radiation Qualification of SRAM-Based FPGAs},
  school       = {Fachhochschule Dortmund},
  year         = {2024},
  month        = {4},
  url          = {https://opus.bsz-bw.de/fhdo/frontdoor/deliver/index/docId/3803/file/MasterThesis_LarsKoers_.pdf},
  note         = {Accessed: 2025-10-09},
  doi          = {10.26205/opus-3803}
}

@mastersthesis{Garg2024,
  author       = {Aaditya Garg},
  title        = {Analysis and Mitigation of Single Event Transients (SET) Effect on RISC-V Based FPGA},
  school       = {Politecnico di Torino},
  year         = {2024},
  month        = {2},
  url          = {https://webthesis.biblio.polito.it/31907/1/tesi.pdf},
  note         = {Accessed: 2025-10-09}
}

@article{Cano-Paez2025,
  author       = {Jorge Cano-Páez and Luis Entrena and Mario García-Valderas and Almudena Lindoso},
  title        = {Architecture for Error Detection and Recovery in MPSoCs: A Hypervisor Approach Using Dynamic Partial Reconfiguration},
  journal      = {IEEE Transactions on Nuclear Science},
  volume       = {72},
  number       = {6},
  pages        = {2636--2645},
  year         = {2025},
  doi          = {10.1109/TNS.2025.3534431},
  url          = {https://doi.org/10.1109/TNS.2025.3534431},
  note         = {Accessed: 2025-10-09}
}

@mastersthesis{Mazzeo2019,
  author       = {Andrea Mazzeo},
  title        = {A Hybrid Fault Injection Framework for Image Processing Applications in FPGA},
  school       = {Politecnico di Milano},
  year         = {2019},
  month        = {12},
  url          = {https://www.politesi.polimi.it/retrieve/a81cb05d-7a04-616b-e053-1605fe0a889a/Thesis_MazzeoAndrea_2019_12.pdf},
  note         = {Accessed: 2025-10-09}
}

@inproceedings{Wilson2019Neutron,
  author       = {Andrew E. Wilson and Michael Wirthlin},
  title        = {Neutron Radiation Testing of Fault Tolerant RISC‐V Soft Processor on Xilinx SRAM‐based FPGAs},
  booktitle    = {Proceedings of the 2019 IEEE Space Computing Conference (SCC)},
  year         = {2019},
  pages        = {25--32},
  month        = {7},
  doi          = {10.1109/SpaceComp.2019.00008},
  url          = {https://ieeexplore.ieee.org/document/8853676},
  note         = {Accessed: 2025-10-11}
}

@techreport{Intel_AN866_SEU,
  title        = {AN 866: Mitigating and Debugging Single Event Upsets in Intel {Quartus} Prime Standard Edition},
  author       = {Intel},
  institution  = {Intel},
  year         = {2021},
  month        = {9},
  number       = {AN 866},
  url          = {https://cdrdv2-public.intel.com/666378/an866-683869-666378.pdf},
  note         = {Accessed: 2025-10-11}
}

@book{Aguiar2025_SEE_Space_to_Accelerator,
  author       = {Ygor Quadros de Aguiar and Frédéric Wrobel and Jean-Luc Autran and Rubén García Alía},
  title        = {Single-Event Effects, from Space to Accelerator Environments: Analysis, Prediction and Hardening by Design},
  publisher    = {Springer International Publishing},
  year         = {2025},
  address      = {Cham, Switzerland},
  isbn         = {978-3-031-71722-2},
  isbn13       = {978-3-031-71723-9},
  doi          = {10.1007/978-3-031-71723-9},
  url          = {https://doi.org/10.1007/978-3-031-71723-9},
  note         = {Open Access}
}

@misc{Intel_SEU_Support,
  author       = {Intel},
  title        = {Single Event Upsets (SEU)},
  howpublished = {\url{https://www.intel.com/content/www/us/en/support/programmable/support-resources/quality/seu.html}},
  date         = {2025},
  note         = {Accessed: 2025-10-11}
}

@INPROCEEDINGS{8088400,
  author={de Oliveira, Ádria Barros and Rodrigues, Gennaro Severino and Kastensmidt, Fernanda Lima},
  booktitle={2017 30th Symposium on Integrated Circuits and Systems Design (SBCCI)}, 
  title={Analyzing lockstep dual-core ARM cortex-A9 soft error mitigation in FreeRTOS applications}, 
  year={2017},
  volume={},
  number={},
  pages={84-89}}

@INPROCEEDINGS{7948063,
  author={de Oliveira, Ádria Barros and Tambara, Lucas Antunes and Kastensmidt, Fernanda Lima},
  booktitle={2017 IEEE 8th Latin American Symposium on Circuits \& Systems (LASCAS)}, 
  title={Applying lockstep in dual-core ARM Cortex-A9 to mitigate radiation-induced soft errors}, 
  year={2017},
  volume={},
  number={},
  pages={1-4}}

@article{Xie2023_HybridGrainedScrubbing,
  author       = {Yu Xie and Tingting Qiao and Yizhuang Xie and He Chen},
  title        = {Soft Error Mitigation and Recovery of SRAM‐Based FPGAs Using Brain-Inspired Hybrid-Grained Scrubbing Mechanism},
  journal      = {Frontiers in Computational Neuroscience},
  volume       = {17},
  year         = {2023},
  month        = {9},
  doi          = {10.3389/fncom.2023.1268374},
  url          = {https://doi.org/10.3389/fncom.2023.1268374}
}

@techreport{AMD_UG585,
  title        = {Zynq 7000 SoC Technical Reference Manual (UG585)},
  author       = {{AMD}},
  institution  = {AMD},
  type         = {Technical Reference Manual},
  number       = {UG585},
  version      = {Revision 1.14},
  year         = {2023},
  month        = {6},
  url          = {https://docs.amd.com/r/en-US/ug585-zynq-7000-SoC-TRM/XADC-Analog-Mixed-Signal-Module-AMS},
  note         = {Accessed: 2025-10-11}
}

@techreport{AMD_UG474,
  title        = {7 Series FPGAs Configurable Logic Block User Guide (UG474)},
  author       = {{Xilinx / AMD}},
  institution  = {AMD (formerly Xilinx)},
  type         = {User Guide},
  number       = {UG474},
  version      = {v1.9},
  year         = {2025},
  month        = {4},
  url          = {https://docs.amd.com/r/en-US/ug474_7Series_CLB},
  note         = {Accessed: 2025-10-11}
}

@book{BattezzatiSterponeViolante2010,
  author    = {Niccolò Battezzati and Luca Sterpone and Massimo Violante},
  title     = {Reconfigurable Field Programmable Gate Arrays for Mission-Critical Applications},
  publisher = {Springer New York},
  year      = {2011},
  address   = {New York, NY, USA},
  isbn      = {978-1-4419-7594-2},
  isbn13    = {978-1-4419-7595-9},
  doi       = {10.1007/978-1-4419-7595-9},
  pages     = {vii, 220},
  edition   = {1},
  note      = {First published: 25 November 2010; 1st edition}
}

@article{Wang2024_SoftErrorReview,
  author    = {Weihang Wang and Xuewu Li and Lei Chen and Huabo Sun and Fan Zhang},
  title     = {A Review on Soft Error Correcting Techniques of Aerospace-Grade Static RAM-Based Field-Programmable Gate Arrays},
  journal   = {Sensors},
  volume    = {24},
  number    = {16},
  pages     = {5356},
  year      = {2024},
  doi       = {10.3390/s24165356},
  url       = {https://www.mdpi.com/1424-8220/24/16/5356},
  note      = {Open access; Accessed: 2025-10-11}
}

@misc{Xilinx_XAPP517,
  author       = {John Ayer Jr.},
  title        = {Dual Use of ICAP with SEM Controller},
  howpublished = {Application Note XAPP517},
  institution  = {Xilinx Inc.},
  year         = {2011},
  month        = {12},
  url          = {https://www.edn.com/eeweb-content/wp-content/uploads/articles-app-notes-files-dual-use-of-icap-with-sem-controller-1340057282.pdf},
  note         = {Accessed: 2025-10-11}
}

@techreport{Xilinx_DS190,
  author       = {{Xilinx Inc.}},
  title        = {Zynq-7000 SoC Data Sheet: Overview (DS190)},
  institution  = {Xilinx Inc.},
  type         = {Data Sheet},
  number       = {DS190},
  year         = {2018},
  url          = {https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf},
  note         = {Accessed: 2025-10-11}
}

@techreport{Xilinx_ICAP_PCAP_2016,
  author       = {{Xilinx Inc.}},
  title        = {Zynq 7000 - Switching between ICAP and PCAP Recommendations},
  institution  = {Xilinx Inc.},
  year         = {2016},
  url          = {https://adaptivesupport.amd.com/s/article/66975?language=en_US},
  note         = {Accessed: 2025-10-11}
}

@misc{Ayer_XAPP517_2011,
  author       = {John Ayer Jr.},
  title        = {Dual Use of ICAP with SEM Controller},
  howpublished = {Xilinx Application Note XAPP517 Ver. 1.0},
  institution  = {Xilinx Inc.},
  month        = {12},
  year         = {2011},
  url          = {https://www.edn.com/eeweb-content/wp-content/uploads/articles-app-notes-files-dual-use-of-icap-with-sem-controller-1340057282.pdf},
  note         = {Accessed: 2025-10-11}
}

@inproceedings{ZanoneSaotome2023,
  author    = {Ricardo Zanone and Osamu Saotome},
  title     = {A Base FPGA Platform for Safer Designs Exposed to Harsh Radioactive Environments},
  booktitle = {Proceedings of the 2023 Brazilian Technology Symposium (BTSym)},
  year      = {2023},
  pages     = {66},
  publisher = {BTSYM},
  address   = {São José dos Campos, Brazil},
  url       = {https://lcv.fee.unicamp.br/wp-content/images/BTSym23-Brasil/papers/BTSym2023_066.pdf},
  note      = {Accessed: 2025-10-11},
  issn      = {2447-8326}
}

@book{Nicolaidis2011,
  author    = {Michael Nicolaidis},
  title     = {Soft Errors in Modern Electronic Systems},
  publisher = {Springer},
  address   = {New York},
  year      = {2011},
  pages     = {318},
  doi       = {10.1007/978-1-4419-6993-4},
  isbn      = {978-1-4419-6992-7}
}

@book{KastensmidtRech2016,
  editor       = {Fernanda Lima Kastensmidt and Paolo Rech},
  title        = {FPGAs and Parallel Architectures for Aerospace Applications: Soft Errors and Fault-Tolerant Design},
  publisher    = {Springer Cham},
  year         = {2016},
  address      = {Cham, Switzerland},
  isbn         = {978-3-319-14351-4},
  isbn13       = {978-3-319-14352-1},
  pages        = {325},
  doi          = {10.1007/978-3-319-14352-1},
  note         = {First edition; e-Book and Hardcover}
}

@techreport{Xilinx_UG470_7Series_Config,
  author       = {{Xilinx Inc.}},
  title        = {7 Series FPGAs Configuration User Guide (UG470)},
  institution  = {Xilinx Inc.},
  type         = {User Guide},
  number       = {UG470},
  version      = {v1.10},
  year         = {2015},
  month        = {6},
  url          = {https://docs.amd.com/v/u/en-US/ug470_7Series_Config},
  note         = {Accessed: 2025-10-11}
}

@misc{f4pga_prjxray,
  author       = {f4pga},
  title        = {prjxray: Documenting the Xilinx 7-series bit-stream format},
  year         = {2025},
  url          = {https://github.com/f4pga/prjxray},
  note         = {Accessed: 2025-10-11},
  howpublished = {\url{https://github.com/f4pga/prjxray}}
}

@misc{AMD_UG953_IBUF,
  author       = {{AMD}},
  title        = {IBUF: Input Buffer},
  howpublished = {\url{https://docs.amd.com/r/en-US/ug953-vivado-7series-libraries/IBUF}},
  note         = {Accessed: 2025-10-11},
  year         = {2025},
  month        = {5},
  publisher    = {AMD},
  url          = {https://docs.amd.com/r/en-US/ug953-vivado-7series-libraries/IBUF}
}

@article{LeRoux2019,
  author    = {Rikus le Roux and George van Schoor and Pieter van Vuuren},
  title     = {Parsing and Analysis of a Xilinx FPGA Bitstream for Generating New Hardware by Direct Bit Manipulation in Real-Time},
  journal   = {South African Computer Journal},
  volume    = {31},
  number    = {1},
  pages     = {80--102},
  year      = {2019},
  doi       = {10.18489/sacj.v31i1.620},
  url       = {https://www.researchgate.net/publication/334656063_Parsing_and_analysis_of_a_Xilinx_FPGA_bitstream_for_generating_new_hardware_by_direct_bit_manipulation_in_real-time},
  note      = {Accessed: 2025-10-11},
  issn      = {1015-7999}
}

@article{Aranda2019,
  author    = {Luis Alberto Aranda and Alfonso Sánchez-Macián and Juan Antonio Maestro},
  title     = {ACME: A Tool to Improve Configuration Memory Fault Injection in SRAM-based FPGAs},
  journal   = {IEEE Access},
  volume    = {7},
  pages     = {145358--145368},
  year      = {2019},
  doi       = {10.1109/ACCESS.2019.2939858},
  url       = {https://www.researchgate.net/publication/335668774_ACME_A_Tool_to_Improve_Configuration_Memory_Fault_Injection_in_SRAM-based_FPGAs},
  note      = {Accessed: 2025-10-11},
  issn      = {2169-3536}
}

@ARTICLE{7776929,
  author={Stoddard, Aaron and Gruwell, Ammon and Zabriskie, Peter and Wirthlin, Michael J.},
  journal={IEEE Transactions on Nuclear Science}, 
  title={A Hybrid Approach to FPGA Configuration Scrubbing}, 
  year={2017},
  volume={64},
  number={1},
  pages={497-503},
  keywords={Field programmable gate arrays;Materials handling;Maintenance engineering;Error correction codes;Hardware;Performance evaluation;Random access memory;Configuration scrubbing;field programmable gate arrays;single-event upset (SEU)},
  doi={10.1109/TNS.2016.2636666}}

@mastersthesis{tonfat2015,
  author       = {Tonfat, Jorge},
  title        = {Frame-Level Redundancy Scrubbing Technique for SRAM-Based FPGAs},
  school       = {Universidade Federal do Rio Grande do Sul (UFRGS)},
  address      = {Porto Alegre, Brazil},
  year         = {2015},
  month        = {8},
  type         = {Master's Thesis},
  advisor      = {Ricardo Reis and Fernanda Kastensmidt},
  keywords     = {FPGA, scrubbing, redundancy, configuration memory, radiation effects, reliability}
}

@article{berg2008,
  author    = {Berg, Melanie and Poivey, Christian and Petrick, David and Espinosa, David and Lesea, Al and Label, Kenneth and Friendlich, Michael and Kim, Hyeoksu and Phan, Anthony},
  title     = {Effectiveness of Internal Versus External SEU Scrubbing Mitigation Strategies in a Xilinx FPGA: Design, Test, and Analysis},
  journal   = {IEEE Transactions on Nuclear Science},
  volume    = {55},
  number    = {4},
  pages     = {2259--2266},
  year      = {2008},
  month     = {9},
  doi       = {10.1109/TNS.2008.2001422},
  keywords  = {FPGA, SEU, scrubbing, mitigation, reliability, radiation effects}
}

@inproceedings{heiner2008,
  author    = {Heiner, Jonathan and Collins, Nathan and Wirthlin, Michael},
  title     = {Fault Tolerant ICAP Controller for High-Reliable Internal Scrubbing},
  booktitle = {Proceedings of the IEEE Aerospace Conference},
  year      = {2008},
  month     = {3},
  pages     = {1--10},
  address   = {Big Sky, MT, USA},
  organization = {IEEE},
  doi       = {10.1109/AERO.2008.4526396},
  keywords  = {FPGA, fault tolerance, scrubbing, ICAP, reliability, SEU mitigation}
}

@mastersthesis{leipnitz2015,
  author       = {Leipnitz, Marcos Tomazzoli},
  title        = {A Fault Injection Platform for FPGA-Based Communication Systems},
  school       = {Universidade Federal do Rio Grande do Sul (UFRGS)},
  address      = {Porto Alegre, Brazil},
  year         = {2015},
  month        = {8},
  type         = {Master's Thesis},
  advisor      = {Fernanda Kastensmidt and Ricardo Reis},
  keywords     = {FPGA, fault injection, dependability, fault tolerance, communication systems}
}

%%%TODO%%%%%%REVISAR, refs da ADRIA2023

@incollection{anghel2007,
  author    = {L. Anghel and others},
  title     = {Multi-level Fault Effects Evaluation},
  booktitle = {Dependable Computing and Fault-Tolerant Systems},
  publisher = {Springer Netherlands},
  address   = {Dordrecht},
  pages     = {69--88},
  year      = {2007},
  isbn      = {978-1-4020-5646-8},
  doi       = {10.1007/978-1-4020-5646-8_4},
  url       = {https://doi.org/10.1007/978-1-4020-5646-8_4},
  note      = {Accessed: July 2025}
}

@article{velazco2000,
  author    = {R. Velazco and S. Rezgui and R. Ecoffet},
  title     = {Predicting Error Rate for Microprocessor-Based Digital Architectures through C.E.U. (Code Emulating Upsets) Injection},
  journal   = {IEEE Transactions on Nuclear Science},
  volume    = {47},
  number    = {6},
  pages     = {2405--2411},
  year      = {2000},
  doi       = {10.1109/23.903764},
  issn      = {0018-9499}
}

@inproceedings{benevenuti2019,
  author    = {F. Benevenuti and F. L. Kastensmidt},
  title     = {Comparing Exhaustive and Random Fault Injection Methods for Configuration Memory on SRAM-based FPGAs},
  booktitle = {Proceedings of the 2019 IEEE Latin American Test Symposium (LATS)},
  year      = {2019},
  pages     = {1--6},
  publisher = {IEEE},
  doi       = {10.1109/LATS.2019.8704565},
  address   = {},
  issn      = {2324-6251}
}

@inproceedings{sterpone2007,
  author    = {Luca Sterpone and Massimo Violante},
  title     = {Static and Dynamic Analysis of SEU Effects in SRAM-Based FPGAs},
  booktitle = {Proceedings of the 12th IEEE European Test Symposium (ETS’07)},
  year      = {2007},
  pages     = {159--164},
  publisher = {IEEE},
  doi       = {10.1109/ETS.2007.22},
  issn      = {1530-1877}
}

@article{quinn2015,
  author    = {H. Quinn and M. Wirthlin},
  title     = {Validation Techniques for Fault Emulation of SRAM-based FPGAs},
  journal   = {IEEE Transactions on Nuclear Science},
  volume    = {62},
  number    = {4},
  pages     = {1487--1500},
  year      = {2015},
  doi       = {10.1109/TNS.2015.2421327},
  issn      = {0018-9499}
}

@article{quinn2013,
  author    = {H. M. Quinn and P. Graham and J. Krone and M. Wirthlin and C. Carmichael},
  title     = {Fault Simulation and Emulation Tools to Augment Radiation-Hardness Assurance Testing},
  journal   = {IEEE Transactions on Nuclear Science},
  volume    = {60},
  number    = {3},
  pages     = {2119--2142},
  year      = {2013},
  doi       = {10.1109/TNS.2013.2255626},
  issn      = {0018-9499}
}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@inproceedings{wilson2020,
  author       = {Wilson, Andrew E. and Wirthlin, Michael},
  title        = {Fault Injection of TMR Open Source RISC-V Processors Using Dynamic Partial Reconfiguration on SRAM-Based FPGAs},
  booktitle    = {Proceedings of the NSF Center for Space, High-Performance, and Resilient Computing (SHREC) Annual Workshop},
  organization = {Brigham Young University},
  address      = {Provo, Utah, USA},
  year         = {2020},
  institution  = {NSF Center for Space, High-Performance, and Resilient Computing (SHREC)},
  keywords     = {FPGA, fault injection, TMR, RISC-V, dynamic partial reconfiguration, reliability},
  note         = {Available at: \url{https://nsf-shrec.org/publications.html}}
}

@inproceedings{bates2016,
  author    = {Bates, T. and Bridges, C. P.},
  title     = {Single Event Mitigation for Xilinx 7-Series FPGAs},
  booktitle = {Proceedings of the 2016 European Conference on Radiation and Its Effects on Components and Systems (RADECS)},
  year      = {2016},
  address   = {Guildford, UK},
  organization = {University of Surrey},
  keywords  = {FPGA, single event effects, mitigation, radiation testing, Xilinx 7-Series, space applications}
}

@techreport{Mitra2000,
  author       = {Subhasish Mitra and Edward J. McCluskey},
  title        = {Word-Voter: A New Voter Design for Triple Modular Redundant Systems},
  institution  = {Center for Reliable Computing, Stanford University},
  year         = {2000},
  number       = {CRC-TR-00-1},
  address      = {Stanford, California, USA},
  url          = {https://scispace.com/pdf/word-voter-a-new-voter-design-for-triple-modular-redundant-1eejk0af7e.pdf},
  note         = {Technical Report, Departments of Electrical Engineering and Computer Science}
}

@mastersthesis{Neves2009,
  author       = {Fauser Gustavo Russo Neves},
  title        = {Análise, Desenvolvimento e Implementação de Sistemas Tolerantes a Falhas},
  school       = {Instituto Tecnológico de Aeronáutica (ITA)},
  address      = {São José dos Campos, Brazil},
  year         = {2009},
  pages        = {106},
  type         = {Dissertação de Mestrado em Dispositivos e Sistemas Eletrônicos},
  note         = {Título relacionado: Análise e Implementação de um Votador com Abstenção para Sistemas Tolerantes a Falhas}
}

@mastersthesis{Romero2015,
  author       = {Rodrigo de Faria Romero},
  title        = {Validação Experimental de um Sistema Tolerante a Falhas Baseado em FPGA Parcialmente Reconfigurável},
  school       = {Instituto Tecnológico de Aeronáutica (ITA)},
  address      = {São José dos Campos, Brazil},
  year         = {2015},
  type         = {Dissertação de Mestrado em Engenharia Eletrônica e Computação},
  pages        = {---},
  note         = {Available at the Instituto Tecnológico de Aeronáutica digital library}
}

@inproceedings{OliveiraKastensmidt2023,
  author    = {Ádria Barros de Oliveira and Fernanda Lima Kastensmidt},
  title     = {Evaluating Fault-Tolerant Techniques on COTS RISC-V NOEL-V Processor in Zynq UltraScale+ FPGA Under Proton Testing},
  booktitle = {IEEE Transactions on Nuclear Science (accepted) / presented work},
  year      = {2023},
  note      = {Preprint / conference version; proton testing on NOEL-V soft core in FPGA},
  url       = {https://ui.adsabs.harvard.edu/abs/2023ITNS...70.1708D/abstract},
  doi       = {10.1109/TNS.2023.1708D}
}

@article{Wilson2021_TMRVexRiscv,
  author    = {Andrew E. Wilson and Sam Larsen and Christopher Wilson and Corbin Thurlow and Michael Wirthlin},
  title     = {Neutron Radiation Testing of a TMR VexRiscv Soft Processor on SRAM-Based FPGAs},
  journal   = {IEEE Transactions on Nuclear Science},
  volume    = {PP},
  number    = {99},
  pages     = {1--1},
  year      = {2021},
  doi       = {10.1109/TNS.2021.3068835},
  url       = {https://par.nsf.gov/servlets/purl/10231643},
  note      = {Accessed: 2025-10-11}
}

@inproceedings{Dorflinger2022,
  author    = {Alexander Dörflinger and Benedikt Kleinbeck and Mark Albers and Harald Michalik and Martin Moya},
  title     = {A Framework for Fault Tolerance in RISC‐V},
  booktitle = {2022 IEEE Intl Conf on Dependable, Autonomic and Secure Computing, Intl Conf on Pervasive Intelligence and Computing, Intl Conf on Cloud and Big Data Computing, Intl Conf on Cyber Science and Technology (DASC/PiCom/CBDCom/CyberSciTech)},
  year      = {2022}, 
  doi       = {10.1109/DASC/PiCom/CBDCom/Cy55231.2022.9927800},
  url       = {https://www.researchgate.net/publication/366238849_A_Framework_for_Fault_Tolerance_in_RISC-V},
  note      = {Accessed: 2025-10-15}
}

@techreport{Xilinx_UG702_PR,
  author       = {{Xilinx Inc.}},
  title        = {Partial Reconfiguration User Guide (UG702)},
  institution  = {Xilinx Inc.},
  type         = {User Guide / Technical Manual},
  number       = {UG702},
  version      = {14.7},
  year         = {2013},
  month        = {4},
  url          = {https://docs.amd.com/v/u/en-US/ug702},
  note         = {Accessed: 2025-10-15}
}

@article{Tarrillo2014,
  author    = {Jimmy Tarrillo and Fernanda Lima Kastensmidt and Paolo Rech and Christopher Frost and Carlos Valderrama},
  title     = {Neutron cross-section of N-modular redundancy technique in SRAM-based FPGAs},
  journal   = {IEEE Transactions on Nuclear Science},
  volume    = {61},
  number    = {4},
  pages     = {1558--1566},
  year      = {2014},
  month     = {8},
  doi       = {10.1109/TNS.2014.2343259},
  issn      = {0018-9499},
  note      = {Evaluated fault-masking capability of N-modular redundancy with neutron tests}  
}

@inproceedings{Tarrillo2014_Power_nMR,
  author    = {Jimmy Tarrillo and Fernanda Lima Kastensmidt},
  title     = {Estimating Power Consumption of Multiple Modular Redundant Designs in SRAM-based FPGAs for High Dependable Applications},
  booktitle = {24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 2014)},
  year      = {2014},
  url       = {https://lume.ufrgs.br/bitstream/handle/10183/103895/000939136.pdf},
  note      = {Accessed: 2025-10-15}
}

@book{Kastensmidt2006,
  author       = {Fernanda Lima Kastensmidt and Luigi Carro and Ricardo Reis},
  title        = {Fault-Tolerance Techniques for SRAM-Based FPGAs},
  publisher    = {Springer},
  series       = {Frontiers in Electronic Testing},
  year         = {2006},
  address      = {Dordrecht / New York},
  isbn         = {978-0-387-31068-8},
  doi          = {10.1007/978-0-387-31069-5},
  url          = {https://link.springer.com/book/10.1007/978-0-387-31069-5},
  note         = {Accessed: 2025-10-16}
}

@mastersthesis{Oliveira2017,
  author       = {ÁB Oliveira},
  title        = {Applying Dual-Core Lockstep in Embedded Processors to Mitigate Radiation-induced Soft Errors},
  school       = {Universidade Federal do Rio Grande do Sul (UFRGS)},
  year         = {2017},
  month        = {8},
  url          = {https://lume.ufrgs.br/bitstream/handle/10183/173785/001061371.pdf?sequence=1},
  note         = {Master’s thesis, Advisor: Profa. Dra. Fernanda Lima Kastensmidt}
}

@inproceedings{Ghaffari2014_FastSRAM_FI,
  author    = {Fakhreddine Ghaffari and Fouad Sahraoui and Mohamed El Amine Benkhelifa and Bertrand Granado and Marc Alexandre Kacou and Olivier Romain},
  title     = {Fast SRAM-FPGA Fault Injection Platform based On Dynamic Partial Reconfiguration},
  booktitle = {2014 IEEE (or appropriate conference name)},  
  year      = {2014},
  url       = {https://perso.etis-lab.fr/ghaffari/2014_ICM_Qatar_Fouad.pdf},
  note      = {Accessed: 2025-10-16}
}

@mastersthesis{Wilson2020_VideoPipelines,
  author    = {Andrew Elbert Wilson},
  title     = {Dynamic Reconfigurable Real-Time Video Processing Pipelines on SRAM-based FPGAs},
  school    = {Brigham Young University},
  year      = {2020},
  month     = {6},
  url       = {https://scholarsarchive.byu.edu/etd/8620/},
  note      = {Master’s thesis}
}

@phdthesis{Bonna2021,
  author       = {Ricardo de Souza Bonna},
  title        = {A Runtime Reconfigurable Embedded Systems Design Methodology based on Formal Models of Computation},
  school       = {Universidade Estadual de Campinas (UNICAMP)},
  year         = {2021},
  pages        = {112},
  address      = {Campinas, SP, Brazil},
  doi          = {10.57707/1170310},  
  url          = {https://repositorio.unicamp.br/acervo/detalhe/1170310},
  note         = {PhD thesis, orientador: Denis Silva Loubach}
}

@article{Yang2022_FaultInjectionUltrascale,
  author    = {Weitao Yang and Yonghong Li and Chaohui He},
  title     = {Fault Injection and Failure Analysis on Xilinx 16 nm FinFET UltraScale+ MPSoC},
  journal   = {Nuclear Engineering and Technology},
  volume    = {54},
  number    = {6},
  pages     = {2031--2036},
  year      = {2022},
  doi       = {10.1016/j.net.2021.12.022},
  url       = {https://www.sciencedirect.com/science/article/pii/S1738573321006914},
  note      = {Accessed: 2025-10-16}
}

@article{GomezToro2014,
  author    = {Daniel Gómez Toro and Matthieu Arzel and Fabrice Seguin and Michel Jézéquel},
  title     = {Soft Error Detection and Correction Technique for Radiation Hardening Based on a C-element and BICS},
  journal   = {IEEE Transactions on Circuits and Systems II: Express Briefs},
  volume    = {61},
  number    = {12},
  pages     = {952--957},
  year      = {2014},
  doi       = {10.1109/TCSII.2014.2356911},
  url       = {https://www.researchgate.net/publication/265961057_Soft_Error_Detection_and_Correction_Technique_for_Radiation_Hardening_Based_on_C-element_and_BICS},
  note      = {Accessed: 2025-10-16}
}

@inproceedings{Sharma2020_IPFA_MBU,
  author    = {Jhalak Sharma and Nanditha Rao and Otmane Ait Mohamed},
  title     = {Fault Injection Controller Based Framework to Characterize Multiple Bit Upsets for FPGA Designs},
  booktitle = {2020 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)},
  year      = {2020},
  pages     = {1--5},
  address   = {Singapore},
  publisher = {IEEE},
  doi       = {10.1109/IPFA49335.2020.9260845}
}

@article{Rogenmoser2023_HMR,
  author    = {Michael Rogenmoser and Yvan Tortorella and Davide Rossi and Francesco Conti and Luca Benini},
  title     = {Hybrid Modular Redundancy: Exploring Modular Redundancy Approaches in RISC-V Multi-Core Computing Clusters for Reliable Processing in Space},
  journal   = {arXiv preprint},
  volume    = {arXiv:2303.08706},
  year      = {2023},
  url       = {https://arxiv.org/abs/2303.08706},
  note      = {Preprint; Accessed: 2025-10-16}
}

@article {paikowsky2017,
	title = {What is new space? The changing ecosystem of global space activity},
	journal = {New Space},
	volume = {5},
	year = {2017},
	pages = {84{\textendash}88},
	publisher = {Mary Ann Liebert, Inc. 140 Huguenot Street, 3rd Floor New Rochelle, NY 10801 USA},
	author = {Paikowsky, Deganit}
}

@inproceedings{Aguilar2024,
  author    = {Eduardo Marañon Aguilar and Fabio Benevenuti and Fernanda Lima Kastensmidt},
  title     = {Hardening a RISC-V Softcore for Embedded Aerospace Applications in SRAM-based FPGA},
  booktitle = {2024 IEEE 37th SBCCI / SBMicro / Symposium on Integrated Circuits and Systems Design (SBCCI)},
  year      = {2024},
  pages     = {1--5},
  doi       = {10.1109/SBCCI62366.2024.10703996},
  publisher = {IEEE},
  address   = {Uberlândia, Brazil}
}

@article{SterponeViolante2007_PRFaultInjection,
  author    = {Luca Sterpone and Massimo Violante},
  title     = {A New Partial Reconfiguration-Based Fault-Injection System to Evaluate SEU Effects in SRAM-Based FPGAs},
  journal   = {IEEE Transactions on Nuclear Science},
  volume    = {54},
  number    = {4},
  pages     = {965--970},
  year      = {2007},
  doi       = {10.1109/TNS.2007.897382},
  note      = {Uses FPGA internal partial reconfiguration for SEU injection}  
}

@article{Leon2024_VeeR_EH1_SEU,
  author    = {Daniel Le{\'o}n and Juan C. Fabero and Juan A. Clemente},
  title     = {Non-intrusive study on FPGA of the SEU sensitivity on the COTS RISC-V VeeR EH1 soft processor from Western Digital},
  journal   = {Microprocessors and Microsystems},
  volume    = {105},
  pages     = {105021},
  year      = {2024},
  doi       = {10.1016/j.micpro.2024.105021},
  url       = {https://doi.org/10.1016/j.micpro.2024.105021}
}

@inproceedings{NazarCarro_DFT_FastSingleFPGA,
  author    = {G. Nazar and L. Carro},
  title     = {Fast Single-FPGA Fault Injection Platform},
  booktitle = {Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)},
  year      = {2012},
  publisher = {IEEE}
}

@techreport{Antoni2003,
  author       = {L. Antoni},
  title        = {Fault Injection Using Run-Time Reconfiguration of FPGAs},
  institution  = {Institut National Polytechnique de Grenoble (INPG)},
  year         = {2003},
  note         = {Micro and Nanotechnologies / Microelectronics, English version, URL id: tel-00003419},
  url          = {https://pastel.archives-ouvertes.fr/tel-00003419}
}

@article{Bernardeschi2015,
  author    = {Cinzia Bernardeschi and Luca Cassano and Andrea Domenici},
  title     = {SRAM-Based FPGA Systems for Safety-Critical Applications: A Survey on Design Standards and Proposed Methodologies},
  journal   = {Journal of Computer Science and Technology},
  volume    = {30},
  number    = {2},
  pages     = {373--390},
  year      = {2015},
  doi       = {10.1007/s11390-015-1530-5},
  url       = {https://doi.org/10.1007/s11390-015-1530-5}
}

@article{Zhao2015_SEU_AdvancedIC,
  author    = {Yuanfu Zhao and Suge Yue and Xinyuan Zhao and Shijin Lu and Qiang Bian and Liang Wang and Yongshu Sun},
  title     = {Single event soft error in advanced integrated circuit},
  journal   = {Journal of Semiconductors},
  volume    = {36},
  number    = {11},
  pages     = {111001},
  year      = {2015},
  doi       = {10.1088/1674-4926/36/11/111001},
  url       = {https://doi.org/10.1088/1674-4926/36/11/111001}
}

@article{Daniello2025_SEU_ShiftRegister16nm,
  author    = {Federico D’Aniello and Marcello Tettamanti and Syed Adeel Ali Shah and Serena Mattiazzo and Stefano Bonaldo and Valeria Vadalà and Andrea Baschirotto},
  title     = {Single-Event Upset Characterization of a Shift Register in 16 nm FinFET Technology},
  journal   = {Electronics},
  volume    = {14},
  number    = {7},
  pages     = {1421},
  year      = {2025},
  doi       = {10.3390/electronics14071421},
  url       = {https://www.mdpi.com/2079-9292/14/7/1421}
}