IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.04        Core1: 105.66        
Core2: 23.67        Core3: 96.91        
Core4: 23.76        Core5: 103.57        
Core6: 20.88        Core7: 95.42        
Core8: 21.40        Core9: 44.66        
Core10: 21.29        Core11: 86.50        
Core12: 15.93        Core13: 88.14        
Core14: 31.63        Core15: 91.40        
Core16: 30.43        Core17: 100.49        
Core18: 30.71        Core19: 86.42        
Core20: 30.98        Core21: 95.62        
Core22: 32.37        Core23: 99.18        
Core24: 32.68        Core25: 93.55        
Core26: 32.53        Core27: 83.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 93.20
DDR read Latency(ns)
Socket0: 47934.17
Socket1: 244.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.88        Core1: 104.47        
Core2: 33.87        Core3: 99.33        
Core4: 34.26        Core5: 98.14        
Core6: 34.21        Core7: 93.46        
Core8: 30.97        Core9: 46.14        
Core10: 20.74        Core11: 94.64        
Core12: 9.78        Core13: 91.20        
Core14: 19.75        Core15: 90.45        
Core16: 28.20        Core17: 92.18        
Core18: 21.24        Core19: 89.84        
Core20: 30.40        Core21: 84.44        
Core22: 21.22        Core23: 98.27        
Core24: 24.99        Core25: 89.78        
Core26: 23.43        Core27: 88.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.42
Socket1: 92.94
DDR read Latency(ns)
Socket0: 50063.22
Socket1: 243.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.20        Core1: 106.61        
Core2: 21.37        Core3: 101.99        
Core4: 23.56        Core5: 96.96        
Core6: 24.50        Core7: 96.63        
Core8: 28.83        Core9: 42.77        
Core10: 20.93        Core11: 94.28        
Core12: 20.87        Core13: 79.74        
Core14: 21.73        Core15: 93.51        
Core16: 9.89        Core17: 92.08        
Core18: 19.99        Core19: 104.74        
Core20: 24.66        Core21: 104.87        
Core22: 18.37        Core23: 91.44        
Core24: 23.14        Core25: 84.83        
Core26: 29.26        Core27: 97.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 93.98
DDR read Latency(ns)
Socket0: 40128.42
Socket1: 245.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.50        Core1: 102.48        
Core2: 23.64        Core3: 104.11        
Core4: 23.73        Core5: 106.00        
Core6: 21.77        Core7: 96.84        
Core8: 25.30        Core9: 48.55        
Core10: 22.41        Core11: 93.91        
Core12: 21.05        Core13: 84.64        
Core14: 20.15        Core15: 92.74        
Core16: 10.03        Core17: 96.29        
Core18: 22.40        Core19: 103.02        
Core20: 23.39        Core21: 94.25        
Core22: 18.29        Core23: 95.00        
Core24: 24.14        Core25: 94.34        
Core26: 32.86        Core27: 100.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.32
Socket1: 96.51
DDR read Latency(ns)
Socket0: 44985.46
Socket1: 245.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.65        Core1: 103.69        
Core2: 25.67        Core3: 103.31        
Core4: 23.15        Core5: 104.92        
Core6: 20.20        Core7: 97.00        
Core8: 25.05        Core9: 45.33        
Core10: 21.63        Core11: 95.87        
Core12: 22.38        Core13: 89.45        
Core14: 26.21        Core15: 90.30        
Core16: 9.97        Core17: 101.08        
Core18: 19.73        Core19: 104.93        
Core20: 21.63        Core21: 96.08        
Core22: 21.60        Core23: 96.17        
Core24: 22.32        Core25: 91.28        
Core26: 30.77        Core27: 98.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.30
Socket1: 97.17
DDR read Latency(ns)
Socket0: 44213.21
Socket1: 244.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.52        Core1: 102.57        
Core2: 22.97        Core3: 100.32        
Core4: 23.90        Core5: 103.05        
Core6: 24.17        Core7: 92.60        
Core8: 21.29        Core9: 46.74        
Core10: 25.74        Core11: 99.38        
Core12: 31.12        Core13: 90.74        
Core14: 24.31        Core15: 93.14        
Core16: 20.34        Core17: 96.33        
Core18: 27.81        Core19: 112.66        
Core20: 9.83        Core21: 95.30        
Core22: 23.91        Core23: 82.42        
Core24: 22.85        Core25: 90.08        
Core26: 21.75        Core27: 84.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.08
Socket1: 93.97
DDR read Latency(ns)
Socket0: 44422.73
Socket1: 244.98
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.37        Core1: 102.85        
Core2: 27.16        Core3: 103.94        
Core4: 22.20        Core5: 105.49        
Core6: 9.80        Core7: 99.63        
Core8: 23.08        Core9: 50.38        
Core10: 20.89        Core11: 101.30        
Core12: 20.42        Core13: 85.96        
Core14: 23.12        Core15: 99.26        
Core16: 25.54        Core17: 104.07        
Core18: 23.94        Core19: 104.26        
Core20: 29.40        Core21: 81.41        
Core22: 23.53        Core23: 104.92        
Core24: 23.84        Core25: 81.02        
Core26: 24.23        Core27: 108.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.02
Socket1: 96.73
DDR read Latency(ns)
Socket0: 41380.40
Socket1: 245.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.51        Core1: 103.99        
Core2: 29.22        Core3: 105.86        
Core4: 29.82        Core5: 103.37        
Core6: 31.79        Core7: 98.73        
Core8: 31.40        Core9: 49.99        
Core10: 28.08        Core11: 99.87        
Core12: 28.41        Core13: 93.60        
Core14: 25.29        Core15: 95.90        
Core16: 24.15        Core17: 102.68        
Core18: 23.86        Core19: 104.28        
Core20: 22.51        Core21: 88.48        
Core22: 26.15        Core23: 108.20        
Core24: 29.13        Core25: 83.91        
Core26: 27.57        Core27: 107.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.21
Socket1: 98.48
DDR read Latency(ns)
Socket0: 48762.43
Socket1: 245.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.73        Core1: 103.69        
Core2: 9.94        Core3: 102.68        
Core4: 19.11        Core5: 98.76        
Core6: 20.79        Core7: 93.00        
Core8: 21.03        Core9: 46.25        
Core10: 27.19        Core11: 95.09        
Core12: 21.49        Core13: 87.31        
Core14: 19.72        Core15: 92.91        
Core16: 20.19        Core17: 97.67        
Core18: 29.86        Core19: 98.08        
Core20: 20.26        Core21: 82.60        
Core22: 20.51        Core23: 105.62        
Core24: 26.09        Core25: 99.30        
Core26: 24.94        Core27: 93.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.17
Socket1: 94.82
DDR read Latency(ns)
Socket0: 41941.91
Socket1: 245.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.18        Core1: 101.79        
Core2: 19.55        Core3: 104.09        
Core4: 20.73        Core5: 96.69        
Core6: 22.17        Core7: 87.66        
Core8: 31.77        Core9: 46.92        
Core10: 21.86        Core11: 97.01        
Core12: 21.46        Core13: 90.02        
Core14: 28.50        Core15: 85.00        
Core16: 20.37        Core17: 96.02        
Core18: 21.98        Core19: 102.15        
Core20: 23.55        Core21: 84.99        
Core22: 10.55        Core23: 104.28        
Core24: 18.70        Core25: 95.30        
Core26: 23.29        Core27: 75.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.42
Socket1: 91.79
DDR read Latency(ns)
Socket0: 42029.47
Socket1: 245.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.76        Core1: 103.60        
Core2: 20.39        Core3: 105.91        
Core4: 25.25        Core5: 101.03        
Core6: 19.43        Core7: 95.59        
Core8: 20.59        Core9: 51.70        
Core10: 21.91        Core11: 100.48        
Core12: 22.92        Core13: 90.22        
Core14: 26.72        Core15: 95.20        
Core16: 23.31        Core17: 99.30        
Core18: 20.98        Core19: 100.10        
Core20: 21.54        Core21: 87.78        
Core22: 10.02        Core23: 93.55        
Core24: 20.81        Core25: 94.17        
Core26: 21.49        Core27: 84.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.39
Socket1: 95.29
DDR read Latency(ns)
Socket0: 42388.60
Socket1: 244.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.96        Core1: 105.89        
Core2: 21.19        Core3: 104.86        
Core4: 25.55        Core5: 99.50        
Core6: 22.27        Core7: 100.69        
Core8: 29.45        Core9: 48.50        
Core10: 23.92        Core11: 96.62        
Core12: 25.97        Core13: 88.15        
Core14: 18.34        Core15: 84.46        
Core16: 22.79        Core17: 100.06        
Core18: 28.17        Core19: 100.40        
Core20: 22.13        Core21: 86.20        
Core22: 25.65        Core23: 96.74        
Core24: 22.98        Core25: 94.86        
Core26: 10.32        Core27: 105.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.75
Socket1: 95.90
DDR read Latency(ns)
Socket0: 43587.13
Socket1: 244.57
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.28        Core1: 87.82        
Core2: 21.57        Core3: 96.24        
Core4: 21.20        Core5: 95.18        
Core6: 23.73        Core7: 100.25        
Core8: 18.97        Core9: 47.09        
Core10: 22.73        Core11: 104.96        
Core12: 21.09        Core13: 74.03        
Core14: 23.55        Core15: 95.16        
Core16: 9.61        Core17: 77.68        
Core18: 22.04        Core19: 103.28        
Core20: 21.06        Core21: 91.92        
Core22: 19.75        Core23: 71.50        
Core24: 18.19        Core25: 87.30        
Core26: 24.16        Core27: 87.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.95
Socket1: 88.10
DDR read Latency(ns)
Socket0: 41625.08
Socket1: 244.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.42        Core1: 90.87        
Core2: 21.44        Core3: 100.72        
Core4: 21.81        Core5: 90.89        
Core6: 21.47        Core7: 100.83        
Core8: 22.60        Core9: 42.57        
Core10: 23.55        Core11: 79.80        
Core12: 22.33        Core13: 80.16        
Core14: 25.30        Core15: 99.64        
Core16: 25.70        Core17: 71.92        
Core18: 20.10        Core19: 104.94        
Core20: 10.31        Core21: 106.48        
Core22: 21.17        Core23: 87.09        
Core24: 20.55        Core25: 84.60        
Core26: 22.37        Core27: 95.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.61
Socket1: 89.46
DDR read Latency(ns)
Socket0: 40669.61
Socket1: 245.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.47        Core1: 90.65        
Core2: 37.58        Core3: 97.36        
Core4: 36.07        Core5: 94.17        
Core6: 32.92        Core7: 91.88        
Core8: 31.33        Core9: 42.79        
Core10: 26.50        Core11: 75.49        
Core12: 22.10        Core13: 62.74        
Core14: 20.64        Core15: 85.53        
Core16: 25.79        Core17: 67.01        
Core18: 33.26        Core19: 92.40        
Core20: 25.85        Core21: 102.15        
Core22: 25.87        Core23: 97.29        
Core24: 23.09        Core25: 88.39        
Core26: 23.16        Core27: 83.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.25
Socket1: 83.89
DDR read Latency(ns)
Socket0: 41031.91
Socket1: 244.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.17        Core1: 92.17        
Core2: 32.54        Core3: 106.27        
Core4: 19.24        Core5: 92.47        
Core6: 27.95        Core7: 100.93        
Core8: 27.99        Core9: 44.62        
Core10: 21.84        Core11: 85.70        
Core12: 21.59        Core13: 74.46        
Core14: 9.68        Core15: 88.81        
Core16: 21.54        Core17: 89.48        
Core18: 26.47        Core19: 97.99        
Core20: 20.42        Core21: 105.98        
Core22: 18.90        Core23: 105.27        
Core24: 22.46        Core25: 86.75        
Core26: 23.14        Core27: 88.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.00
Socket1: 90.86
DDR read Latency(ns)
Socket0: 46136.94
Socket1: 245.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.72        Core1: 89.45        
Core2: 32.00        Core3: 102.46        
Core4: 21.60        Core5: 97.30        
Core6: 23.59        Core7: 104.71        
Core8: 24.63        Core9: 45.76        
Core10: 24.37        Core11: 94.81        
Core12: 23.20        Core13: 69.46        
Core14: 29.48        Core15: 95.34        
Core16: 19.15        Core17: 75.22        
Core18: 19.57        Core19: 97.98        
Core20: 19.55        Core21: 105.12        
Core22: 9.48        Core23: 102.94        
Core24: 20.10        Core25: 85.55        
Core26: 23.59        Core27: 85.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.08
Socket1: 90.45
DDR read Latency(ns)
Socket0: 43082.63
Socket1: 245.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.63        Core1: 89.39        
Core2: 23.97        Core3: 101.91        
Core4: 27.10        Core5: 94.64        
Core6: 24.28        Core7: 99.63        
Core8: 24.88        Core9: 45.83        
Core10: 25.33        Core11: 88.84        
Core12: 22.69        Core13: 73.89        
Core14: 27.23        Core15: 91.73        
Core16: 23.31        Core17: 74.52        
Core18: 27.07        Core19: 95.77        
Core20: 25.71        Core21: 103.40        
Core22: 9.62        Core23: 105.55        
Core24: 22.03        Core25: 85.35        
Core26: 22.03        Core27: 87.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.17
Socket1: 89.24
DDR read Latency(ns)
Socket0: 41931.41
Socket1: 244.66
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.55        Core1: 98.30        
Core2: 10.71        Core3: 97.45        
Core4: 20.55        Core5: 97.96        
Core6: 23.21        Core7: 90.71        
Core8: 22.48        Core9: 51.06        
Core10: 22.63        Core11: 101.98        
Core12: 18.89        Core13: 90.34        
Core14: 29.58        Core15: 100.04        
Core16: 30.97        Core17: 89.16        
Core18: 34.44        Core19: 93.18        
Core20: 19.27        Core21: 88.82        
Core22: 23.75        Core23: 89.66        
Core24: 24.70        Core25: 92.29        
Core26: 24.26        Core27: 95.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 93.47
DDR read Latency(ns)
Socket0: 37188.80
Socket1: 243.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.16        Core1: 103.92        
Core2: 20.29        Core3: 94.44        
Core4: 19.99        Core5: 94.52        
Core6: 23.39        Core7: 96.37        
Core8: 10.29        Core9: 46.60        
Core10: 20.90        Core11: 104.14        
Core12: 20.88        Core13: 85.48        
Core14: 20.81        Core15: 95.96        
Core16: 22.26        Core17: 84.72        
Core18: 26.52        Core19: 89.59        
Core20: 21.75        Core21: 100.02        
Core22: 20.05        Core23: 89.78        
Core24: 27.56        Core25: 82.03        
Core26: 26.85        Core27: 96.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.52
Socket1: 91.90
DDR read Latency(ns)
Socket0: 37857.33
Socket1: 245.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.61        Core1: 100.22        
Core2: 21.93        Core3: 96.94        
Core4: 19.52        Core5: 98.18        
Core6: 9.89        Core7: 103.75        
Core8: 21.27        Core9: 45.00        
Core10: 21.11        Core11: 92.85        
Core12: 22.36        Core13: 78.03        
Core14: 21.97        Core15: 97.56        
Core16: 29.57        Core17: 76.64        
Core18: 31.66        Core19: 84.24        
Core20: 22.27        Core21: 87.38        
Core22: 23.51        Core23: 90.26        
Core24: 22.26        Core25: 97.57        
Core26: 29.23        Core27: 107.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.86
Socket1: 91.44
DDR read Latency(ns)
Socket0: 34387.19
Socket1: 244.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.92        Core1: 97.01        
Core2: 22.46        Core3: 99.23        
Core4: 23.14        Core5: 96.21        
Core6: 17.45        Core7: 100.86        
Core8: 32.09        Core9: 47.73        
Core10: 30.50        Core11: 80.89        
Core12: 31.14        Core13: 68.62        
Core14: 39.08        Core15: 92.94        
Core16: 30.59        Core17: 67.20        
Core18: 39.08        Core19: 79.71        
Core20: 29.08        Core21: 96.93        
Core22: 29.66        Core23: 92.40        
Core24: 20.50        Core25: 92.28        
Core26: 26.49        Core27: 107.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.49
Socket1: 87.37
DDR read Latency(ns)
Socket0: 43564.89
Socket1: 244.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.65        Core1: 95.94        
Core2: 32.13        Core3: 102.54        
Core4: 34.27        Core5: 94.00        
Core6: 31.21        Core7: 94.47        
Core8: 19.91        Core9: 47.73        
Core10: 21.84        Core11: 103.35        
Core12: 28.02        Core13: 74.74        
Core14: 22.72        Core15: 88.42        
Core16: 19.77        Core17: 73.54        
Core18: 26.93        Core19: 97.29        
Core20: 25.37        Core21: 94.20        
Core22: 10.02        Core23: 86.39        
Core24: 28.35        Core25: 92.70        
Core26: 19.78        Core27: 97.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.70
Socket1: 90.63
DDR read Latency(ns)
Socket0: 41796.11
Socket1: 244.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.27        Core1: 104.29        
Core2: 23.94        Core3: 102.25        
Core4: 22.83        Core5: 96.73        
Core6: 23.19        Core7: 95.92        
Core8: 19.10        Core9: 44.52        
Core10: 23.46        Core11: 99.14        
Core12: 26.58        Core13: 76.75        
Core14: 23.04        Core15: 92.74        
Core16: 24.91        Core17: 77.27        
Core18: 25.78        Core19: 80.52        
Core20: 24.66        Core21: 100.24        
Core22: 20.71        Core23: 93.89        
Core24: 21.90        Core25: 89.20        
Core26: 10.45        Core27: 100.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.53
Socket1: 91.22
DDR read Latency(ns)
Socket0: 37572.60
Socket1: 245.12
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.15        Core1: 102.61        
Core2: 32.21        Core3: 104.88        
Core4: 19.67        Core5: 98.16        
Core6: 21.25        Core7: 105.89        
Core8: 10.37        Core9: 46.25        
Core10: 25.33        Core11: 105.76        
Core12: 23.64        Core13: 67.03        
Core14: 23.92        Core15: 113.48        
Core16: 29.49        Core17: 70.57        
Core18: 22.89        Core19: 110.03        
Core20: 27.05        Core21: 88.61        
Core22: 29.36        Core23: 101.22        
Core24: 23.09        Core25: 102.45        
Core26: 28.29        Core27: 104.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.65
Socket1: 95.37
DDR read Latency(ns)
Socket0: 40128.72
Socket1: 242.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.92        Core1: 100.06        
Core2: 24.94        Core3: 102.82        
Core4: 22.29        Core5: 98.61        
Core6: 19.85        Core7: 97.80        
Core8: 23.32        Core9: 46.40        
Core10: 20.55        Core11: 96.62        
Core12: 22.35        Core13: 71.79        
Core14: 10.15        Core15: 106.93        
Core16: 20.64        Core17: 76.57        
Core18: 21.35        Core19: 97.82        
Core20: 22.01        Core21: 91.53        
Core22: 23.46        Core23: 99.58        
Core24: 33.96        Core25: 94.58        
Core26: 23.50        Core27: 93.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.52
Socket1: 92.56
DDR read Latency(ns)
Socket0: 37364.94
Socket1: 245.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.21        Core1: 102.56        
Core2: 20.36        Core3: 100.33        
Core4: 23.54        Core5: 97.41        
Core6: 22.77        Core7: 90.93        
Core8: 26.78        Core9: 41.28        
Core10: 20.81        Core11: 97.26        
Core12: 21.98        Core13: 76.97        
Core14: 25.33        Core15: 107.48        
Core16: 21.68        Core17: 83.99        
Core18: 10.26        Core19: 101.57        
Core20: 17.69        Core21: 97.13        
Core22: 22.24        Core23: 100.29        
Core24: 19.68        Core25: 92.06        
Core26: 23.94        Core27: 92.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.36
Socket1: 93.19
DDR read Latency(ns)
Socket0: 34155.80
Socket1: 245.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.16        Core1: 101.86        
Core2: 22.88        Core3: 103.92        
Core4: 29.14        Core5: 95.92        
Core6: 20.98        Core7: 100.93        
Core8: 25.55        Core9: 44.98        
Core10: 21.31        Core11: 102.05        
Core12: 20.94        Core13: 73.97        
Core14: 22.72        Core15: 113.60        
Core16: 24.23        Core17: 83.30        
Core18: 10.21        Core19: 99.38        
Core20: 21.40        Core21: 98.42        
Core22: 22.07        Core23: 106.01        
Core24: 20.29        Core25: 96.65        
Core26: 20.24        Core27: 98.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.34
Socket1: 95.86
DDR read Latency(ns)
Socket0: 37402.02
Socket1: 245.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.12        Core1: 101.41        
Core2: 23.91        Core3: 110.32        
Core4: 30.21        Core5: 99.41        
Core6: 22.00        Core7: 107.11        
Core8: 28.60        Core9: 46.75        
Core10: 28.89        Core11: 95.81        
Core12: 28.75        Core13: 98.48        
Core14: 23.16        Core15: 105.37        
Core16: 29.39        Core17: 98.01        
Core18: 29.15        Core19: 101.32        
Core20: 27.27        Core21: 93.47        
Core22: 32.98        Core23: 98.62        
Core24: 31.05        Core25: 94.37        
Core26: 32.16        Core27: 105.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.23
Socket1: 99.35
DDR read Latency(ns)
Socket0: 43361.99
Socket1: 245.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.35        Core1: 101.26        
Core2: 22.29        Core3: 105.13        
Core4: 29.26        Core5: 94.37        
Core6: 22.93        Core7: 96.77        
Core8: 18.60        Core9: 47.46        
Core10: 30.54        Core11: 92.07        
Core12: 20.07        Core13: 83.13        
Core14: 29.97        Core15: 110.92        
Core16: 22.28        Core17: 101.06        
Core18: 34.45        Core19: 98.00        
Core20: 10.32        Core21: 86.26        
Core22: 22.79        Core23: 100.40        
Core24: 24.25        Core25: 98.50        
Core26: 33.50        Core27: 93.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.70
Socket1: 95.11
DDR read Latency(ns)
Socket0: 43006.37
Socket1: 245.12
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.97        Core1: 100.05        
Core2: 27.83        Core3: 99.13        
Core4: 21.67        Core5: 99.69        
Core6: 28.49        Core7: 76.41        
Core8: 27.29        Core9: 52.92        
Core10: 27.53        Core11: 81.83        
Core12: 29.04        Core13: 93.83        
Core14: 29.28        Core15: 87.58        
Core16: 31.77        Core17: 66.98        
Core18: 31.24        Core19: 96.07        
Core20: 29.84        Core21: 95.42        
Core22: 30.40        Core23: 94.98        
Core24: 29.58        Core25: 99.59        
Core26: 29.30        Core27: 101.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.51
Socket1: 90.06
DDR read Latency(ns)
Socket0: 53037.21
Socket1: 243.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.20        Core1: 106.83        
Core2: 24.57        Core3: 96.85        
Core4: 28.48        Core5: 100.29        
Core6: 21.58        Core7: 82.50        
Core8: 22.12        Core9: 43.04        
Core10: 25.62        Core11: 87.94        
Core12: 22.89        Core13: 65.97        
Core14: 23.24        Core15: 86.43        
Core16: 26.50        Core17: 68.76        
Core18: 10.13        Core19: 99.66        
Core20: 21.08        Core21: 92.36        
Core22: 23.93        Core23: 89.75        
Core24: 19.82        Core25: 97.83        
Core26: 21.42        Core27: 103.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.21
Socket1: 88.50
DDR read Latency(ns)
Socket0: 41676.99
Socket1: 245.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.98        Core1: 104.87        
Core2: 23.30        Core3: 96.59        
Core4: 24.37        Core5: 103.94        
Core6: 23.40        Core7: 89.82        
Core8: 21.88        Core9: 44.84        
Core10: 19.96        Core11: 92.43        
Core12: 20.94        Core13: 84.19        
Core14: 26.07        Core15: 83.75        
Core16: 22.45        Core17: 88.28        
Core18: 19.42        Core19: 96.32        
Core20: 24.92        Core21: 87.80        
Core22: 9.67        Core23: 87.41        
Core24: 20.44        Core25: 92.99        
Core26: 20.77        Core27: 103.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.49
Socket1: 92.53
DDR read Latency(ns)
Socket0: 37902.22
Socket1: 245.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.57        Core1: 101.11        
Core2: 20.88        Core3: 98.28        
Core4: 20.26        Core5: 101.14        
Core6: 19.77        Core7: 87.85        
Core8: 27.89        Core9: 49.38        
Core10: 20.19        Core11: 93.40        
Core12: 34.35        Core13: 89.96        
Core14: 22.48        Core15: 91.48        
Core16: 23.55        Core17: 78.44        
Core18: 22.50        Core19: 89.89        
Core20: 22.11        Core21: 85.23        
Core22: 19.13        Core23: 100.21        
Core24: 22.80        Core25: 99.39        
Core26: 9.74        Core27: 104.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 93.01
DDR read Latency(ns)
Socket0: 41400.32
Socket1: 245.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.78        Core1: 97.98        
Core2: 23.46        Core3: 99.38        
Core4: 21.80        Core5: 99.15        
Core6: 19.86        Core7: 81.11        
Core8: 21.98        Core9: 46.64        
Core10: 21.03        Core11: 88.79        
Core12: 22.32        Core13: 98.28        
Core14: 30.50        Core15: 85.83        
Core16: 19.09        Core17: 65.27        
Core18: 23.61        Core19: 91.77        
Core20: 22.49        Core21: 98.97        
Core22: 30.60        Core23: 98.38        
Core24: 21.28        Core25: 100.83        
Core26: 9.39        Core27: 96.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.92
Socket1: 90.87
DDR read Latency(ns)
Socket0: 40292.51
Socket1: 245.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.03        Core1: 102.11        
Core2: 31.87        Core3: 100.81        
Core4: 35.82        Core5: 102.69        
Core6: 24.05        Core7: 97.32        
Core8: 23.39        Core9: 50.73        
Core10: 31.74        Core11: 96.71        
Core12: 31.83        Core13: 89.25        
Core14: 21.00        Core15: 96.14        
Core16: 28.56        Core17: 74.85        
Core18: 36.22        Core19: 99.23        
Core20: 36.12        Core21: 90.67        
Core22: 35.34        Core23: 94.40        
Core24: 25.95        Core25: 103.85        
Core26: 32.72        Core27: 111.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.27
Socket1: 95.71
DDR read Latency(ns)
Socket0: 49058.88
Socket1: 245.03
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 93.64        
Core2: 24.95        Core3: 99.68        
Core4: 36.75        Core5: 95.86        
Core6: 20.45        Core7: 77.94        
Core8: 22.79        Core9: 52.46        
Core10: 29.09        Core11: 81.25        
Core12: 19.67        Core13: 83.28        
Core14: 26.61        Core15: 99.58        
Core16: 20.76        Core17: 82.99        
Core18: 24.52        Core19: 79.14        
Core20: 22.01        Core21: 83.34        
Core22: 10.49        Core23: 78.17        
Core24: 20.47        Core25: 106.60        
Core26: 21.02        Core27: 87.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.52
Socket1: 86.30
DDR read Latency(ns)
Socket0: 40721.13
Socket1: 243.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.25        Core1: 97.16        
Core2: 29.04        Core3: 99.89        
Core4: 28.10        Core5: 93.38        
Core6: 33.07        Core7: 66.59        
Core8: 21.66        Core9: 49.77        
Core10: 23.79        Core11: 85.47        
Core12: 20.98        Core13: 82.86        
Core14: 26.64        Core15: 101.85        
Core16: 29.90        Core17: 82.19        
Core18: 31.27        Core19: 81.72        
Core20: 23.32        Core21: 100.58        
Core22: 28.72        Core23: 87.89        
Core24: 29.24        Core25: 81.92        
Core26: 29.82        Core27: 73.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.96
Socket1: 84.12
DDR read Latency(ns)
Socket0: 48057.69
Socket1: 246.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.45        Core1: 94.52        
Core2: 23.12        Core3: 97.83        
Core4: 20.02        Core5: 94.54        
Core6: 23.99        Core7: 68.30        
Core8: 10.03        Core9: 48.44        
Core10: 17.76        Core11: 92.02        
Core12: 25.98        Core13: 75.81        
Core14: 32.87        Core15: 96.40        
Core16: 27.67        Core17: 75.05        
Core18: 21.10        Core19: 83.43        
Core20: 28.92        Core21: 90.12        
Core22: 18.60        Core23: 85.67        
Core24: 20.94        Core25: 90.04        
Core26: 23.27        Core27: 74.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.22
Socket1: 83.79
DDR read Latency(ns)
Socket0: 40450.66
Socket1: 245.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.89        Core1: 96.94        
Core2: 22.93        Core3: 99.44        
Core4: 20.72        Core5: 94.66        
Core6: 22.51        Core7: 75.26        
Core8: 20.81        Core9: 49.02        
Core10: 22.10        Core11: 103.06        
Core12: 20.54        Core13: 76.29        
Core14: 30.80        Core15: 100.92        
Core16: 24.00        Core17: 77.53        
Core18: 22.27        Core19: 96.79        
Core20: 27.11        Core21: 98.31        
Core22: 20.65        Core23: 76.03        
Core24: 21.09        Core25: 90.23        
Core26: 9.79        Core27: 83.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.54
Socket1: 86.87
DDR read Latency(ns)
Socket0: 40055.13
Socket1: 246.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.42        Core1: 93.69        
Core2: 9.67        Core3: 103.44        
Core4: 21.07        Core5: 96.54        
Core6: 17.64        Core7: 79.12        
Core8: 18.99        Core9: 54.78        
Core10: 20.16        Core11: 99.50        
Core12: 19.92        Core13: 84.22        
Core14: 20.92        Core15: 104.23        
Core16: 28.72        Core17: 86.06        
Core18: 22.05        Core19: 95.11        
Core20: 23.43        Core21: 86.73        
Core22: 28.93        Core23: 80.09        
Core24: 19.35        Core25: 103.60        
Core26: 18.92        Core27: 86.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.57
Socket1: 89.82
DDR read Latency(ns)
Socket0: 41567.79
Socket1: 245.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.30        Core1: 97.64        
Core2: 24.39        Core3: 100.48        
Core4: 22.10        Core5: 98.59        
Core6: 22.51        Core7: 83.80        
Core8: 10.04        Core9: 52.70        
Core10: 19.46        Core11: 90.63        
Core12: 21.09        Core13: 101.98        
Core14: 23.36        Core15: 101.47        
Core16: 25.90        Core17: 99.58        
Core18: 34.64        Core19: 96.12        
Core20: 33.02        Core21: 98.35        
Core22: 28.94        Core23: 80.11        
Core24: 23.28        Core25: 99.08        
Core26: 28.23        Core27: 87.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.49
Socket1: 93.79
DDR read Latency(ns)
Socket0: 41041.13
Socket1: 246.47
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.13        Core1: 98.16        
Core2: 25.54        Core3: 100.51        
Core4: 28.30        Core5: 99.33        
Core6: 32.54        Core7: 101.38        
Core8: 25.09        Core9: 46.44        
Core10: 24.91        Core11: 86.90        
Core12: 22.28        Core13: 87.24        
Core14: 23.36        Core15: 82.03        
Core16: 21.62        Core17: 78.30        
Core18: 22.14        Core19: 86.98        
Core20: 9.87        Core21: 82.77        
Core22: 19.10        Core23: 97.98        
Core24: 23.29        Core25: 106.92        
Core26: 24.18        Core27: 87.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.01
Socket1: 89.15
DDR read Latency(ns)
Socket0: 42935.11
Socket1: 244.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 105.48        
Core2: 21.58        Core3: 100.11        
Core4: 20.62        Core5: 100.71        
Core6: 23.49        Core7: 115.34        
Core8: 26.83        Core9: 47.09        
Core10: 20.74        Core11: 110.15        
Core12: 23.58        Core13: 105.79        
Core14: 27.56        Core15: 101.69        
Core16: 23.34        Core17: 95.53        
Core18: 20.35        Core19: 104.13        
Core20: 23.24        Core21: 102.92        
Core22: 9.98        Core23: 97.77        
Core24: 20.88        Core25: 97.06        
Core26: 23.37        Core27: 98.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 100.93
DDR read Latency(ns)
Socket0: 42814.40
Socket1: 245.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.18        Core1: 103.82        
Core2: 30.12        Core3: 95.59        
Core4: 30.50        Core5: 99.04        
Core6: 30.23        Core7: 104.68        
Core8: 24.42        Core9: 48.20        
Core10: 27.13        Core11: 84.76        
Core12: 24.28        Core13: 99.90        
Core14: 25.82        Core15: 98.19        
Core16: 26.26        Core17: 89.28        
Core18: 24.00        Core19: 101.91        
Core20: 27.69        Core21: 92.59        
Core22: 28.30        Core23: 85.55        
Core24: 23.72        Core25: 99.32        
Core26: 22.92        Core27: 96.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.32
Socket1: 94.38
DDR read Latency(ns)
Socket0: 44238.55
Socket1: 245.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.71        Core1: 105.83        
Core2: 20.44        Core3: 98.82        
Core4: 18.59        Core5: 100.29        
Core6: 24.16        Core7: 85.85        
Core8: 25.16        Core9: 45.81        
Core10: 28.40        Core11: 99.68        
Core12: 26.99        Core13: 100.10        
Core14: 28.46        Core15: 87.16        
Core16: 27.72        Core17: 88.80        
Core18: 21.74        Core19: 101.94        
Core20: 22.54        Core21: 92.77        
Core22: 24.22        Core23: 88.96        
Core24: 9.45        Core25: 97.03        
Core26: 21.94        Core27: 98.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.01
Socket1: 94.30
DDR read Latency(ns)
Socket0: 48242.14
Socket1: 245.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.06        Core1: 98.15        
Core2: 22.21        Core3: 96.72        
Core4: 20.72        Core5: 99.67        
Core6: 20.77        Core7: 71.79        
Core8: 31.89        Core9: 43.05        
Core10: 22.23        Core11: 97.92        
Core12: 21.58        Core13: 84.26        
Core14: 26.68        Core15: 65.00        
Core16: 21.49        Core17: 78.50        
Core18: 23.05        Core19: 102.76        
Core20: 22.82        Core21: 78.70        
Core22: 10.58        Core23: 88.28        
Core24: 21.58        Core25: 108.76        
Core26: 22.28        Core27: 100.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.32
Socket1: 86.07
DDR read Latency(ns)
Socket0: 43000.56
Socket1: 245.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.98        Core1: 101.32        
Core2: 26.98        Core3: 99.95        
Core4: 22.30        Core5: 101.84        
Core6: 24.78        Core7: 84.02        
Core8: 20.53        Core9: 43.99        
Core10: 22.87        Core11: 103.33        
Core12: 21.10        Core13: 82.85        
Core14: 28.20        Core15: 77.29        
Core16: 22.27        Core17: 80.88        
Core18: 25.77        Core19: 77.59        
Core20: 23.53        Core21: 77.42        
Core22: 10.35        Core23: 99.25        
Core24: 20.98        Core25: 106.26        
Core26: 25.32        Core27: 98.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.36
Socket1: 88.33
DDR read Latency(ns)
Socket0: 43108.40
Socket1: 245.78
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.27        Core1: 100.25        
Core2: 20.95        Core3: 97.01        
Core4: 28.73        Core5: 93.92        
Core6: 22.01        Core7: 82.83        
Core8: 21.62        Core9: 46.56        
Core10: 28.10        Core11: 84.75        
Core12: 23.07        Core13: 86.07        
Core14: 24.09        Core15: 80.29        
Core16: 21.43        Core17: 83.74        
Core18: 9.75        Core19: 94.83        
Core20: 22.84        Core21: 94.60        
Core22: 23.81        Core23: 96.57        
Core24: 21.54        Core25: 99.72        
Core26: 25.80        Core27: 102.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.40
Socket1: 90.23
DDR read Latency(ns)
Socket0: 37531.86
Socket1: 244.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.67        Core1: 105.57        
Core2: 19.32        Core3: 95.38        
Core4: 20.92        Core5: 80.35        
Core6: 27.71        Core7: 93.78        
Core8: 20.75        Core9: 47.38        
Core10: 24.96        Core11: 100.95        
Core12: 23.15        Core13: 75.20        
Core14: 24.11        Core15: 93.63        
Core16: 20.77        Core17: 83.34        
Core18: 10.25        Core19: 105.10        
Core20: 18.32        Core21: 93.09        
Core22: 20.35        Core23: 98.33        
Core24: 23.21        Core25: 85.61        
Core26: 20.29        Core27: 96.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.35
Socket1: 90.54
DDR read Latency(ns)
Socket0: 37897.52
Socket1: 244.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.23        Core1: 100.53        
Core2: 20.81        Core3: 94.79        
Core4: 21.31        Core5: 80.02        
Core6: 21.17        Core7: 74.78        
Core8: 28.62        Core9: 41.46        
Core10: 20.02        Core11: 85.78        
Core12: 24.07        Core13: 73.26        
Core14: 24.86        Core15: 79.88        
Core16: 21.82        Core17: 84.03        
Core18: 25.89        Core19: 106.10        
Core20: 21.48        Core21: 95.38        
Core22: 9.05        Core23: 100.12        
Core24: 20.61        Core25: 84.18        
Core26: 18.85        Core27: 97.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.14
Socket1: 85.02
DDR read Latency(ns)
Socket0: 34678.47
Socket1: 245.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.17        Core1: 98.88        
Core2: 27.70        Core3: 95.47        
Core4: 22.62        Core5: 79.08        
Core6: 24.78        Core7: 82.67        
Core8: 28.74        Core9: 44.53        
Core10: 29.10        Core11: 86.90        
Core12: 31.19        Core13: 78.62        
Core14: 25.08        Core15: 79.75        
Core16: 21.07        Core17: 81.29        
Core18: 28.91        Core19: 101.37        
Core20: 31.74        Core21: 94.50        
Core22: 32.87        Core23: 94.45        
Core24: 23.32        Core25: 84.59        
Core26: 24.05        Core27: 96.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.44
Socket1: 85.98
DDR read Latency(ns)
Socket0: 42869.55
Socket1: 245.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.30        Core1: 98.09        
Core2: 28.57        Core3: 94.33        
Core4: 20.39        Core5: 73.42        
Core6: 24.85        Core7: 80.39        
Core8: 24.41        Core9: 44.31        
Core10: 20.15        Core11: 84.42        
Core12: 9.77        Core13: 66.38        
Core14: 20.15        Core15: 81.34        
Core16: 28.19        Core17: 89.88        
Core18: 23.28        Core19: 99.39        
Core20: 20.33        Core21: 93.03        
Core22: 30.38        Core23: 95.56        
Core24: 23.80        Core25: 91.21        
Core26: 24.88        Core27: 96.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.56
Socket1: 84.50
DDR read Latency(ns)
Socket0: 40743.19
Socket1: 245.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.58        Core1: 101.14        
Core2: 22.08        Core3: 96.50        
Core4: 23.58        Core5: 82.39        
Core6: 23.06        Core7: 87.71        
Core8: 30.83        Core9: 44.67        
Core10: 23.69        Core11: 94.48        
Core12: 33.36        Core13: 82.85        
Core14: 25.63        Core15: 88.86        
Core16: 23.81        Core17: 84.59        
Core18: 28.79        Core19: 102.46        
Core20: 24.53        Core21: 100.58        
Core22: 26.60        Core23: 96.83        
Core24: 25.60        Core25: 87.29        
Core26: 23.40        Core27: 93.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.38
Socket1: 89.79
DDR read Latency(ns)
Socket0: 37025.96
Socket1: 246.13
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.14        Core1: 102.32        
Core2: 24.58        Core3: 97.81        
Core4: 23.01        Core5: 97.73        
Core6: 17.80        Core7: 102.50        
Core8: 19.84        Core9: 59.96        
Core10: 24.76        Core11: 111.11        
Core12: 24.60        Core13: 75.91        
Core14: 21.22        Core15: 105.85        
Core16: 25.65        Core17: 85.07        
Core18: 27.25        Core19: 99.79        
Core20: 20.97        Core21: 108.41        
Core22: 10.54        Core23: 111.88        
Core24: 22.36        Core25: 82.76        
Core26: 30.45        Core27: 100.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.90
Socket1: 96.72
DDR read Latency(ns)
Socket0: 37116.45
Socket1: 242.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.82        Core1: 106.45        
Core2: 24.33        Core3: 101.21        
Core4: 17.94        Core5: 101.29        
Core6: 25.52        Core7: 113.47        
Core8: 21.62        Core9: 53.98        
Core10: 24.00        Core11: 118.09        
Core12: 22.16        Core13: 90.97        
Core14: 22.64        Core15: 109.70        
Core16: 20.34        Core17: 89.62        
Core18: 10.32        Core19: 106.95        
Core20: 20.70        Core21: 111.63        
Core22: 21.69        Core23: 111.08        
Core24: 21.18        Core25: 89.98        
Core26: 22.89        Core27: 110.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.90
Socket1: 103.23
DDR read Latency(ns)
Socket0: 38024.34
Socket1: 246.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.54        Core1: 102.85        
Core2: 18.97        Core3: 96.36        
Core4: 20.27        Core5: 98.43        
Core6: 20.10        Core7: 110.73        
Core8: 20.20        Core9: 54.22        
Core10: 18.70        Core11: 107.43        
Core12: 23.68        Core13: 87.95        
Core14: 20.74        Core15: 104.18        
Core16: 20.35        Core17: 88.72        
Core18: 21.87        Core19: 104.99        
Core20: 9.72        Core21: 95.49        
Core22: 18.45        Core23: 107.55        
Core24: 23.25        Core25: 86.06        
Core26: 30.25        Core27: 103.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.84
Socket1: 98.96
DDR read Latency(ns)
Socket0: 35873.45
Socket1: 244.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.85        Core1: 101.55        
Core2: 24.55        Core3: 97.03        
Core4: 23.76        Core5: 101.71        
Core6: 26.40        Core7: 113.48        
Core8: 19.16        Core9: 56.31        
Core10: 23.23        Core11: 106.71        
Core12: 23.81        Core13: 93.53        
Core14: 21.10        Core15: 98.71        
Core16: 22.29        Core17: 97.03        
Core18: 23.66        Core19: 101.79        
Core20: 10.17        Core21: 112.45        
Core22: 21.26        Core23: 111.44        
Core24: 21.03        Core25: 93.97        
Core26: 22.10        Core27: 107.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.30
Socket1: 101.90
DDR read Latency(ns)
Socket0: 38533.59
Socket1: 244.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.08        Core1: 102.66        
Core2: 28.66        Core3: 97.43        
Core4: 28.85        Core5: 100.86        
Core6: 35.14        Core7: 101.88        
Core8: 19.56        Core9: 54.17        
Core10: 21.39        Core11: 112.48        
Core12: 23.85        Core13: 73.35        
Core14: 29.54        Core15: 97.78        
Core16: 22.21        Core17: 79.44        
Core18: 23.37        Core19: 101.47        
Core20: 25.64        Core21: 104.12        
Core22: 27.46        Core23: 106.44        
Core24: 31.22        Core25: 89.36        
Core26: 33.34        Core27: 97.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.56
Socket1: 95.52
DDR read Latency(ns)
Socket0: 41812.52
Socket1: 244.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.31        Core1: 100.67        
Core2: 21.93        Core3: 97.92        
Core4: 24.87        Core5: 98.75        
Core6: 20.12        Core7: 87.83        
Core8: 28.15        Core9: 52.68        
Core10: 29.48        Core11: 101.80        
Core12: 22.01        Core13: 83.59        
Core14: 24.66        Core15: 82.28        
Core16: 29.03        Core17: 78.93        
Core18: 29.72        Core19: 97.45        
Core20: 9.98        Core21: 90.84        
Core22: 23.09        Core23: 95.39        
Core24: 22.63        Core25: 91.24        
Core26: 24.44        Core27: 86.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.88
Socket1: 90.79
DDR read Latency(ns)
Socket0: 40967.68
Socket1: 245.87
