`timescale 1ns / 1ns
module clkDiv(Clk, ClkOut);
  input Clk;
  output reg ClkOut;
  parameter DivVal = 25000000;
  reg[24:0] DivCnt;
  reg ClkInt;

  always @(posedge Clk) begin
    if(DivCnt == DivVal ) 
      begin
        ClkOut <= ~ClkInt;
        ClkInt <= ~ClkInt;
        DivCnt <= 0;
      end
     else 
       begin
            ClkOut <= ClkInt;
            ClkInt <= ClkInt;
            DivCnt <= DivCnt + 1;
       end
  end
endmodule
