// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
// Date        : Wed Oct 13 21:50:35 2021
// Host        : dsf-VirtualBox running 64-bit Ubuntu 18.04.2 LTS
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               /home/dsf/Desktop/cod21-dsf19/thinpad_top.sim/sim_1/impl/timing/xsim/tb_time_impl.v
// Design      : thinpad_top
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tfgg676-2L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module IOBUF_UNIQ_BASE_
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD280
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD281
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD282
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD283
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD284
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD285
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD286
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD287
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD288
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD289
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD290
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD291
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD292
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD293
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD294
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD295
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD296
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD297
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD298
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD299
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD300
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD301
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD302
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD303
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD304
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD305
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD306
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD307
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD308
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD309
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD310
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module sram
   (base_ram_oe_n_OBUF,
    base_ram_we_n_OBUF,
    ext_ram_oe_n_OBUF,
    ext_ram_we_n_OBUF,
    \ext_ram_data_TRI[0] ,
    Q,
    \ext_ram_addr_reg[19]_0 ,
    \ext_ram_data_reg[31]_0 ,
    \base_ram_data_reg[31]_0 ,
    \data_out_reg[15]_0 ,
    CLK,
    reset_btn_IBUF,
    base_ram_ce_n_OBUF,
    ext_ram_data_IBUF,
    base_ram_data_IBUF,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    \FSM_sequential_state_reg[0]_2 ,
    D,
    \ext_ram_data_reg[31]_1 );
  output base_ram_oe_n_OBUF;
  output base_ram_we_n_OBUF;
  output ext_ram_oe_n_OBUF;
  output ext_ram_we_n_OBUF;
  output \ext_ram_data_TRI[0] ;
  output [19:0]Q;
  output [19:0]\ext_ram_addr_reg[19]_0 ;
  output [31:0]\ext_ram_data_reg[31]_0 ;
  output [31:0]\base_ram_data_reg[31]_0 ;
  output [15:0]\data_out_reg[15]_0 ;
  input CLK;
  input reset_btn_IBUF;
  input base_ram_ce_n_OBUF;
  input [15:0]ext_ram_data_IBUF;
  input [15:0]base_ram_data_IBUF;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \FSM_sequential_state_reg[0]_2 ;
  input [19:0]D;
  input [31:0]\ext_ram_data_reg[31]_1 ;

  wire CLK;
  wire [19:0]D;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire [19:0]Q;
  wire \base_ram_addr[19]_i_1_n_0 ;
  wire base_ram_ce_n_OBUF;
  wire base_ram_data;
  wire [15:0]base_ram_data_IBUF;
  wire [31:0]\base_ram_data_reg[31]_0 ;
  wire base_ram_oe_n_OBUF;
  wire base_ram_oe_n_i_1_n_0;
  wire base_ram_oe_n_i_2_n_0;
  wire base_ram_we_n_OBUF;
  wire base_ram_we_n_i_1_n_0;
  wire base_ram_we_n_i_2_n_0;
  wire \data_out[0]_i_1_n_0 ;
  wire \data_out[10]_i_1_n_0 ;
  wire \data_out[11]_i_1_n_0 ;
  wire \data_out[12]_i_1_n_0 ;
  wire \data_out[13]_i_1_n_0 ;
  wire \data_out[14]_i_1_n_0 ;
  wire \data_out[15]_i_1_n_0 ;
  wire \data_out[15]_i_2_n_0 ;
  wire \data_out[1]_i_1_n_0 ;
  wire \data_out[2]_i_1_n_0 ;
  wire \data_out[3]_i_1_n_0 ;
  wire \data_out[4]_i_1_n_0 ;
  wire \data_out[5]_i_1_n_0 ;
  wire \data_out[6]_i_1_n_0 ;
  wire \data_out[7]_i_1_n_0 ;
  wire \data_out[8]_i_1_n_0 ;
  wire \data_out[9]_i_1_n_0 ;
  wire [15:0]\data_out_reg[15]_0 ;
  wire data_z_i_1_n_0;
  wire \ext_ram_addr[19]_i_1_n_0 ;
  wire [19:0]\ext_ram_addr_reg[19]_0 ;
  wire ext_ram_data;
  wire [15:0]ext_ram_data_IBUF;
  wire \ext_ram_data_TRI[0] ;
  wire [31:0]\ext_ram_data_reg[31]_0 ;
  wire [31:0]\ext_ram_data_reg[31]_1 ;
  wire ext_ram_oe_n_OBUF;
  wire ext_ram_oe_n_i_1_n_0;
  wire ext_ram_oe_n_i_2_n_0;
  wire ext_ram_we_n_OBUF;
  wire ext_ram_we_n_i_1_n_0;
  wire ext_ram_we_n_i_2_n_0;
  wire reset_btn_IBUF;
  wire [2:0]state;

  LUT6 #(
    .INIT(64'hF000FF000FFE0FFE)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\FSM_sequential_state_reg[0]_2 ),
        .I5(state[0]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF00FF002)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAEEE)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\FSM_sequential_state_reg[0]_2 ),
        .I3(state[0]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "INIT:000,WRITE_WE:010,READ_OE:100,WAIT:101,READ_ADDR:011,WRITE_DATA_ADDR:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "INIT:000,WRITE_WE:010,READ_OE:100,WAIT:101,READ_ADDR:011,WRITE_DATA_ADDR:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "INIT:000,WRITE_WE:010,READ_OE:100,WAIT:101,READ_ADDR:011,WRITE_DATA_ADDR:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]));
  LUT4 #(
    .INIT(16'h0004)) 
    \base_ram_addr[19]_i_1 
       (.I0(base_ram_ce_n_OBUF),
        .I1(state[0]),
        .I2(state[2]),
        .I3(reset_btn_IBUF),
        .O(\base_ram_addr[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[0] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[10] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[11] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[12] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[13] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[14] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[15] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[16] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[17] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[18] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[19] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[1] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[2] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[3] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[4] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[5] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[6] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[7] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[8] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \base_ram_addr_reg[9] 
       (.C(CLK),
        .CE(\base_ram_addr[19]_i_1_n_0 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    \base_ram_data[31]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(base_ram_ce_n_OBUF),
        .O(base_ram_data));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[0] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [0]),
        .Q(\base_ram_data_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[10] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [10]),
        .Q(\base_ram_data_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[11] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [11]),
        .Q(\base_ram_data_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[12] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [12]),
        .Q(\base_ram_data_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[13] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [13]),
        .Q(\base_ram_data_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[14] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [14]),
        .Q(\base_ram_data_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[15] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [15]),
        .Q(\base_ram_data_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[16] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [16]),
        .Q(\base_ram_data_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[17] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [17]),
        .Q(\base_ram_data_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[18] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [18]),
        .Q(\base_ram_data_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[19] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [19]),
        .Q(\base_ram_data_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[1] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [1]),
        .Q(\base_ram_data_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[20] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [20]),
        .Q(\base_ram_data_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[21] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [21]),
        .Q(\base_ram_data_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[22] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [22]),
        .Q(\base_ram_data_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[23] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [23]),
        .Q(\base_ram_data_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[24] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [24]),
        .Q(\base_ram_data_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[25] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [25]),
        .Q(\base_ram_data_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[26] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [26]),
        .Q(\base_ram_data_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[27] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [27]),
        .Q(\base_ram_data_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[28] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [28]),
        .Q(\base_ram_data_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[29] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [29]),
        .Q(\base_ram_data_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[2] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [2]),
        .Q(\base_ram_data_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[30] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [30]),
        .Q(\base_ram_data_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[31] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [31]),
        .Q(\base_ram_data_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[3] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [3]),
        .Q(\base_ram_data_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[4] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [4]),
        .Q(\base_ram_data_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[5] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [5]),
        .Q(\base_ram_data_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[6] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [6]),
        .Q(\base_ram_data_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[7] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [7]),
        .Q(\base_ram_data_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[8] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [8]),
        .Q(\base_ram_data_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \base_ram_data_reg[9] 
       (.C(CLK),
        .CE(base_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [9]),
        .Q(\base_ram_data_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h0007)) 
    base_ram_oe_n_i_1
       (.I0(base_ram_ce_n_OBUF),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(base_ram_oe_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    base_ram_oe_n_i_2
       (.I0(base_ram_ce_n_OBUF),
        .I1(state[2]),
        .O(base_ram_oe_n_i_2_n_0));
  FDPE #(
    .INIT(1'b1)) 
    base_ram_oe_n_reg
       (.C(CLK),
        .CE(base_ram_oe_n_i_1_n_0),
        .D(base_ram_oe_n_i_2_n_0),
        .PRE(reset_btn_IBUF),
        .Q(base_ram_oe_n_OBUF));
  LUT4 #(
    .INIT(16'h0007)) 
    base_ram_we_n_i_1
       (.I0(base_ram_ce_n_OBUF),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(base_ram_we_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    base_ram_we_n_i_2
       (.I0(state[1]),
        .I1(base_ram_ce_n_OBUF),
        .O(base_ram_we_n_i_2_n_0));
  FDPE #(
    .INIT(1'b1)) 
    base_ram_we_n_reg
       (.C(CLK),
        .CE(base_ram_we_n_i_1_n_0),
        .D(base_ram_we_n_i_2_n_0),
        .PRE(reset_btn_IBUF),
        .Q(base_ram_we_n_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[0]_i_1 
       (.I0(ext_ram_data_IBUF[0]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[0]),
        .O(\data_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[10]_i_1 
       (.I0(ext_ram_data_IBUF[10]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[10]),
        .O(\data_out[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[11]_i_1 
       (.I0(ext_ram_data_IBUF[11]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[11]),
        .O(\data_out[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[12]_i_1 
       (.I0(ext_ram_data_IBUF[12]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[12]),
        .O(\data_out[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[13]_i_1 
       (.I0(ext_ram_data_IBUF[13]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[13]),
        .O(\data_out[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[14]_i_1 
       (.I0(ext_ram_data_IBUF[14]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[14]),
        .O(\data_out[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \data_out[15]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .O(\data_out[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[15]_i_2 
       (.I0(ext_ram_data_IBUF[15]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[15]),
        .O(\data_out[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[1]_i_1 
       (.I0(ext_ram_data_IBUF[1]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[1]),
        .O(\data_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[2]_i_1 
       (.I0(ext_ram_data_IBUF[2]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[2]),
        .O(\data_out[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[3]_i_1 
       (.I0(ext_ram_data_IBUF[3]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[3]),
        .O(\data_out[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[4]_i_1 
       (.I0(ext_ram_data_IBUF[4]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[4]),
        .O(\data_out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[5]_i_1 
       (.I0(ext_ram_data_IBUF[5]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[5]),
        .O(\data_out[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[6]_i_1 
       (.I0(ext_ram_data_IBUF[6]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[6]),
        .O(\data_out[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_1 
       (.I0(ext_ram_data_IBUF[7]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[7]),
        .O(\data_out[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[8]_i_1 
       (.I0(ext_ram_data_IBUF[8]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[8]),
        .O(\data_out[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[9]_i_1 
       (.I0(ext_ram_data_IBUF[9]),
        .I1(base_ram_ce_n_OBUF),
        .I2(base_ram_data_IBUF[9]),
        .O(\data_out[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[0] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[0]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[10] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[10]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[11] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[11]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[12] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[12]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[13] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[13]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[14] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[14]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[15] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[15]_i_2_n_0 ),
        .Q(\data_out_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[1] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[1]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[2] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[2]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[3] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[3]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[4] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[4]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[5] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[5]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[6] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[6]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[7] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[7]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[8] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[8]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[9] 
       (.C(CLK),
        .CE(\data_out[15]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\data_out[9]_i_1_n_0 ),
        .Q(\data_out_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    data_z_i_1
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\ext_ram_data_TRI[0] ),
        .O(data_z_i_1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    data_z_reg
       (.C(CLK),
        .CE(1'b1),
        .D(data_z_i_1_n_0),
        .PRE(reset_btn_IBUF),
        .Q(\ext_ram_data_TRI[0] ));
  LUT4 #(
    .INIT(16'h0008)) 
    \ext_ram_addr[19]_i_1 
       (.I0(base_ram_ce_n_OBUF),
        .I1(state[0]),
        .I2(state[2]),
        .I3(reset_btn_IBUF),
        .O(\ext_ram_addr[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[0] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[0]),
        .Q(\ext_ram_addr_reg[19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[10] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[10]),
        .Q(\ext_ram_addr_reg[19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[11] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[11]),
        .Q(\ext_ram_addr_reg[19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[12] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[12]),
        .Q(\ext_ram_addr_reg[19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[13] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[13]),
        .Q(\ext_ram_addr_reg[19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[14] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[14]),
        .Q(\ext_ram_addr_reg[19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[15] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[15]),
        .Q(\ext_ram_addr_reg[19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[16] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[16]),
        .Q(\ext_ram_addr_reg[19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[17] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[17]),
        .Q(\ext_ram_addr_reg[19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[18] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[18]),
        .Q(\ext_ram_addr_reg[19]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[19] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[19]),
        .Q(\ext_ram_addr_reg[19]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[1] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[1]),
        .Q(\ext_ram_addr_reg[19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[2] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[2]),
        .Q(\ext_ram_addr_reg[19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[3] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[3]),
        .Q(\ext_ram_addr_reg[19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[4] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[4]),
        .Q(\ext_ram_addr_reg[19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[5] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[5]),
        .Q(\ext_ram_addr_reg[19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[6] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[6]),
        .Q(\ext_ram_addr_reg[19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[7] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[7]),
        .Q(\ext_ram_addr_reg[19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[8] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[8]),
        .Q(\ext_ram_addr_reg[19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ext_ram_addr_reg[9] 
       (.C(CLK),
        .CE(\ext_ram_addr[19]_i_1_n_0 ),
        .D(D[9]),
        .Q(\ext_ram_addr_reg[19]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \ext_ram_data[31]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(base_ram_ce_n_OBUF),
        .O(ext_ram_data));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[0] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [0]),
        .Q(\ext_ram_data_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[10] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [10]),
        .Q(\ext_ram_data_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[11] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [11]),
        .Q(\ext_ram_data_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[12] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [12]),
        .Q(\ext_ram_data_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[13] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [13]),
        .Q(\ext_ram_data_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[14] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [14]),
        .Q(\ext_ram_data_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[15] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [15]),
        .Q(\ext_ram_data_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[16] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [16]),
        .Q(\ext_ram_data_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[17] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [17]),
        .Q(\ext_ram_data_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[18] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [18]),
        .Q(\ext_ram_data_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[19] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [19]),
        .Q(\ext_ram_data_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[1] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [1]),
        .Q(\ext_ram_data_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[20] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [20]),
        .Q(\ext_ram_data_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[21] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [21]),
        .Q(\ext_ram_data_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[22] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [22]),
        .Q(\ext_ram_data_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[23] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [23]),
        .Q(\ext_ram_data_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[24] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [24]),
        .Q(\ext_ram_data_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[25] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [25]),
        .Q(\ext_ram_data_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[26] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [26]),
        .Q(\ext_ram_data_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[27] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [27]),
        .Q(\ext_ram_data_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[28] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [28]),
        .Q(\ext_ram_data_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[29] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [29]),
        .Q(\ext_ram_data_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[2] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [2]),
        .Q(\ext_ram_data_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[30] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [30]),
        .Q(\ext_ram_data_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[31] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [31]),
        .Q(\ext_ram_data_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[3] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [3]),
        .Q(\ext_ram_data_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[4] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [4]),
        .Q(\ext_ram_data_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[5] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [5]),
        .Q(\ext_ram_data_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[6] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [6]),
        .Q(\ext_ram_data_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[7] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [7]),
        .Q(\ext_ram_data_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[8] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [8]),
        .Q(\ext_ram_data_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ext_ram_data_reg[9] 
       (.C(CLK),
        .CE(ext_ram_data),
        .CLR(reset_btn_IBUF),
        .D(\ext_ram_data_reg[31]_1 [9]),
        .Q(\ext_ram_data_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h1011)) 
    ext_ram_oe_n_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(base_ram_ce_n_OBUF),
        .I3(state[2]),
        .O(ext_ram_oe_n_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ext_ram_oe_n_i_2
       (.I0(state[2]),
        .O(ext_ram_oe_n_i_2_n_0));
  FDPE #(
    .INIT(1'b1)) 
    ext_ram_oe_n_reg
       (.C(CLK),
        .CE(ext_ram_oe_n_i_1_n_0),
        .D(ext_ram_oe_n_i_2_n_0),
        .PRE(reset_btn_IBUF),
        .Q(ext_ram_oe_n_OBUF));
  LUT4 #(
    .INIT(16'h000D)) 
    ext_ram_we_n_i_1
       (.I0(state[1]),
        .I1(base_ram_ce_n_OBUF),
        .I2(state[2]),
        .I3(state[0]),
        .O(ext_ram_we_n_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ext_ram_we_n_i_2
       (.I0(state[1]),
        .O(ext_ram_we_n_i_2_n_0));
  FDPE #(
    .INIT(1'b1)) 
    ext_ram_we_n_reg
       (.C(CLK),
        .CE(ext_ram_we_n_i_1_n_0),
        .D(ext_ram_we_n_i_2_n_0),
        .PRE(reset_btn_IBUF),
        .Q(ext_ram_we_n_OBUF));
endmodule

(* ECO_CHECKSUM = "12a12c23" *) (* GET_ADDR = "4'b0000" *) (* GET_DATA = "4'b0001" *) 
(* READ_BASE_0 = "4'b0100" *) (* READ_BASE_1 = "4'b0101" *) (* READ_EXT_0 = "4'b1000" *) 
(* READ_EXT_1 = "4'b1001" *) (* WRITE_BASE_0 = "4'b0010" *) (* WRITE_BASE_1 = "4'b0011" *) 
(* WRITE_EXT_0 = "4'b0110" *) (* WRITE_EXT_1 = "4'b0111" *) 
(* NotValidForBitStream *)
module thinpad_top
   (clk_50M,
    clk_11M0592,
    clock_btn,
    reset_btn,
    touch_btn,
    dip_sw,
    leds,
    dpy0,
    dpy1,
    uart_rdn,
    uart_wrn,
    uart_dataready,
    uart_tbre,
    uart_tsre,
    base_ram_data,
    base_ram_addr,
    base_ram_be_n,
    base_ram_ce_n,
    base_ram_oe_n,
    base_ram_we_n,
    ext_ram_data,
    ext_ram_addr,
    ext_ram_be_n,
    ext_ram_ce_n,
    ext_ram_oe_n,
    ext_ram_we_n,
    txd,
    rxd,
    flash_a,
    flash_d,
    flash_rp_n,
    flash_vpen,
    flash_ce_n,
    flash_oe_n,
    flash_we_n,
    flash_byte_n,
    sl811_a0,
    sl811_wr_n,
    sl811_rd_n,
    sl811_cs_n,
    sl811_rst_n,
    sl811_dack_n,
    sl811_intrq,
    sl811_drq_n,
    dm9k_cmd,
    dm9k_sd,
    dm9k_iow_n,
    dm9k_ior_n,
    dm9k_cs_n,
    dm9k_pwrst_n,
    dm9k_int,
    video_red,
    video_green,
    video_blue,
    video_hsync,
    video_vsync,
    video_clk,
    video_de);
  input clk_50M;
  input clk_11M0592;
  input clock_btn;
  input reset_btn;
  input [3:0]touch_btn;
  input [31:0]dip_sw;
  output [15:0]leds;
  output [7:0]dpy0;
  output [7:0]dpy1;
  output uart_rdn;
  output uart_wrn;
  input uart_dataready;
  input uart_tbre;
  input uart_tsre;
  inout [31:0]base_ram_data;
  output [19:0]base_ram_addr;
  output [3:0]base_ram_be_n;
  output base_ram_ce_n;
  output base_ram_oe_n;
  output base_ram_we_n;
  inout [31:0]ext_ram_data;
  output [19:0]ext_ram_addr;
  output [3:0]ext_ram_be_n;
  output ext_ram_ce_n;
  output ext_ram_oe_n;
  output ext_ram_we_n;
  output txd;
  input rxd;
  output [22:0]flash_a;
  inout [15:0]flash_d;
  output flash_rp_n;
  output flash_vpen;
  output flash_ce_n;
  output flash_oe_n;
  output flash_we_n;
  output flash_byte_n;
  output sl811_a0;
  output sl811_wr_n;
  output sl811_rd_n;
  output sl811_cs_n;
  output sl811_rst_n;
  output sl811_dack_n;
  input sl811_intrq;
  input sl811_drq_n;
  output dm9k_cmd;
  inout [15:0]dm9k_sd;
  output dm9k_iow_n;
  output dm9k_ior_n;
  output dm9k_cs_n;
  output dm9k_pwrst_n;
  input dm9k_int;
  output [2:0]video_red;
  output [2:0]video_green;
  output [1:0]video_blue;
  output video_hsync;
  output video_vsync;
  output video_clk;
  output video_de;

  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_1_n_0 ;
  wire \FSM_onehot_state[6]_i_1_n_0 ;
  wire \FSM_onehot_state[8]_i_1_n_0 ;
  wire \FSM_onehot_state[9]_i_1_n_0 ;
  wire \FSM_onehot_state[9]_i_3_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire \FSM_onehot_state_reg_n_0_[5] ;
  wire \FSM_onehot_state_reg_n_0_[6] ;
  wire \FSM_onehot_state_reg_n_0_[7] ;
  wire \FSM_onehot_state_reg_n_0_[8] ;
  wire \FSM_onehot_state_reg_n_0_[9] ;
  wire [19:0]base_ram_addr;
  wire [19:0]base_ram_addr_OBUF;
  wire [3:0]base_ram_be_n;
  wire base_ram_ce_n;
  wire base_ram_ce_n_OBUF;
  wire [31:0]base_ram_data;
  wire [15:0]base_ram_data_IBUF;
  wire [31:0]base_ram_data_OBUF;
  wire base_ram_oe_n;
  wire base_ram_oe_n_OBUF;
  wire base_ram_we_n;
  wire base_ram_we_n_OBUF;
  wire clk_50M;
  wire clk_50M_IBUF;
  wire clk_50M_IBUF_BUFG;
  wire clock_btn;
  wire clock_btn_IBUF;
  wire clock_btn_IBUF_BUFG;
  wire cnt;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire controler_oe_i_1_n_0;
  wire controler_oe_reg_n_0;
  wire controler_we;
  wire controler_we_i_1_n_0;
  wire controler_we_reg_n_0;
  wire [15:0]data_out;
  wire \data_to_sram[0]_i_1_n_0 ;
  wire \data_to_sram[10]_i_1_n_0 ;
  wire \data_to_sram[11]_i_1_n_0 ;
  wire \data_to_sram[12]_i_1_n_0 ;
  wire \data_to_sram[13]_i_1_n_0 ;
  wire \data_to_sram[14]_i_1_n_0 ;
  wire \data_to_sram[15]_i_1_n_0 ;
  wire \data_to_sram[16]_i_1_n_0 ;
  wire \data_to_sram[17]_i_1_n_0 ;
  wire \data_to_sram[18]_i_1_n_0 ;
  wire \data_to_sram[19]_i_1_n_0 ;
  wire \data_to_sram[1]_i_1_n_0 ;
  wire \data_to_sram[20]_i_1_n_0 ;
  wire \data_to_sram[21]_i_1_n_0 ;
  wire \data_to_sram[22]_i_1_n_0 ;
  wire \data_to_sram[23]_i_1_n_0 ;
  wire \data_to_sram[24]_i_1_n_0 ;
  wire \data_to_sram[25]_i_1_n_0 ;
  wire \data_to_sram[26]_i_1_n_0 ;
  wire \data_to_sram[27]_i_1_n_0 ;
  wire \data_to_sram[28]_i_1_n_0 ;
  wire \data_to_sram[29]_i_1_n_0 ;
  wire \data_to_sram[2]_i_1_n_0 ;
  wire \data_to_sram[30]_i_1_n_0 ;
  wire \data_to_sram[31]_i_1_n_0 ;
  wire \data_to_sram[31]_i_2_n_0 ;
  wire \data_to_sram[3]_i_1_n_0 ;
  wire \data_to_sram[3]_i_3_n_0 ;
  wire \data_to_sram[3]_i_4_n_0 ;
  wire \data_to_sram[3]_i_5_n_0 ;
  wire \data_to_sram[3]_i_6_n_0 ;
  wire \data_to_sram[4]_i_1_n_0 ;
  wire \data_to_sram[4]_i_3_n_0 ;
  wire \data_to_sram[5]_i_1_n_0 ;
  wire \data_to_sram[6]_i_1_n_0 ;
  wire \data_to_sram[7]_i_1_n_0 ;
  wire \data_to_sram[8]_i_1_n_0 ;
  wire \data_to_sram[9]_i_1_n_0 ;
  wire [31:0]data_to_sram__0;
  wire \data_to_sram_reg[11]_i_2_n_0 ;
  wire \data_to_sram_reg[12]_i_2_n_0 ;
  wire \data_to_sram_reg[12]_i_2_n_4 ;
  wire \data_to_sram_reg[12]_i_2_n_5 ;
  wire \data_to_sram_reg[12]_i_2_n_6 ;
  wire \data_to_sram_reg[12]_i_2_n_7 ;
  wire \data_to_sram_reg[15]_i_2_n_0 ;
  wire \data_to_sram_reg[16]_i_2_n_0 ;
  wire \data_to_sram_reg[16]_i_2_n_4 ;
  wire \data_to_sram_reg[16]_i_2_n_5 ;
  wire \data_to_sram_reg[16]_i_2_n_6 ;
  wire \data_to_sram_reg[16]_i_2_n_7 ;
  wire \data_to_sram_reg[19]_i_2_n_0 ;
  wire \data_to_sram_reg[20]_i_2_n_0 ;
  wire \data_to_sram_reg[20]_i_2_n_4 ;
  wire \data_to_sram_reg[20]_i_2_n_5 ;
  wire \data_to_sram_reg[20]_i_2_n_6 ;
  wire \data_to_sram_reg[20]_i_2_n_7 ;
  wire \data_to_sram_reg[23]_i_2_n_0 ;
  wire \data_to_sram_reg[24]_i_2_n_0 ;
  wire \data_to_sram_reg[24]_i_2_n_4 ;
  wire \data_to_sram_reg[24]_i_2_n_5 ;
  wire \data_to_sram_reg[24]_i_2_n_6 ;
  wire \data_to_sram_reg[24]_i_2_n_7 ;
  wire \data_to_sram_reg[27]_i_2_n_0 ;
  wire \data_to_sram_reg[28]_i_2_n_0 ;
  wire \data_to_sram_reg[28]_i_2_n_4 ;
  wire \data_to_sram_reg[28]_i_2_n_5 ;
  wire \data_to_sram_reg[28]_i_2_n_6 ;
  wire \data_to_sram_reg[28]_i_2_n_7 ;
  wire \data_to_sram_reg[31]_i_4_n_5 ;
  wire \data_to_sram_reg[31]_i_4_n_6 ;
  wire \data_to_sram_reg[31]_i_4_n_7 ;
  wire \data_to_sram_reg[3]_i_2_n_0 ;
  wire \data_to_sram_reg[4]_i_2_n_0 ;
  wire \data_to_sram_reg[4]_i_2_n_4 ;
  wire \data_to_sram_reg[4]_i_2_n_5 ;
  wire \data_to_sram_reg[4]_i_2_n_6 ;
  wire \data_to_sram_reg[4]_i_2_n_7 ;
  wire \data_to_sram_reg[7]_i_2_n_0 ;
  wire \data_to_sram_reg[8]_i_2_n_0 ;
  wire \data_to_sram_reg[8]_i_2_n_4 ;
  wire \data_to_sram_reg[8]_i_2_n_5 ;
  wire \data_to_sram_reg[8]_i_2_n_6 ;
  wire \data_to_sram_reg[8]_i_2_n_7 ;
  wire [31:0]dip_sw;
  wire [31:0]dip_sw_IBUF;
  wire dm9k_cmd;
  wire dm9k_cs_n;
  wire dm9k_ior_n;
  wire dm9k_iow_n;
  wire dm9k_pwrst_n;
  wire doing_i_1_n_0;
  wire doing_i_2_n_0;
  wire doing_reg_n_0;
  wire [7:0]dpy0;
  wire [7:1]dpy0_OBUF;
  wire [7:0]dpy1;
  wire [7:1]dpy1_OBUF;
  wire [19:0]ext_ram_addr;
  wire [19:0]ext_ram_addr_OBUF;
  wire [3:0]ext_ram_be_n;
  wire ext_ram_ce_n;
  wire ext_ram_ce_n_OBUF;
  wire [31:0]ext_ram_data;
  wire [15:0]ext_ram_data_IBUF;
  wire [31:0]ext_ram_data_OBUF;
  wire \ext_ram_data_TRI[0] ;
  wire ext_ram_oe_n;
  wire ext_ram_oe_n_OBUF;
  wire ext_ram_we_n;
  wire ext_ram_we_n_OBUF;
  wire [22:0]flash_a;
  wire flash_byte_n;
  wire flash_ce_n;
  wire flash_oe_n;
  wire flash_rp_n;
  wire flash_vpen;
  wire flash_we_n;
  wire [22:2]in3;
  wire [31:0]in5;
  wire init_addr;
  wire [21:2]init_addr__0;
  wire init_data;
  wire [31:0]init_data__0;
  wire [15:0]leds;
  wire [15:0]leds_OBUF;
  wire [19:0]p_0_in;
  wire reg_leds;
  wire reset_btn;
  wire reset_btn_IBUF;
  wire sl811_a0;
  wire sl811_cs_n;
  wire sl811_dack_n;
  wire sl811_rd_n;
  wire sl811_rst_n;
  wire sl811_wr_n;
  wire [5:2]sram_addr1;
  wire \sram_addr[22]_i_1_n_0 ;
  wire \sram_addr[22]_i_2_n_0 ;
  wire \sram_addr[4]_i_2_n_0 ;
  wire \sram_addr[4]_i_3_n_0 ;
  wire \sram_addr[4]_i_4_n_0 ;
  wire \sram_addr[8]_i_2_n_0 ;
  wire \sram_addr_reg[12]_i_1_n_0 ;
  wire \sram_addr_reg[16]_i_1_n_0 ;
  wire \sram_addr_reg[20]_i_1_n_0 ;
  wire \sram_addr_reg[22]_lopt_replica_1 ;
  wire \sram_addr_reg[4]_i_1_n_0 ;
  wire \sram_addr_reg[8]_i_1_n_0 ;
  wire [3:0]state_reg;
  wire txd;
  wire uart_rdn;
  wire uart_wrn;
  wire [1:0]video_blue;
  wire video_clk;
  wire video_de;
  wire [2:0]video_green;
  wire video_hsync;
  wire [2:0]video_red;
  wire video_vsync;
  wire [2:0]\NLW_data_to_sram_reg[11]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_to_sram_reg[12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_to_sram_reg[15]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_to_sram_reg[16]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_to_sram_reg[19]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_to_sram_reg[20]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_to_sram_reg[23]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_to_sram_reg[24]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_to_sram_reg[27]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_to_sram_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_data_to_sram_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_data_to_sram_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_data_to_sram_reg[31]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_data_to_sram_reg[3]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_to_sram_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_to_sram_reg[7]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_to_sram_reg[8]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_sram_addr_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_sram_addr_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_sram_addr_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sram_addr_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sram_addr_reg[21]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_sram_addr_reg[4]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_sram_addr_reg[4]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_sram_addr_reg[8]_i_1_CO_UNCONNECTED ;

initial begin
 $sdf_annotate("tb_time_impl.sdf",,,,"tool_control");
end
  LUT5 #(
    .INIT(32'h02000000)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[9] ),
        .I1(sram_addr1[3]),
        .I2(sram_addr1[4]),
        .I3(sram_addr1[2]),
        .I4(sram_addr1[5]),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFAAAAAAAA)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(init_data),
        .I1(sram_addr1[5]),
        .I2(sram_addr1[2]),
        .I3(sram_addr1[4]),
        .I4(sram_addr1[3]),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(sram_addr1[5]),
        .I2(sram_addr1[2]),
        .I3(sram_addr1[4]),
        .I4(sram_addr1[3]),
        .I5(\FSM_onehot_state_reg_n_0_[5] ),
        .O(\FSM_onehot_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \FSM_onehot_state[6]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[5] ),
        .I1(sram_addr1[5]),
        .I2(sram_addr1[2]),
        .I3(sram_addr1[4]),
        .I4(sram_addr1[3]),
        .I5(\FSM_onehot_state_reg_n_0_[7] ),
        .O(\FSM_onehot_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \FSM_onehot_state[8]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[7] ),
        .I1(sram_addr1[5]),
        .I2(sram_addr1[2]),
        .I3(sram_addr1[4]),
        .I4(sram_addr1[3]),
        .I5(\FSM_onehot_state_reg_n_0_[9] ),
        .O(\FSM_onehot_state[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_state[9]_i_1 
       (.I0(state_reg[3]),
        .I1(\FSM_onehot_state[9]_i_3_n_0 ),
        .I2(\FSM_onehot_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_state_reg_n_0_[7] ),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(\FSM_onehot_state_reg_n_0_[5] ),
        .O(\FSM_onehot_state[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[9]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_state_reg_n_0_[9] ),
        .O(state_reg[3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_state[9]_i_3 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(init_addr),
        .I3(init_data),
        .O(\FSM_onehot_state[9]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "READ_BASE_0:0000010000,WRITE_BASE_1:0000001000,WRITE_BASE_0:0000000100,GET_DATA:0000000010,GET_ADDR:0000000001,READ_EXT_1:1000000000,WRITE_EXT_1:0010000000,WRITE_EXT_0:0001000000,READ_EXT_0:0100000000,READ_BASE_1:0000100000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\FSM_onehot_state[9]_i_1_n_0 ),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .PRE(reset_btn_IBUF),
        .Q(init_addr));
  (* FSM_ENCODED_STATES = "READ_BASE_0:0000010000,WRITE_BASE_1:0000001000,WRITE_BASE_0:0000000100,GET_DATA:0000000010,GET_ADDR:0000000001,READ_EXT_1:1000000000,WRITE_EXT_1:0010000000,WRITE_EXT_0:0001000000,READ_EXT_0:0100000000,READ_BASE_1:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\FSM_onehot_state[9]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(init_addr),
        .Q(init_data));
  (* FSM_ENCODED_STATES = "READ_BASE_0:0000010000,WRITE_BASE_1:0000001000,WRITE_BASE_0:0000000100,GET_DATA:0000000010,GET_ADDR:0000000001,READ_EXT_1:1000000000,WRITE_EXT_1:0010000000,WRITE_EXT_0:0001000000,READ_EXT_0:0100000000,READ_BASE_1:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\FSM_onehot_state[9]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "READ_BASE_0:0000010000,WRITE_BASE_1:0000001000,WRITE_BASE_0:0000000100,GET_DATA:0000000010,GET_ADDR:0000000001,READ_EXT_1:1000000000,WRITE_EXT_1:0010000000,WRITE_EXT_0:0001000000,READ_EXT_0:0100000000,READ_BASE_1:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\FSM_onehot_state[9]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "READ_BASE_0:0000010000,WRITE_BASE_1:0000001000,WRITE_BASE_0:0000000100,GET_DATA:0000000010,GET_ADDR:0000000001,READ_EXT_1:1000000000,WRITE_EXT_1:0010000000,WRITE_EXT_0:0001000000,READ_EXT_0:0100000000,READ_BASE_1:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\FSM_onehot_state[9]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[4] ));
  (* FSM_ENCODED_STATES = "READ_BASE_0:0000010000,WRITE_BASE_1:0000001000,WRITE_BASE_0:0000000100,GET_DATA:0000000010,GET_ADDR:0000000001,READ_EXT_1:1000000000,WRITE_EXT_1:0010000000,WRITE_EXT_0:0001000000,READ_EXT_0:0100000000,READ_BASE_1:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\FSM_onehot_state[9]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_state_reg_n_0_[5] ));
  (* FSM_ENCODED_STATES = "READ_BASE_0:0000010000,WRITE_BASE_1:0000001000,WRITE_BASE_0:0000000100,GET_DATA:0000000010,GET_ADDR:0000000001,READ_EXT_1:1000000000,WRITE_EXT_1:0010000000,WRITE_EXT_0:0001000000,READ_EXT_0:0100000000,READ_BASE_1:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[6] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\FSM_onehot_state[9]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[6] ));
  (* FSM_ENCODED_STATES = "READ_BASE_0:0000010000,WRITE_BASE_1:0000001000,WRITE_BASE_0:0000000100,GET_DATA:0000000010,GET_ADDR:0000000001,READ_EXT_1:1000000000,WRITE_EXT_1:0010000000,WRITE_EXT_0:0001000000,READ_EXT_0:0100000000,READ_BASE_1:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[7] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\FSM_onehot_state[9]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_state_reg_n_0_[7] ));
  (* FSM_ENCODED_STATES = "READ_BASE_0:0000010000,WRITE_BASE_1:0000001000,WRITE_BASE_0:0000000100,GET_DATA:0000000010,GET_ADDR:0000000001,READ_EXT_1:1000000000,WRITE_EXT_1:0010000000,WRITE_EXT_0:0001000000,READ_EXT_0:0100000000,READ_BASE_1:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[8] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\FSM_onehot_state[9]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state[8]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[8] ));
  (* FSM_ENCODED_STATES = "READ_BASE_0:0000010000,WRITE_BASE_1:0000001000,WRITE_BASE_0:0000000100,GET_DATA:0000000010,GET_ADDR:0000000001,READ_EXT_1:1000000000,WRITE_EXT_1:0010000000,WRITE_EXT_0:0001000000,READ_EXT_0:0100000000,READ_BASE_1:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[9] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\FSM_onehot_state[9]_i_1_n_0 ),
        .CLR(reset_btn_IBUF),
        .D(\FSM_onehot_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_state_reg_n_0_[9] ));
  OBUF \base_ram_addr_OBUF[0]_inst 
       (.I(base_ram_addr_OBUF[0]),
        .O(base_ram_addr[0]));
  OBUF \base_ram_addr_OBUF[10]_inst 
       (.I(base_ram_addr_OBUF[10]),
        .O(base_ram_addr[10]));
  OBUF \base_ram_addr_OBUF[11]_inst 
       (.I(base_ram_addr_OBUF[11]),
        .O(base_ram_addr[11]));
  OBUF \base_ram_addr_OBUF[12]_inst 
       (.I(base_ram_addr_OBUF[12]),
        .O(base_ram_addr[12]));
  OBUF \base_ram_addr_OBUF[13]_inst 
       (.I(base_ram_addr_OBUF[13]),
        .O(base_ram_addr[13]));
  OBUF \base_ram_addr_OBUF[14]_inst 
       (.I(base_ram_addr_OBUF[14]),
        .O(base_ram_addr[14]));
  OBUF \base_ram_addr_OBUF[15]_inst 
       (.I(base_ram_addr_OBUF[15]),
        .O(base_ram_addr[15]));
  OBUF \base_ram_addr_OBUF[16]_inst 
       (.I(base_ram_addr_OBUF[16]),
        .O(base_ram_addr[16]));
  OBUF \base_ram_addr_OBUF[17]_inst 
       (.I(base_ram_addr_OBUF[17]),
        .O(base_ram_addr[17]));
  OBUF \base_ram_addr_OBUF[18]_inst 
       (.I(base_ram_addr_OBUF[18]),
        .O(base_ram_addr[18]));
  OBUF \base_ram_addr_OBUF[19]_inst 
       (.I(base_ram_addr_OBUF[19]),
        .O(base_ram_addr[19]));
  OBUF \base_ram_addr_OBUF[1]_inst 
       (.I(base_ram_addr_OBUF[1]),
        .O(base_ram_addr[1]));
  OBUF \base_ram_addr_OBUF[2]_inst 
       (.I(base_ram_addr_OBUF[2]),
        .O(base_ram_addr[2]));
  OBUF \base_ram_addr_OBUF[3]_inst 
       (.I(base_ram_addr_OBUF[3]),
        .O(base_ram_addr[3]));
  OBUF \base_ram_addr_OBUF[4]_inst 
       (.I(base_ram_addr_OBUF[4]),
        .O(base_ram_addr[4]));
  OBUF \base_ram_addr_OBUF[5]_inst 
       (.I(base_ram_addr_OBUF[5]),
        .O(base_ram_addr[5]));
  OBUF \base_ram_addr_OBUF[6]_inst 
       (.I(base_ram_addr_OBUF[6]),
        .O(base_ram_addr[6]));
  OBUF \base_ram_addr_OBUF[7]_inst 
       (.I(base_ram_addr_OBUF[7]),
        .O(base_ram_addr[7]));
  OBUF \base_ram_addr_OBUF[8]_inst 
       (.I(base_ram_addr_OBUF[8]),
        .O(base_ram_addr[8]));
  OBUF \base_ram_addr_OBUF[9]_inst 
       (.I(base_ram_addr_OBUF[9]),
        .O(base_ram_addr[9]));
  OBUF \base_ram_be_n_OBUF[0]_inst 
       (.I(1'b0),
        .O(base_ram_be_n[0]));
  OBUF \base_ram_be_n_OBUF[1]_inst 
       (.I(1'b0),
        .O(base_ram_be_n[1]));
  OBUF \base_ram_be_n_OBUF[2]_inst 
       (.I(1'b0),
        .O(base_ram_be_n[2]));
  OBUF \base_ram_be_n_OBUF[3]_inst 
       (.I(1'b0),
        .O(base_ram_be_n[3]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF base_ram_ce_n_OBUF_inst
       (.I(\sram_addr_reg[22]_lopt_replica_1 ),
        .O(base_ram_ce_n));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_UNIQ_BASE_ \base_ram_data_IOBUF[0]_inst 
       (.I(base_ram_data_OBUF[0]),
        .IO(base_ram_data[0]),
        .O(base_ram_data_IBUF[0]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD280 \base_ram_data_IOBUF[10]_inst 
       (.I(base_ram_data_OBUF[10]),
        .IO(base_ram_data[10]),
        .O(base_ram_data_IBUF[10]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD281 \base_ram_data_IOBUF[11]_inst 
       (.I(base_ram_data_OBUF[11]),
        .IO(base_ram_data[11]),
        .O(base_ram_data_IBUF[11]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD282 \base_ram_data_IOBUF[12]_inst 
       (.I(base_ram_data_OBUF[12]),
        .IO(base_ram_data[12]),
        .O(base_ram_data_IBUF[12]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD283 \base_ram_data_IOBUF[13]_inst 
       (.I(base_ram_data_OBUF[13]),
        .IO(base_ram_data[13]),
        .O(base_ram_data_IBUF[13]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD284 \base_ram_data_IOBUF[14]_inst 
       (.I(base_ram_data_OBUF[14]),
        .IO(base_ram_data[14]),
        .O(base_ram_data_IBUF[14]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD285 \base_ram_data_IOBUF[15]_inst 
       (.I(base_ram_data_OBUF[15]),
        .IO(base_ram_data[15]),
        .O(base_ram_data_IBUF[15]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD286 \base_ram_data_IOBUF[1]_inst 
       (.I(base_ram_data_OBUF[1]),
        .IO(base_ram_data[1]),
        .O(base_ram_data_IBUF[1]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD287 \base_ram_data_IOBUF[2]_inst 
       (.I(base_ram_data_OBUF[2]),
        .IO(base_ram_data[2]),
        .O(base_ram_data_IBUF[2]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD288 \base_ram_data_IOBUF[3]_inst 
       (.I(base_ram_data_OBUF[3]),
        .IO(base_ram_data[3]),
        .O(base_ram_data_IBUF[3]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD289 \base_ram_data_IOBUF[4]_inst 
       (.I(base_ram_data_OBUF[4]),
        .IO(base_ram_data[4]),
        .O(base_ram_data_IBUF[4]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD290 \base_ram_data_IOBUF[5]_inst 
       (.I(base_ram_data_OBUF[5]),
        .IO(base_ram_data[5]),
        .O(base_ram_data_IBUF[5]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD291 \base_ram_data_IOBUF[6]_inst 
       (.I(base_ram_data_OBUF[6]),
        .IO(base_ram_data[6]),
        .O(base_ram_data_IBUF[6]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD292 \base_ram_data_IOBUF[7]_inst 
       (.I(base_ram_data_OBUF[7]),
        .IO(base_ram_data[7]),
        .O(base_ram_data_IBUF[7]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD293 \base_ram_data_IOBUF[8]_inst 
       (.I(base_ram_data_OBUF[8]),
        .IO(base_ram_data[8]),
        .O(base_ram_data_IBUF[8]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD294 \base_ram_data_IOBUF[9]_inst 
       (.I(base_ram_data_OBUF[9]),
        .IO(base_ram_data[9]),
        .O(base_ram_data_IBUF[9]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[16]_inst 
       (.I(base_ram_data_OBUF[16]),
        .O(base_ram_data[16]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[17]_inst 
       (.I(base_ram_data_OBUF[17]),
        .O(base_ram_data[17]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[18]_inst 
       (.I(base_ram_data_OBUF[18]),
        .O(base_ram_data[18]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[19]_inst 
       (.I(base_ram_data_OBUF[19]),
        .O(base_ram_data[19]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[20]_inst 
       (.I(base_ram_data_OBUF[20]),
        .O(base_ram_data[20]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[21]_inst 
       (.I(base_ram_data_OBUF[21]),
        .O(base_ram_data[21]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[22]_inst 
       (.I(base_ram_data_OBUF[22]),
        .O(base_ram_data[22]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[23]_inst 
       (.I(base_ram_data_OBUF[23]),
        .O(base_ram_data[23]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[24]_inst 
       (.I(base_ram_data_OBUF[24]),
        .O(base_ram_data[24]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[25]_inst 
       (.I(base_ram_data_OBUF[25]),
        .O(base_ram_data[25]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[26]_inst 
       (.I(base_ram_data_OBUF[26]),
        .O(base_ram_data[26]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[27]_inst 
       (.I(base_ram_data_OBUF[27]),
        .O(base_ram_data[27]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[28]_inst 
       (.I(base_ram_data_OBUF[28]),
        .O(base_ram_data[28]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[29]_inst 
       (.I(base_ram_data_OBUF[29]),
        .O(base_ram_data[29]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[30]_inst 
       (.I(base_ram_data_OBUF[30]),
        .O(base_ram_data[30]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \base_ram_data_OBUFT[31]_inst 
       (.I(base_ram_data_OBUF[31]),
        .O(base_ram_data[31]),
        .T(\ext_ram_data_TRI[0] ));
  OBUF base_ram_oe_n_OBUF_inst
       (.I(base_ram_oe_n_OBUF),
        .O(base_ram_oe_n));
  OBUF base_ram_we_n_OBUF_inst
       (.I(base_ram_we_n_OBUF),
        .O(base_ram_we_n));
  BUFG clk_50M_IBUF_BUFG_inst
       (.I(clk_50M_IBUF),
        .O(clk_50M_IBUF_BUFG));
  IBUF clk_50M_IBUF_inst
       (.I(clk_50M),
        .O(clk_50M_IBUF));
  BUFG clock_btn_IBUF_BUFG_inst
       (.I(clock_btn_IBUF),
        .O(clock_btn_IBUF_BUFG));
  IBUF clock_btn_IBUF_inst
       (.I(clock_btn),
        .O(clock_btn_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_1 
       (.I0(sram_addr1[2]),
        .O(\cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h4A5A)) 
    \cnt[1]_i_1 
       (.I0(sram_addr1[3]),
        .I1(sram_addr1[4]),
        .I2(sram_addr1[2]),
        .I3(sram_addr1[5]),
        .O(\cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \cnt[2]_i_1 
       (.I0(sram_addr1[3]),
        .I1(sram_addr1[4]),
        .I2(sram_addr1[2]),
        .O(\cnt[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cnt[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .O(cnt));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h6F80)) 
    \cnt[3]_i_2 
       (.I0(sram_addr1[3]),
        .I1(sram_addr1[4]),
        .I2(sram_addr1[2]),
        .I3(sram_addr1[5]),
        .O(\cnt[3]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(cnt),
        .CLR(reset_btn_IBUF),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(sram_addr1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(cnt),
        .CLR(reset_btn_IBUF),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(sram_addr1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(cnt),
        .CLR(reset_btn_IBUF),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(sram_addr1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(cnt),
        .CLR(reset_btn_IBUF),
        .D(\cnt[3]_i_2_n_0 ),
        .Q(sram_addr1[5]));
  LUT5 #(
    .INIT(32'hFCFDFCFC)) 
    controler_oe_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_state_reg_n_0_[8] ),
        .I2(\FSM_onehot_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(controler_oe_reg_n_0),
        .O(controler_oe_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    controler_oe_reg
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(controler_oe_i_1_n_0),
        .Q(controler_oe_reg_n_0));
  LUT5 #(
    .INIT(32'hFCFDFCFC)) 
    controler_we_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(controler_we_reg_n_0),
        .O(controler_we_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    controler_we_reg
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(controler_we_i_1_n_0),
        .Q(controler_we_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_to_sram[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(in5[0]),
        .I2(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[10]_i_1 
       (.I0(in5[10]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[12]_i_2_n_6 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[11]_i_1 
       (.I0(in5[11]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[12]_i_2_n_5 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[12]_i_1 
       (.I0(in5[12]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[12]_i_2_n_4 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[13]_i_1 
       (.I0(in5[13]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[16]_i_2_n_7 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[14]_i_1 
       (.I0(in5[14]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[16]_i_2_n_6 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[15]_i_1 
       (.I0(in5[15]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[16]_i_2_n_5 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[16]_i_1 
       (.I0(in5[16]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[16]_i_2_n_4 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[17]_i_1 
       (.I0(in5[17]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[20]_i_2_n_7 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[18]_i_1 
       (.I0(in5[18]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[20]_i_2_n_6 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[19]_i_1 
       (.I0(in5[19]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[20]_i_2_n_5 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[1]_i_1 
       (.I0(in5[1]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[4]_i_2_n_7 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[20]_i_1 
       (.I0(in5[20]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[20]_i_2_n_4 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[21]_i_1 
       (.I0(in5[21]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[24]_i_2_n_7 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[22]_i_1 
       (.I0(in5[22]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[24]_i_2_n_6 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[23]_i_1 
       (.I0(in5[23]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[24]_i_2_n_5 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[24]_i_1 
       (.I0(in5[24]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[24]_i_2_n_4 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[25]_i_1 
       (.I0(in5[25]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[28]_i_2_n_7 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[26]_i_1 
       (.I0(in5[26]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[28]_i_2_n_6 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[27]_i_1 
       (.I0(in5[27]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[28]_i_2_n_5 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[28]_i_1 
       (.I0(in5[28]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[28]_i_2_n_4 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[29]_i_1 
       (.I0(in5[29]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[31]_i_4_n_7 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[2]_i_1 
       (.I0(in5[2]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[4]_i_2_n_6 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[30]_i_1 
       (.I0(in5[30]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[31]_i_4_n_6 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \data_to_sram[31]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(reset_btn_IBUF),
        .O(\data_to_sram[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[31]_i_2 
       (.I0(in5[31]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[31]_i_4_n_5 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[3]_i_1 
       (.I0(in5[3]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[4]_i_2_n_5 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_to_sram[3]_i_3 
       (.I0(init_data__0[3]),
        .I1(sram_addr1[5]),
        .O(\data_to_sram[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_to_sram[3]_i_4 
       (.I0(init_data__0[2]),
        .I1(sram_addr1[4]),
        .O(\data_to_sram[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_to_sram[3]_i_5 
       (.I0(init_data__0[1]),
        .I1(sram_addr1[3]),
        .O(\data_to_sram[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_to_sram[3]_i_6 
       (.I0(init_data__0[0]),
        .I1(sram_addr1[2]),
        .O(\data_to_sram[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[4]_i_1 
       (.I0(in5[4]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[4]_i_2_n_4 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_to_sram[4]_i_3 
       (.I0(in5[2]),
        .O(\data_to_sram[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[5]_i_1 
       (.I0(in5[5]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[8]_i_2_n_7 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[6]_i_1 
       (.I0(in5[6]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[8]_i_2_n_6 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[7]_i_1 
       (.I0(in5[7]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[8]_i_2_n_5 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[8]_i_1 
       (.I0(in5[8]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[8]_i_2_n_4 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_to_sram[9]_i_1 
       (.I0(in5[9]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\data_to_sram_reg[12]_i_2_n_7 ),
        .I3(\FSM_onehot_state_reg_n_0_[6] ),
        .O(\data_to_sram[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[0] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[0]_i_1_n_0 ),
        .Q(data_to_sram__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[10] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[10]_i_1_n_0 ),
        .Q(data_to_sram__0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[11] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[11]_i_1_n_0 ),
        .Q(data_to_sram__0[11]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[11]_i_2 
       (.CI(\data_to_sram_reg[7]_i_2_n_0 ),
        .CO({\data_to_sram_reg[11]_i_2_n_0 ,\NLW_data_to_sram_reg[11]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[11:8]),
        .S(init_data__0[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[12] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[12]_i_1_n_0 ),
        .Q(data_to_sram__0[12]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[12]_i_2 
       (.CI(\data_to_sram_reg[8]_i_2_n_0 ),
        .CO({\data_to_sram_reg[12]_i_2_n_0 ,\NLW_data_to_sram_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\data_to_sram_reg[12]_i_2_n_4 ,\data_to_sram_reg[12]_i_2_n_5 ,\data_to_sram_reg[12]_i_2_n_6 ,\data_to_sram_reg[12]_i_2_n_7 }),
        .S(in5[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[13] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[13]_i_1_n_0 ),
        .Q(data_to_sram__0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[14] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[14]_i_1_n_0 ),
        .Q(data_to_sram__0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[15] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[15]_i_1_n_0 ),
        .Q(data_to_sram__0[15]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[15]_i_2 
       (.CI(\data_to_sram_reg[11]_i_2_n_0 ),
        .CO({\data_to_sram_reg[15]_i_2_n_0 ,\NLW_data_to_sram_reg[15]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[15:12]),
        .S(init_data__0[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[16] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[16]_i_1_n_0 ),
        .Q(data_to_sram__0[16]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[16]_i_2 
       (.CI(\data_to_sram_reg[12]_i_2_n_0 ),
        .CO({\data_to_sram_reg[16]_i_2_n_0 ,\NLW_data_to_sram_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\data_to_sram_reg[16]_i_2_n_4 ,\data_to_sram_reg[16]_i_2_n_5 ,\data_to_sram_reg[16]_i_2_n_6 ,\data_to_sram_reg[16]_i_2_n_7 }),
        .S(in5[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[17] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[17]_i_1_n_0 ),
        .Q(data_to_sram__0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[18] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[18]_i_1_n_0 ),
        .Q(data_to_sram__0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[19] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[19]_i_1_n_0 ),
        .Q(data_to_sram__0[19]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[19]_i_2 
       (.CI(\data_to_sram_reg[15]_i_2_n_0 ),
        .CO({\data_to_sram_reg[19]_i_2_n_0 ,\NLW_data_to_sram_reg[19]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[19:16]),
        .S(init_data__0[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[1] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[1]_i_1_n_0 ),
        .Q(data_to_sram__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[20] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[20]_i_1_n_0 ),
        .Q(data_to_sram__0[20]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[20]_i_2 
       (.CI(\data_to_sram_reg[16]_i_2_n_0 ),
        .CO({\data_to_sram_reg[20]_i_2_n_0 ,\NLW_data_to_sram_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\data_to_sram_reg[20]_i_2_n_4 ,\data_to_sram_reg[20]_i_2_n_5 ,\data_to_sram_reg[20]_i_2_n_6 ,\data_to_sram_reg[20]_i_2_n_7 }),
        .S(in5[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[21] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[21]_i_1_n_0 ),
        .Q(data_to_sram__0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[22] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[22]_i_1_n_0 ),
        .Q(data_to_sram__0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[23] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[23]_i_1_n_0 ),
        .Q(data_to_sram__0[23]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[23]_i_2 
       (.CI(\data_to_sram_reg[19]_i_2_n_0 ),
        .CO({\data_to_sram_reg[23]_i_2_n_0 ,\NLW_data_to_sram_reg[23]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[23:20]),
        .S(init_data__0[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[24] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[24]_i_1_n_0 ),
        .Q(data_to_sram__0[24]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[24]_i_2 
       (.CI(\data_to_sram_reg[20]_i_2_n_0 ),
        .CO({\data_to_sram_reg[24]_i_2_n_0 ,\NLW_data_to_sram_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\data_to_sram_reg[24]_i_2_n_4 ,\data_to_sram_reg[24]_i_2_n_5 ,\data_to_sram_reg[24]_i_2_n_6 ,\data_to_sram_reg[24]_i_2_n_7 }),
        .S(in5[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[25] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[25]_i_1_n_0 ),
        .Q(data_to_sram__0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[26] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[26]_i_1_n_0 ),
        .Q(data_to_sram__0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[27] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[27]_i_1_n_0 ),
        .Q(data_to_sram__0[27]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[27]_i_2 
       (.CI(\data_to_sram_reg[23]_i_2_n_0 ),
        .CO({\data_to_sram_reg[27]_i_2_n_0 ,\NLW_data_to_sram_reg[27]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[27:24]),
        .S(init_data__0[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[28] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[28]_i_1_n_0 ),
        .Q(data_to_sram__0[28]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[28]_i_2 
       (.CI(\data_to_sram_reg[24]_i_2_n_0 ),
        .CO({\data_to_sram_reg[28]_i_2_n_0 ,\NLW_data_to_sram_reg[28]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\data_to_sram_reg[28]_i_2_n_4 ,\data_to_sram_reg[28]_i_2_n_5 ,\data_to_sram_reg[28]_i_2_n_6 ,\data_to_sram_reg[28]_i_2_n_7 }),
        .S(in5[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[29] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[29]_i_1_n_0 ),
        .Q(data_to_sram__0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[2] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[2]_i_1_n_0 ),
        .Q(data_to_sram__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[30] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[30]_i_1_n_0 ),
        .Q(data_to_sram__0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[31] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[31]_i_2_n_0 ),
        .Q(data_to_sram__0[31]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[31]_i_3 
       (.CI(\data_to_sram_reg[27]_i_2_n_0 ),
        .CO(\NLW_data_to_sram_reg[31]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[31:28]),
        .S(init_data__0[31:28]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[31]_i_4 
       (.CI(\data_to_sram_reg[28]_i_2_n_0 ),
        .CO(\NLW_data_to_sram_reg[31]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_data_to_sram_reg[31]_i_4_O_UNCONNECTED [3],\data_to_sram_reg[31]_i_4_n_5 ,\data_to_sram_reg[31]_i_4_n_6 ,\data_to_sram_reg[31]_i_4_n_7 }),
        .S({1'b0,in5[31:29]}));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[3] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[3]_i_1_n_0 ),
        .Q(data_to_sram__0[3]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\data_to_sram_reg[3]_i_2_n_0 ,\NLW_data_to_sram_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(init_data__0[3:0]),
        .O(in5[3:0]),
        .S({\data_to_sram[3]_i_3_n_0 ,\data_to_sram[3]_i_4_n_0 ,\data_to_sram[3]_i_5_n_0 ,\data_to_sram[3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[4] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[4]_i_1_n_0 ),
        .Q(data_to_sram__0[4]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\data_to_sram_reg[4]_i_2_n_0 ,\NLW_data_to_sram_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(in5[0]),
        .DI({1'b0,1'b0,in5[2],1'b0}),
        .O({\data_to_sram_reg[4]_i_2_n_4 ,\data_to_sram_reg[4]_i_2_n_5 ,\data_to_sram_reg[4]_i_2_n_6 ,\data_to_sram_reg[4]_i_2_n_7 }),
        .S({in5[4:3],\data_to_sram[4]_i_3_n_0 ,in5[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[5] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[5]_i_1_n_0 ),
        .Q(data_to_sram__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[6] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[6]_i_1_n_0 ),
        .Q(data_to_sram__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[7] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[7]_i_1_n_0 ),
        .Q(data_to_sram__0[7]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[7]_i_2 
       (.CI(\data_to_sram_reg[3]_i_2_n_0 ),
        .CO({\data_to_sram_reg[7]_i_2_n_0 ,\NLW_data_to_sram_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in5[7:4]),
        .S(init_data__0[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[8] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[8]_i_1_n_0 ),
        .Q(data_to_sram__0[8]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \data_to_sram_reg[8]_i_2 
       (.CI(\data_to_sram_reg[4]_i_2_n_0 ),
        .CO({\data_to_sram_reg[8]_i_2_n_0 ,\NLW_data_to_sram_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\data_to_sram_reg[8]_i_2_n_4 ,\data_to_sram_reg[8]_i_2_n_5 ,\data_to_sram_reg[8]_i_2_n_6 ,\data_to_sram_reg[8]_i_2_n_7 }),
        .S(in5[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_sram_reg[9] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\data_to_sram[31]_i_1_n_0 ),
        .D(\data_to_sram[9]_i_1_n_0 ),
        .Q(data_to_sram__0[9]),
        .R(1'b0));
  IBUF \dip_sw_IBUF[0]_inst 
       (.I(dip_sw[0]),
        .O(dip_sw_IBUF[0]));
  IBUF \dip_sw_IBUF[10]_inst 
       (.I(dip_sw[10]),
        .O(dip_sw_IBUF[10]));
  IBUF \dip_sw_IBUF[11]_inst 
       (.I(dip_sw[11]),
        .O(dip_sw_IBUF[11]));
  IBUF \dip_sw_IBUF[12]_inst 
       (.I(dip_sw[12]),
        .O(dip_sw_IBUF[12]));
  IBUF \dip_sw_IBUF[13]_inst 
       (.I(dip_sw[13]),
        .O(dip_sw_IBUF[13]));
  IBUF \dip_sw_IBUF[14]_inst 
       (.I(dip_sw[14]),
        .O(dip_sw_IBUF[14]));
  IBUF \dip_sw_IBUF[15]_inst 
       (.I(dip_sw[15]),
        .O(dip_sw_IBUF[15]));
  IBUF \dip_sw_IBUF[16]_inst 
       (.I(dip_sw[16]),
        .O(dip_sw_IBUF[16]));
  IBUF \dip_sw_IBUF[17]_inst 
       (.I(dip_sw[17]),
        .O(dip_sw_IBUF[17]));
  IBUF \dip_sw_IBUF[18]_inst 
       (.I(dip_sw[18]),
        .O(dip_sw_IBUF[18]));
  IBUF \dip_sw_IBUF[19]_inst 
       (.I(dip_sw[19]),
        .O(dip_sw_IBUF[19]));
  IBUF \dip_sw_IBUF[1]_inst 
       (.I(dip_sw[1]),
        .O(dip_sw_IBUF[1]));
  IBUF \dip_sw_IBUF[20]_inst 
       (.I(dip_sw[20]),
        .O(dip_sw_IBUF[20]));
  IBUF \dip_sw_IBUF[21]_inst 
       (.I(dip_sw[21]),
        .O(dip_sw_IBUF[21]));
  IBUF \dip_sw_IBUF[22]_inst 
       (.I(dip_sw[22]),
        .O(dip_sw_IBUF[22]));
  IBUF \dip_sw_IBUF[23]_inst 
       (.I(dip_sw[23]),
        .O(dip_sw_IBUF[23]));
  IBUF \dip_sw_IBUF[24]_inst 
       (.I(dip_sw[24]),
        .O(dip_sw_IBUF[24]));
  IBUF \dip_sw_IBUF[25]_inst 
       (.I(dip_sw[25]),
        .O(dip_sw_IBUF[25]));
  IBUF \dip_sw_IBUF[26]_inst 
       (.I(dip_sw[26]),
        .O(dip_sw_IBUF[26]));
  IBUF \dip_sw_IBUF[27]_inst 
       (.I(dip_sw[27]),
        .O(dip_sw_IBUF[27]));
  IBUF \dip_sw_IBUF[28]_inst 
       (.I(dip_sw[28]),
        .O(dip_sw_IBUF[28]));
  IBUF \dip_sw_IBUF[29]_inst 
       (.I(dip_sw[29]),
        .O(dip_sw_IBUF[29]));
  IBUF \dip_sw_IBUF[2]_inst 
       (.I(dip_sw[2]),
        .O(dip_sw_IBUF[2]));
  IBUF \dip_sw_IBUF[30]_inst 
       (.I(dip_sw[30]),
        .O(dip_sw_IBUF[30]));
  IBUF \dip_sw_IBUF[31]_inst 
       (.I(dip_sw[31]),
        .O(dip_sw_IBUF[31]));
  IBUF \dip_sw_IBUF[3]_inst 
       (.I(dip_sw[3]),
        .O(dip_sw_IBUF[3]));
  IBUF \dip_sw_IBUF[4]_inst 
       (.I(dip_sw[4]),
        .O(dip_sw_IBUF[4]));
  IBUF \dip_sw_IBUF[5]_inst 
       (.I(dip_sw[5]),
        .O(dip_sw_IBUF[5]));
  IBUF \dip_sw_IBUF[6]_inst 
       (.I(dip_sw[6]),
        .O(dip_sw_IBUF[6]));
  IBUF \dip_sw_IBUF[7]_inst 
       (.I(dip_sw[7]),
        .O(dip_sw_IBUF[7]));
  IBUF \dip_sw_IBUF[8]_inst 
       (.I(dip_sw[8]),
        .O(dip_sw_IBUF[8]));
  IBUF \dip_sw_IBUF[9]_inst 
       (.I(dip_sw[9]),
        .O(dip_sw_IBUF[9]));
  OBUFT dm9k_cmd_OBUF_inst
       (.I(1'b0),
        .O(dm9k_cmd),
        .T(1'b1));
  OBUFT dm9k_cs_n_OBUF_inst
       (.I(1'b0),
        .O(dm9k_cs_n),
        .T(1'b1));
  OBUFT dm9k_ior_n_OBUF_inst
       (.I(1'b0),
        .O(dm9k_ior_n),
        .T(1'b1));
  OBUFT dm9k_iow_n_OBUF_inst
       (.I(1'b0),
        .O(dm9k_iow_n),
        .T(1'b1));
  OBUFT dm9k_pwrst_n_OBUF_inst
       (.I(1'b0),
        .O(dm9k_pwrst_n),
        .T(1'b1));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    doing_i_1
       (.I0(cnt),
        .I1(\FSM_onehot_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_state_reg_n_0_[6] ),
        .I3(state_reg[3]),
        .I4(doing_i_2_n_0),
        .I5(doing_reg_n_0),
        .O(doing_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    doing_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(doing_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    doing_reg
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(doing_i_1_n_0),
        .Q(doing_reg_n_0));
  OBUF \dpy0_OBUF[0]_inst 
       (.I(1'b0),
        .O(dpy0[0]));
  OBUF \dpy0_OBUF[1]_inst 
       (.I(dpy0_OBUF[1]),
        .O(dpy0[1]));
  LUT5 #(
    .INIT(32'h757575FB)) 
    \dpy0_OBUF[1]_inst_i_1 
       (.I0(state_reg[2]),
        .I1(controler_we),
        .I2(state_reg[0]),
        .I3(\FSM_onehot_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_state_reg_n_0_[8] ),
        .O(dpy0_OBUF[1]));
  OBUF \dpy0_OBUF[2]_inst 
       (.I(dpy0_OBUF[2]),
        .O(dpy0[2]));
  LUT5 #(
    .INIT(32'h7979796B)) 
    \dpy0_OBUF[2]_inst_i_1 
       (.I0(controler_we),
        .I1(state_reg[0]),
        .I2(state_reg[2]),
        .I3(\FSM_onehot_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_state_reg_n_0_[8] ),
        .O(dpy0_OBUF[2]));
  OBUF \dpy0_OBUF[3]_inst 
       (.I(dpy0_OBUF[3]),
        .O(dpy0[3]));
  LUT5 #(
    .INIT(32'hFDFDFD51)) 
    \dpy0_OBUF[3]_inst_i_1 
       (.I0(state_reg[0]),
        .I1(state_reg[2]),
        .I2(controler_we),
        .I3(\FSM_onehot_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_state_reg_n_0_[8] ),
        .O(dpy0_OBUF[3]));
  OBUF \dpy0_OBUF[4]_inst 
       (.I(dpy0_OBUF[4]),
        .O(dpy0[4]));
  LUT5 #(
    .INIT(32'h4747479F)) 
    \dpy0_OBUF[4]_inst_i_1 
       (.I0(controler_we),
        .I1(state_reg[0]),
        .I2(state_reg[2]),
        .I3(\FSM_onehot_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_state_reg_n_0_[8] ),
        .O(dpy0_OBUF[4]));
  OBUF \dpy0_OBUF[5]_inst 
       (.I(dpy0_OBUF[5]),
        .O(dpy0[5]));
  LUT5 #(
    .INIT(32'hB7B7B7EB)) 
    \dpy0_OBUF[5]_inst_i_1 
       (.I0(controler_we),
        .I1(state_reg[0]),
        .I2(state_reg[2]),
        .I3(\FSM_onehot_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_state_reg_n_0_[8] ),
        .O(dpy0_OBUF[5]));
  OBUF \dpy0_OBUF[6]_inst 
       (.I(dpy0_OBUF[6]),
        .O(dpy0[6]));
  LUT5 #(
    .INIT(32'hBFBFBF71)) 
    \dpy0_OBUF[6]_inst_i_1 
       (.I0(controler_we),
        .I1(state_reg[0]),
        .I2(state_reg[2]),
        .I3(\FSM_onehot_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_state_reg_n_0_[8] ),
        .O(dpy0_OBUF[6]));
  OBUF \dpy0_OBUF[7]_inst 
       (.I(dpy0_OBUF[7]),
        .O(dpy0[7]));
  LUT5 #(
    .INIT(32'hFBFBFB6E)) 
    \dpy0_OBUF[7]_inst_i_1 
       (.I0(controler_we),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(\FSM_onehot_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_state_reg_n_0_[8] ),
        .O(dpy0_OBUF[7]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dpy0_OBUF[7]_inst_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(controler_we));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dpy0_OBUF[7]_inst_i_3 
       (.I0(\FSM_onehot_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .O(state_reg[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dpy0_OBUF[7]_inst_i_4 
       (.I0(\FSM_onehot_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(init_data),
        .I3(\FSM_onehot_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_state_reg_n_0_[5] ),
        .O(state_reg[0]));
  OBUF \dpy1_OBUF[0]_inst 
       (.I(1'b0),
        .O(dpy1[0]));
  OBUF \dpy1_OBUF[1]_inst 
       (.I(dpy1_OBUF[1]),
        .O(dpy1[1]));
  LUT4 #(
    .INIT(16'h75FB)) 
    \dpy1_OBUF[1]_inst_i_1 
       (.I0(sram_addr1[4]),
        .I1(sram_addr1[3]),
        .I2(sram_addr1[2]),
        .I3(sram_addr1[5]),
        .O(dpy1_OBUF[1]));
  OBUF \dpy1_OBUF[2]_inst 
       (.I(dpy1_OBUF[2]),
        .O(dpy1[2]));
  LUT4 #(
    .INIT(16'h796B)) 
    \dpy1_OBUF[2]_inst_i_1 
       (.I0(sram_addr1[3]),
        .I1(sram_addr1[2]),
        .I2(sram_addr1[4]),
        .I3(sram_addr1[5]),
        .O(dpy1_OBUF[2]));
  OBUF \dpy1_OBUF[3]_inst 
       (.I(dpy1_OBUF[3]),
        .O(dpy1[3]));
  LUT4 #(
    .INIT(16'hFD51)) 
    \dpy1_OBUF[3]_inst_i_1 
       (.I0(sram_addr1[2]),
        .I1(sram_addr1[4]),
        .I2(sram_addr1[3]),
        .I3(sram_addr1[5]),
        .O(dpy1_OBUF[3]));
  OBUF \dpy1_OBUF[4]_inst 
       (.I(dpy1_OBUF[4]),
        .O(dpy1[4]));
  LUT4 #(
    .INIT(16'h479F)) 
    \dpy1_OBUF[4]_inst_i_1 
       (.I0(sram_addr1[3]),
        .I1(sram_addr1[2]),
        .I2(sram_addr1[4]),
        .I3(sram_addr1[5]),
        .O(dpy1_OBUF[4]));
  OBUF \dpy1_OBUF[5]_inst 
       (.I(dpy1_OBUF[5]),
        .O(dpy1[5]));
  LUT4 #(
    .INIT(16'hB7EB)) 
    \dpy1_OBUF[5]_inst_i_1 
       (.I0(sram_addr1[3]),
        .I1(sram_addr1[2]),
        .I2(sram_addr1[4]),
        .I3(sram_addr1[5]),
        .O(dpy1_OBUF[5]));
  OBUF \dpy1_OBUF[6]_inst 
       (.I(dpy1_OBUF[6]),
        .O(dpy1[6]));
  LUT4 #(
    .INIT(16'hBF71)) 
    \dpy1_OBUF[6]_inst_i_1 
       (.I0(sram_addr1[3]),
        .I1(sram_addr1[2]),
        .I2(sram_addr1[4]),
        .I3(sram_addr1[5]),
        .O(dpy1_OBUF[6]));
  OBUF \dpy1_OBUF[7]_inst 
       (.I(dpy1_OBUF[7]),
        .O(dpy1[7]));
  LUT4 #(
    .INIT(16'hFB6E)) 
    \dpy1_OBUF[7]_inst_i_1 
       (.I0(sram_addr1[3]),
        .I1(sram_addr1[4]),
        .I2(sram_addr1[2]),
        .I3(sram_addr1[5]),
        .O(dpy1_OBUF[7]));
  OBUF \ext_ram_addr_OBUF[0]_inst 
       (.I(ext_ram_addr_OBUF[0]),
        .O(ext_ram_addr[0]));
  OBUF \ext_ram_addr_OBUF[10]_inst 
       (.I(ext_ram_addr_OBUF[10]),
        .O(ext_ram_addr[10]));
  OBUF \ext_ram_addr_OBUF[11]_inst 
       (.I(ext_ram_addr_OBUF[11]),
        .O(ext_ram_addr[11]));
  OBUF \ext_ram_addr_OBUF[12]_inst 
       (.I(ext_ram_addr_OBUF[12]),
        .O(ext_ram_addr[12]));
  OBUF \ext_ram_addr_OBUF[13]_inst 
       (.I(ext_ram_addr_OBUF[13]),
        .O(ext_ram_addr[13]));
  OBUF \ext_ram_addr_OBUF[14]_inst 
       (.I(ext_ram_addr_OBUF[14]),
        .O(ext_ram_addr[14]));
  OBUF \ext_ram_addr_OBUF[15]_inst 
       (.I(ext_ram_addr_OBUF[15]),
        .O(ext_ram_addr[15]));
  OBUF \ext_ram_addr_OBUF[16]_inst 
       (.I(ext_ram_addr_OBUF[16]),
        .O(ext_ram_addr[16]));
  OBUF \ext_ram_addr_OBUF[17]_inst 
       (.I(ext_ram_addr_OBUF[17]),
        .O(ext_ram_addr[17]));
  OBUF \ext_ram_addr_OBUF[18]_inst 
       (.I(ext_ram_addr_OBUF[18]),
        .O(ext_ram_addr[18]));
  OBUF \ext_ram_addr_OBUF[19]_inst 
       (.I(ext_ram_addr_OBUF[19]),
        .O(ext_ram_addr[19]));
  OBUF \ext_ram_addr_OBUF[1]_inst 
       (.I(ext_ram_addr_OBUF[1]),
        .O(ext_ram_addr[1]));
  OBUF \ext_ram_addr_OBUF[2]_inst 
       (.I(ext_ram_addr_OBUF[2]),
        .O(ext_ram_addr[2]));
  OBUF \ext_ram_addr_OBUF[3]_inst 
       (.I(ext_ram_addr_OBUF[3]),
        .O(ext_ram_addr[3]));
  OBUF \ext_ram_addr_OBUF[4]_inst 
       (.I(ext_ram_addr_OBUF[4]),
        .O(ext_ram_addr[4]));
  OBUF \ext_ram_addr_OBUF[5]_inst 
       (.I(ext_ram_addr_OBUF[5]),
        .O(ext_ram_addr[5]));
  OBUF \ext_ram_addr_OBUF[6]_inst 
       (.I(ext_ram_addr_OBUF[6]),
        .O(ext_ram_addr[6]));
  OBUF \ext_ram_addr_OBUF[7]_inst 
       (.I(ext_ram_addr_OBUF[7]),
        .O(ext_ram_addr[7]));
  OBUF \ext_ram_addr_OBUF[8]_inst 
       (.I(ext_ram_addr_OBUF[8]),
        .O(ext_ram_addr[8]));
  OBUF \ext_ram_addr_OBUF[9]_inst 
       (.I(ext_ram_addr_OBUF[9]),
        .O(ext_ram_addr[9]));
  OBUF \ext_ram_be_n_OBUF[0]_inst 
       (.I(1'b0),
        .O(ext_ram_be_n[0]));
  OBUF \ext_ram_be_n_OBUF[1]_inst 
       (.I(1'b0),
        .O(ext_ram_be_n[1]));
  OBUF \ext_ram_be_n_OBUF[2]_inst 
       (.I(1'b0),
        .O(ext_ram_be_n[2]));
  OBUF \ext_ram_be_n_OBUF[3]_inst 
       (.I(1'b0),
        .O(ext_ram_be_n[3]));
  OBUF ext_ram_ce_n_OBUF_inst
       (.I(ext_ram_ce_n_OBUF),
        .O(ext_ram_ce_n));
  LUT1 #(
    .INIT(2'h1)) 
    ext_ram_ce_n_OBUF_inst_i_1
       (.I0(base_ram_ce_n_OBUF),
        .O(ext_ram_ce_n_OBUF));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD295 \ext_ram_data_IOBUF[0]_inst 
       (.I(ext_ram_data_OBUF[0]),
        .IO(ext_ram_data[0]),
        .O(ext_ram_data_IBUF[0]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD296 \ext_ram_data_IOBUF[10]_inst 
       (.I(ext_ram_data_OBUF[10]),
        .IO(ext_ram_data[10]),
        .O(ext_ram_data_IBUF[10]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD297 \ext_ram_data_IOBUF[11]_inst 
       (.I(ext_ram_data_OBUF[11]),
        .IO(ext_ram_data[11]),
        .O(ext_ram_data_IBUF[11]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD298 \ext_ram_data_IOBUF[12]_inst 
       (.I(ext_ram_data_OBUF[12]),
        .IO(ext_ram_data[12]),
        .O(ext_ram_data_IBUF[12]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD299 \ext_ram_data_IOBUF[13]_inst 
       (.I(ext_ram_data_OBUF[13]),
        .IO(ext_ram_data[13]),
        .O(ext_ram_data_IBUF[13]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD300 \ext_ram_data_IOBUF[14]_inst 
       (.I(ext_ram_data_OBUF[14]),
        .IO(ext_ram_data[14]),
        .O(ext_ram_data_IBUF[14]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD301 \ext_ram_data_IOBUF[15]_inst 
       (.I(ext_ram_data_OBUF[15]),
        .IO(ext_ram_data[15]),
        .O(ext_ram_data_IBUF[15]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD302 \ext_ram_data_IOBUF[1]_inst 
       (.I(ext_ram_data_OBUF[1]),
        .IO(ext_ram_data[1]),
        .O(ext_ram_data_IBUF[1]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD303 \ext_ram_data_IOBUF[2]_inst 
       (.I(ext_ram_data_OBUF[2]),
        .IO(ext_ram_data[2]),
        .O(ext_ram_data_IBUF[2]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD304 \ext_ram_data_IOBUF[3]_inst 
       (.I(ext_ram_data_OBUF[3]),
        .IO(ext_ram_data[3]),
        .O(ext_ram_data_IBUF[3]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD305 \ext_ram_data_IOBUF[4]_inst 
       (.I(ext_ram_data_OBUF[4]),
        .IO(ext_ram_data[4]),
        .O(ext_ram_data_IBUF[4]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD306 \ext_ram_data_IOBUF[5]_inst 
       (.I(ext_ram_data_OBUF[5]),
        .IO(ext_ram_data[5]),
        .O(ext_ram_data_IBUF[5]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD307 \ext_ram_data_IOBUF[6]_inst 
       (.I(ext_ram_data_OBUF[6]),
        .IO(ext_ram_data[6]),
        .O(ext_ram_data_IBUF[6]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD308 \ext_ram_data_IOBUF[7]_inst 
       (.I(ext_ram_data_OBUF[7]),
        .IO(ext_ram_data[7]),
        .O(ext_ram_data_IBUF[7]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD309 \ext_ram_data_IOBUF[8]_inst 
       (.I(ext_ram_data_OBUF[8]),
        .IO(ext_ram_data[8]),
        .O(ext_ram_data_IBUF[8]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD310 \ext_ram_data_IOBUF[9]_inst 
       (.I(ext_ram_data_OBUF[9]),
        .IO(ext_ram_data[9]),
        .O(ext_ram_data_IBUF[9]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[16]_inst 
       (.I(ext_ram_data_OBUF[16]),
        .O(ext_ram_data[16]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[17]_inst 
       (.I(ext_ram_data_OBUF[17]),
        .O(ext_ram_data[17]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[18]_inst 
       (.I(ext_ram_data_OBUF[18]),
        .O(ext_ram_data[18]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[19]_inst 
       (.I(ext_ram_data_OBUF[19]),
        .O(ext_ram_data[19]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[20]_inst 
       (.I(ext_ram_data_OBUF[20]),
        .O(ext_ram_data[20]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[21]_inst 
       (.I(ext_ram_data_OBUF[21]),
        .O(ext_ram_data[21]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[22]_inst 
       (.I(ext_ram_data_OBUF[22]),
        .O(ext_ram_data[22]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[23]_inst 
       (.I(ext_ram_data_OBUF[23]),
        .O(ext_ram_data[23]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[24]_inst 
       (.I(ext_ram_data_OBUF[24]),
        .O(ext_ram_data[24]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[25]_inst 
       (.I(ext_ram_data_OBUF[25]),
        .O(ext_ram_data[25]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[26]_inst 
       (.I(ext_ram_data_OBUF[26]),
        .O(ext_ram_data[26]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[27]_inst 
       (.I(ext_ram_data_OBUF[27]),
        .O(ext_ram_data[27]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[28]_inst 
       (.I(ext_ram_data_OBUF[28]),
        .O(ext_ram_data[28]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[29]_inst 
       (.I(ext_ram_data_OBUF[29]),
        .O(ext_ram_data[29]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[30]_inst 
       (.I(ext_ram_data_OBUF[30]),
        .O(ext_ram_data[30]),
        .T(\ext_ram_data_TRI[0] ));
  OBUFT \ext_ram_data_OBUFT[31]_inst 
       (.I(ext_ram_data_OBUF[31]),
        .O(ext_ram_data[31]),
        .T(\ext_ram_data_TRI[0] ));
  OBUF ext_ram_oe_n_OBUF_inst
       (.I(ext_ram_oe_n_OBUF),
        .O(ext_ram_oe_n));
  OBUF ext_ram_we_n_OBUF_inst
       (.I(ext_ram_we_n_OBUF),
        .O(ext_ram_we_n));
  OBUFT \flash_a_OBUF[0]_inst 
       (.I(1'b0),
        .O(flash_a[0]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[10]_inst 
       (.I(1'b0),
        .O(flash_a[10]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[11]_inst 
       (.I(1'b0),
        .O(flash_a[11]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[12]_inst 
       (.I(1'b0),
        .O(flash_a[12]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[13]_inst 
       (.I(1'b0),
        .O(flash_a[13]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[14]_inst 
       (.I(1'b0),
        .O(flash_a[14]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[15]_inst 
       (.I(1'b0),
        .O(flash_a[15]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[16]_inst 
       (.I(1'b0),
        .O(flash_a[16]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[17]_inst 
       (.I(1'b0),
        .O(flash_a[17]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[18]_inst 
       (.I(1'b0),
        .O(flash_a[18]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[19]_inst 
       (.I(1'b0),
        .O(flash_a[19]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[1]_inst 
       (.I(1'b0),
        .O(flash_a[1]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[20]_inst 
       (.I(1'b0),
        .O(flash_a[20]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[21]_inst 
       (.I(1'b0),
        .O(flash_a[21]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[22]_inst 
       (.I(1'b0),
        .O(flash_a[22]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[2]_inst 
       (.I(1'b0),
        .O(flash_a[2]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[3]_inst 
       (.I(1'b0),
        .O(flash_a[3]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[4]_inst 
       (.I(1'b0),
        .O(flash_a[4]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[5]_inst 
       (.I(1'b0),
        .O(flash_a[5]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[6]_inst 
       (.I(1'b0),
        .O(flash_a[6]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[7]_inst 
       (.I(1'b0),
        .O(flash_a[7]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[8]_inst 
       (.I(1'b0),
        .O(flash_a[8]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[9]_inst 
       (.I(1'b0),
        .O(flash_a[9]),
        .T(1'b1));
  OBUFT flash_byte_n_OBUF_inst
       (.I(1'b0),
        .O(flash_byte_n),
        .T(1'b1));
  OBUFT flash_ce_n_OBUF_inst
       (.I(1'b0),
        .O(flash_ce_n),
        .T(1'b1));
  OBUFT flash_oe_n_OBUF_inst
       (.I(1'b0),
        .O(flash_oe_n),
        .T(1'b1));
  OBUFT flash_rp_n_OBUF_inst
       (.I(1'b0),
        .O(flash_rp_n),
        .T(1'b1));
  OBUFT flash_vpen_OBUF_inst
       (.I(1'b0),
        .O(flash_vpen),
        .T(1'b1));
  OBUFT flash_we_n_OBUF_inst
       (.I(1'b0),
        .O(flash_we_n),
        .T(1'b1));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[10] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[8]),
        .Q(init_addr__0[10]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[11] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[9]),
        .Q(init_addr__0[11]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[12] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[10]),
        .Q(init_addr__0[12]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[13] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[11]),
        .Q(init_addr__0[13]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[14] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[12]),
        .Q(init_addr__0[14]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[15] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[13]),
        .Q(init_addr__0[15]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[16] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[14]),
        .Q(init_addr__0[16]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[17] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[15]),
        .Q(init_addr__0[17]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[18] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[16]),
        .Q(init_addr__0[18]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[19] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[17]),
        .Q(init_addr__0[19]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[20] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[18]),
        .Q(init_addr__0[20]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[21] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[19]),
        .Q(init_addr__0[21]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[2] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[0]),
        .Q(init_addr__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[3] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[1]),
        .Q(init_addr__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[4] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[2]),
        .Q(init_addr__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[5] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[3]),
        .Q(init_addr__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[6] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[4]),
        .Q(init_addr__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[7] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[5]),
        .Q(init_addr__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[8] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[6]),
        .Q(init_addr__0[8]));
  FDCE #(
    .INIT(1'b0)) 
    \init_addr_reg[9] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_addr),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[7]),
        .Q(init_addr__0[9]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[0] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[0]),
        .Q(init_data__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[10] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[10]),
        .Q(init_data__0[10]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[11] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[11]),
        .Q(init_data__0[11]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[12] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[12]),
        .Q(init_data__0[12]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[13] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[13]),
        .Q(init_data__0[13]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[14] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[14]),
        .Q(init_data__0[14]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[15] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[15]),
        .Q(init_data__0[15]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[16] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[16]),
        .Q(init_data__0[16]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[17] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[17]),
        .Q(init_data__0[17]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[18] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[18]),
        .Q(init_data__0[18]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[19] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[19]),
        .Q(init_data__0[19]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[1] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[1]),
        .Q(init_data__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[20] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[20]),
        .Q(init_data__0[20]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[21] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[21]),
        .Q(init_data__0[21]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[22] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[22]),
        .Q(init_data__0[22]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[23] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[23]),
        .Q(init_data__0[23]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[24] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[24]),
        .Q(init_data__0[24]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[25] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[25]),
        .Q(init_data__0[25]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[26] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[26]),
        .Q(init_data__0[26]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[27] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[27]),
        .Q(init_data__0[27]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[28] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[28]),
        .Q(init_data__0[28]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[29] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[29]),
        .Q(init_data__0[29]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[2] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[2]),
        .Q(init_data__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[30] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[30]),
        .Q(init_data__0[30]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[31] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[31]),
        .Q(init_data__0[31]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[3] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[3]),
        .Q(init_data__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[4] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[4]),
        .Q(init_data__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[5] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[5]),
        .Q(init_data__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[6] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[6]),
        .Q(init_data__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[7] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[7]),
        .Q(init_data__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[8] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[8]),
        .Q(init_data__0[8]));
  FDCE #(
    .INIT(1'b0)) 
    \init_data_reg[9] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(init_data),
        .CLR(reset_btn_IBUF),
        .D(dip_sw_IBUF[9]),
        .Q(init_data__0[9]));
  OBUF \leds_OBUF[0]_inst 
       (.I(leds_OBUF[0]),
        .O(leds[0]));
  OBUF \leds_OBUF[10]_inst 
       (.I(leds_OBUF[10]),
        .O(leds[10]));
  OBUF \leds_OBUF[11]_inst 
       (.I(leds_OBUF[11]),
        .O(leds[11]));
  OBUF \leds_OBUF[12]_inst 
       (.I(leds_OBUF[12]),
        .O(leds[12]));
  OBUF \leds_OBUF[13]_inst 
       (.I(leds_OBUF[13]),
        .O(leds[13]));
  OBUF \leds_OBUF[14]_inst 
       (.I(leds_OBUF[14]),
        .O(leds[14]));
  OBUF \leds_OBUF[15]_inst 
       (.I(leds_OBUF[15]),
        .O(leds[15]));
  OBUF \leds_OBUF[1]_inst 
       (.I(leds_OBUF[1]),
        .O(leds[1]));
  OBUF \leds_OBUF[2]_inst 
       (.I(leds_OBUF[2]),
        .O(leds[2]));
  OBUF \leds_OBUF[3]_inst 
       (.I(leds_OBUF[3]),
        .O(leds[3]));
  OBUF \leds_OBUF[4]_inst 
       (.I(leds_OBUF[4]),
        .O(leds[4]));
  OBUF \leds_OBUF[5]_inst 
       (.I(leds_OBUF[5]),
        .O(leds[5]));
  OBUF \leds_OBUF[6]_inst 
       (.I(leds_OBUF[6]),
        .O(leds[6]));
  OBUF \leds_OBUF[7]_inst 
       (.I(leds_OBUF[7]),
        .O(leds[7]));
  OBUF \leds_OBUF[8]_inst 
       (.I(leds_OBUF[8]),
        .O(leds[8]));
  OBUF \leds_OBUF[9]_inst 
       (.I(leds_OBUF[9]),
        .O(leds[9]));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_leds[15]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_state_reg_n_0_[9] ),
        .O(reg_leds));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[0] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[0]),
        .Q(leds_OBUF[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[10] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[10]),
        .Q(leds_OBUF[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[11] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[11]),
        .Q(leds_OBUF[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[12] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[12]),
        .Q(leds_OBUF[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[13] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[13]),
        .Q(leds_OBUF[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[14] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[14]),
        .Q(leds_OBUF[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[15] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[15]),
        .Q(leds_OBUF[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[1] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[1]),
        .Q(leds_OBUF[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[2] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[2]),
        .Q(leds_OBUF[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[3] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[3]),
        .Q(leds_OBUF[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[4] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[4]),
        .Q(leds_OBUF[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[5] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[5]),
        .Q(leds_OBUF[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[6] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[6]),
        .Q(leds_OBUF[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[7] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[7]),
        .Q(leds_OBUF[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[8] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[8]),
        .Q(leds_OBUF[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_leds_reg[9] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(reg_leds),
        .CLR(reset_btn_IBUF),
        .D(data_out[9]),
        .Q(leds_OBUF[9]));
  IBUF reset_btn_IBUF_inst
       (.I(reset_btn),
        .O(reset_btn_IBUF));
  OBUFT sl811_a0_OBUF_inst
       (.I(1'b0),
        .O(sl811_a0),
        .T(1'b1));
  OBUFT sl811_cs_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_cs_n),
        .T(1'b1));
  OBUFT sl811_dack_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_dack_n),
        .T(1'b1));
  OBUFT sl811_rd_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_rd_n),
        .T(1'b1));
  OBUFT sl811_rst_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_rst_n),
        .T(1'b1));
  OBUFT sl811_wr_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_wr_n),
        .T(1'b1));
  sram sram
       (.CLK(clk_50M_IBUF_BUFG),
        .D(p_0_in),
        .\FSM_sequential_state_reg[0]_0 (controler_oe_reg_n_0),
        .\FSM_sequential_state_reg[0]_1 (controler_we_reg_n_0),
        .\FSM_sequential_state_reg[0]_2 (doing_reg_n_0),
        .Q(base_ram_addr_OBUF),
        .base_ram_ce_n_OBUF(base_ram_ce_n_OBUF),
        .base_ram_data_IBUF(base_ram_data_IBUF),
        .\base_ram_data_reg[31]_0 (base_ram_data_OBUF),
        .base_ram_oe_n_OBUF(base_ram_oe_n_OBUF),
        .base_ram_we_n_OBUF(base_ram_we_n_OBUF),
        .\data_out_reg[15]_0 (data_out),
        .\ext_ram_addr_reg[19]_0 (ext_ram_addr_OBUF),
        .ext_ram_data_IBUF(ext_ram_data_IBUF),
        .\ext_ram_data_TRI[0] (\ext_ram_data_TRI[0] ),
        .\ext_ram_data_reg[31]_0 (ext_ram_data_OBUF),
        .\ext_ram_data_reg[31]_1 (data_to_sram__0),
        .ext_ram_oe_n_OBUF(ext_ram_oe_n_OBUF),
        .ext_ram_we_n_OBUF(ext_ram_we_n_OBUF),
        .reset_btn_IBUF(reset_btn_IBUF));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \sram_addr[22]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_state_reg_n_0_[8] ),
        .I4(reset_btn_IBUF),
        .O(\sram_addr[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \sram_addr[22]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_state_reg_n_0_[6] ),
        .I2(in3[22]),
        .O(\sram_addr[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sram_addr[4]_i_2 
       (.I0(init_addr__0[4]),
        .I1(sram_addr1[4]),
        .O(\sram_addr[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sram_addr[4]_i_3 
       (.I0(init_addr__0[3]),
        .I1(sram_addr1[3]),
        .O(\sram_addr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sram_addr[4]_i_4 
       (.I0(init_addr__0[2]),
        .I1(sram_addr1[2]),
        .O(\sram_addr[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sram_addr[8]_i_2 
       (.I0(init_addr__0[5]),
        .I1(sram_addr1[5]),
        .O(\sram_addr[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[10] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[10]),
        .Q(p_0_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[11] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[11]),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[12] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[12]),
        .Q(p_0_in[10]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \sram_addr_reg[12]_i_1 
       (.CI(\sram_addr_reg[8]_i_1_n_0 ),
        .CO({\sram_addr_reg[12]_i_1_n_0 ,\NLW_sram_addr_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in3[12:9]),
        .S(init_addr__0[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[13] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[13]),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[14] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[14]),
        .Q(p_0_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[15] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[15]),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[16] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[16]),
        .Q(p_0_in[14]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \sram_addr_reg[16]_i_1 
       (.CI(\sram_addr_reg[12]_i_1_n_0 ),
        .CO({\sram_addr_reg[16]_i_1_n_0 ,\NLW_sram_addr_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in3[16:13]),
        .S(init_addr__0[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[17] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[17]),
        .Q(p_0_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[18] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[18]),
        .Q(p_0_in[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[19] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[19]),
        .Q(p_0_in[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[20] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[20]),
        .Q(p_0_in[18]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \sram_addr_reg[20]_i_1 
       (.CI(\sram_addr_reg[16]_i_1_n_0 ),
        .CO({\sram_addr_reg[20]_i_1_n_0 ,\NLW_sram_addr_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in3[20:17]),
        .S(init_addr__0[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[21] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[21]),
        .Q(p_0_in[19]),
        .R(1'b0));
  CARRY4 \sram_addr_reg[21]_i_1 
       (.CI(\sram_addr_reg[20]_i_1_n_0 ),
        .CO({\NLW_sram_addr_reg[21]_i_1_CO_UNCONNECTED [3:2],in3[22],\NLW_sram_addr_reg[21]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sram_addr_reg[21]_i_1_O_UNCONNECTED [3:1],in3[21]}),
        .S({1'b0,1'b0,1'b1,init_addr__0[21]}));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[22] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(\sram_addr[22]_i_2_n_0 ),
        .Q(base_ram_ce_n_OBUF),
        .R(1'b0));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[22]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(\sram_addr[22]_i_2_n_0 ),
        .Q(\sram_addr_reg[22]_lopt_replica_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[2] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[2]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[3] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[3]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[4] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[4]),
        .Q(p_0_in[2]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \sram_addr_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sram_addr_reg[4]_i_1_n_0 ,\NLW_sram_addr_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({init_addr__0[4:2],1'b0}),
        .O({in3[4:2],\NLW_sram_addr_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\sram_addr[4]_i_2_n_0 ,\sram_addr[4]_i_3_n_0 ,\sram_addr[4]_i_4_n_0 ,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[5] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[5]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[6] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[6]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[7] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[7]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[8] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[8]),
        .Q(p_0_in[6]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \sram_addr_reg[8]_i_1 
       (.CI(\sram_addr_reg[4]_i_1_n_0 ),
        .CO({\sram_addr_reg[8]_i_1_n_0 ,\NLW_sram_addr_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,init_addr__0[5]}),
        .O(in3[8:5]),
        .S({init_addr__0[8:6],\sram_addr[8]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sram_addr_reg[9] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(\sram_addr[22]_i_1_n_0 ),
        .D(in3[9]),
        .Q(p_0_in[7]),
        .R(1'b0));
  OBUFT txd_OBUF_inst
       (.I(1'b0),
        .O(txd),
        .T(1'b1));
  OBUF uart_rdn_OBUF_inst
       (.I(1'b1),
        .O(uart_rdn));
  OBUF uart_wrn_OBUF_inst
       (.I(1'b1),
        .O(uart_wrn));
  OBUFT \video_blue_OBUF[0]_inst 
       (.I(1'b0),
        .O(video_blue[0]),
        .T(1'b1));
  OBUFT \video_blue_OBUF[1]_inst 
       (.I(1'b0),
        .O(video_blue[1]),
        .T(1'b1));
  OBUFT video_clk_OBUF_inst
       (.I(1'b0),
        .O(video_clk),
        .T(1'b1));
  OBUFT video_de_OBUF_inst
       (.I(1'b0),
        .O(video_de),
        .T(1'b1));
  OBUFT \video_green_OBUF[0]_inst 
       (.I(1'b0),
        .O(video_green[0]),
        .T(1'b1));
  OBUFT \video_green_OBUF[1]_inst 
       (.I(1'b0),
        .O(video_green[1]),
        .T(1'b1));
  OBUFT \video_green_OBUF[2]_inst 
       (.I(1'b0),
        .O(video_green[2]),
        .T(1'b1));
  OBUFT video_hsync_OBUF_inst
       (.I(1'b0),
        .O(video_hsync),
        .T(1'b1));
  OBUFT \video_red_OBUF[0]_inst 
       (.I(1'b0),
        .O(video_red[0]),
        .T(1'b1));
  OBUFT \video_red_OBUF[1]_inst 
       (.I(1'b0),
        .O(video_red[1]),
        .T(1'b1));
  OBUFT \video_red_OBUF[2]_inst 
       (.I(1'b0),
        .O(video_red[2]),
        .T(1'b1));
  OBUFT video_vsync_OBUF_inst
       (.I(1'b0),
        .O(video_vsync),
        .T(1'b1));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
