[1] S. Y. Borkar, “Designing Reliable Systems from Unreliable
Components: The Challenges of Transistor Variability and
Degradation,” IEEE Micro, 2005.
[2] ——, “Future of Interconnect Fabric: A Contrarian View,” in
SLIP, 2010.
[3] N. Carter, A. Agrawal, S. Borkar, R. Cledat, H. David,
D. Dunning, J. Fryman, I. Ganev, R. Golliver, R. Knauerhase,
R. Lethin, B. Meister, A. Mishra, W. Pinfold, J. Teller,
J. Torrellas, N. Vasilache, G. Venkatesh, and J. Xu, “Runnemede: An Architecture for Ubiquitous High-Performance
Computing,” in HPCA, Feb. 2013.
[4] S. Dighe, S. Vangal, P. Aseron, S. Kumar, T. Jacob, K. Bowman, J. Howard, J. Tschanz, V. Erraguntla, N. Borkar,
V. De, and S. Borkar, “Within-Die Variation-Aware DynamicVoltage-Frequency-Scaling With Optimal Core Allocation
and Thread Hopping for the 80-Core TeraFLOPS Processor,”
IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 184–193,
2011.
[5] X. Fu, T. Li, and J. A. B. Fortes, “Architecting Reliable Multicore Network-on-chip for Small Scale Processing Technology,” in DSN, 2010.
[6] J. Howard, S. Dighe, S. Vangal, G. Ruhl, N. Borkar, S. Jain,
V. Erraguntla, M. Konow, M. Riepen, M. Gries, G. Droege,
T. Lund-Larsen, S. Steibl, S. Borkar, V. De, and R. Van
Der Wijngaart, “A 48-Core IA-32 Processor in 45 nm CMOS
Using On-Die Message-Passing and DVFS for Performance
and Power Scaling,” IEEE J. Solid-State Circuits, vol. 46,
no. 1, pp. 173 –183, 2011.
[7] B. Li, L.-S. Peh, and P. Patra, “Impact of Process and Temperature Variations on Network-on-Chip Design Exploration,”
in NOCS, 2008.
[8] S. Hemmert, “From Petascale to Exascale: R & D Challenges
for HPC Simulation Environments,” Hardware Architecture
White Paper, Mar. 2011.
[9] D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham,
C. Zeisler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge,
“Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation,” in MICRO, Dec. 2003.
[10] B. Greskamp, L. Wan, U. R. Karpuzcu, J. J. Cook, J. Torrellas,
D. Chen, and C. B. Zilles, “Blueshift: Designing Processors
for Timing Speculation from the Ground Up,” in HPCA, 2009.
[11] A. Ansari, A. Mishra, J. Xu, and J. Torrellas, “RouteOriented Dynamic Voltage Minimization for VariationAfflicted, Energy-Efficient On-Chip Networks,” in HPCA,
2014.
[12] A. Bacha and R. Teodorescu, “Dynamic Reduction of Voltage
Margins by Leveraging On-chip ECC in Itanium II Processors,” in ISCA, 2013.
[13] ——, “Using ECC Feedback to Guide Voltage Speculation in
Low-Voltage Processors,” in MICRO, 2014.
[14] X. Liang, R. Canal, G.-Y. Wei, and D. Brooks, “Replacing 6T
SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat
Process Variability,” IEEE Micro, vol. 28, no. 1, pp. 60–68,
Jan. 2008.
[15] U. R. Karpuzcu, K. B. Kolluru, N. S. Kim, and J. Torrellas,
“VARIUS-NTV: A Microarchitectural Model to Capture the
Increased Sensitivity of Manycores to Process Variations at
Near-Threshold Voltages,” in DSN, 2012.
[16] C. R. Lefurgy, A. J. Drake, M. S. Floyd, M. S. Allen-Ware,
B. Brock, J. A. Tierno, and J. B. Carter, “Active Management
of Timing Guardband to Save Energy in POWER7,” in
MICRO, 2011.
[17] C. Wilkerson, A. R. Alameldeen, Z. Chishti, W. Wu, D. Somasekhar, and S.-L. Lu, “Reducing Cache Power with LowCost, Multi-bit Error-Correcting Codes,” in ISCA, 2010.
[18] L. Chang, R. Montoye, B. Ji, A. Weger, K. Stawiasz, and
R. Dennard, “A Fully-Integrated Switched-Capacitor 2:1 Voltage Converter with Regulation Capability and 90% Efficiency
at 2.3A/mm2,” in VLSIC, Jun. 2010.
[19] “Intel
R Xeon
R
Processor E3-1200 v3 Product Family
Datasheet,” http://www.intel.com/content/dam/www/
public/us/en/documents/datasheets/xeon-e3-1200v3-vol1-datasheet.pdf, Jul. 2014.
[20] H. R. Ghasemi, A. Sinkar, M. Schulte, and N. S. Kim,
“Cost-Effective Power Delivery to Support Per-Core Voltage
Domains for Power-Constrained Processors,” in DAC, Jun.
2012.
[21] F. Ishihara, F. Sheikh, and B. Nikolic, “Level conversion for
dual-supply systems,” IEEE Trans. VLSI Syst., vol. 12, no. 2,
pp. 185–195, Feb. 2004.
[22] E. Fluhr, S. Baumgartner, D. Boerstler, J. Bulzacchelli,
T. Diemoz, D. Dreps, G. English, J. Friedrich, A. Gattiker,
T. Gloekler, C. Gonzalez, J. Hibbeler, K. Jenkins, Y. Kim,
P. Muench, R. Nett, J. Paredes, J. Pille, D. Plass, P. Restle,
R. Robertazzi, D. Shan, D. Siljenberg, M. Sperling, K. Stawiasz, G. Still, Z. Toprak-Deniz, J. Warnock, G. Wiedemeier,
and V. Zyuban, “The 12-Core POWER8TM Processor With
7.6 Tb/s IO Bandwidth, Integrated Voltage Regulation, and
Resonant Clocking,” IEEE J. Solid-State Circuits, vol. 50,
no. 1, pp. 10–23, Jan. 2015.
[23] R. P. Pothukuchi, A. Ansari, P. Voulgaris, and J. Torrellas,
“Using Multiple Input, Multiple Output Formal Control to
Maximize Resource Efficiency in Architectures,” in ISCA,
2016.
[24] S. Skogestad and I. Postlethwaite, Multivariable Feedback
Control: Analysis and Design. John Wiley & Sons, 2005.
[25] E. W. Weisstein. ”Erf.” From MathWorld–A Wolfram Web Resource. [Online]. Available: http:
//mathworld.wolfram.com/Erf.html
[26] ——. ”Gompertz Curve.” From MathWorld–A Wolfram Web Resource. [Online]. Available: http:
//mathworld.wolfram.com/GompertzCurve.html
[27] ——. ”Logistic Distribution.” From MathWorld–A
Wolfram Web Resource. [Online]. Available: http:
//mathworld.wolfram.com/LogisticDistribution.html
[28] ——. ”Sigmoid Function. From MathWorld – A
Wolfram Web Resource”. [Online]. Available: http:
//mathworld.wolfram.com/SigmoidFunction.html.
[29] G. C. Goodwin, S. F. Graebe, and M. E. Salgado, Control
System Design, 1st ed. Upper Saddle River, NJ, USA:
Prentice Hall PTR, 2000.
[30] Q. Wu, P. Juang, M. Martonosi, and D. W. Clark, “Formal
Online Methods for Voltage/Frequency Control in Multiple
Clock Domain Microprocessors,” in ASPLOS, 2004.
[31] C. E. Leiserson, “Fat-trees: Universal Networks for
Hardware-efficient Supercomputing,” IEEE Trans. Comput.,
vol. 34, no. 10, pp. 892–901, Oct. 1985.
[32] D. Ludovici, F. Gilabert, S. Medardoni, C. Gomez,
M. Gomez, P. Lopez, G. N. Gaydadjiev, and D. Bertozzi,
“Assessing Fat-tree Topologies for Regular Network-on-chip
Design under Nanoscale Technology Constraints,” in DATE,
2009.
[33] H. Matsutani, M. Koibuchi, and H. Amano, “Performance,
Cost, and Energy Evaluation of Fat H-Tree: A Cost-Efficient
Tree-Based On-Chip Network,” in IPDPS, Mar. 2007.
[34] H. Matsutani, M. Koibuchi, Y. Yamada, D. Hsu, and
H. Amano, “Fat H-Tree: A Cost-Efficient Tree-Based OnChip Network,” IEEE Trans. Parallel Distrib. Syst., vol. 20,
no. 8, pp. 1126–1141, Aug. 2009.
[35] Z. Wang, J. Xu, X. Wu, Y. Ye, W. Zhang, M. Nikdast,
X. Wang, and Z. Wang, “Floorplan Optimization of Fat-Tree
Based Networks-on-Chip for Chip Multiprocessors,” IEEE
Trans. Comput., vol. 99, p. 1, 2012.
[36] G. M. Adel’son-Vel’sky and Y. M. Landis, “An Algorithm
for the Organization of Information,” Doklady Akademii Nauk
USSR, vol. 146, no. 2, pp. 263–266, 1962.
[37] P. Koopman and T. Chakravarty, “Cyclic Redundancy Code
(CRC) Polynomial Selection For Embedded Networks,” in
DSN, 2004.
[38] D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and
J. Hennessy, “The Directory-based Cache Coherence Protocol
for the DASH Multiprocessor,” in ISCA, May 1990, pp. 148–
159.
[39] A. K. Mishra, N. Vijaykrishnan, and C. R. Das, “A Case for
Heterogeneous On-chip Interconnects for CMPs,” in ISCA,
2011.
[40] D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, and C. R.
Das, “Exploring Fault-Tolerant Network-on-Chip Architectures,” in DSN, 2006.
[41] K. Bhardwaj, K. Chakraborty, and S. Roy, “Towards Graceful
Aging Degradation in NoCs Through an Adaptive Routing
Algorithm,” in DAC, Jun. 2012.
[42] L.-S. Peh and W. J. Dally, “A Delay Model and Speculative
Architecture for Pipelined Routers,” in HPCA, 2001.
[43] J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, and C. R.
Das, “A Low Latency Router Supporting Adaptivity for Onchip Interconnects,” in DAC, Jun. 2005.
[44] A. Kumar, P. Kundu, A. P. Singh, L.-S. Peh, and N. K. Jha,
“A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel
Switch Allocator in 65nm CMOS,” in ICCD, 2007.
[45] R. Das, O. Mutlu, T. Moscibroda, and C. Das, “Applicationaware Prioritization Mechanisms for On-chip Networks,” in
MICRO, Dec. 2009.
[46] S. Borkar, “Design Challenges of Technology Scaling,” IEEE
Micro, Jul. 1999.
[47] “International Technology Roadmap for Semiconductors
(ITRS),” 2014 Update.
[48] S. Jain, S. Khare, S. Yada, V. Ambili, P. Salihundam, S. Ramani, S. Muthukumar, M. Srinivasan, A. Kumar, S. Kumar,
R. Ramanarayanan, V. Erraguntla, J. Howard, S. R. Vangal,
S. Dighe, G. Ruhl, P. A. Aseron, H. Wilson, N. Borkar, V. De,
and S. Borkar, “A 280mV-to-1.2V wide-operating-range IA32 processor in 32nm CMOS,” in ISSCC, 2012.
[49] C. Sun, C.-H. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal,
L.-S. Peh, and V. Stojanovic, “DSENT - A Tool Connecting
Emerging Photonics with Electronics for Opto-Electronic
Networks-on-Chip Modeling,” in NOCS, 2012.
[50] T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, “Automatically Characterizing Large Scale Program Behavior,” in
ASPLOS, 2002, pp. 45–57.
[51] C. Nicopoulos, S. Srinivasan, A. Yanamandra, D. Park,
V. Narayanan, C. R. Das, and M. J. Irwin, “On the Effects of
Process Variation in Network-on-Chip Architectures,” IEEE
Trans. Dependable Secure Comput., vol. 7, no. 3, pp. 240–
254, Jul. 2010.
[52] U. Y. Ogras, R. Marculescu, and D. Marculescu, “Variation- ¨
adaptive Feedback Control for Networks-on-chip with Multiple Clock Domains,” in DAC, 2008.
[53] A. K. Mishra, R. Das, S. Eachempati, R. R. Iyer, N. Vijaykrishnan, and C. R. Das, “A Case for Dynamic Frequency
Tuning in On-chip Networks,” in MICRO, 2009.
[54] M. Simone, M. Lajolo, and D. Bertozzi, “Variation Tolerant
NoC design by Means of Self-calibrating Links,” in DATE,
2008.
[55] X. Liang and D. Brooks, “Mitigating the Impact of Process
Variations on Processor Register Files and Execution Units,”
in MICRO, 2006.
[56] X. Liang, G.-Y. Wei, and D. Brooks, “Revival: A VariationTolerant Architecture Using Voltage Interpolation and Variable Latency,” IEEE Micro, vol. 29, no. 1, pp. 127–138, Jan.
2009.
[57] A. Tiwari, S. R. Sarangi, and J. Torrellas, “ReCycle: Pipeline
Adaptation to Tolerate Process Variation,” in ISCA, 2007.
[58] D. Bertozzi, L. Benini, and G. de Micheli, “Low Power Error
Resilient Encoding for On-Chip Data Buses,” in DATE, 2002.
[59] T. Dumitras, S. Kerner, and R. Marculescu, “Towards On-chip
Fault-tolerant Communication,” in ASP-DAC, 2003.
[60] R. Raghavendra, P. Ranganathan, V. Talwar, Z. Wang, and
X. Zhu, “No ”Power” Struggles: Coordinated Multi-level
Power Management for the Data Center,” in ASPLOS, 2008.
[61] X. Chen, Z. Xu, H. Kim, P. Gratz, J. Hu, M. Kishinevsky,
and U. Ogras, “In-network Monitoring and Control Policy for
DVFS of CMP Networks-on-Chip and Last Level Caches,” in
NOCS, May 2012.
