arch                      	circuit    	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                              	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
shorted_flyover_wires.xml 	raygentop.v	common       	20.55                	     	0.48           	28244       	3        	1.23          	-1          	-1          	38196      	-1      	-1         	111    	214   	0           	8       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_flyover_wires/run002/shorted_flyover_wires.xml/raygentop.v/common 	74720      	214               	305                	2963               	2869                 	1                 	1440                	638                   	19          	19           	361              	io clb                   	auto       	2.72     	11244                	2.73      	0.01             	4.44813       	-2545.22            	-4.44813            	4.44813                                                      	0.00416179                       	0.00377296           	0.57668                         	0.522707            	64            	27846            	33                                    	1.65001e+07           	9.15023e+06          	1.11360e+06                      	3084.77                             	8.12                     	2.03758                                  	1.87439                      	23816                      	17                               	6829                       	16255                             	5284994                    	1305556                  	5.17649            	5.17649                                           	-3058.41 	-5.17649 	0       	0       	1.39747e+06                 	3871.11                        	1.09                	0.254582                            	0.2411                  
buffered_flyover_wires.xml	raygentop.v	common       	21.56                	     	0.47           	28252       	3        	1.32          	-1          	-1          	38196      	-1      	-1         	111    	214   	0           	8       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_flyover_wires/run002/buffered_flyover_wires.xml/raygentop.v/common	74664      	214               	305                	2963               	2869                 	1                 	1440                	638                   	19          	19           	361              	io clb                   	auto       	2.73     	10916                	2.82      	0.01             	4.16668       	-2495.77            	-4.16668            	4.16668                                                      	0.0038549                        	0.0034747            	0.602541                        	0.544803            	66            	26969            	49                                    	1.65001e+07           	9.15023e+06          	1.19176e+06                      	3301.28                             	8.81                     	2.30752                                  	2.12022                      	21886                      	20                               	6888                       	15553                             	5667581                    	1403211                  	4.98413            	4.98413                                           	-2937.21 	-4.98413 	0       	0       	1.48698e+06                 	4119.07                        	1.30                	0.300038                            	0.283816                
