--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o VmodCAM_Ref.twr
VmodCAM_Ref.pcf -ucf timing.ucf -ucf atlys_vmodcam.ucf -ucf atlys.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 360 paths analyzed, 147 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.566ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_96 (SLICE_X30Y73.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.522ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y73.BQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X42Y40.B5      net (fanout=3)        2.781   Inst_SysCon/RstQ<99>
    SLICE_X42Y40.B       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CE      net (fanout=2)        2.814   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      6.522ns (0.927ns logic, 5.595ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.136ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.568 - 0.569)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X42Y40.C5      net (fanout=2)        0.912   Inst_SysCon/RstDbncQ_5
    SLICE_X42Y40.C       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o_SW0
    SLICE_X42Y40.B4      net (fanout=1)        0.278   N98
    SLICE_X42Y40.B       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CE      net (fanout=2)        2.814   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (1.132ns logic, 4.004ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.870ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.568 - 0.569)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.DMUX    Tshcko                0.461   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X42Y40.C2      net (fanout=1)        0.576   Inst_SysCon/RstDbncQ_9
    SLICE_X42Y40.C       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o_SW0
    SLICE_X42Y40.B4      net (fanout=1)        0.278   N98
    SLICE_X42Y40.B       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CE      net (fanout=2)        2.814   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.870ns (1.202ns logic, 3.668ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_98 (SLICE_X30Y73.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.482ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y73.BQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X42Y40.B5      net (fanout=3)        2.781   Inst_SysCon/RstQ<99>
    SLICE_X42Y40.B       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CE      net (fanout=2)        2.814   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      6.482ns (0.887ns logic, 5.595ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.096ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.568 - 0.569)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X42Y40.C5      net (fanout=2)        0.912   Inst_SysCon/RstDbncQ_5
    SLICE_X42Y40.C       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o_SW0
    SLICE_X42Y40.B4      net (fanout=1)        0.278   N98
    SLICE_X42Y40.B       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CE      net (fanout=2)        2.814   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.096ns (1.092ns logic, 4.004ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.830ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.568 - 0.569)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.DMUX    Tshcko                0.461   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X42Y40.C2      net (fanout=1)        0.576   Inst_SysCon/RstDbncQ_9
    SLICE_X42Y40.C       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o_SW0
    SLICE_X42Y40.B4      net (fanout=1)        0.278   N98
    SLICE_X42Y40.B       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CE      net (fanout=2)        2.814   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (1.162ns logic, 3.668ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_97 (SLICE_X30Y73.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y73.BQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X42Y40.B5      net (fanout=3)        2.781   Inst_SysCon/RstQ<99>
    SLICE_X42Y40.B       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CE      net (fanout=2)        2.814   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      6.467ns (0.872ns logic, 5.595ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.081ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.568 - 0.569)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X42Y40.C5      net (fanout=2)        0.912   Inst_SysCon/RstDbncQ_5
    SLICE_X42Y40.C       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o_SW0
    SLICE_X42Y40.B4      net (fanout=1)        0.278   N98
    SLICE_X42Y40.B       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CE      net (fanout=2)        2.814   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      5.081ns (1.077ns logic, 4.004ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.815ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.568 - 0.569)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.DMUX    Tshcko                0.461   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X42Y40.C2      net (fanout=1)        0.576   Inst_SysCon/RstDbncQ_9
    SLICE_X42Y40.C       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o_SW0
    SLICE_X42Y40.B4      net (fanout=1)        0.278   N98
    SLICE_X42Y40.B       Tilo                  0.205   N98
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CE      net (fanout=2)        2.814   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y73.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (1.147ns logic, 3.668ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_8 (SLICE_X43Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstDbncQ_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstDbncQ_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.CQ      Tcko                  0.198   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X43Y40.DX      net (fanout=2)        0.136   Inst_SysCon/RstDbncQ_7
    SLICE_X43Y40.CLK     Tckdi       (-Th)    -0.059   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_8
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_4 (SLICE_X43Y39.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstDbncQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstDbncQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y39.CQ      Tcko                  0.198   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X43Y39.DX      net (fanout=2)        0.142   Inst_SysCon/RstDbncQ_3
    SLICE_X43Y39.CLK     Tckdi       (-Th)    -0.059   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbncQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_3 (SLICE_X29Y85.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/bitCount_2 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/bitCount_2 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y85.CQ      Tcko                  0.198   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    SLICE_X29Y85.C5      net (fanout=9)        0.061   Inst_SysCon/bitCount<2>
    SLICE_X29Y85.CLK     Tah         (-Th)    -0.155   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/Mcount_bitCount_xor<3>11
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.353ns logic, 0.061ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2993 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.177ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_21 (SLICE_X0Y79.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.116ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.600 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y73.C1       net (fanout=3)        2.318   Inst_FBCtl/p1_wr_empty
    SLICE_X1Y73.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X1Y73.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X1Y73.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y79.SR       net (fanout=6)        1.118   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y79.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      7.116ns (3.243ns logic, 3.873ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.570ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.245 - 0.257)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y64.DQ       Tcko                  0.447   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X1Y73.B2       net (fanout=38)       1.845   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X1Y73.B        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y73.A5       net (fanout=1)        0.187   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y73.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y79.SR       net (fanout=6)        1.118   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y79.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.420ns logic, 3.150ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_8 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.267ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_8 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.AQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<11>
                                                       Inst_FBCtl/pa_wr_addr_8
    SLICE_X1Y77.B1       net (fanout=3)        0.967   Inst_FBCtl/pa_wr_addr<8>
    SLICE_X1Y77.B        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable544
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable544
    SLICE_X1Y73.A3       net (fanout=1)        0.801   Inst_FBCtl/Reset_OR_DriverANDClockEnable544
    SLICE_X1Y73.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y79.SR       net (fanout=6)        1.118   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y79.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.267ns (1.381ns logic, 2.886ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_20 (SLICE_X0Y79.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.105ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.600 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y73.C1       net (fanout=3)        2.318   Inst_FBCtl/p1_wr_empty
    SLICE_X1Y73.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X1Y73.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X1Y73.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y79.SR       net (fanout=6)        1.118   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y79.CLK      Tsrck                 0.444   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      7.105ns (3.232ns logic, 3.873ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.245 - 0.257)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y64.DQ       Tcko                  0.447   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X1Y73.B2       net (fanout=38)       1.845   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X1Y73.B        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y73.A5       net (fanout=1)        0.187   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y73.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y79.SR       net (fanout=6)        1.118   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y79.CLK      Tsrck                 0.444   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.559ns (1.409ns logic, 3.150ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_8 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_8 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.AQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<11>
                                                       Inst_FBCtl/pa_wr_addr_8
    SLICE_X1Y77.B1       net (fanout=3)        0.967   Inst_FBCtl/pa_wr_addr<8>
    SLICE_X1Y77.B        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable544
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable544
    SLICE_X1Y73.A3       net (fanout=1)        0.801   Inst_FBCtl/Reset_OR_DriverANDClockEnable544
    SLICE_X1Y73.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y79.SR       net (fanout=6)        1.118   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y79.CLK      Tsrck                 0.444   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (1.370ns logic, 2.886ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_22 (SLICE_X0Y79.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.600 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y73.C1       net (fanout=3)        2.318   Inst_FBCtl/p1_wr_empty
    SLICE_X1Y73.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X1Y73.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X1Y73.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y79.SR       net (fanout=6)        1.118   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y79.CLK      Tsrck                 0.421   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      7.082ns (3.209ns logic, 3.873ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.536ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.245 - 0.257)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y64.DQ       Tcko                  0.447   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X1Y73.B2       net (fanout=38)       1.845   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X1Y73.B        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y73.A5       net (fanout=1)        0.187   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X1Y73.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y79.SR       net (fanout=6)        1.118   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y79.CLK      Tsrck                 0.421   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (1.386ns logic, 3.150ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_8 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.233ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_8 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.AQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<11>
                                                       Inst_FBCtl/pa_wr_addr_8
    SLICE_X1Y77.B1       net (fanout=3)        0.967   Inst_FBCtl/pa_wr_addr<8>
    SLICE_X1Y77.B        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable544
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable544
    SLICE_X1Y73.A3       net (fanout=1)        0.801   Inst_FBCtl/Reset_OR_DriverANDClockEnable544
    SLICE_X1Y73.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X0Y79.SR       net (fanout=6)        1.118   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X0Y79.CLK      Tsrck                 0.421   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (1.347ns logic, 2.886ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X12Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_3 to Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.CQ      Tcko                  0.200   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X12Y55.DX      net (fanout=1)        0.131   Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X12Y55.CLK     Tckdi       (-Th)    -0.048   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (SLICE_X15Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA2/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA2/RstQ_3 to Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y63.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X15Y63.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X15Y63.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y50.AQ       Tcko                  0.200   Inst_FBCtl/p1_wr_data_7
                                                       Inst_FBCtl/p1_wr_data_4
    MCB_X0Y1.P1WRDATA4   net (fanout=1)        0.157   Inst_FBCtl/p1_wr_data_4
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.245ns logic, 0.157ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2999 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.848ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_1 (SLICE_X2Y71.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.771ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.587 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y74.C3       net (fanout=3)        2.455   Inst_FBCtl/p2_wr_empty
    SLICE_X3Y74.C        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y74.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y71.SR       net (fanout=6)        0.649   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y71.CLK      Tsrck                 0.442   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.771ns (3.230ns logic, 3.541ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.587 - 0.619)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd1 to Inst_FBCtl/pb_wr_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.AQ       Tcko                  0.391   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X3Y74.B5       net (fanout=38)       2.032   Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X3Y74.B        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y74.A5       net (fanout=1)        0.187   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y71.SR       net (fanout=6)        0.649   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y71.CLK      Tsrck                 0.442   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.219ns (1.351ns logic, 2.868ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.994ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.587 - 0.627)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd2 to Inst_FBCtl/pb_wr_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.DQ       Tcko                  0.408   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X3Y74.B2       net (fanout=38)       1.790   Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X3Y74.B        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y74.A5       net (fanout=1)        0.187   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y71.SR       net (fanout=6)        0.649   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y71.CLK      Tsrck                 0.442   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (1.368ns logic, 2.626ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_3 (SLICE_X2Y71.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.587 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y74.C3       net (fanout=3)        2.455   Inst_FBCtl/p2_wr_empty
    SLICE_X3Y74.C        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y74.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y71.SR       net (fanout=6)        0.649   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y71.CLK      Tsrck                 0.439   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (3.227ns logic, 3.541ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.216ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.587 - 0.619)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd1 to Inst_FBCtl/pb_wr_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.AQ       Tcko                  0.391   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X3Y74.B5       net (fanout=38)       2.032   Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X3Y74.B        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y74.A5       net (fanout=1)        0.187   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y71.SR       net (fanout=6)        0.649   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y71.CLK      Tsrck                 0.439   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.216ns (1.348ns logic, 2.868ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.991ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.587 - 0.627)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd2 to Inst_FBCtl/pb_wr_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.DQ       Tcko                  0.408   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X3Y74.B2       net (fanout=38)       1.790   Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X3Y74.B        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y74.A5       net (fanout=1)        0.187   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y71.SR       net (fanout=6)        0.649   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y71.CLK      Tsrck                 0.439   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (1.365ns logic, 2.626ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_2 (SLICE_X2Y71.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.760ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.587 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y74.C3       net (fanout=3)        2.455   Inst_FBCtl/p2_wr_empty
    SLICE_X3Y74.C        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y74.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y71.SR       net (fanout=6)        0.649   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y71.CLK      Tsrck                 0.431   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.760ns (3.219ns logic, 3.541ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.587 - 0.619)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd1 to Inst_FBCtl/pb_wr_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.AQ       Tcko                  0.391   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X3Y74.B5       net (fanout=38)       2.032   Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X3Y74.B        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y74.A5       net (fanout=1)        0.187   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y71.SR       net (fanout=6)        0.649   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y71.CLK      Tsrck                 0.431   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.208ns (1.340ns logic, 2.868ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.983ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.587 - 0.627)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd2 to Inst_FBCtl/pb_wr_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.DQ       Tcko                  0.408   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X3Y74.B2       net (fanout=38)       1.790   Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X3Y74.B        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y74.A5       net (fanout=1)        0.187   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable312
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X2Y71.SR       net (fanout=6)        0.649   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X2Y71.CLK      Tsrck                 0.431   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (1.357ns logic, 2.626ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.243 - 0.209)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.CQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_10
    MCB_X0Y1.P2WRDATA10  net (fanout=1)        0.123   Inst_FBCtl/p2_wr_data_10
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.243 - 0.209)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.BQ       Tcko                  0.200   Inst_FBCtl/p2_wr_data_3
                                                       Inst_FBCtl/p2_wr_data_1
    MCB_X0Y1.P2WRDATA1   net (fanout=1)        0.123   Inst_FBCtl/p2_wr_data_1
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.245ns logic, 0.123ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_12 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_12 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y47.AQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_12
    MCB_X0Y1.P2WRDATA12  net (fanout=1)        0.157   Inst_FBCtl/p2_wr_data_12
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.243ns logic, 0.157ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P2CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Location pin: MCB_X0Y1.P2CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1461 paths analyzed, 288 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.478ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd3 (SLICE_X28Y124.B1), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_1 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.343ns (Levels of Logic = 4)
  Clock Path Skew:      -1.100ns (0.704 - 1.804)
  Source Clock:         fx2Clk_in_IBUF rising at 0.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_1 to comm_fpga_fx2/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y118.CQ      Tcko                  0.391   comm_fpga_fx2/count<1>
                                                       comm_fpga_fx2/count_1
    SLICE_X5Y123.A1      net (fanout=4)        0.887   comm_fpga_fx2/count<1>
    SLICE_X5Y123.A       Tilo                  0.259   N390
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>1_SW1
    SLICE_X7Y123.A1      net (fanout=1)        1.315   N390
    SLICE_X7Y123.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X28Y124.D3     net (fanout=4)        4.993   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X28Y124.DMUX   Tilo                  0.251   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd3-In1_SW0
    SLICE_X28Y124.B1     net (fanout=1)        0.647   N567
    SLICE_X28Y124.CLK    Tas                   0.341   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
                                                       comm_fpga_fx2/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      9.343ns (1.501ns logic, 7.842ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_3 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.324ns (Levels of Logic = 4)
  Clock Path Skew:      -1.100ns (0.704 - 1.804)
  Source Clock:         fx2Clk_in_IBUF rising at 0.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_3 to comm_fpga_fx2/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y118.CQ      Tcko                  0.408   comm_fpga_fx2/count<3>
                                                       comm_fpga_fx2/count_3
    SLICE_X5Y123.A2      net (fanout=4)        0.851   comm_fpga_fx2/count<3>
    SLICE_X5Y123.A       Tilo                  0.259   N390
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>1_SW1
    SLICE_X7Y123.A1      net (fanout=1)        1.315   N390
    SLICE_X7Y123.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X28Y124.D3     net (fanout=4)        4.993   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X28Y124.DMUX   Tilo                  0.251   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd3-In1_SW0
    SLICE_X28Y124.B1     net (fanout=1)        0.647   N567
    SLICE_X28Y124.CLK    Tas                   0.341   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
                                                       comm_fpga_fx2/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      9.324ns (1.518ns logic, 7.806ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_7 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.166ns (Levels of Logic = 4)
  Clock Path Skew:      -1.098ns (0.704 - 1.802)
  Source Clock:         fx2Clk_in_IBUF rising at 0.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_7 to comm_fpga_fx2/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y119.CQ      Tcko                  0.408   comm_fpga_fx2/count<7>
                                                       comm_fpga_fx2/count_7
    SLICE_X5Y123.A4      net (fanout=4)        0.693   comm_fpga_fx2/count<7>
    SLICE_X5Y123.A       Tilo                  0.259   N390
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>1_SW1
    SLICE_X7Y123.A1      net (fanout=1)        1.315   N390
    SLICE_X7Y123.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X28Y124.D3     net (fanout=4)        4.993   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X28Y124.DMUX   Tilo                  0.251   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd3-In1_SW0
    SLICE_X28Y124.B1     net (fanout=1)        0.647   N567
    SLICE_X28Y124.CLK    Tas                   0.341   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
                                                       comm_fpga_fx2/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      9.166ns (1.518ns logic, 7.648ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd2 (SLICE_X28Y124.C6), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_1 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.768ns (Levels of Logic = 4)
  Clock Path Skew:      -1.100ns (0.704 - 1.804)
  Source Clock:         fx2Clk_in_IBUF rising at 0.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_1 to comm_fpga_fx2/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y118.CQ      Tcko                  0.391   comm_fpga_fx2/count<1>
                                                       comm_fpga_fx2/count_1
    SLICE_X5Y123.A1      net (fanout=4)        0.887   comm_fpga_fx2/count<1>
    SLICE_X5Y123.A       Tilo                  0.259   N390
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>1_SW1
    SLICE_X7Y123.A1      net (fanout=1)        1.315   N390
    SLICE_X7Y123.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X28Y124.D3     net (fanout=4)        4.993   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X28Y124.D      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2-In1_SW0
    SLICE_X28Y124.C6     net (fanout=1)        0.118   N565
    SLICE_X28Y124.CLK    Tas                   0.341   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2-In1
                                                       comm_fpga_fx2/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.768ns (1.455ns logic, 7.313ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_3 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.749ns (Levels of Logic = 4)
  Clock Path Skew:      -1.100ns (0.704 - 1.804)
  Source Clock:         fx2Clk_in_IBUF rising at 0.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_3 to comm_fpga_fx2/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y118.CQ      Tcko                  0.408   comm_fpga_fx2/count<3>
                                                       comm_fpga_fx2/count_3
    SLICE_X5Y123.A2      net (fanout=4)        0.851   comm_fpga_fx2/count<3>
    SLICE_X5Y123.A       Tilo                  0.259   N390
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>1_SW1
    SLICE_X7Y123.A1      net (fanout=1)        1.315   N390
    SLICE_X7Y123.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X28Y124.D3     net (fanout=4)        4.993   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X28Y124.D      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2-In1_SW0
    SLICE_X28Y124.C6     net (fanout=1)        0.118   N565
    SLICE_X28Y124.CLK    Tas                   0.341   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2-In1
                                                       comm_fpga_fx2/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.749ns (1.472ns logic, 7.277ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_7 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.591ns (Levels of Logic = 4)
  Clock Path Skew:      -1.098ns (0.704 - 1.802)
  Source Clock:         fx2Clk_in_IBUF rising at 0.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_7 to comm_fpga_fx2/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y119.CQ      Tcko                  0.408   comm_fpga_fx2/count<7>
                                                       comm_fpga_fx2/count_7
    SLICE_X5Y123.A4      net (fanout=4)        0.693   comm_fpga_fx2/count<7>
    SLICE_X5Y123.A       Tilo                  0.259   N390
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>1_SW1
    SLICE_X7Y123.A1      net (fanout=1)        1.315   N390
    SLICE_X7Y123.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X28Y124.D3     net (fanout=4)        4.993   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X28Y124.D      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2-In1_SW0
    SLICE_X28Y124.C6     net (fanout=1)        0.118   N565
    SLICE_X28Y124.CLK    Tas                   0.341   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2-In1
                                                       comm_fpga_fx2/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.591ns (1.472ns logic, 7.119ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd1 (SLICE_X28Y124.A3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_1 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.630ns (Levels of Logic = 3)
  Clock Path Skew:      -1.100ns (0.704 - 1.804)
  Source Clock:         fx2Clk_in_IBUF rising at 0.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_1 to comm_fpga_fx2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y118.CQ      Tcko                  0.391   comm_fpga_fx2/count<1>
                                                       comm_fpga_fx2/count_1
    SLICE_X5Y123.A1      net (fanout=4)        0.887   comm_fpga_fx2/count<1>
    SLICE_X5Y123.A       Tilo                  0.259   N390
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>1_SW1
    SLICE_X7Y123.A1      net (fanout=1)        1.315   N390
    SLICE_X7Y123.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X28Y124.A3     net (fanout=4)        5.178   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X28Y124.CLK    Tas                   0.341   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd1-In2
                                                       comm_fpga_fx2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.630ns (1.250ns logic, 7.380ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_3 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.611ns (Levels of Logic = 3)
  Clock Path Skew:      -1.100ns (0.704 - 1.804)
  Source Clock:         fx2Clk_in_IBUF rising at 0.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_3 to comm_fpga_fx2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y118.CQ      Tcko                  0.408   comm_fpga_fx2/count<3>
                                                       comm_fpga_fx2/count_3
    SLICE_X5Y123.A2      net (fanout=4)        0.851   comm_fpga_fx2/count<3>
    SLICE_X5Y123.A       Tilo                  0.259   N390
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>1_SW1
    SLICE_X7Y123.A1      net (fanout=1)        1.315   N390
    SLICE_X7Y123.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X28Y124.A3     net (fanout=4)        5.178   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X28Y124.CLK    Tas                   0.341   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd1-In2
                                                       comm_fpga_fx2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.611ns (1.267ns logic, 7.344ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_7 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.453ns (Levels of Logic = 3)
  Clock Path Skew:      -1.098ns (0.704 - 1.802)
  Source Clock:         fx2Clk_in_IBUF rising at 0.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_7 to comm_fpga_fx2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y119.CQ      Tcko                  0.408   comm_fpga_fx2/count<7>
                                                       comm_fpga_fx2/count_7
    SLICE_X5Y123.A4      net (fanout=4)        0.693   comm_fpga_fx2/count<7>
    SLICE_X5Y123.A       Tilo                  0.259   N390
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>1_SW1
    SLICE_X7Y123.A1      net (fanout=1)        1.315   N390
    SLICE_X7Y123.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X28Y124.A3     net (fanout=4)        5.178   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X28Y124.CLK    Tas                   0.341   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd1-In2
                                                       comm_fpga_fx2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.453ns (1.267ns logic, 7.186ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point j_1 (SLICE_X30Y107.CE), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/chanAddr_0 (FF)
  Destination:          j_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.089ns (Levels of Logic = 1)
  Clock Path Skew:      0.743ns (0.860 - 0.117)
  Source Clock:         fx2Clk_in_IBUF rising at 20.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/chanAddr_0 to j_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y118.AQ     Tcko                  0.200   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_0
    SLICE_X30Y109.D4     net (fanout=19)       0.624   comm_fpga_fx2/chanAddr<0>
    SLICE_X30Y109.D      Tilo                  0.156   _n01881
                                                       _n01881
    SLICE_X30Y107.CE     net (fanout=2)        0.211   _n01881
    SLICE_X30Y107.CLK    Tckce       (-Th)     0.102   j<1>
                                                       j_1
    -------------------------------------------------  ---------------------------
    Total                                      1.089ns (0.254ns logic, 0.835ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/chanAddr_2 (FF)
  Destination:          j_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.326ns (Levels of Logic = 1)
  Clock Path Skew:      0.743ns (0.860 - 0.117)
  Source Clock:         fx2Clk_in_IBUF rising at 20.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/chanAddr_2 to j_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y118.CQ     Tcko                  0.200   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_2
    SLICE_X30Y109.D2     net (fanout=10)       0.861   comm_fpga_fx2/chanAddr<2>
    SLICE_X30Y109.D      Tilo                  0.156   _n01881
                                                       _n01881
    SLICE_X30Y107.CE     net (fanout=2)        0.211   _n01881
    SLICE_X30Y107.CLK    Tckce       (-Th)     0.102   j<1>
                                                       j_1
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (0.254ns logic, 1.072ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/chanAddr_1 (FF)
  Destination:          j_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.341ns (Levels of Logic = 1)
  Clock Path Skew:      0.743ns (0.860 - 0.117)
  Source Clock:         fx2Clk_in_IBUF rising at 20.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/chanAddr_1 to j_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y118.BQ     Tcko                  0.200   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_1
    SLICE_X30Y109.D1     net (fanout=19)       0.876   comm_fpga_fx2/chanAddr<1>
    SLICE_X30Y109.D      Tilo                  0.156   _n01881
                                                       _n01881
    SLICE_X30Y107.CE     net (fanout=2)        0.211   _n01881
    SLICE_X30Y107.CLK    Tckce       (-Th)     0.102   j<1>
                                                       j_1
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.254ns logic, 1.087ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point j_0 (SLICE_X30Y107.CE), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/chanAddr_0 (FF)
  Destination:          j_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 1)
  Clock Path Skew:      0.743ns (0.860 - 0.117)
  Source Clock:         fx2Clk_in_IBUF rising at 20.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/chanAddr_0 to j_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y118.AQ     Tcko                  0.200   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_0
    SLICE_X30Y109.D4     net (fanout=19)       0.624   comm_fpga_fx2/chanAddr<0>
    SLICE_X30Y109.D      Tilo                  0.156   _n01881
                                                       _n01881
    SLICE_X30Y107.CE     net (fanout=2)        0.211   _n01881
    SLICE_X30Y107.CLK    Tckce       (-Th)     0.092   j<1>
                                                       j_0
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.264ns logic, 0.835ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/chanAddr_2 (FF)
  Destination:          j_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.336ns (Levels of Logic = 1)
  Clock Path Skew:      0.743ns (0.860 - 0.117)
  Source Clock:         fx2Clk_in_IBUF rising at 20.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/chanAddr_2 to j_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y118.CQ     Tcko                  0.200   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_2
    SLICE_X30Y109.D2     net (fanout=10)       0.861   comm_fpga_fx2/chanAddr<2>
    SLICE_X30Y109.D      Tilo                  0.156   _n01881
                                                       _n01881
    SLICE_X30Y107.CE     net (fanout=2)        0.211   _n01881
    SLICE_X30Y107.CLK    Tckce       (-Th)     0.092   j<1>
                                                       j_0
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (0.264ns logic, 1.072ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/chanAddr_1 (FF)
  Destination:          j_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.351ns (Levels of Logic = 1)
  Clock Path Skew:      0.743ns (0.860 - 0.117)
  Source Clock:         fx2Clk_in_IBUF rising at 20.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/chanAddr_1 to j_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y118.BQ     Tcko                  0.200   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_1
    SLICE_X30Y109.D1     net (fanout=19)       0.876   comm_fpga_fx2/chanAddr<1>
    SLICE_X30Y109.D      Tilo                  0.156   _n01881
                                                       _n01881
    SLICE_X30Y107.CE     net (fanout=2)        0.211   _n01881
    SLICE_X30Y107.CLK    Tckce       (-Th)     0.092   j<1>
                                                       j_0
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (0.264ns logic, 1.087ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd4 (SLICE_X28Y123.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.259ns (0.260 - 0.001)
  Source Clock:         fx2Clk_in_IBUF rising at 20.000ns
  Destination Clock:    fx2Clk_in_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/state_FSM_FFd2 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y124.CQ     Tcko                  0.200   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X28Y123.A3     net (fanout=69)       0.285   comm_fpga_fx2/state_FSM_FFd2
    SLICE_X28Y123.CLK    Tah         (-Th)    -0.190   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.390ns logic, 0.285ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: comm_fpga_fx2/count<3>/CLK
  Logical resource: comm_fpga_fx2/count_2/CK
  Location pin: SLICE_X4Y118.CLK
  Clock network: fx2Clk_in_IBUF
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: comm_fpga_fx2/count<3>/CLK
  Logical resource: comm_fpga_fx2/count_3/CK
  Location pin: SLICE_X4Y118.CLK
  Clock network: fx2Clk_in_IBUF
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: comm_fpga_fx2/count<7>/CLK
  Logical resource: comm_fpga_fx2/count_6/CK
  Location pin: SLICE_X4Y119.CLK
  Clock network: fx2Clk_in_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y2.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6237 paths analyzed, 1481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.083ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (SLICE_X52Y23.B4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.466ns (Levels of Logic = 4)
  Clock Path Skew:      -0.065ns (0.449 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.AQ       Tcko                  0.391   Inst_camctlA/Inst_TWICtl/dSda
                                                       Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X50Y21.B2      net (fanout=11)       2.270   Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X50Y21.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X54Y25.A4      net (fanout=4)        1.092   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X54Y25.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1158_o_AND_150_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X52Y23.C6      net (fanout=1)        0.541   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X52Y23.C       Tilo                  0.204   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X52Y23.B4      net (fanout=1)        0.269   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X52Y23.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.466ns (1.294ns logic, 4.172ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.605ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.449 - 0.507)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dScl to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y10.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/dScl
                                                       Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X50Y21.B3      net (fanout=7)        1.409   Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X50Y21.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X54Y25.A4      net (fanout=4)        1.092   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X54Y25.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1158_o_AND_150_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X52Y23.C6      net (fanout=1)        0.541   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X52Y23.C       Tilo                  0.204   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X52Y23.B4      net (fanout=1)        0.269   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X52Y23.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.605ns (1.294ns logic, 3.311ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.366ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.230 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/rSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y26.CQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/rSda
                                                       Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X50Y21.B1      net (fanout=5)        1.114   Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X50Y21.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X54Y25.A4      net (fanout=4)        1.092   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X54Y25.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1158_o_AND_150_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X52Y23.C6      net (fanout=1)        0.541   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X52Y23.C       Tilo                  0.204   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X52Y23.B4      net (fanout=1)        0.269   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X52Y23.CLK     Tas                   0.289   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (1.350ns logic, 3.016ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/RST_O (SLICE_X36Y21.A5), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_19 (FF)
  Destination:          Inst_camctlB/RST_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.288ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_19 to Inst_camctlB/RST_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.DQ      Tcko                  0.408   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_19
    SLICE_X37Y22.C3      net (fanout=3)        1.079   Inst_camctlB/rstCnt<19>
    SLICE_X37Y22.C       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511_SW0
    SLICE_X37Y22.B5      net (fanout=1)        0.358   N4
    SLICE_X37Y22.B       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511
    SLICE_X37Y22.A5      net (fanout=2)        0.192   Inst_camctlB/_n01511
    SLICE_X37Y22.A       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01381_SW0
    SLICE_X36Y21.C4      net (fanout=1)        0.507   N64
    SLICE_X36Y21.C       Tilo                  0.205   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n01381
    SLICE_X36Y21.D3      net (fanout=2)        0.384   Inst_camctlB/_n01381
    SLICE_X36Y21.D       Tilo                  0.205   Inst_camctlB/RST_O
                                                       Inst_camctlB/PWR_152_o_rstCnt[21]_equal_2_o<21>1
    SLICE_X36Y21.B1      net (fanout=2)        0.458   Inst_camctlB/PWR_152_o_rstCnt[21]_equal_2_o
    SLICE_X36Y21.B       Tilo                  0.205   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n0151
    SLICE_X36Y21.A5      net (fanout=1)        0.169   Inst_camctlB/_n0151
    SLICE_X36Y21.CLK     Tas                   0.341   Inst_camctlB/RST_O
                                                       Inst_camctlB/RST_O_rstpot
                                                       Inst_camctlB/RST_O
    -------------------------------------------------  ---------------------------
    Total                                      5.288ns (2.141ns logic, 3.147ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_17 (FF)
  Destination:          Inst_camctlB/RST_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.146ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_17 to Inst_camctlB/RST_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.BQ      Tcko                  0.408   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_17
    SLICE_X37Y22.C4      net (fanout=3)        0.937   Inst_camctlB/rstCnt<17>
    SLICE_X37Y22.C       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511_SW0
    SLICE_X37Y22.B5      net (fanout=1)        0.358   N4
    SLICE_X37Y22.B       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511
    SLICE_X37Y22.A5      net (fanout=2)        0.192   Inst_camctlB/_n01511
    SLICE_X37Y22.A       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01381_SW0
    SLICE_X36Y21.C4      net (fanout=1)        0.507   N64
    SLICE_X36Y21.C       Tilo                  0.205   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n01381
    SLICE_X36Y21.D3      net (fanout=2)        0.384   Inst_camctlB/_n01381
    SLICE_X36Y21.D       Tilo                  0.205   Inst_camctlB/RST_O
                                                       Inst_camctlB/PWR_152_o_rstCnt[21]_equal_2_o<21>1
    SLICE_X36Y21.B1      net (fanout=2)        0.458   Inst_camctlB/PWR_152_o_rstCnt[21]_equal_2_o
    SLICE_X36Y21.B       Tilo                  0.205   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n0151
    SLICE_X36Y21.A5      net (fanout=1)        0.169   Inst_camctlB/_n0151
    SLICE_X36Y21.CLK     Tas                   0.341   Inst_camctlB/RST_O
                                                       Inst_camctlB/RST_O_rstpot
                                                       Inst_camctlB/RST_O
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (2.141ns logic, 3.005ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_12 (FF)
  Destination:          Inst_camctlB/RST_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.003ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.237 - 0.248)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_12 to Inst_camctlB/RST_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.AQ      Tcko                  0.408   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_12
    SLICE_X37Y22.C6      net (fanout=3)        0.794   Inst_camctlB/rstCnt<12>
    SLICE_X37Y22.C       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511_SW0
    SLICE_X37Y22.B5      net (fanout=1)        0.358   N4
    SLICE_X37Y22.B       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511
    SLICE_X37Y22.A5      net (fanout=2)        0.192   Inst_camctlB/_n01511
    SLICE_X37Y22.A       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01381_SW0
    SLICE_X36Y21.C4      net (fanout=1)        0.507   N64
    SLICE_X36Y21.C       Tilo                  0.205   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n01381
    SLICE_X36Y21.D3      net (fanout=2)        0.384   Inst_camctlB/_n01381
    SLICE_X36Y21.D       Tilo                  0.205   Inst_camctlB/RST_O
                                                       Inst_camctlB/PWR_152_o_rstCnt[21]_equal_2_o<21>1
    SLICE_X36Y21.B1      net (fanout=2)        0.458   Inst_camctlB/PWR_152_o_rstCnt[21]_equal_2_o
    SLICE_X36Y21.B       Tilo                  0.205   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n0151
    SLICE_X36Y21.A5      net (fanout=1)        0.169   Inst_camctlB/_n0151
    SLICE_X36Y21.CLK     Tas                   0.341   Inst_camctlB/RST_O
                                                       Inst_camctlB/RST_O_rstpot
                                                       Inst_camctlB/RST_O
    -------------------------------------------------  ---------------------------
    Total                                      5.003ns (2.141ns logic, 2.862ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (SLICE_X19Y21.B6), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.042ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.478 - 0.535)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y2.AQ       Tcko                  0.408   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X22Y18.B2      net (fanout=10)       1.749   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X22Y18.B       Tilo                  0.203   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X20Y22.A2      net (fanout=4)        0.974   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X20Y22.A       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X19Y21.C2      net (fanout=1)        0.637   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X19Y21.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X19Y21.B6      net (fanout=1)        0.285   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X19Y21.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.042ns (1.397ns logic, 3.645ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.293ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.478 - 0.534)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dScl to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.AQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/dScl
                                                       Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X22Y18.B3      net (fanout=7)        1.000   Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X22Y18.B       Tilo                  0.203   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X20Y22.A2      net (fanout=4)        0.974   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X20Y22.A       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X19Y21.C2      net (fanout=1)        0.637   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X19Y21.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X19Y21.B6      net (fanout=1)        0.285   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X19Y21.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.293ns (1.397ns logic, 2.896ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.148 - 0.152)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.AMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X18Y22.B4      net (fanout=4)        1.200   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X18Y22.B       Tilo                  0.203   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In31
                                                       Inst_camctlB/Inst_TWICtl/Mcount_sclCnt_xor<4>111
    SLICE_X18Y22.C4      net (fanout=6)        0.282   Inst_camctlB/Inst_TWICtl/Mcount_sclCnt_xor<4>11
    SLICE_X18Y22.C       Tilo                  0.204   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In31
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In41
    SLICE_X19Y21.C1      net (fanout=13)       1.116   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In4
    SLICE_X19Y21.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X19Y21.B6      net (fanout=1)        0.285   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X19Y21.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (1.449ns logic, 2.883ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM9 (SLICE_X18Y24.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/regData1_0 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.066 - 0.063)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/regData1_0 to Inst_camctlB/Mram_CamInitRAM9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.AQ      Tcko                  0.200   Inst_camctlB/initFb<11>
                                                       Inst_camctlB/regData1_0
    SLICE_X18Y24.DI      net (fanout=1)        0.123   Inst_camctlB/initFb<8>
    SLICE_X18Y24.CLK     Tdh         (-Th)     0.002   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM9
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.198ns logic, 0.123ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM12 (SLICE_X22Y24.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/regData1_3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM12 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/regData1_3 to Inst_camctlB/Mram_CamInitRAM12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.DQ      Tcko                  0.200   Inst_camctlB/initFb<11>
                                                       Inst_camctlB/regData1_3
    SLICE_X22Y24.BI      net (fanout=1)        0.123   Inst_camctlB/initFb<11>
    SLICE_X22Y24.CLK     Tdh         (-Th)     0.000   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM12
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.200ns logic, 0.123ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM9 (SLICE_X56Y27.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Mram_CamInitRAM9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y28.AQ      Tcko                  0.198   Inst_camctlA/initA<3>
                                                       Inst_camctlA/initA_0
    SLICE_X56Y27.D1      net (fanout=22)       0.418   Inst_camctlA/initA<0>
    SLICE_X56Y27.CLK     Tah         (-Th)     0.293   Inst_camctlA/_n0130<20>
                                                       Inst_camctlA/Mram_CamInitRAM9
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (-0.095ns logic, 0.418ns route)
                                                       (-29.4% logic, 129.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 6.66666667 PHASE 0.750075008 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         6.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        6.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 0.416666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14086 paths analyzed, 1340 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.758ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (SLICE_X25Y88.C2), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.594ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.233 - 0.251)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X24Y88.C3      net (fanout=43)       3.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X24Y88.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
    SLICE_X21Y88.C3      net (fanout=6)        0.719   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
    SLICE_X21Y88.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X25Y88.A4      net (fanout=1)        0.500   N476
    SLICE_X25Y88.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X25Y88.C2      net (fanout=3)        0.439   N321
    SLICE_X25Y88.CLK     Tas                   0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      6.594ns (1.436ns logic, 5.158ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      5.202ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y89.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X22Y88.A1      net (fanout=13)       0.941   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X22Y88.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X22Y89.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X22Y89.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X21Y88.C2      net (fanout=5)        1.507   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X21Y88.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X25Y88.A4      net (fanout=1)        0.500   N476
    SLICE_X25Y88.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X25Y88.C2      net (fanout=3)        0.439   N321
    SLICE_X25Y88.CLK     Tas                   0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (1.812ns logic, 3.390ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      5.072ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y89.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X22Y88.A2      net (fanout=7)        0.804   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X22Y88.COUT    Topcya                0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>_rt
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X22Y89.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X22Y89.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X21Y88.C2      net (fanout=5)        1.507   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X21Y88.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X25Y88.A4      net (fanout=1)        0.500   N476
    SLICE_X25Y88.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X25Y88.C2      net (fanout=3)        0.439   N321
    SLICE_X25Y88.CLK     Tas                   0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      5.072ns (1.819ns logic, 3.253ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (SLICE_X25Y88.D5), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.543ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.233 - 0.251)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X24Y88.C3      net (fanout=43)       3.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X24Y88.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
    SLICE_X21Y88.C3      net (fanout=6)        0.719   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
    SLICE_X21Y88.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X25Y88.A4      net (fanout=1)        0.500   N476
    SLICE_X25Y88.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X25Y88.D5      net (fanout=3)        0.388   N321
    SLICE_X25Y88.CLK     Tas                   0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      6.543ns (1.436ns logic, 5.107ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Requirement:          24.002ns
  Data Path Delay:      5.151ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y89.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X22Y88.A1      net (fanout=13)       0.941   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X22Y88.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X22Y89.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X22Y89.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X21Y88.C2      net (fanout=5)        1.507   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X21Y88.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X25Y88.A4      net (fanout=1)        0.500   N476
    SLICE_X25Y88.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X25Y88.D5      net (fanout=3)        0.388   N321
    SLICE_X25Y88.CLK     Tas                   0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (1.812ns logic, 3.339ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Requirement:          24.002ns
  Data Path Delay:      5.021ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y89.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X22Y88.A2      net (fanout=7)        0.804   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X22Y88.COUT    Topcya                0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>_rt
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X22Y89.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X22Y89.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X21Y88.C2      net (fanout=5)        1.507   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X21Y88.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X25Y88.A4      net (fanout=1)        0.500   N476
    SLICE_X25Y88.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X25Y88.D5      net (fanout=3)        0.388   N321
    SLICE_X25Y88.CLK     Tas                   0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      5.021ns (1.819ns logic, 3.202ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1 (SLICE_X31Y90.BX), 354 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.473ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.453 - 0.497)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y89.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X21Y90.D2      net (fanout=10)       1.059   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X21Y90.D       Tilo                  0.259   N263
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_SW0
    SLICE_X21Y91.A1      net (fanout=3)        0.774   N263
    SLICE_X21Y91.A       Tilo                  0.259   N134
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X20Y90.A5      net (fanout=14)       0.357   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X20Y90.A       Tilo                  0.205   N319
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW2
    SLICE_X18Y88.CX      net (fanout=8)        0.753   N318
    SLICE_X18Y88.CMUX    Tcxc                  0.164   N356
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv5_rstpot_SW14
    SLICE_X19Y88.D2      net (fanout=1)        0.621   N358
    SLICE_X19Y88.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_dpot
    SLICE_X31Y90.BX      net (fanout=1)        1.309   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_dpot
    SLICE_X31Y90.CLK     Tdick                 0.063   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
    -------------------------------------------------  ---------------------------
    Total                                      6.473ns (1.600ns logic, 4.873ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.345ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.453 - 0.495)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y88.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X23Y90.C4      net (fanout=15)       1.154   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X23Y90.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_185_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_185_o1_SW0
    SLICE_X21Y91.A5      net (fanout=4)        0.551   N133
    SLICE_X21Y91.A       Tilo                  0.259   N134
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X20Y90.A5      net (fanout=14)       0.357   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X20Y90.A       Tilo                  0.205   N319
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW2
    SLICE_X18Y88.CX      net (fanout=8)        0.753   N318
    SLICE_X18Y88.CMUX    Tcxc                  0.164   N356
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv5_rstpot_SW14
    SLICE_X19Y88.D2      net (fanout=1)        0.621   N358
    SLICE_X19Y88.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_dpot
    SLICE_X31Y90.BX      net (fanout=1)        1.309   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_dpot
    SLICE_X31Y90.CLK     Tdick                 0.063   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (1.600ns logic, 4.745ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.292ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.453 - 0.495)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y88.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    SLICE_X21Y90.D1      net (fanout=21)       0.878   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
    SLICE_X21Y90.D       Tilo                  0.259   N263
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_SW0
    SLICE_X21Y91.A1      net (fanout=3)        0.774   N263
    SLICE_X21Y91.A       Tilo                  0.259   N134
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X20Y90.A5      net (fanout=14)       0.357   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X20Y90.A       Tilo                  0.205   N319
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW2
    SLICE_X18Y88.CX      net (fanout=8)        0.753   N318
    SLICE_X18Y88.CMUX    Tcxc                  0.164   N356
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv5_rstpot_SW14
    SLICE_X19Y88.D2      net (fanout=1)        0.621   N358
    SLICE_X19Y88.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_dpot
    SLICE_X31Y90.BX      net (fanout=1)        1.309   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_dpot
    SLICE_X31Y90.CLK     Tdick                 0.063   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (1.600ns logic, 4.692ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg (SLICE_X2Y88.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.066 - 0.062)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y87.DQ       Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X2Y88.CE       net (fanout=29)       0.175   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X2Y88.CLK      Tckce       (-Th)     0.092   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.106ns logic, 0.175ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (SLICE_X4Y87.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.DQ       Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    SLICE_X4Y87.D6       net (fanout=3)        0.021   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    SLICE_X4Y87.CLK      Tah         (-Th)    -0.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/Mmux_ADDR_PHASE_ST_ALMOST_READY_ST_MUX_329_o11
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (SLICE_X0Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    SLICE_X0Y91.A6       net (fanout=3)        0.026   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    SLICE_X0Y91.CLK      Tah         (-Th)    -0.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/Mmux_ADDR_PHASE_ST_ALMOST_READY2_ST_MUX_342_o11
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.272ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X6Y78.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.476ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.496 - 0.492)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.BMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    OLOGIC_X12Y119.D1    net (fanout=1)        2.961   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>
    OLOGIC_X12Y119.CLKDIVTosdck_D             -0.024   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (0.437ns logic, 2.961ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.377ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.496 - 0.505)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y95.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0
    OLOGIC_X12Y118.D1    net (fanout=1)        3.010   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<0>
    OLOGIC_X12Y118.CLKDIVTosdck_D             -0.024   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (0.367ns logic, 3.010ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.150ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.496 - 0.505)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y95.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3
    OLOGIC_X12Y118.D4    net (fanout=1)        2.810   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
    OLOGIC_X12Y118.CLKDIVTosdck_D             -0.051   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.340ns logic, 2.810ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1 (SLICE_X8Y95.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_6 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.542ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.991 - 0.947)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_6 to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y95.AMUX     Tshcko                0.244   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_6
    SLICE_X8Y95.B6       net (fanout=1)        0.108   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
    SLICE_X8Y95.CLK      Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT21
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (0.434ns logic, 0.108ns route)
                                                       (80.1% logic, 19.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (SLICE_X8Y95.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.548ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.991 - 0.946)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8 to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y94.CQ       Tcko                  0.200   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8
    SLICE_X8Y95.D5       net (fanout=1)        0.158   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<8>
    SLICE_X8Y95.CLK      Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.390ns logic, 0.158ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (SLICE_X13Y96.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.979 - 0.947)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y95.AQ      Tcko                  0.198   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X13Y96.B4      net (fanout=15)       0.216   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X13Y96.CLK     Tah         (-Th)    -0.155   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT51
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.353ns logic, 0.216ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X8Y95.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X8Y95.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7725 paths analyzed, 1155 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.469ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 (SLICE_X9Y61.D1), 120 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.367ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.AQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<1>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    SLICE_X0Y48.A4       net (fanout=13)       1.997   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<1>
    SLICE_X0Y48.A        Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>11
    SLICE_X11Y61.D3      net (fanout=4)        1.762   Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>1
    SLICE_X11Y61.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>_cy<0>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>_cy<0>41
    SLICE_X9Y62.B2       net (fanout=1)        0.648   Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>_cy<0>3
    SLICE_X9Y62.B        Tilo                  0.259   N173
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<4>2
    SLICE_X9Y62.A3       net (fanout=1)        0.458   Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<4>2
    SLICE_X9Y62.A        Tilo                  0.259   N173
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<4>3
    SLICE_X9Y61.D1       net (fanout=1)        0.790   Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<4>
    SLICE_X9Y61.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      7.367ns (1.712ns logic, 5.655ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.167ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y60.AQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1
    SLICE_X0Y48.A1       net (fanout=18)       1.814   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<1>
    SLICE_X0Y48.A        Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>11
    SLICE_X11Y61.D3      net (fanout=4)        1.762   Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>1
    SLICE_X11Y61.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>_cy<0>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>_cy<0>41
    SLICE_X9Y62.B2       net (fanout=1)        0.648   Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>_cy<0>3
    SLICE_X9Y62.B        Tilo                  0.259   N173
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<4>2
    SLICE_X9Y62.A3       net (fanout=1)        0.458   Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<4>2
    SLICE_X9Y62.A        Tilo                  0.259   N173
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<4>3
    SLICE_X9Y61.D1       net (fanout=1)        0.790   Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<4>
    SLICE_X9Y61.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      7.167ns (1.695ns logic, 5.472ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.022ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y60.AQ       Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1
    SLICE_X0Y48.A2       net (fanout=18)       1.613   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<1>
    SLICE_X0Y48.A        Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>11
    SLICE_X11Y61.D3      net (fanout=4)        1.762   Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>1
    SLICE_X11Y61.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>_cy<0>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>_cy<0>41
    SLICE_X9Y62.B2       net (fanout=1)        0.648   Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>_cy<0>3
    SLICE_X9Y62.B        Tilo                  0.259   N173
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<4>2
    SLICE_X9Y62.A3       net (fanout=1)        0.458   Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<4>2
    SLICE_X9Y62.A        Tilo                  0.259   N173
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<4>3
    SLICE_X9Y61.D1       net (fanout=1)        0.790   Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<4>
    SLICE_X9Y61.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      7.022ns (1.751ns logic, 5.271ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_3 (SLICE_X17Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_3 (FF)
  Requirement:          0.074ns
  Data Path Delay:      1.151ns (Levels of Logic = 1)
  Clock Path Skew:      3.959ns (6.457 - 2.498)
  Source Clock:         mcb_drp_clk rising at 1824.182ns
  Destination Clock:    PClk rising at 1824.256ns
  Clock Uncertainty:    0.496ns

  Clock Uncertainty:          0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.452ns
    Phase Error (PE):           0.266ns

  Maximum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to Inst_FBCtl/Inst_LocalRstC/RstQ_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y76.AQ      Tcko                  0.212   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X16Y76.D2      net (fanout=4)        0.412   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X16Y76.D       Tilo                  0.151   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       Inst_FBCtl/RstC1
    SLICE_X17Y76.SR      net (fanout=1)        0.166   Inst_FBCtl/RstC
    SLICE_X17Y76.CLK     Trck                  0.210   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_3
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.573ns logic, 0.578ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_4 (SLICE_X17Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_4 (FF)
  Requirement:          0.074ns
  Data Path Delay:      1.144ns (Levels of Logic = 1)
  Clock Path Skew:      3.959ns (6.457 - 2.498)
  Source Clock:         mcb_drp_clk rising at 1824.182ns
  Destination Clock:    PClk rising at 1824.256ns
  Clock Uncertainty:    0.496ns

  Clock Uncertainty:          0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.452ns
    Phase Error (PE):           0.266ns

  Maximum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to Inst_FBCtl/Inst_LocalRstC/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y76.AQ      Tcko                  0.212   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X16Y76.D2      net (fanout=4)        0.412   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X16Y76.D       Tilo                  0.151   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       Inst_FBCtl/RstC1
    SLICE_X17Y76.SR      net (fanout=1)        0.166   Inst_FBCtl/RstC
    SLICE_X17Y76.CLK     Trck                  0.203   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.566ns logic, 0.578ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/int_rd_mode_0 (SLICE_X4Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O (FF)
  Destination:          Inst_FBCtl/int_rd_mode_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.777ns (1.017 - 0.240)
  Source Clock:         Inst_SysCon/pllout_x1 rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O to Inst_FBCtl/int_rd_mode_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y82.AMUX    Tshcko                0.238   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O
    SLICE_X4Y77.AX       net (fanout=2)        0.760   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O
    SLICE_X4Y77.CLK      Tckdi       (-Th)    -0.048   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_0
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.286ns logic, 0.760ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/int_rd_mode_1 (SLICE_X4Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O (FF)
  Destination:          Inst_FBCtl/int_rd_mode_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.195ns (Levels of Logic = 0)
  Clock Path Skew:      0.787ns (1.017 - 0.230)
  Source Clock:         Inst_SysCon/pllout_x1 rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O to Inst_FBCtl/int_rd_mode_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y88.AMUX    Tshcko                0.238   Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O
    SLICE_X4Y77.BX       net (fanout=2)        0.909   Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O
    SLICE_X4Y77.CLK      Tckdi       (-Th)    -0.048   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_1
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.286ns logic, 0.909ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_4 (SLICE_X17Y76.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstC/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstC/RstQ_3 to Inst_FBCtl/Inst_LocalRstC/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y76.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X17Y76.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X17Y76.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X18Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.192ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_11 (SLICE_X45Y6.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<3> (PAD)
  Destination:          Inst_camctlA/D_O_11 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.951ns (Levels of Logic = 2)
  Clock Path Delay:     1.784ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<3> to Inst_camctlA/D_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U16.I                Tiopi                 0.887   CAMA_D_I<3>
                                                       CAMA_D_I<3>
                                                       CAMA_D_I_3_IBUF
                                                       ProtoComp77.IMUX.4
    SLICE_X45Y6.D4       net (fanout=1)        1.828   CAMA_D_I_3_IBUF
    SLICE_X45Y6.CLK      Tas                   0.236   Inst_camctlA/D_O<11>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT31
                                                       Inst_camctlA/D_O_11
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (1.123ns logic, 1.828ns route)
                                                       (38.1% logic, 61.9% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp79.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X45Y6.CLK      net (fanout=32)       0.697   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.822ns logic, 0.962ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_12 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_12 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.940ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp77.IMUX.5
    SLICE_X41Y6.A5       net (fanout=1)        1.817   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.236   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT41
                                                       Inst_camctlA/D_O_12
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (1.123ns logic, 1.817ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp79.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_3 (SLICE_X45Y6.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.122ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<3> (PAD)
  Destination:          Inst_camctlA/D_O_3 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.887ns (Levels of Logic = 2)
  Clock Path Delay:     1.784ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<3> to Inst_camctlA/D_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U16.I                Tiopi                 0.887   CAMA_D_I<3>
                                                       CAMA_D_I<3>
                                                       CAMA_D_I_3_IBUF
                                                       ProtoComp77.IMUX.4
    SLICE_X45Y6.D4       net (fanout=1)        1.828   CAMA_D_I_3_IBUF
    SLICE_X45Y6.CLK      Tas                   0.172   Inst_camctlA/D_O<11>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT101
                                                       Inst_camctlA/D_O_3
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (1.059ns logic, 1.828ns route)
                                                       (36.7% logic, 63.3% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp79.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X45Y6.CLK      net (fanout=32)       0.697   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.822ns logic, 0.962ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X32Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.981ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.297ns (Levels of Logic = 1)
  Clock Path Delay:     3.541ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp77.IMUX.29
    SLICE_X32Y11.AX      net (fanout=1)        2.064   Inst_InputSync_FVA/n0003<0>
    SLICE_X32Y11.CLK     Tckdi       (-Th)    -0.107   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.233ns logic, 2.064ns route)
                                                       (37.4% logic, 62.6% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp79.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X32Y11.CLK     net (fanout=32)       1.251   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.541ns (1.519ns logic, 2.022ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_6 (SLICE_X41Y6.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.042ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<6> (PAD)
  Destination:          Inst_camctlA/D_O_6 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<6> to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.I                Tiopi                 1.126   CAMA_D_I<6>
                                                       CAMA_D_I<6>
                                                       CAMA_D_I_6_IBUF
                                                       ProtoComp77.IMUX.8
    SLICE_X41Y6.C3       net (fanout=1)        2.025   CAMA_D_I_6_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT131
                                                       Inst_camctlA/D_O_6
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.328ns logic, 2.025ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp79.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_5 (SLICE_X41Y6.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.044ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<5> (PAD)
  Destination:          Inst_camctlA/D_O_5 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.355ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<5> to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.126   CAMA_D_I<5>
                                                       CAMA_D_I<5>
                                                       CAMA_D_I_5_IBUF
                                                       ProtoComp77.IMUX.6
    SLICE_X41Y6.B4       net (fanout=1)        2.027   CAMA_D_I_5_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT121
                                                       Inst_camctlA/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (1.328ns logic, 2.027ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp79.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.226ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_0 (SLICE_X18Y10.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.983ns (Levels of Logic = 2)
  Clock Path Delay:     1.782ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 0.887   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       CAMB_D_I_0_IBUF
                                                       ProtoComp77.IMUX.17
    SLICE_X18Y10.A4      net (fanout=1)        1.872   CAMB_D_I_0_IBUF
    SLICE_X18Y10.CLK     Tas                   0.224   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT17
                                                       Inst_camctlB/D_O_0
    -------------------------------------------------  ---------------------------
    Total                                      2.983ns (1.111ns logic, 1.872ns route)
                                                       (37.2% logic, 62.8% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp79.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y10.CLK     net (fanout=32)       0.723   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.822ns logic, 0.960ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_8 (SLICE_X18Y10.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.094ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_8 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.913ns (Levels of Logic = 2)
  Clock Path Delay:     1.782ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 0.887   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       CAMB_D_I_0_IBUF
                                                       ProtoComp77.IMUX.17
    SLICE_X18Y10.A4      net (fanout=1)        1.872   CAMB_D_I_0_IBUF
    SLICE_X18Y10.CLK     Tas                   0.154   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT151
                                                       Inst_camctlB/D_O_8
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.041ns logic, 1.872ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp79.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y10.CLK     net (fanout=32)       0.723   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.822ns logic, 0.960ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_1 (SLICE_X18Y10.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<1> (PAD)
  Destination:          Inst_camctlB/D_O_1 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.744ns (Levels of Logic = 2)
  Clock Path Delay:     1.782ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<1> to Inst_camctlB/D_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V5.I                 Tiopi                 0.887   CAMB_D_I<1>
                                                       CAMB_D_I<1>
                                                       CAMB_D_I_1_IBUF
                                                       ProtoComp77.IMUX.18
    SLICE_X18Y10.B5      net (fanout=1)        1.633   CAMB_D_I_1_IBUF
    SLICE_X18Y10.CLK     Tas                   0.224   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT81
                                                       Inst_camctlB/D_O_1
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (1.111ns logic, 1.633ns route)
                                                       (40.5% logic, 59.5% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp79.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y10.CLK     net (fanout=32)       0.723   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.822ns logic, 0.960ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_7 (SLICE_X18Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.988ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<7> (PAD)
  Destination:          Inst_camctlB/D_O_7 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.297ns (Levels of Logic = 2)
  Clock Path Delay:     3.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<7> to Inst_camctlB/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.126   CAMB_D_I<7>
                                                       CAMB_D_I<7>
                                                       CAMB_D_I_7_IBUF
                                                       ProtoComp77.IMUX.24
    SLICE_X18Y11.D4      net (fanout=1)        2.057   CAMB_D_I_7_IBUF
    SLICE_X18Y11.CLK     Tah         (-Th)    -0.114   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT141
                                                       Inst_camctlB/D_O_7
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.240ns logic, 2.057ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp79.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y11.CLK     net (fanout=32)       1.272   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.519ns logic, 2.015ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X18Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.030ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_FV_I (PAD)
  Destination:          Inst_InputSync_FVB/sreg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.344ns (Levels of Logic = 1)
  Clock Path Delay:     3.539ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_FV_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   CAMB_FV_I
                                                       CAMB_FV_I
                                                       CAMB_FV_I_IBUF
                                                       ProtoComp77.IMUX.30
    SLICE_X18Y15.AX      net (fanout=1)        2.168   Inst_InputSync_FVB/n0003<0>
    SLICE_X18Y15.CLK     Tckdi       (-Th)    -0.050   Inst_InputSync_FVB/sreg<1>
                                                       Inst_InputSync_FVB/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (1.176ns logic, 2.168ns route)
                                                       (35.2% logic, 64.8% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp79.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y15.CLK     net (fanout=32)       1.277   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.519ns logic, 2.020ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_15 (SLICE_X18Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.115ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<7> (PAD)
  Destination:          Inst_camctlB/D_O_15 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.424ns (Levels of Logic = 2)
  Clock Path Delay:     3.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<7> to Inst_camctlB/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.126   CAMB_D_I<7>
                                                       CAMB_D_I<7>
                                                       CAMB_D_I_7_IBUF
                                                       ProtoComp77.IMUX.24
    SLICE_X18Y11.D4      net (fanout=1)        2.057   CAMB_D_I_7_IBUF
    SLICE_X18Y11.CLK     Tah         (-Th)    -0.241   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT71
                                                       Inst_camctlB/D_O_15
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.367ns logic, 2.057ns route)
                                                       (39.9% logic, 60.1% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp79.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y11.CLK     net (fanout=32)       1.272   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.519ns logic, 2.015ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|      6.566ns|      8.327ns|            0|            0|          360|        28131|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      7.469ns|            0|            0|            0|         7808|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      3.476ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      7.469ns|          N/A|            0|            0|         7725|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      6.083ns|          N/A|            0|            0|         6237|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|     24.002ns|      6.758ns|          N/A|            0|            0|        14086|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    1.024(R)|      FAST  |   -0.114(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    1.081(R)|      FAST  |   -0.185(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    1.037(R)|      FAST  |   -0.194(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    1.192(R)|      FAST  |   -0.353(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    1.179(R)|      FAST  |   -0.307(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.662(R)|      FAST  |    0.269(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.953(R)|      FAST  |   -0.063(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    1.226(R)|      FAST  |   -0.351(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.987(R)|      FAST  |    0.006(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.914(R)|      FAST  |    0.076(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.928(R)|      FAST  |    0.109(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.875(R)|      FAST  |    0.083(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.852(R)|      FAST  |    0.124(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    0.883(R)|      FAST  |    0.120(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.753(R)|      FAST  |    0.262(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.684(R)|      FAST  |    0.220(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    0.885(R)|      FAST  |   -0.011(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |    7.177|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |    6.848|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    7.469|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   10.478|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 1.461; Ideal Clock Offset To Actual Clock 2.962; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    1.024(R)|      FAST  |   -0.114(R)|      SLOW  |    0.226|    6.364|       -3.069|
CAMA_D_I<1>       |    1.081(R)|      FAST  |   -0.185(R)|      SLOW  |    0.169|    6.435|       -3.133|
CAMA_D_I<2>       |    1.037(R)|      FAST  |   -0.194(R)|      SLOW  |    0.213|    6.444|       -3.116|
CAMA_D_I<3>       |    1.192(R)|      FAST  |   -0.353(R)|      SLOW  |    0.058|    6.603|       -3.273|
CAMA_D_I<4>       |    1.179(R)|      FAST  |   -0.307(R)|      SLOW  |    0.071|    6.557|       -3.243|
CAMA_D_I<5>       |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |    0.503|    6.044|       -2.770|
CAMA_D_I<6>       |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |    0.425|    6.042|       -2.809|
CAMA_D_I<7>       |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |    0.386|    6.067|       -2.841|
CAMA_FV_I         |    0.662(R)|      FAST  |    0.269(R)|      SLOW  |    0.588|    5.981|       -2.697|
CAMA_LV_I         |    0.953(R)|      FAST  |   -0.063(R)|      SLOW  |    0.297|    6.313|       -3.008|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.192|         -  |       0.269|         -  |    0.058|    5.981|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 1.488; Ideal Clock Offset To Actual Clock 2.982; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    1.226(R)|      FAST  |   -0.351(R)|      SLOW  |    0.024|    6.601|       -3.289|
CAMB_D_I<1>       |    0.987(R)|      FAST  |    0.006(R)|      SLOW  |    0.263|    6.244|       -2.991|
CAMB_D_I<2>       |    0.914(R)|      FAST  |    0.076(R)|      SLOW  |    0.336|    6.174|       -2.919|
CAMB_D_I<3>       |    0.928(R)|      FAST  |    0.109(R)|      SLOW  |    0.322|    6.141|       -2.910|
CAMB_D_I<4>       |    0.875(R)|      FAST  |    0.083(R)|      SLOW  |    0.375|    6.167|       -2.896|
CAMB_D_I<5>       |    0.852(R)|      FAST  |    0.124(R)|      SLOW  |    0.398|    6.126|       -2.864|
CAMB_D_I<6>       |    0.883(R)|      FAST  |    0.120(R)|      SLOW  |    0.367|    6.130|       -2.882|
CAMB_D_I<7>       |    0.753(R)|      FAST  |    0.262(R)|      SLOW  |    0.497|    5.988|       -2.746|
CAMB_FV_I         |    0.684(R)|      FAST  |    0.220(R)|      SLOW  |    0.566|    6.030|       -2.732|
CAMB_LV_I         |    0.885(R)|      FAST  |   -0.011(R)|      SLOW  |    0.365|    6.261|       -2.948|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.226|         -  |       0.262|         -  |    0.024|    5.988|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35980 paths, 0 nets, and 7792 connections

Design statistics:
   Minimum period:  10.478ns{1}   (Maximum frequency:  95.438MHz)
   Minimum input required time before clock:   1.226ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 18 21:30:59 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 479 MB



