<!--
**********************************************************
 Generated by SpectaReg from PDTi (www.productive-eda.com)
 SpectaReg Revision: 579
 Generated from ViewFileTemplate at: comp_mmreg.html.gen
 ViewFileTemplate Revision: 1057
 Generation date: Tue Aug 21 23:26:31 GMT 2012
**********************************************************
-->

<!--
**************************************************************************
Confidential & Proprietary Property of Productivity Design Tools Inc. (PDTi).
Copyright (c) Productivity Design Tools Inc. (PDTi) 2006, 2007, 2008. All rights reserved.
**************************************************************************
**************************************************************************
*********** THIS FILE GENERATED BY SPECTAGEN - DO NOT EDIT ***************
**************************************************************************
**************************************************************************
**************************************************************************
-->


<html>
<!--
     ***********************************************************************
     Component: XCSR
     ***********************************************************************
-->
	<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
		<title>XCSR Component's Memory Mapped Registers</title>
		<link rel="stylesheet" type="text/css" href="comp_mmreg.css">
	</head>
	<body>
	<h2>XCSR Component's Memory Mapped Registers</h2>
	<h3><a name="Register_Summary">Register Summary</a></h3>
	<table class="registerSummary">
		<thead>
		<tr>
			<th>Offset</th>
			<th>Register Name</th>
			<th>R/W</th>
			<th>Reset Value (hex)</th>
		</tr>
		</thead>
		<tbody>
						<tr class="abRow">
			  			<td colspan="4">XUSB</td>
						</tr>
						<tr>
			  			<td>0x20000500</td>
			  			<td><a href="#XUSB.Id-0x20000500">Id</a></td>
			  			<td>R</td>
			  			<td>58435352</td>
						</tr>
						<tr>
			  			<td>0x20000504</td>
			  			<td><a href="#XUSB.Rev-0x20000504">Rev</a></td>
			  			<td>R</td>
			  			<td>0000012E</td>
						</tr>
						<tr>
			  			<td>0x20000508</td>
			  			<td><a href="#XUSB.ModEn-0x20000508">ModEn</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x2000050C</td>
			  			<td><a href="#XUSB.IntEn0-0x2000050C">IntEn0</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000510</td>
			  			<td><a href="#XUSB.IntEn1-0x20000510">IntEn1</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000514</td>
			  			<td><a href="#XUSB.IntFlg0-0x20000514">IntFlg0</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000518</td>
			  			<td><a href="#XUSB.IntFlg1-0x20000518">IntFlg1</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x2000051C</td>
			  			<td><a href="#XUSB.IntSrc0-0x2000051C">IntSrc0</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000520</td>
			  			<td><a href="#XUSB.IntSrc1-0x20000520">IntSrc1</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000524</td>
			  			<td><a href="#XUSB.IntClr0-0x20000524">IntClr0</a></td>
			  			<td>WO</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000528</td>
			  			<td><a href="#XUSB.IntClr1-0x20000528">IntClr1</a></td>
			  			<td>WO</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x2000052C</td>
			  			<td><a href="#XUSB.SQidIntCtrl-0x2000052C">SQidIntCtrl</a></td>
			  			<td>RW</td>
			  			<td>0000002A</td>
						</tr>
						<tr>
			  			<td>0x20000530</td>
			  			<td><a href="#XUSB.Scratch3-0x20000530">Scratch3</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000534</td>
			  			<td><a href="#XUSB.Scratch2-0x20000534">Scratch2</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000538</td>
			  			<td><a href="#XUSB.Scratch1-0x20000538">Scratch1</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x2000053C</td>
			  			<td><a href="#XUSB.Scratch0-0x2000053C">Scratch0</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr class="abRow">
			  			<td colspan="4">XSST</td>
						</tr>
						<tr>
			  			<td>0x20000548</td>
			  			<td><a href="#XSST.Control-0x20000548">Control</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x2000054C</td>
			  			<td><a href="#XSST.SstStatus2-0x2000054C">SstStatus2</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000550</td>
			  			<td><a href="#XSST.SstStatus1-0x20000550">SstStatus1</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000554</td>
			  			<td><a href="#XSST.SstStatus0-0x20000554">SstStatus0</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr class="abRow">
			  			<td colspan="4">XICS</td>
						</tr>
						<tr>
			  			<td>0x20000568</td>
			  			<td><a href="#XICS.Config0-0x20000568">Config0</a></td>
			  			<td>RW</td>
			  			<td>00000010</td>
						</tr>
						<tr>
			  			<td>0x2000056C</td>
			  			<td><a href="#XICS.Config1-0x2000056C">Config1</a></td>
			  			<td>RW</td>
			  			<td>0C0501C0</td>
						</tr>
						<tr>
			  			<td>0x20000570</td>
			  			<td><a href="#XICS.ControlQAcc-0x20000570">ControlQAcc</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000574</td>
			  			<td><a href="#XICS.ControlQAllo-0x20000574">ControlQAllo</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000578</td>
			  			<td><a href="#XICS.Status-0x20000578">Status</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x2000057C</td>
			  			<td><a href="#XICS.StatusQAcc0-0x2000057C">StatusQAcc0</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000580</td>
			  			<td><a href="#XICS.StatusQAcc1-0x20000580">StatusQAcc1</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000584</td>
			  			<td><a href="#XICS.StatusQAcc2-0x20000584">StatusQAcc2</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000588</td>
			  			<td><a href="#XICS.StatusQAllo-0x20000588">StatusQAllo</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x2000058C</td>
			  			<td><a href="#XICS.FreeCntLow-0x2000058C">FreeCntLow</a></td>
			  			<td>R</td>
			  			<td>00800400</td>
						</tr>
						<tr>
			  			<td>0x20000590</td>
			  			<td><a href="#XICS.FlowErr-0x20000590">FlowErr</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr class="abRow">
			  			<td colspan="4">XFLC</td>
						</tr>
						<tr>
			  			<td>0x200005A0</td>
			  			<td><a href="#XFLC.QType-0x200005A0">QType</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x200005A4</td>
			  			<td><a href="#XFLC.RxTableWacc-0x200005A4">RxTableWacc</a></td>
			  			<td>RW</td>
			  			<td>00000002</td>
						</tr>
						<tr>
			  			<td>0x200005A8</td>
			  			<td><a href="#XFLC.Status-0x200005A8">Status</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr class="abRow">
			  			<td colspan="4">XCRM</td>
						</tr>
						<tr>
			  			<td>0x200005B0</td>
			  			<td><a href="#XCRM.Config-0x200005B0">Config</a></td>
			  			<td>RW</td>
			  			<td>00001400</td>
						</tr>
						<tr>
			  			<td>0x200005B4</td>
			  			<td><a href="#XCRM.Status-0x200005B4">Status</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x200005B8</td>
			  			<td><a href="#XCRM.QosStatus0-0x200005B8">QosStatus0</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x200005BC</td>
			  			<td><a href="#XCRM.QosStatus1-0x200005BC">QosStatus1</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr class="abRow">
			  			<td colspan="4">XCTM</td>
						</tr>
						<tr>
			  			<td>0x200005D0</td>
			  			<td><a href="#XCTM.Config-0x200005D0">Config</a></td>
			  			<td>RW</td>
			  			<td>00004830</td>
						</tr>
						<tr>
			  			<td>0x200005D4</td>
			  			<td><a href="#XCTM.ThshLevels-0x200005D4">ThshLevels</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x200005D8</td>
			  			<td><a href="#XCTM.ThshEpType-0x200005D8">ThshEpType</a></td>
			  			<td>RW</td>
			  			<td>45452306</td>
						</tr>
						<tr>
			  			<td>0x200005DC</td>
			  			<td><a href="#XCTM.SrcTxEn-0x200005DC">SrcTxEn</a></td>
			  			<td>RW</td>
			  			<td>000001FF</td>
						</tr>
						<tr>
			  			<td>0x200005E0</td>
			  			<td><a href="#XCTM.QosConfig-0x200005E0">QosConfig</a></td>
			  			<td>RW</td>
			  			<td>00000002</td>
						</tr>
						<tr>
			  			<td>0x200005E4</td>
			  			<td><a href="#XCTM.Corrupt-0x200005E4">Corrupt</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>


	</tbody>
	</table>

	<h3>Register Descriptions</h3>
	<!--
		**********************************************************************
	 	Description of the Id Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.Id-0x20000500">Id</a></h3>
	<p class="text">Offset: 0x20000500</p>
	<p class="text">XCSR registers ASCII identification register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:0</td>
		  				<td><p>Id[31:0]</p></td>
		  				<td>
								<p>XCSR registers ASCII identification field.</p>

							</td>
		  				<td>R</td>
		  				<td>XCSR</td>
		  				<td>ascii</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Rev Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.Rev-0x20000504">Rev</a></h3>
	<p class="text">Offset: 0x20000504</p>
	<p class="text">XCSR registers CVS revision register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:16</td>
		  				<td class="nameCol">RESERVED_BITS31_16</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>15:8</td>
		  				<td><p>CvsMajor[7:0]</p></td>
		  				<td>
								<p>XCSR registers CVS major revision field.  This field relates to the pre-decimal CVS version number, as seen in the format: MAJOR.MINOR</p>

							</td>
		  				<td>R</td>
		  				<td>1</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>7:0</td>
		  				<td><p>CvsMinor[7:0]</p></td>
		  				<td>
								<p>XCSR registers CVS minor revision field.  This field relates to the post-decimal CVS version number, as seen in the format: MAJOR.MINOR</p>

							</td>
		  				<td>R</td>
		  				<td>49</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the ModEn Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.ModEn-0x20000508">ModEn</a></h3>
	<p class="text">Offset: 0x20000508</p>
	<p class="text">XUSB module enables</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:4</td>
		  				<td class="nameCol">RESERVED_BITS31_4</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>XutmEn</p></td>
		  				<td>
								<p>XUTM enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>XurmEn</p></td>
		  				<td>
								<p>XURM enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>XctmEn</p></td>
		  				<td>
								<p>XCTM enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>XcrmEn</p></td>
		  				<td>
								<p>XCRM enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the IntEn0 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.IntEn0-0x2000050C">IntEn0</a></h3>
	<p class="text">Offset: 0x2000050C</p>
	<p class="text">Interrupt enable register 0.<br/><br/>0 = interrupt disabled.<br/>1 = interrupt enabled.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:26</td>
		  				<td class="nameCol">RESERVED_BITS31_26</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>25</td>
		  				<td><p>Irq2XutmFifoOflow</p></td>
		  				<td>
								<p>XUTM fifo overflow interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>24</td>
		  				<td><p>Irq2XutmFifoUflow</p></td>
		  				<td>
								<p>XUTM fifo underflow interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">23:20</td>
		  				<td class="nameCol">RESERVED_BITS23_20</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>19</td>
		  				<td><p>Irq2XurmPktLimit</p></td>
		  				<td>
								<p>XURM packet limit error interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>18</td>
		  				<td><p>Irq2XurmCmdErr</p></td>
		  				<td>
								<p>XURM command error interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>Irq2XurmFifoOflow</p></td>
		  				<td>
								<p>XURM receive fifo overflow interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>Irq2XurmFifoUflow</p></td>
		  				<td>
								<p>XURM receive fifo underflow interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">15:12</td>
		  				<td class="nameCol">RESERVED_BITS15_12</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>11</td>
		  				<td><p>Irq2XicsOflow</p></td>
		  				<td>
								<p>XICS overflow interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>10</td>
		  				<td><p>Irq2XicsUflow</p></td>
		  				<td>
								<p>XICS underflow interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>9</td>
		  				<td><p>Irq2XicsQidRet</p></td>
		  				<td>
								<p>XICS QID return request error interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>Irq2XicsQidNew</p></td>
		  				<td>
								<p>XICS QID new request error interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>Irq2XicsQidAEmpty</p></td>
		  				<td>
								<p>XICS QID allocation FIFO almost empty threshold interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>Irq2XicsQidEmpty</p></td>
		  				<td>
								<p>XICS QID allocation FIFO empty interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>Irq2XicsSidEvent</p></td>
		  				<td>
								<p>SID allocation FIFO empty interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>Irq2XicsSidEmpty</p></td>
		  				<td>
								<p>SID allocation FIFO empty interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>

        	  	<td>3</td>
		  				<td><p>Irq0LexRspQid</p></td>
		  				<td>
								<p>LexRspQid static QID status interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

        	  	<td>2</td>
		  				<td><p>Irq1CpuRxEnet</p></td>
		  				<td>
								<p>CpuRxEnet static QID status interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>Irq1CpuRx</p></td>
		  				<td>
								<p>CpuRx static QID status interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Irq0LexCtrl</p></td>
		  				<td>
								<p>LexCtrl static QID status interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the IntEn1 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.IntEn1-0x20000510">IntEn1</a></h3>
	<p class="text">Offset: 0x20000510</p>
	<p class="text">Interrupt enable register 1.<br/><br/>0 = interrupt disabled.<br/>1 = interrupt enabled.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:18</td>
		  				<td class="nameCol">RESERVED_BITS31_18</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>Irq3XflcEventLocal</p></td>
		  				<td>
								<p>XFLC local event interrupt enable.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>Irq3XflcEventRemote</p></td>
		  				<td>
								<p>XFLC remote event interrupt enable.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">15</td>
		  				<td class="nameCol">RESERVED_BIT15</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>14</td>
		  				<td><p>Irq3XctmPkt</p></td>
		  				<td>
								<p>XCTM packet framing error interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>13</td>
		  				<td><p>Irq3XctmAfifoOflow</p></td>
		  				<td>
								<p>XCTM AFIFO overflow interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>12</td>
		  				<td><p>Irq3XctmAfifoUflow</p></td>
		  				<td>
								<p>XCTM AFIFO underflow interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">11:9</td>
		  				<td class="nameCol">RESERVED_BITS11_9</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>Irq3XcrmTout</p></td>
		  				<td>
								<p>XCRM srdy timeout interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>Irq3XcrmPldCrc</p></td>
		  				<td>
								<p>XCRM payload CRC error interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>Irq3XcrmFrmCrc</p></td>
		  				<td>
								<p>XCRM frame header CRC error interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>Irq3XcrmFraming</p></td>
		  				<td>
								<p>XCRM framing error interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>Irq3XcrmDropFrm</p></td>
		  				<td>
								<p>XCRM frame drop error interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>Irq3XcrmAfifoSync</p></td>
		  				<td>
								<p>XCRM AFIFOs have lost synchonization interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>Irq3XcrmAfifoOflow</p></td>
		  				<td>
								<p>XCRM Payload or Valid AFIFO overflow interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>Irq3XcrmAfifoUflow</p></td>
		  				<td>
								<p>XCRM Payload or Valid AFIFO underflow interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Irq3XcrmNotInSys</p></td>
		  				<td>
								<p>XCRM upstream packet address/endpoint not in-sys interrupt enable field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the IntFlg0 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.IntFlg0-0x20000514">IntFlg0</a></h3>
	<p class="text">Offset: 0x20000514</p>
	<p class="text">Interrupt flag register 0.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:26</td>
		  				<td class="nameCol">RESERVED_BITS31_26</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>25</td>
		  				<td><p>Irq2XutmFifoOflow</p></td>
		  				<td>
								<p>XUTM fifo overflow interrupt flag field.<br/><br/>POSEDGE INTERRUPT: <br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>24</td>
		  				<td><p>Irq2XutmFifoUflow</p></td>
		  				<td>
								<p>XUTM fifo underflow interrupt flag field.<br/><br/>POSEDGE INTERRUPT: <br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">23:20</td>
		  				<td class="nameCol">RESERVED_BITS23_20</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>19</td>
		  				<td><p>Irq2XurmPktLimit</p></td>
		  				<td>
								<p>XURM packet limit error interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: WARNING</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>18</td>
		  				<td><p>Irq2XurmCmdErr</p></td>
		  				<td>
								<p>XURM command error interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: WARNING/FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>Irq2XurmFifoOflow</p></td>
		  				<td>
								<p>XURM receive fifo overflow interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>Irq2XurmFifoUflow</p></td>
		  				<td>
								<p>XURM receive fifo underflow interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">15:12</td>
		  				<td class="nameCol">RESERVED_BITS15_12</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>11</td>
		  				<td><p>Irq2XicsOflow</p></td>
		  				<td>
								<p>XICS overflow interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>10</td>
		  				<td><p>Irq2XicsUflow</p></td>
		  				<td>
								<p>XICS underflow interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>9</td>
		  				<td><p>Irq2XicsQidRet</p></td>
		  				<td>
								<p>XICS QID return request error interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>Irq2XicsQidNew</p></td>
		  				<td>
								<p>XICS QID new request error interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>Irq2XicsQidAEmpty</p></td>
		  				<td>
								<p>XICS QID allocation FIFO almost empty threshold interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: INFORMATIONAL/WARNING</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>Irq2XicsQidEmpty</p></td>
		  				<td>
								<p>XICS QID allocation FIFO empty interrupt flag field.<br/><br/>LEVEL SENSITIVE INTERRUPT:<br/>This field is set when the corresponding interrupt source field and the corresponding interrupt enable field are set.  This field is cleared by writing the corresponding interrupt clear field '1' while the interrupt source field is '0'.<br/><br/>SEVERITY: INFORMATIONAL/WARNING</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>Irq2XicsSidEvent</p></td>
		  				<td>
								<p>SID allocation FIFO empty interrupt flag field.<br/><br/>LEVEL SENSITIVE INTERRUPT:<br/>This field is set when the corresponding interrupt source field and the corresponding interrupt enable field are set. This field is cleared by writing the corresponding interrupt clear field '1' while the interrupt source field is '0'.<br/><br/>SEVERITY: INFORMATIONAL/WARNING</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>Irq2XicsSidEmpty</p></td>
		  				<td>
								<p>SID allocation FIFO empty interrupt flag field.<br/><br/>LEVEL SENSITIVE INTERRUPT:<br/>This field is set when the corresponding interrupt source field and the corresponding interrupt enable field are set.  This field is cleared by writing the corresponding interrupt clear field '1' while the interrupt source field is '0'.<br/><br/>SEVERITY: INFORMATIONAL/WARNING</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>


        	  	<td>3</td>
		  				<td><p>Irq0LexRspQid</p></td>
		  				<td>
								<p>Irq0LexRspQid static QID status interrupt flag field.<br/><br/>LEVEL SENSITIVE INTERRUPT:<br/>This field is set when the corresponding interrupt source field and the corresponding interrupt enable field are set.  This field is cleared by writing the corresponding interrupt clear field '1' while the interrupt source field is '0'.<br/><br/>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        	  	<td>2</td>
		  				<td><p>Irq1CpuRxEnet</p></td>
		  				<td>
								<p>CpuRxEnet static QID status interrupt flag field.<br/><br/>LEVEL SENSITIVE INTERRUPT:<br/>This field is set when the corresponding interrupt source field and the corresponding interrupt enable field are set.  This field is cleared by writing the corresponding interrupt clear field '1' while the interrupt source field is '0'.<br/><br/>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>Irq1CpuRx</p></td>
		  				<td>
								<p>CpuRx static QID status interrupt flag field.<br/><br/>LEVEL SENSITIVE INTERRUPT:<br/>This field is set when the corresponding interrupt source field and the corresponding interrupt enable field are set.  This field is cleared by writing the corresponding interrupt clear field '1' while the interrupt source field is '0'.<br/><br/>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Irq0LexCtrl</p></td>
		  				<td>
								<p>LexCtrl static QID status interrupt flag field.<br/><br/>LEVEL SENSITIVE INTERRUPT:<br/>This field is set when the corresponding interrupt source field and the corresponding interrupt enable field are set.  This field is cleared by writing the corresponding interrupt clear field '1' while the interrupt source field is '0'.<br/><br/>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the IntFlg1 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.IntFlg1-0x20000518">IntFlg1</a></h3>
	<p class="text">Offset: 0x20000518</p>
	<p class="text">Interrupt flag register 1.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:18</td>
		  				<td class="nameCol">RESERVED_BITS31_18</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>Irq3XflcEventLocal</p></td>
		  				<td>
								<p>XFLC local event interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set. This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>Irq3XflcEventRemote</p></td>
		  				<td>
								<p>XFLC remote event interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set. This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">15</td>
		  				<td class="nameCol">RESERVED_BIT15</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>14</td>
		  				<td><p>Irq3XctmPkt</p></td>
		  				<td>
								<p>XCTM packet framing error interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>13</td>
		  				<td><p>Irq3XctmAfifoOflow</p></td>
		  				<td>
								<p>XCTM AFIFO overflow interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>12</td>
		  				<td><p>Irq3XctmAfifoUflow</p></td>
		  				<td>
								<p>XCTM AFIFO underflow interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">11:9</td>
		  				<td class="nameCol">RESERVED_BITS11_9</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>Irq3XcrmTout</p></td>
		  				<td>
								<p>XCRM srdy timeout interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: WARNING</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>Irq3XcrmPldCrc</p></td>
		  				<td>
								<p>XCRM payload CRC error interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: WARNING</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>Irq3XcrmFrmCrc</p></td>
		  				<td>
								<p>XCRM frame header CRC error interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: WARNING</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>Irq3XcrmFraming</p></td>
		  				<td>
								<p>XCRM framing error interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: WARNING</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>Irq3XcrmDropFrm</p></td>
		  				<td>
								<p>XCRM frame drop error interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: WARNING/FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>Irq3XcrmAfifoSync</p></td>
		  				<td>
								<p>XCRM AFIFOs have lost synchonization interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>Irq3XcrmAfifoOflow</p></td>
		  				<td>
								<p>XCRM Payload or Valid AFIFO overflow interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>Irq3XcrmAfifoUflow</p></td>
		  				<td>
								<p>XCRM Payload or Valid AFIFO underflow interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Irq3XcrmNotInSys</p></td>
		  				<td>
								<p>XCRM upstream packet address/endpoint not in-sys interrupt flag field.<br/><br/>POSEDGE INTERRUPT:<br/>This field is set on the rising edge of the corresponding interrupt source field when the corresponding interrupt enable field is set.  This field is cleared by writing the corresponding interrupt clear field '1'.<br/><br/>SEVERITY: WARNING/FAILURE</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the IntSrc0 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.IntSrc0-0x2000051C">IntSrc0</a></h3>
	<p class="text">Offset: 0x2000051C</p>
	<p class="text">Interrupt source register 0.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:26</td>
		  				<td class="nameCol">RESERVED_BITS31_26</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>25</td>
		  				<td><p>Irq2XutmFifoOflow</p></td>
		  				<td>
								<p>XUTM fifo overflow interrupt source field.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>24</td>
		  				<td><p>Irq2XutmFifoUflow</p></td>
		  				<td>
								<p>XUTM fifo underflow interrupt source field.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">23:20</td>
		  				<td class="nameCol">RESERVED_BITS23_20</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>19</td>
		  				<td><p>Irq2XurmPktLimit</p></td>
		  				<td>
								<p>XURM packet limit error interrupt source field.<br/><br/>This field is pulsed when xurm has truncated a packet based on the packet length (pid + data + crc) limit the rex has indicated to it.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>18</td>
		  				<td><p>Irq2XurmCmdErr</p></td>
		  				<td>
								<p>XURM command error interrupt source field.<br/><br/>This field is pulsed when the XLRC presents the XURM with an invalid command or a command that the XURM is currently unable to service.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>Irq2XurmFifoOflow</p></td>
		  				<td>
								<p>XURM receive fifo overflow interrupt source field.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>Irq2XurmFifoUflow</p></td>
		  				<td>
								<p>XURM receive fifo underflow interrupt source field.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">15:12</td>
		  				<td class="nameCol">RESERVED_BITS15_12</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>11</td>
		  				<td><p>Irq2XicsOflow</p></td>
		  				<td>
								<p>XICS overflow interrupt source field.  This field is asserted for a single cycle when a XICS overflow condition is detected.  A XICS write occurred while the XICS was full.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>10</td>
		  				<td><p>Irq2XicsUflow</p></td>
		  				<td>
								<p>XICS underflow interrupt source field.  This field is asserted for a single cycle when a XICS QID underflow condition is detected.  A XICS read occurred to an empty QID.   <br/><br/>Note: this field does not represent that the XICS is empty.  Only that the QID read from was empty.  In cases where the XICS is empty a read from any QID will be a read from an empty QID, resulting in this error condition.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>9</td>
		  				<td><p>Irq2XicsQidRet</p></td>
		  				<td>
								<p>XICS QID return request error interrupt source field.  This field is asserted for a single cycle when a XICS QID return request occurred for an already de-allocated QID.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>Irq2XicsQidNew</p></td>
		  				<td>
								<p>XICS QID new request error interrupt source field.  This field is asserted for a single cycle when a XICS QID new request occurred while the QID allocation FIFO was empty.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>Irq2XicsQidAEmpty</p></td>
		  				<td>
								<p>XICS QID allocation FIFO almost empty threshold interrupt source field.  <br/><br/>Note: This field is pulsed on any low-high or high-low transition of the XICS.Status.QidAEmpty status field.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>Irq2XicsQidEmpty</p></td>
		  				<td>
								<p>XICS QID allocation FIFO empty interrupt source field.  This field is asserted while the QID allocation FIFO is empty.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>Irq2XicsSidEvent</p></td>
		  				<td>
								<p>SID event interrupt source field.<br/><br/>Note: This field is pulsed on any low-high or high-low transition of the XICS.Status.SidAEmptyL/M/H status field.<br/><br/>Note: Read XICS.Status for SID current conditions</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>Irq2XicsSidEmpty</p></td>
		  				<td>
								<p>SID allocation FIFO empty interrupt source field.  This field is asserted while the SID allocation FIFO is empty.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>3</td>
		  				<td><p>Irq0LexRspQid</p></td>
		  				<td>
								<p>LexRspQid static QID status interrupt source field.  This field is asserted while the LexRspQid static QID status is equal to the condition defined by XUSB.SQidIntCtrl.LexRspQid.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        	  	<td>2</td>
		  				<td><p>Irq1CpuRxEnet</p></td>
		  				<td>
								<p>CpuRxEnet static QID status interrupt source field.  This field is asserted while the CpuRx static QID status is equal to the condition defined by XUSB.SQidIntCtrl.CpuRxEnet.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>Irq1CpuRx</p></td>
		  				<td>
								<p>CpuRx static QID status interrupt source field.  This field is asserted while the CpuRx static QID status is equal to the condition defined by XUSB.SQidIntCtrl.CpuRx.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Irq0LexCtrl</p></td>
		  				<td>
								<p>LexCtrl static QID status interrupt source field.  This field is asserted while the LexCtrl static QID status is equal to the condition defined by XUSB.SQidIntCtrl.LexCtrl.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the IntSrc1 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.IntSrc1-0x20000520">IntSrc1</a></h3>
	<p class="text">Offset: 0x20000520</p>
	<p class="text">Interrupt source register 1.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:18</td>
		  				<td class="nameCol">RESERVED_BITS31_18</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>Irq3XflcEventLocal</p></td>
		  				<td>
								<p>XFLC local event interrupt status field. This field is pulsed when the XFLC controller detects a status change in one of its monitored resources (XICS or QTYPE).</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>Irq3XflcEventRemote</p></td>
		  				<td>
								<p>XFLC remote event interrupt status field. This field is pulsed when a flow control packet is received from the link.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">15</td>
		  				<td class="nameCol">RESERVED_BIT15</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>14</td>
		  				<td><p>Irq3XctmPkt</p></td>
		  				<td>
								<p>XCTM packet framing error interrupt source field.  This field is pulsed when the XCTM tries to send a new packet but SOF is not detected.  The XCTM will continue to read from QID until SOF is detected.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>13</td>
		  				<td><p>Irq3XctmAfifoOflow</p></td>
		  				<td>
								<p>XCTM AFIFO overflow interrupt source field. Pulsed</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>12</td>
		  				<td><p>Irq3XctmAfifoUflow</p></td>
		  				<td>
								<p>XCTM AFIFO underflow interrupt source field. Pulsed</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">11:9</td>
		  				<td class="nameCol">RESERVED_BITS11_9</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>Irq3XcrmTout</p></td>
		  				<td>
								<p>XCRM srdy timeout interrupt source field.  This field is pulsed when srdy has fallen mid frame longer than the allowable time defined in the XCRM configuration.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>Irq3XcrmPldCrc</p></td>
		  				<td>
								<p>XCRM payload CRC error interrupt source field.  This field is pulsed when a XUSB payload CRC error is detected.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>Irq3XcrmFrmCrc</p></td>
		  				<td>
								<p>XCRM frame header CRC error interrupt source field.  This field is pulsed when a XUSB header CRC error is detected.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>Irq3XcrmFraming</p></td>
		  				<td>
								<p>XCRM framing error interrupt source field.  This field is pulsed when a XUSB framing error is detected.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>Irq3XcrmDropFrm</p></td>
		  				<td>
								<p>XCRM frame drop error interrupt source field.  This field is pulsed on a dropped incoming frame due to backup in the receive path.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>Irq3XcrmAfifoSync</p></td>
		  				<td>
								<p>XCRM AFIFOs have lost synchonization interrupt source field.  Pulsed.  AFIFOs have lost synchronization.  This error is fatal.  Reset required.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>Irq3XcrmAfifoOflow</p></td>
		  				<td>
								<p>XCRM Payload or Valid AFIFO overflow interrupt source field.  Pulsed.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>Irq3XcrmAfifoUflow</p></td>
		  				<td>
								<p>XCRM Payload or Valid AFIFO underflow interrupt source field. Pulsed.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Irq3XcrmNotInSys</p></td>
		  				<td>
								<p>XCRM upstream packet address/endpoint not in-sys interrupt source field.  Pulsed.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the IntClr0 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.IntClr0-0x20000524">IntClr0</a></h3>
	<p class="text">Offset: 0x20000524</p>
	<p class="text">Interrupt clear register 0.<br/><br/>Write 1 to clear.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:26</td>
		  				<td class="nameCol">RESERVED_BITS31_26</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>25</td>
		  				<td><p>Irq2XutmFifoOflow</p></td>
		  				<td>
								<p>XUTM fifo overflow interrupt source field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>24</td>
		  				<td><p>Irq2XutmFifoUflow</p></td>
		  				<td>
								<p>XUTM fifo underflow interrupt source field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">23:20</td>
		  				<td class="nameCol">RESERVED_BITS23_20</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>19</td>
		  				<td><p>Irq2XurmPktLimit</p></td>
		  				<td>
								<p>XURM packet limit error interrupt source field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>18</td>
		  				<td><p>Irq2XurmCmdErr</p></td>
		  				<td>
								<p>XURM command error interrupt source field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>Irq2XurmFifoOflow</p></td>
		  				<td>
								<p>XURM receive fifo overflow interrupt source field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>Irq2XurmFifoUflow</p></td>
		  				<td>
								<p>XURM receive fifo underflow interrupt source field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">15:12</td>
		  				<td class="nameCol">RESERVED_BITS15_12</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>11</td>
		  				<td><p>Irq2XicsOflow</p></td>
		  				<td>
								<p>XICS overflow interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>10</td>
		  				<td><p>Irq2XicsUflow</p></td>
		  				<td>
								<p>XICS underflow interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>9</td>
		  				<td><p>Irq2XicsQidRet</p></td>
		  				<td>
								<p>XICS QID return request error interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>Irq2XicsQidNew</p></td>
		  				<td>
								<p>XICS QID new request error interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>Irq2XicsQidAEmpty</p></td>
		  				<td>
								<p>XICS QID allocation FIFO almost empty threshold interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>Irq2XicsQidEmpty</p></td>
		  				<td>
								<p>XICS QID allocation FIFO empty interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>Irq2XicsSidEvent</p></td>
		  				<td>
								<p>SID event interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag. This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>Irq2XicsSidEmpty</p></td>
		  				<td>
								<p>SID allocation FIFO empty interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>3</td>
		  				<td><p>Irq0LexRspQid</p></td>
		  				<td>
								<p>LexRspQid static QID status interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        	  	<td>2</td>
		  				<td><p>Irq1CpuRxEnet</p></td>
		  				<td>
								<p>CpuRxEnet static QID status interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>Irq1CpuRx</p></td>
		  				<td>
								<p>CpuRx static QID status interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Irq0LexCtrl</p></td>
		  				<td>
								<p>LexCtrl static QID status interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the IntClr1 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.IntClr1-0x20000528">IntClr1</a></h3>
	<p class="text">Offset: 0x20000528</p>
	<p class="text">Interrupt clear register 1.<br/><br/>Write 1 to clear.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:18</td>
		  				<td class="nameCol">RESERVED_BITS31_18</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>Irq3XflcEventLocal</p></td>
		  				<td>
								<p>XFLC local event interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag. This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>Irq3XflcEventRemote</p></td>
		  				<td>
								<p>XFLC remote event interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag. This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">15</td>
		  				<td class="nameCol">RESERVED_BIT15</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>14</td>
		  				<td><p>Irq3XctmPkt</p></td>
		  				<td>
								<p>XCTM packet framing error interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>13</td>
		  				<td><p>Irq3XctmAfifoOflow</p></td>
		  				<td>
								<p>XCTM AFIFO overflow interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>12</td>
		  				<td><p>Irq3XctmAfifoUflow</p></td>
		  				<td>
								<p>XCTM AFIFO underflow interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">11:9</td>
		  				<td class="nameCol">RESERVED_BITS11_9</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>Irq3XcrmTout</p></td>
		  				<td>
								<p>XCRM srdy timeout interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>Irq3XcrmPldCrc</p></td>
		  				<td>
								<p>XCRM payload CRC error interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>Irq3XcrmFrmCrc</p></td>
		  				<td>
								<p>XCRM frame header CRC error interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>Irq3XcrmFraming</p></td>
		  				<td>
								<p>XCRM framing error interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>Irq3XcrmDropFrm</p></td>
		  				<td>
								<p>XCRM frame drop error interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>Irq3XcrmAfifoSync</p></td>
		  				<td>
								<p>XCRM AFIFOs have lost synchonization interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>Irq3XcrmAfifoOflow</p></td>
		  				<td>
								<p>XCRM Payload or Valid AFIFO overflow interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>Irq3XcrmAfifoUflow</p></td>
		  				<td>
								<p>XCRM Payload or Valid AFIFO underflow interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Irq3XcrmNotInSys</p></td>
		  				<td>
								<p>XCRM upstream packet address/endpoint not in-sys interrupt clear field.<br/><br/>Note: Write '1' to this field to clear the corresponding interrupt flag.  This field is self-clearing.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the SQidIntCtrl Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.SQidIntCtrl-0x2000052C">SQidIntCtrl</a></h3>
	<p class="text">Offset: 0x2000052C</p>
	<p class="text">Static QID interrupt control register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:8</td>
		  				<td class="nameCol">RESERVED_BITS31_6</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>7:6</td>
		  				<td><p>LexRspQId[1:0]</p></td>
		  				<td>
								<p>Static QID LEX_RSP_QID interrupt control selection field.  This field sets the cache status condition used to generate the interrupt source.<br/><br/>00 = Interrupt when SQid is empty<br/>01 = Interrupt when SQid is not empty<br/>10 = Interrupt when SQid has at least 1 frame<br/>11 = Interrupt when SQid has at least 2 frames</p>

							</td>
		  				<td>RW</td>
		  				<td>10</td>
		  				<td>binary</td>
					</tr>
        	  	<td>5:4</td>
		  				<td><p>CpuRxEnet[1:0]</p></td>
		  				<td>
								<p>Static QID CPU_RX_ENET interrupt control selection field.  This field sets the cache status condition used to generate the interrupt source.<br/><br/>00 = Interrupt when SQid is empty<br/>01 = Interrupt when SQid is not empty<br/>10 = Interrupt when SQid has at least 1 frame<br/>11 = Interrupt when SQid has at least 2 frames</p>

							</td>
		  				<td>RW</td>
		  				<td>10</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3:2</td>
		  				<td><p>CpuRx[1:0]</p></td>
		  				<td>
								<p>Static QID CPU_RX interrupt control selection field.  This field sets the cache status condition used to generate the interrupt source.<br/><br/>00 = Interrupt when SQid is empty<br/>01 = Interrupt when SQid is not empty<br/>10 = Interrupt when SQid has at least 1 frame<br/>11 = Interrupt when SQid has at least 2 frames</p>

							</td>
		  				<td>RW</td>
		  				<td>10</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1:0</td>
		  				<td><p>LexCtrl[1:0]</p></td>
		  				<td>
								<p>Static QID LEX_CTRL interrupt control selection field.  This field sets the cache status condition used to generate the interrupt source.<br/><br/>00 = Interrupt when SQid is empty<br/>01 = Interrupt when SQid is not empty<br/>10 = Interrupt when SQid has at least 1 frame<br/>11 = Interrupt when SQid has at least 2 frames</p>

							</td>
		  				<td>RW</td>
		  				<td>10</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Scratch3 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.Scratch3-0x20000530">Scratch3</a></h3>
	<p class="text">Offset: 0x20000530</p>
	<p class="text">Scratch 3 register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:0</td>
		  				<td><p>Scratch[31:0]</p></td>
		  				<td>
								<p>Scratch 3 field.  This field can be used for several purposes such as driving data signals while driving control signals by other register, or temporary storage.<br/><br/>XSST_MSW: [15:00] = XsstWstatus[55:32] Write Mask</p>

							</td>
		  				<td>RW</td>
		  				<td>00000000000000000000000000000000</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Scratch2 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.Scratch2-0x20000534">Scratch2</a></h3>
	<p class="text">Offset: 0x20000534</p>
	<p class="text"></p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:0</td>
		  				<td><p>Scratch[31:0]</p></td>
		  				<td>
								<p>Scratch 2 field.  This field can be used for several purposes such as driving data signals while driving control signals by other register, or temporary storage.<br/><br/>XSST_LSW : [31:00] = XsstWstatus[31:00] Write Mask<br/>XSST_LAT : [12:09] = LAT field VPORT Write Mask<br/>              [08] = LAT field VFNEN Write Mask<br/>              [07] = LAT field SPLIT Write Mask<br/>              [06] = LAT field INSYS Write Mask<br/>              [05] = LAT field LAVAL Write Mask<br/>           [04:00] = LAT field LADDR Write Mask</p>

							</td>
		  				<td>RW</td>
		  				<td>00000000000000000000000000000000</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Scratch1 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.Scratch1-0x20000538">Scratch1</a></h3>
	<p class="text">Offset: 0x20000538</p>
	<p class="text">Scratch 1 register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:0</td>
		  				<td><p>Scratch[31:0]</p></td>
		  				<td>
								<p>Scratch 1 field.  This field can be used for several purposes such as driving data signals while driving control signals by other register, or temporary storage.<br/><br/>XSST_MSW          : [31:00] = XsstWstatusMsw[64:32]<br/>XICS Cache Access : [31:00] = Wdata[63:32]<br/>XICS QID Ret/Flu  : NA</p>

							</td>
		  				<td>RW</td>
		  				<td>00000000000000000000000000000000</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Scratch0 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XUSB.Scratch0-0x2000053C">Scratch0</a></h3>
	<p class="text">Offset: 0x2000053C</p>
	<p class="text">Scratch 0 register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:0</td>
		  				<td><p>Scratch[31:0]</p></td>
		  				<td>
								<p>Scratch 0 field.  This field can be used for several purposes such as driving data signals while driving control signals by other register, or temporary storage.<br/><br/>XSST WRLAT        : [12:00] = XsstLatWdata = {Vport[03:00], Vfnen,<br/>                    Split, Insys, Laval, Laddr[04:00]}<br/>XSST WRSST        : [31:00] = XsstWstatusLsw[31:00]<br/>XICS Cache Access : [31:00] = Wdata[31:00]<br/>XICS QID Ret/Flu  : [07:00] = Return/Flush QID<br/>QidTypeThresh     : [29:16] = WrdCnt High Threshold<br/>                    [13:00] = WrdCnt Low Threshold</p>

							</td>
		  				<td>RW</td>
		  				<td>00000000000000000000000000000000</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Control Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XSST.Control-0x20000548">Control</a></h3>
	<p class="text">Offset: 0x20000548</p>
	<p class="text">XSST control register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:20</td>
		  				<td class="nameCol">RESERVED_BITS31_20</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>19</td>
		  				<td><p>WrFail</p></td>
		  				<td>
								<p>This field is set when a conditional write access has been performed but the write fails.  The conditional write fails if between a conditional read and a conditional write to a SST entry another non-conditional access occurs on that same entry.  A conditional write fail means that the SST contents were not updated.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>18</td>
		  				<td><p>InSsn</p></td>
		  				<td>
								<p>Last read in-session bit field.  Following a XSST read this bit will be set if the address endpoint being read is currently held in session by another XSST interface.  This will represent a high likelihood that the value read is about to be modified by another interface.  Note this field is not valid following an XSST write or XSST read-modify-write.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>17:11</td>
		  				<td><p>DevAddr[6:0]</p></td>
		  				<td>
								<p>USB device address field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>10:7</td>
		  				<td><p>DevEndpt[3:0]</p></td>
		  				<td>
								<p>USB device endpoint field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>6:3</td>
		  				<td><p>AccMode[3:0]</p></td>
		  				<td>
								<p>XSST access mode selection field.<br/><br/>LAT = logical address table (contain more than just logical address)<br/>SST = status table<br/><br/>0000 : RD  - LAT, MSW & LSW<br/>0001 : RD  - LAT, MSW & LSW CONDITIONAL<br/>0010 : WR  - LAT <br/>0011 : WR  - LSW<br/>0100 : WR  - MSW<br/>0101 : WR  - MSW & LSW<br/>0110 : WR  - MSW & LSW CONDITIONAL<br/>0111 : RMW - LAT <br/>1000 : RMW - LSW<br/>1001 : RMW - MSW<br/>1010 : RMW - MSW & LSW<br/>other: RESERVED (do not attempt)<br/><br/>NOTE: (reads) a read access will provide the LAT rdata as well as the SST rstatus.<br/><br/>NOTE: (writes) a write access requires that the XUSB.Scratch fields be set appropriately before setting the GO field.<br/> <br/>NOTE: (read-modify-writes) a read-modify-write access will provide the LAT as well as the pre-modified SST status.  Like writes, XUSB.Scratch fields must be set appropriately before setting the GO field.<br/><br/>NOTE: (Conditional read/write) conditional reads place a marker on the SST entry accessed.  If any interface accesses the same entry the marker is removed.  A conditional write will fail if the marker is no longer present on entry at time of the conditional write.  A conditional write fail will not update the SST entry contents (see WrFail field).  A conditional write will remove the marker from the SST entry. <br/><br/>NOTE: (conditional write) conditional writes require that the write data be prepared in XUSB.Scratch fields.  Software is responsible for generating the entire write status since no mask can be used.<br/><br/>Note: Please see XSST.Scratch0/1/2/3 bit field descriptions for further detail.</p>

							</td>
		  				<td>RW</td>
		  				<td>0000</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>Go</p></td>
		  				<td>
								<p>XSST transaction GO field.  Write '1' to initiate the transaction selected by XSST.Control.AccMode.<br/><br/>Note: for write and read-modify-write access ensure that the XUSB.Scratch registers have been set up appropriately before asserting the GO field.<br/><br/>Note: this field is automatically cleared upon completion of the transaction.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>InitDone</p></td>
		  				<td>
								<p>XSST initialization complete field.  This field is set '1' upon completion of initializing the XSST tables.  This field is cleared '0' while a XSST.Control.Clear is performed.  This signal is used to clear the XSST.Control.Clear upon completion of an XSST clear.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Clear</p></td>
		  				<td>
								<p>XSST clear request field.  Write '1' to re-initialize in all tables within the XMST.   <br/><br/>Note: Initialized tables contain all zeros.<br/>Note: This field is automatically cleared upon initialization of all tables.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the SstStatus2 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XSST.SstStatus2-0x2000054C">SstStatus2</a></h3>
	<p class="text">Offset: 0x2000054C</p>
	<p class="text">XSST logical address table fields read status register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:12</td>
		  				<td class="nameCol">RESERVED_BITS31_12</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>11:9</td>
		  				<td><p>Vport[2:0]</p></td>
		  				<td>
								<p>Virtual port number.  This field is used to associate a USB device by address to a virtual port.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>Vfnen</p></td>
		  				<td>
								<p>This field is updated with the virtual function enabled indicator for the USB device accessed following a read or read-modify-write XSST transaction.  Note: this field is not updated following a write transaction.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>Split</p></td>
		  				<td>
								<p>This field is updated with the split device indicator for the USB device accessed following a read or read-modify-write XSST transaction.  Note: this field is not updated following a write transaction.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>InSys</p></td>
		  				<td>
								<p>This field is updated with the in-system indicator for the USB device accessed following a read or read-modify-write XSST transaction.  Note: this field is not updated following a write transaction.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>Laval</p></td>
		  				<td>
								<p>Logical Address valid field.  This bit signifies that the logical address field is valid.  If an SST access occurs to a non-valid logical address the SST access will not occur and the XSST_RSTATUS will return 0. <br/><br/>Note: the contents of the LAT are available following all SST transactions.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4:0</td>
		  				<td><p>LAddr[4:0]</p></td>
		  				<td>
								<p>Logical address field for USB device accessed.  This field is updated with the logical address for the USB device accessed following a read or read-modify-write XSST transaction.  Note: this field is not updated following a write transaction.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the SstStatus1 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XSST.SstStatus1-0x20000550">SstStatus1</a></h3>
	<p class="text">Offset: 0x20000550</p>
	<p class="text">XSST read status most significant word register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:0</td>
		  				<td><p>Msw[31:0]</p></td>
		  				<td>
								<p>XSST read status most significant word field xsst_rstatus. This field is updated following a read or read-modify-write XSST transaction.  Note: this field is not updated following a write transaction.</p>

							</td>
		  				<td>R</td>
		  				<td>00000000</td>
		  				<td>hexadecimal</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the SstStatus0 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XSST.SstStatus0-0x20000554">SstStatus0</a></h3>
	<p class="text">Offset: 0x20000554</p>
	<p class="text">XSST read status least significant word register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:0</td>
		  				<td><p>Lsw[31:0]</p></td>
		  				<td>
								<p>XSST read status least significant word field xsst_rstatus[31:00].  This field is updated following a read or read-modify-write XSST transaction.  Note: this field is not updated following a write transaction.</p>

							</td>
		  				<td>R</td>
		  				<td>00000000</td>
		  				<td>hexadecimal</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Config0 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XICS.Config0-0x20000568">Config0</a></h3>
	<p class="text">Offset: 0x20000568</p>
	<p class="text">XICS configuration register 0.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:9</td>
		  				<td class="nameCol">RESERVED_BITS31_9</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>23:16</td>
		  				<td><p>EnetPktDropLevel</p></td>
		  				<td>
								<p>Ethernet packet drop cache level<br/>This sets the cache level at which ethernet packets will be dropped after dropping below this level<br/>The level is in terms of free Sid's / 8<br/>The default level of 48 sets the cache level at which ethernet packets will be dropped at 24kB.</p>
							</td>
		  				<td>RW</td>
		  				<td>48</td>
		  				<td>unsigned</td>
					</tr>
        	  	<td>8</td>
		  				<td><p>Clear</p></td>
		  				<td>
								<p>XICS clear status field.  Write '1' to clear the cache; forcing a re-initialization all XICS tables (ie: QID, SID, Pointer).  When this field is asserted the XICS.Status.InitDone signal will de-assert until the XICS clear has completed.<br/><br/>Note: this field is automatically cleared when the XICS.Status.InitDone is re-asserted.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">7</td>
		  				<td class="nameCol">RESERVED_BIT7</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>6:0</td>
		  				<td><p>QidAEmpty[6:0]</p></td>
		  				<td>
								<p>QID almost empty threshold level configuration field.  This field configures the number of QIDs remaining in the QID allocation FIFO before indicating an almost empty condition.<br/><br/>Default = 16 (meaning 112 QIDs in use)</p>

							</td>
		  				<td>RW</td>
		  				<td>16</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Config1 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XICS.Config1-0x2000056C">Config1</a></h3>
	<p class="text">Offset: 0x2000056C</p>
	<p class="text">XICS configuration register 1.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:30</td>
		  				<td class="nameCol">RESERVED_BITS31_30</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>29:20</td>
		  				<td><p>SidAEmptyH[9:0]</p></td>
		  				<td>
								<p>SID almost empty high threshold level configuration field.  This field configures the number of SIDs remaining in the SID allocation FIFO before indicating an almost empty high condition. <br/><br/>Note: XICS size = 16k (data portion)<br/>Note: since these are almost empty thresholds: L > M > H. <br/>Note: each SID represents 18bytes (2 cache words with header) of the XICS.<br/><br/>Default: 13k of 16k = TotalSIDs/(XICS(k)/Remaining(k)) = 1024/(16/3) = 192.</p>

							</td>
		  				<td>RW</td>
		  				<td>192</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>19:10</td>
		  				<td><p>SidAEmptyM[9:0]</p></td>
		  				<td>
								<p>SID almost empty medium threshold level configuration field.  This field configures the number of SIDs remaining in the SID allocation FIFO before indicating an almost empty medium condition.  <br/><br/>Note: XICS size = 16k (data portion)<br/>Note: since these are almost empty thresholds: L > M > H. <br/>Note: each SID represents 18bytes (2 cache words with header) of the XICS.<br/><br/>Default: 11k of 16k = TotalSIDs/(XICS(k)/Remaining(k)) = 1024/(16/5) = 320.</p>

							</td>
		  				<td>RW</td>
		  				<td>320</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>9:0</td>
		  				<td><p>SidAEmptyL[9:0]</p></td>
		  				<td>
								<p>SID almost empty low threshold level configuration field.  This field configures the number of SIDs remaining in the SID allocation FIFO before indicating an almost empty low condition.  <br/> <br/>Note: XICS size = 16k (data portion)<br/>Note: since these are almost empty thresholds: L > M > H. <br/>Note: each SID represents 18bytes (2 cache words with header) of the XICS.<br/><br/>Default: 9k of 16k = TotalSIDs/(XICS(k)/Remaining(k)) = 1024/(16/7) = 448.</p>

							</td>
		  				<td>RW</td>
		  				<td>448</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the ControlQAcc Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XICS.ControlQAcc-0x20000570">ControlQAcc</a></h3>
	<p class="text">Offset: 0x20000570</p>
	<p class="text">XICS cache control register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:30</td>
		  				<td class="nameCol">RESERVED_BITS31_30</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>29</td>
		  				<td><p>CrcValid</p></td>
		  				<td>
								<p>CRC16 calculation for XICS cache packet read is valid status field.  When the XCSR interface is used to read a DATA0/DATA1 packet from the XICS the software will need to know whether the CRC16 calculation for that packet is valid.  In the event that valid is not asserted upon reading a DATA0/DATA1 packet the software can know to ignore the contents of the packet.  <br/><br/>Note: If the packet is not a DATA1/DATA0 packet the CRC16 calculation will not be valid.  This is expected since no DATA is present.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>28</td>
		  				<td><p>CrcDone</p></td>
		  				<td>
								<p>CRC16 calculation for XICS cache packet read is done status field.  All packets read from the XICS will see done asserted upon reading the entire packet.  This signifies that the CRC calculator has completed the CRC16 test on the packet read.  Done should be ready after reading XICSC.RdataMsw and XICSC.RdataLsw.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>27</td>
		  				<td><p>Wqerr</p></td>
		  				<td>
								<p>Write queue error status field.<br/><br/>0 = no XICS error detected during a XICS write.<br/>1 = XICS error detected during a XICS write (XICS overflow).</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>26</td>
		  				<td><p>Rqerr</p></td>
		  				<td>
								<p>Read queue error status field.<br/><br/>0 = no XICS error detected during a XICS read.<br/>1 = XICS error detected during a XICS read (XICS underflow).</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>25</td>
		  				<td><p>Rderr</p></td>
		  				<td>
								<p>XICS read - data error status field.  This field is extracted from the XICS cache word header byte.<br/><br/>0 = no read data error.<br/>1 = read data error.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>24</td>
		  				<td><p>Reop</p></td>
		  				<td>
								<p>XICS read - end of packet status field.  This field is extracted from the XICS cache word header byte.<br/><br/>0 = not end of packet.<br/>1 = end of packet.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>23</td>
		  				<td><p>Reof</p></td>
		  				<td>
								<p>XICS read - end of frame status field.  This field is extracted from the XICS cache word header byte.<br/><br/>0 = not end of frame.<br/>1 = end of frame.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>22</td>
		  				<td><p>Rsop</p></td>
		  				<td>
								<p>XICS read - start of packet status field.  This field is extracted from the XICS cache word header byte.<br/><br/>0 = not start of packet.<br/>1 = start of packet.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>21</td>
		  				<td><p>Rsof</p></td>
		  				<td>
								<p>XICS read - start of frame status field.  This field is extracted from the XICS cache word header byte.<br/><br/>0 = not start of frame.<br/>1 = start of frame.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>20:18</td>
		  				<td><p>Rbyte[2:0]</p></td>
		  				<td>
								<p>XICS read - valid bytes status field.  This field represents the number of bytes of valid data in the RdataMsw and RdataLsw registers.  The data is upper justified into the 64bit field.  The number of valid bytes is one greater than the Rbyte value.  This field is extracted from the XICS cache word header byte.<br/><br/>Ex: 0 = 1 byte valid (RdataMsw[63:56])<br/>Ex: 7 = 8 bytes valid (RdataMsw and RdataLsw)</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>Wderr</p></td>
		  				<td>
								<p>XICS write - data error indicator field.  This field is inserted into the XICS cache word header byte.<br/><br/>0 = no write data error.<br/>1 = write data error.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>Weop</p></td>
		  				<td>
								<p>XICS write - end of packet indicator field.  This field is inserted into the XICS cache word header byte.<br/><br/>0 = not end of packet.<br/>1 = end of packet.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>15</td>
		  				<td><p>Weof</p></td>
		  				<td>
								<p>XICS write - end of frame indicator field.  This field is inserted into the XICS cache word header byte.<br/><br/>0 = not end of frame.<br/>1 = end of frame.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>14</td>
		  				<td><p>Wsop</p></td>
		  				<td>
								<p>XICS write - start of packet indicator field.  This field is inserted into the XICS cache word header byte.<br/><br/>0 = not start of packet.<br/>1 = start of packet.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>13</td>
		  				<td><p>Wsof</p></td>
		  				<td>
								<p>XICS write - start of frame indicator field.  This field is inserted into the XICS cache word header byte.<br/><br/>0 = not start of frame.<br/>1 = start of frame.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>12:10</td>
		  				<td><p>Wbyte[2:0]</p></td>
		  				<td>
								<p>XICS write - valid bytes indicator field.  This field represents the number of bytes of valid data in the Scratch2 and Scratch registers.  The data is upper justified into the 64bit field.  The number of valid bytes is one greater than the Wbyte value.<br/><br/>Ex: 0 = 1 byte valid (Scratch2[63:56])<br/>Ex: 7 = 8 bytes valid (Scratch2 and Scratch)</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>9:3</td>
		  				<td><p>Qid[6:0]</p></td>
		  				<td>
								<p>Queue address field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>Nreq</p></td>
		  				<td>
								<p>No effect read request enable field.  A no effect read request will not alter the contents of the XICS.  It will return the first cache word of the addressed QID and the statistics associated with that QID.  The cache word returned by this operation will remain in the XICS at the head of the QID and statistics will remain unchanged.<br/><br/>0 = normal operation.<br/>1 = no effect read request (XICSC.Control.WNR field is ignored)</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>WNR</p></td>
		  				<td>
								<p>XICS write/read select field.<br/><br/>0 = XICS read.<br/>1 = XICS write.<br/><br/>Note: for XICS write transactions the write data MSW and write data LSW are written to the XUSB.Scratch1 and XUSB.Scratch0 registers respectively.  See Scratch register definitions for more information.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Go</p></td>
		  				<td>
								<p>XICSC transaction GO field.  Write '1' to initiate a transaction.  <br/><br/>Note: for writes ensure that XUSB.Scratch0 and XUSB.Scratch1 registers have been written as desired before writing to this field.<br/>Note: this field is automatically cleared upon completion of the transaction.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the ControlQAllo Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XICS.ControlQAllo-0x20000574">ControlQAllo</a></h3>
	<p class="text">Offset: 0x20000574</p>
	<p class="text">XICS queue allocation/deallocation control register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:18</td>
		  				<td class="nameCol">RESERVED_BITS31_18</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>17:16</td>
		  				<td><p>QRangeSel[1:0]</p></td>
		  				<td>
								<p>Queue allocation selection field. It is not necessary to set go field for status register to update.<br/><br/>00 = QID031:00 allocation status visible in StatusQAllo.Allo<br/>01 = QID063:32 allocation status visible in StatusQAllo.Allo<br/>10 = QID095:64 allocation status visible in StatusQAllo.Allo<br/>11 = QID127:96 allocation status visible in StatusQAllo.Allo</p>

							</td>
		  				<td>RW</td>
		  				<td>00</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>15:9</td>
		  				<td><p>NewQ[6:0]</p></td>
		  				<td>
								<p>New queue request result field.  This field is the result (QID) of a new queue request, and is valid after the asserted XICS.ControlQAllo.Go field is clear.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>8:5</td>
		  				<td><p>NewQType[3:0]</p></td>
		  				<td>
								<p>New queue request type field.<br/><br/>QTYPE MAP:<br/>0     = QT_DEFAULT<br/>1     = QT_DNS_ASYNC<br/>2     = QT_DNS_PERIODIC<br/>3     = QT_DNS_ACCBULK<br/>4     = QT_UPS_ASYNC<br/>5     = QT_UPS_PERIODIC<br/>6     = QT_UPS_ACCBULK_VP1<br/>7     = QT_UPS_ACCBULK_VP2<br/>8     = QT_UPS_ACCBULK_VP3<br/>9     = QT_UPS_ACCBULK_VP4<br/>10    = QT_UPS_ACCBULK_VP5<br/>11    = QT_UPS_ACCBULK_VP6<br/>12    = QT_UPS_ACCBULK_VP7<br/>13-15 = INVALID - DO NOT USE</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>NewQReq</p></td>
		  				<td>
								<p>New queue ID request field.  When this field is set '1' the XICS.ControlQAllo.RetQReq and XICS.ControlQAllo.FluQReq bit fields are ignored.  A NewQReq has higher priority.  <br/><br/>0 = no new queue ID requested.<br/>1 = new queue ID requested.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>RetQReq</p></td>
		  				<td>
								<p>Return queue ID request field.  When the XICS.ControlQAllo.NewQReq field is set '1' this field is ignored.  A NewQReq has higher priority.  This field can be set '1' with or without the XICS.ControlQAllo.FluQReq bit field.  If the desire is to simply return a QID do not assert the XICS.ControlQAllo.FluQReq bit field.  If a flush and return QID is desired assert the XICS.ControlQAllo.FluQReq with this field before asserting XICS.ControlQAllo.Go.<br/><br/>0 = no return queue ID requested.<br/>1 = return queue ID requested.<br/><br/>Note: the return QID must be written to XUSB.Scratch0 prior to asserting the XICS.ControlQAllo.Go bit field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>FluQReq</p></td>
		  				<td>
								<p>Flush queue ID request field.  When the XICS.ControlQAllo.NewQReq field is set '1' this field is ignored.  A NewQReq has higher priority.  This field can be set '1' with or without the XICS.ControlQAllo.RetQReq bit field.  If the desire is to simply flush a QID do not assert the XICS.ControlQAllo.RetQReq bit field.  If a flush and return QID is desired assert the XICSQ.Control.RetQReq with this field before asserting XICS.ControlQAllo.Go.<br/><br/>0 = no flush queue ID requested.<br/>1 = flush queue ID requested.<br/><br/>Note: the flush QID must be written to XUSB.Scratch0 prior to asserting the XICS.ControlQAllo.Go bit field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>Qerr</p></td>
		  				<td>
								<p>Queue ID (de)allocation error status field.  This field is asserted when a new queue request occurs while the queue (de)allocation FIFO is empty or when a return queue request occurs with a RetQueue that has not yet been allocated.  <br/><br/>0 = no queue allocation error detected.<br/>1 = queue allocation error detected.<br/><br/>Note: this field is not valid for a transaction where the XICS.ControlQAllo.FluQReq is asserted.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Go</p></td>
		  				<td>
								<p>XICS QID (de)allocation transaction GO field.  Write '1' to initiate a transaction.  <br/><br/>Note: for RetQReq and/or FluQReq transactions ensure that XUSB.Scratch0 register has been written appropriately before asserting this field.<br/>Note: this field is automatically cleared upon completion of the transaction.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Status Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XICS.Status-0x20000578">Status</a></h3>
	<p class="text">Offset: 0x20000578</p>
	<p class="text">QID and SID allocation status register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:30</td>
		  				<td class="nameCol">RESERVED_BITS31_30</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>29</td>
		  				<td><p>XicsLvl2</p></td>
		  				<td>
								<p>XICS level 2 status field. This field represents the current SID level status the XICS is indicating to the XFLC module. This field is set '1' on exceeding of the SidAEmptyH threshold and cleared '0' on fall below the SidAEmptyM threshold.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>28</td>
		  				<td><p>XicsLvl1</p></td>
		  				<td>
								<p>XICS level 1 status field. This field represents the current SID level status the XICS is indicating to the XFLC module. This field is set '1' on exceeding of the SidAEmptyM threshold and cleared '0' on fall below the SidAEmptyL threshold.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>27:26</td>
		  				<td><p>Statistics[1:0]</p></td>
		  				<td>
								<p>Queue statistics field.  The field represents the statistics of the queue indexed by XICSC.ControlQAcc.Qid field.  If XICSC.ControlQAcc.Qid field changes this field is updated on the next cycle accordingly. <br/><br/>00 = Queue empty<br/>01 = empty < Queue < 1 frame<br/>10 = 1 frame <= Queue < 2 frames<br/>11 = Queue >= 2 frames</p>

							</td>
		  				<td>R</td>
		  				<td>00</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>25:18</td>
		  				<td><p>QidFreeCnt[7:0]</p></td>
		  				<td>
								<p>QID allocation FIFO free QIDs count field.  This field represents the number of unallocated QIDs still available in the QID allocation FIFO.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>QidAEmpty</p></td>
		  				<td>
								<p>QID allocation FIFO empty status field.<br/><br/>0 = QID allocation FIFO is not almost empty.<br/>1 = QID allocation FIFO is almost empty.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>QidEmpty</p></td>
		  				<td>
								<p>QID allocation FIFO empty status field.<br/><br/>0 = QID allocation FIFO is not empty.<br/>1 = QID allocation FIFO is empty.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>15:5</td>
		  				<td><p>SidFreeCnt[10:0]</p></td>
		  				<td>
								<p>SID allocation FIFO free SIDs count field.  This field represents the number of unallocated SIDs still available in the SID allocation FIFO.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>SidAEmptyH</p></td>
		  				<td>
								<p>SID allocation FIFO almost empty high status field.<br/><br/>0 = remaining SIDs in the SID allocation FIFO are greater than the level defined by the XICS.Config.SidAEmptyH field.<br/>1 = remaining SIDs in the SID allocation FIFO are equal to or less than the level defined by the XICS.Config.SidAEmptyH field.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>SidAEmptyM</p></td>
		  				<td>
								<p>SID allocation FIFO almost empty medium status field.<br/><br/>0 = remaining SIDs in the SID allocation FIFO are greater than the level defined by the XICS.Config.SidAEmptyM field.<br/>1 = remaining SIDs in the SID allocation FIFO are equal to or less than the level defined by the XICS.Config.SidAEmptyM field.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>SidAEmptyL</p></td>
		  				<td>
								<p>SID allocation FIFO almost empty low status field.<br/><br/>0 = remaining SIDs in the SID allocation FIFO are greater than the level defined by the XICS.Config.SidAEmptyL field.<br/>1 = remaining SIDs in the SID allocation FIFO are equal to or less than the level defined by the XICS.Config.SidAEmptyL field.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>SidEmpty</p></td>
		  				<td>
								<p>SID allocation FIFO empty status field.<br/><br/>0 = SID allocation FIFO is not empty.<br/>1 = SID allocation FIFO is empty.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>InitDone</p></td>
		  				<td>
								<p>XICS initialization complete status field.<br/><br/>0 = XICS initialization/clear is not complete (do not use XICS).<br/>1 = XICS initialization/clear complete (XICS ready for use).</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the StatusQAcc0 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XICS.StatusQAcc0-0x2000057C">StatusQAcc0</a></h3>
	<p class="text">Offset: 0x2000057C</p>
	<p class="text">Queue access status register 0.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:25</td>
		  				<td class="nameCol">RESERVED_BITS31_25</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>24:11</td>
		  				<td><p>WrdCnt[13:0]</p></td>
		  				<td>
								<p>Word count statistic of last queue accessed by processor field.  This field represents the word count of the queue indexed by XICSC.ControlQAcc.Qid field following a processor cache access.  Note: If XICSC.ControlQAcc.Qid field changes this field will remain unchanged until the next processor cache access is complete.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>10:0</td>
		  				<td><p>FrmCnt[10:0]</p></td>
		  				<td>
								<p>Frame count statistic of last queue accessed by processor field.  This field represents the frame count of the queue indexed by XICSC.ControlQAcc.Qid field following a processor cache access.  Note: If XICSC.ControlQAcc.Qid field changes this field will remain unchanged until the next processor cache access is complete.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the StatusQAcc1 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XICS.StatusQAcc1-0x20000580">StatusQAcc1</a></h3>
	<p class="text">Offset: 0x20000580</p>
	<p class="text">Queue access status register 1.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:0</td>
		  				<td><p>Msw[31:0]</p></td>
		  				<td>
								<p>XICS read data most significant word field.  This field represents the most significant 32 bits of the 64 bit read data field.  If the read data is less than 8 bytes the data is upper justified across the Msw and Lsw registers.</p>

							</td>
		  				<td>R</td>
		  				<td>00000000</td>
		  				<td>hexadecimal</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the StatusQAcc2 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XICS.StatusQAcc2-0x20000584">StatusQAcc2</a></h3>
	<p class="text">Offset: 0x20000584</p>
	<p class="text">Queue access status register 2.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:0</td>
		  				<td><p>Lsw[31:0]</p></td>
		  				<td>
								<p>XICS read data least significant word field.  This field represents the least significant 32 bits of the 64 bit read data field.  If the read data is less than 8 bytes the data is upper justified across the Msw and Lsw registers.</p>

							</td>
		  				<td>R</td>
		  				<td>00000000</td>
		  				<td>hexadecimal</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the StatusQAllo Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XICS.StatusQAllo-0x20000588">StatusQAllo</a></h3>
	<p class="text">Offset: 0x20000588</p>
	<p class="text">Queue allocation status register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:0</td>
		  				<td><p>Allo[31:0]</p></td>
		  				<td>
								<p>Allocation status for selected QID range field.<br/><br/>1 = QID is allocated<br/>0 = QID is NOT allocated<br/><br/>This field represents a portion of all QIDs selected by ControlQAllo.QRangeSel.</p>

							</td>
		  				<td>R</td>
		  				<td>00000000000000000000000000000000</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the FreeCntLow Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XICS.FreeCntLow-0x2000058C">FreeCntLow</a></h3>
	<p class="text">Offset: 0x2000058C</p>
	<p class="text">Lowest number of free XICS SID/QIDs tracking register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:24</td>
		  				<td class="nameCol">RESERVED_BITS31_24</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>23:16</td>
		  				<td><p>Qid[7:0]</p></td>
		  				<td>
								<p>Lowest number of free XICS QIDs tracking field.  This field reflects the lowest number of free XICS QIDs since last read of this register.  Used to determine the peek usage of the cache (XICS) between reads of this register. <br/><br/>Note: this field is set equal to the current QID free count level when read.</p>

							</td>
		  				<td>R</td>
		  				<td>128</td>
		  				<td>unsigned</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">15:11</td>
		  				<td class="nameCol">RESERVED_BITS15_11</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>10:0</td>
		  				<td><p>Sid[10:0]</p></td>
		  				<td>
								<p>Lowest number of free XICS SIDs tracking field.  This field reflects the lowest number of free XICS SIDs since last read of this register.  Used to determine the peek usage of the cache (XICS) between reads of this register. <br/><br/>Note: this field is set equal to the current SID free count level when read.</p>

							</td>
		  				<td>R</td>
		  				<td>1024</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the FlowErr Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XICS.FlowErr-0x20000590">FlowErr</a></h3>
	<p class="text">Offset: 0x20000590</p>
	<p class="text">XICS overflow/underflow status register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:14</td>
		  				<td class="nameCol">RESERVED_BITS31_14</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>13:12</td>
		  				<td><p>Event[1:0]</p></td>
		  				<td>
								<p>XICS flow error event decode field.<br/><br/>00 = No event since last read of register<br/>01 = Underflow event occurred.  See Interface and Qid fields for more information.<br/>10 = Overflow event occurred.  See Interface and Qid fields for more information.<br/>11 = Reserved.<br/><br/>Note: if multiple under/overflow events occur this register will only hold the first offender.  This register must be read before it can update for new offences.<br/><br/>Note: Cleared on read of this register.</p>

							</td>
		  				<td>R</td>
		  				<td>00</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">11</td>
		  				<td class="nameCol">RESERVED_BIT11</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>10:8</td>
		  				<td><p>Interface[2:0]</p></td>
		  				<td>
								<p>XICS interface that caused the underflow/overflow.  Reads interfaces should correspond to underflows and write interfaces to overflows.<br/><br/>000 = interface 0 read<br/>001 = interface 0 write<br/>010 = interface 1 read<br/>011 = interface 1 write<br/>100 = interface 2 read<br/>101 = interface 2 write<br/>110 = interface 3 read<br/>111 = interface 3 write<br/><br/>Note: Cleared on read of this register.<br/>Note: Only valid when event != 00</p>

							</td>
		  				<td>R</td>
		  				<td>000</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">7</td>
		  				<td class="nameCol">RESERVED_BIT7</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>6:0</td>
		  				<td><p>Qid[6:0]</p></td>
		  				<td>
								<p>QID accessed during underflow/overflow.<br/><br/>Note: Cleared on read of this register.<br/>Note: Only valid when event != 00</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the QType Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XFLC.QType-0x200005A0">QType</a></h3>
	<p class="text">Offset: 0x200005A0</p>
	<p class="text">Queue type control/status register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:20</td>
		  				<td class="nameCol">RESERVED_BITS31_20</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>19:6</td>
		  				<td><p>WrdCnt[13:0]</p></td>
		  				<td>
								<p>Qtype word count result field. Flowing a transaction where XICS.Qtype.WNR=0 this field represents the total word count for all QIDs in the system sharing XICS.Qtype.Type.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>5:2</td>
		  				<td><p>Type[3:0]</p></td>
		  				<td>
								<p>QID type field.<br/><br/>QTYPE MAP:<br/>0     = QT_DEFAULT<br/>1     = QT_DNS_ASYNC<br/>2     = QT_DNS_PERIODIC<br/>3     = QT_DNS_ACCBULK<br/>4     = QT_UPS_ASYNC<br/>5     = QT_UPS_PERIODIC<br/>6     = QT_UPS_ACCBULK_VP1<br/>7     = QT_UPS_ACCBULK_VP2<br/>8     = QT_UPS_ACCBULK_VP3<br/>9     = QT_UPS_ACCBULK_VP4<br/>10    = QT_UPS_ACCBULK_VP5<br/>11    = QT_UPS_ACCBULK_VP6<br/>12    = QT_UPS_ACCBULK_VP7<br/>13-15 = INVALID - DO NOT USE</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>WNR</p></td>
		  				<td>
								<p>Transaction type select field.<br/><br/>0 = Read current word count for XICS.Qtype.Type<br/>- result located at XICS.Qtype.WrdCnt<br/>1 = Set thresholds for XICS.Qtype.Type<br/>- prepare thresholds in XUSB.Scratch0 before setting XICS.Qtype.Go</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Go</p></td>
		  				<td>
								<p>Qtype transaction go field. Set '1' to begin transaction selected by XICS.Qtype.WNR.<br/><br/>Note: this field is self cleared upon completion of transaction.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the RxTableWacc Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XFLC.RxTableWacc-0x200005A4">RxTableWacc</a></h3>
	<p class="text">Offset: 0x200005A4</p>
	<p class="text">Remote status RX table write access register.  This register can be used to override a remote status or initialize the remote status for any/all vport(s).</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:12</td>
		  				<td class="nameCol">RESERVED_BITS31_12</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>11</td>
		  				<td><p>UpsAcc</p></td>
		  				<td>
								<p>Desired remote status override/initialize UpsAcc status field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>10</td>
		  				<td><p>UpsPer</p></td>
		  				<td>
								<p>Desired remote status override/initialize UpsPer status field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>9</td>
		  				<td><p>UpsAsy</p></td>
		  				<td>
								<p>Desired remote status override/initialize UpsAsy status field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>DnsAcc</p></td>
		  				<td>
								<p>Desired remote status override/initialize DnsAcc status field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>DnsPer</p></td>
		  				<td>
								<p>Desired remote status override/initialize DnsPer status field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>DnsAsy</p></td>
		  				<td>
								<p>Desired remote status override/initialize DnsAsy status field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>XicsLvl2</p></td>
		  				<td>
								<p>Desired remote status override/initialize XicsLvl2 status field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>XicsLvl1</p></td>
		  				<td>
								<p>Desired remote status override/initialize XicsLvl1 status field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3:1</td>
		  				<td><p>Vport[2:0]</p></td>
		  				<td>
								<p>Vport select field.<br/><br/>Vport MAP:<br/>0     = Invalid<br/>1     = Vport 1<br/>2     = Vport 2<br/>3     = Vport 3<br/>4     = Vport 4<br/>5     = Vport 5<br/>6     = Vport 6<br/>7     = Vport 7</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Go</p></td>
		  				<td>
								<p>XFLC remote status RX table write go field. Set '1' to perform a write transaction.<br/><br/>Note: this field is a self-cleared pulse gen bit field.  Write only.</p>

							</td>
		  				<td>WO</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Status Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XFLC.Status-0x200005A8">Status</a></h3>
	<p class="text">Offset: 0x200005A8</p>
	<p class="text">Local resource and blocking status register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:18</td>
		  				<td class="nameCol">RESERVED_BITS31_18</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>UpsAccVp7</p></td>
		  				<td>
								<p>Block status request for the UPS_ACC_VP7 QID type. This field is set '1' on exceeding the corresponding Qtype thresh_hi level and cleared '0' on falling below the corresponding Qtype thresh_lo level.<br/><br/>Note: this status is provided to the XFLC module where the flow control rules are applied that actually affect local side blocking behaviors.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>UpsAccVp6</p></td>
		  				<td>
								<p>Block status request for the UPS_ACC_VP6 QID type. This field is set '1' on exceeding the corresponding Qtype thresh_hi level and cleared '0' on falling below the corresponding Qtype thresh_lo level.<br/><br/>Note: this status is provided to the XFLC module where the flow control rules are applied that actually affect local side blocking behaviors.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>15</td>
		  				<td><p>UpsAccVp5</p></td>
		  				<td>
								<p>Block status request for the UPS_ACC_VP5 QID type. This field is set '1' on exceeding the corresponding Qtype thresh_hi level and cleared '0' on falling below the corresponding Qtype thresh_lo level.<br/><br/>Note: this status is provided to the XFLC module where the flow control rules are applied that actually affect local side blocking behaviors.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>14</td>
		  				<td><p>UpsAccVp4</p></td>
		  				<td>
								<p>Block status request for the UPS_ACC_VP4 QID type. This field is set '1' on exceeding the corresponding Qtype thresh_hi level and cleared '0' on falling below the corresponding Qtype thresh_lo level.<br/><br/>Note: this status is provided to the XFLC module where the flow control rules are applied that actually affect local side blocking behaviors.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>13</td>
		  				<td><p>UpsAccVp3</p></td>
		  				<td>
								<p>Block status request for the UPS_ACC_VP3 QID type. This field is set '1' on exceeding the corresponding Qtype thresh_hi level and cleared '0' on falling below the corresponding Qtype thresh_lo level.<br/><br/>Note: this status is provided to the XFLC module where the flow control rules are applied that actually affect local side blocking behaviors.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>12</td>
		  				<td><p>UpsAccVp2</p></td>
		  				<td>
								<p>Block status request for the UPS_ACC_VP2 QID type. This field is set '1' on exceeding the corresponding Qtype thresh_hi level and cleared '0' on falling below the corresponding Qtype thresh_lo level.<br/><br/>Note: this status is provided to the XFLC module where the flow control rules are applied that actually affect local side blocking behaviors.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>11</td>
		  				<td><p>UpsAccVp1</p></td>
		  				<td>
								<p>Block status request for the UPS_ACC_VP1 QID type. This field is set '1' on exceeding the corresponding Qtype thresh_hi level and cleared '0' on falling below the corresponding Qtype thresh_lo level.<br/><br/>Note: this status is provided to the XFLC module where the flow control rules are applied that actually affect local side blocking behaviors.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>10</td>
		  				<td><p>UpsPer</p></td>
		  				<td>
								<p>Block status request for the UPS_PER QID type. This field is set '1' on exceeding the corresponding Qtype thresh_hi level and cleared '0' on falling below the corresponding Qtype thresh_lo level.<br/><br/>Note: this status is provided to the XFLC module where the flow control rules are applied that actually affect local side blocking behaviors.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>9</td>
		  				<td><p>UpsAsy</p></td>
		  				<td>
								<p>Block status request for the UPS_ASY QID type. This field is set '1' on exceeding the corresponding Qtype thresh_hi level and cleared '0' on falling below the corresponding Qtype thresh_lo level.<br/><br/>Note: this status is provided to the XFLC module where the flow control rules are applied that actually affect local side blocking behaviors.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>DnsAcc</p></td>
		  				<td>
								<p>Block status request for the DNS_ACC QID type. This field is set '1' on exceeding the corresponding Qtype thresh_hi level and cleared '0' on falling below the corresponding Qtype thresh_lo level.<br/><br/>Note: this status is provided to the XFLC module where the flow control rules are applied that actually affect local side blocking behaviors.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>DnsPer</p></td>
		  				<td>
								<p>Block status request for the DNS_PER QID type. This field is set '1' on exceeding the corresponding Qtype thresh_hi level and cleared '0' on falling below the corresponding Qtype thresh_lo level.<br/><br/>Note: this status is provided to the XFLC module where the flow control rules are applied that actually affect local side blocking behaviors.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>DnsAsy</p></td>
		  				<td>
								<p>Block status request for the DNS_ASY QID type. This field is set '1' on exceeding the corresponding Qtype thresh_hi level and cleared '0' on falling below the corresponding Qtype thresh_lo level.<br/><br/>Note: this status is provided to the XFLC module where the flow control rules are applied that actually affect local side blocking behaviors.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>BlkAccOut</p></td>
		  				<td>
								<p>Accelerated Bulk Out control block rule field.  This field is the result of rules applied to both the local and remote resources.<br/><br/>0 = do not block<br/>1 = block</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>BlkAccIn</p></td>
		  				<td>
								<p>Accelerated Bulk In flow control block rule field.  This field is the result of rules applied to both the local and remote resources.<br/><br/>0 = do not block<br/>1 = block</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>BlkPerOut</p></td>
		  				<td>
								<p>Periodic Out flow control block rule field.  This field is the result of rules applied to both the local and remote resources.<br/><br/>0 = do not block<br/>1 = block</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>BlkPerIn</p></td>
		  				<td>
								<p>Periodic In flow control block rule field.  This field is the result of rules applied to both the local and remote resources.<br/><br/>0 = do not block<br/>1 = block</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>BlkAsyOut</p></td>
		  				<td>
								<p>Asynchronous Out flow control block rule field.  This field is the result of rules applied to both the local and remote resources.<br/><br/>0 = do not block<br/>1 = block</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>BlkAsyIn</p></td>
		  				<td>
								<p>Asynchronous In flow control block rule field.  This field is the result of rules applied to both the local and remote resources.<br/><br/>0 = do not block<br/>1 = block</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Config Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XCRM.Config-0x200005B0">Config</a></h3>
	<p class="text">Offset: 0x200005B0</p>
	<p class="text">XCRM configuration register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:15</td>
		  				<td class="nameCol">RESERVED_BITS31_15</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>14</td>
		  				<td><p>EnetRxQid</p></td>
		  				<td>
								<p>Received ethernet frame static destination QID select field.<br/><br/>0 = SQ_CPU_RX_ENET<br/>1 = SQ_CPU_RX</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>13:10</td>
		  				<td><p>PktBufThresh[3:0]</p></td>
		  				<td>
								<p>XCRM packet buffering threshold field.  This value is adjusted to account for the rate of data received over the link to ensure the XUTM is does not underflow the cache in advanced delivery mode. The default value is set to compensate for ipf framing. This value must be adjusted for packets spanning interframe gaps when packet packing possible.  <br/><br/>Note: When using SLP half duplex packet packing will not occur.</p>

							</td>
		  				<td>RW</td>
		  				<td>5</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>9</td>
		  				<td><p>VportFilter</p></td>
		  				<td>
								<p>XCRM VPORT filter enable field.  <br/><br/>LEX: n/a<br/>REX: 0 = Allow all packets regardless of VPORT to pass through the XCRM to the XICS.<br/>     1 = Allow only packets with VPORT0 and VPORT=GRG.VPORTID.ID to pass through the XCRM to the XICS.<br/><br/>Note: Once REX has been assigned a VPORT ID by LEX this field should be set '1'.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>8:1</td>
		  				<td><p>SrdyTout[7:0]</p></td>
		  				<td>
								<p>Srdy timeout threshold field.  Set the maximum allowable number of PHY_CLK cycles that SRDY can fall mid frame.  This field is multiplied by 8 such that:<br/><br/>00000000 = Disabled<br/>00000001 = 8 PHY clocks<br/>10000000 = 1024 PHY clocks<br/>11111111 = 2040 PHY clocks<br/><br/>This field must be set before the XCTM is enabled.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>SlowLink</p></td>
		  				<td>
								<p>XCRM slow link indicator field.<br/>0 = Link exceeds required USB+Overhead bandwidth requirements (~>600MHz). <br/>1 = Link is less than required USB+Overhead bandwidth requirements(~<600MHz).<br/>When set this field will force all treat all receptions as "Confirmed Delivery" mode.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Status Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XCRM.Status-0x200005B4">Status</a></h3>
	<p class="text">Offset: 0x200005B4</p>
	<p class="text">XCRM status register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:16</td>
		  				<td class="nameCol">RESERVED_BITS31_16</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>15:8</td>
		  				<td><p>PfifoCnt[7:0]</p></td>
		  				<td>
								<p>Payload FIFO count.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">7</td>
		  				<td class="nameCol">RESERVED_BIT7</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>6:0</td>
		  				<td><p>RetQReq[6:0]</p></td>
		  				<td>
								<p>The mechanism for returning XCRM requested QIDs is lost once the XCRM is disabled; therefore, upon disable of the XCRM software must return this QID when non-zero.<br/><br/>If RetQ = 0x00 = No QID to return.<br/>If RetQ = 0xXX = QID XX must be returned.<br/><br/>Note: Only return once after disabling XCRM.  This field is updated only following an XCRM disable.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the QosStatus0 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XCRM.QosStatus0-0x200005B8">QosStatus0</a></h3>
	<p class="text">Offset: 0x200005B8</p>
	<p class="text">XCRM/XCTM QOS status 0 register.<br/><br/>Note: status in XCRM, configuration in XCTM</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:16</td>
		  				<td><p>TSStart[15:0]</p></td>
		  				<td>
								<p>Time stamp start field.  This field holds the top 16 bits of the internal 26 bit time stamp at the start of the QOS sequence.  This field can be used in conjunction with the time stamp end field to calculate the total time to complete the QOS sequence.<br/><br/>Note: The internal time stamp is 26 bits allowing a max differential of 2^26(1/60000000)=1.1185s.  This field represents a resolution of 1.1185s/2^16=17.07us.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>15:0</td>
		  				<td><p>TSEnd[15:0]</p></td>
		  				<td>
								<p>Time stamp end field.  This field holds the top 16 bits of the internal 26 bit time stamp at the end of the QOS sequence.  This field can be used in conjunction with the time stamp start field to calculate the total time to complete the QOS sequence.<br/><br/>Note: The internal time stamp is 26 bits allowing a max differential of 2^26(1/60000000)=1.1185s.  This field represents a resolution of 1.1185s/2^16=17.07us.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the QosStatus1 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XCRM.QosStatus1-0x200005BC">QosStatus1</a></h3>
	<p class="text">Offset: 0x200005BC</p>
	<p class="text">XCRM/XCTM QOS status 1 register.<br/><br/>Note: status in XCRM, configuration in XCTM</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:16</td>
		  				<td><p>LatencyH[15:0]</p></td>
		  				<td>
								<p>QOS high latency field.  This field represents the highest latency detected during the last QOS sequence.  <br/><br/>Note: the internal time stamp is 26bit, but this field monitors bit 20:05 providing a maximum latency time of 2^10*(1/60000000)=17.476ms and a resolution of 266us.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>15:0</td>
		  				<td><p>LatencyL[15:0]</p></td>
		  				<td>
								<p>QOS low latency field.  This field represents the lowest latency detected during the last QOS sequence.  <br/><br/>Note: the internal time stamp is 26bit, but this field monitors bit 20:05 providing a maximum latency time of 2^10*(1/60000000)=17.476ms and a resolution of 266us.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Config Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XCTM.Config-0x200005D0">Config</a></h3>
	<p class="text">Offset: 0x200005D0</p>
	<p class="text">XCTM configuration register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:24</td>
		  				<td class="nameCol">RESERVED_BITS31_24</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>


        		<tr>
        	  	<td>23:8</td>
		  				<td><p>Peridskip[15:0]</p></td>
		  				<td>
								<p>XCTM Periodic Skip Counter.  In the XCTM arbiter P2 priority is given to Periodic Packets.  To ensure both Async and AccBlk packets are also serviced this counter times out by counting Periodic Packets thus servicing Async and AccBlk packets.  Auto reset. </p>

							</td>
		  				<td>RW</td>
		  				<td>1001000</td>
		  				<td>binary</td>
					</tr>
        		<tr>


        		<tr>
        	  	<td>7</td>
		  				<td><p>Peridskip_Disable</p></td>
		  				<td>
								<p>XCTM Periodic Skip Disable field.  When set the XCTM will disable the Periodic Skip arbiter and revert to the Priority arbiter. The Periodic Skip arbiter is used to ensure Async and AccBlk packets are also serviced.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>




        		<tr>
        	  	<td>6:5</td>
		  				<td><p>Bufmode[1:0]</p></td>
		  				<td>
								<p>XCTM buffer mode selection field.  This field selects the operation of the XCTM internal buffer, for XCTM packetized mode use the XCTM.Config.Packetized field.<br/><br/>00 = BF_NONE = No XCTM buffering of data before transmission<br/>01 = BF_1FRM = Buffer at least 1 frame before allowing transmission.<br/>10 = BF_THSH = Buffer to a threshold before allowing transmission.<br/><br/>Note: for BM_1FRM and BM_THSH once transmission has begun the XCTM will continue transmit as long as the XCTM internal buffer contains 1 or more frames.  <br/><br/>For BM_1FRM: the XCTM will detect a frame on write of EOF to the XCTM internal buffer or upon detecting a USB traffic type threshold has been set.</p>

							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4:3</td>
		  				<td><p>SofTxType[1:0]</p></td>
		  				<td>
								<p>SOF transmit type select field.  Selects how SOF packets are replicated on transmitted.<br/><br/>00 = CLM non-replicated non-retriable (sent a single non-retriable broadcast packet on vport 0, frame header vport field = 0)<br/>01 = CLM replicated retriable (sent as retriable unicast packets on all enable vports, frame header vport field = 0)<br/>10 = XCTM replicated non-retriable (sent as non-retriable unicast packets on all enabled vports, frame header vport field = vport)<br/>11 = XCTM replicated retriable (sent as retriable unicast packets on all enable vports, frame header vport field = vport)</p>

							</td>
		  				<td>RW</td>
		  				<td>10</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>Packetized</p></td>
		  				<td>
								<p>XCTM packetized enable field.  When set the XCTM will wait for a full frame to be in an QID before arbitrating it for transmission.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>ThrottleEn</p></td>
		  				<td>
								<p>XCTM throttle enable field. <br/>0 = Throttle disabled.<br/>1 = Throttle enabled.<br/>When throttle is enabled the XCTM will not read the XICS more than once every 8 cycles (MAX 480Mbps).</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Running</p></td>
		  				<td>
								<p>XCTM running field.  When XCTM is disabled do not clear the XICS or re-enable the XCTM until this field is read '0'.  This field is set when XCTM is enabled.<br/><br/>Note: when XCTM is disabled if it is in the process of reading a frame from the XICS it will continue to do so until the frame has been sent.  During this time this field is read '1'.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the ThshLevels Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XCTM.ThshLevels-0x200005D4">ThshLevels</a></h3>
	<p class="text">Offset: 0x200005D4</p>
	<p class="text">XCTM endpoint type frame buffered detect threshold register.  Only valid for XCTM.Config.Bufmode=BM_THSH.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:21</td>
		  				<td class="nameCol">RESERVED_BITS31_21</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>20:16</td>
		  				<td><p>Frm[4:0]</p></td>
		  				<td>
								<p>XCTM buffer frame threshold field.  This field sets the minimum number of frames that the XCTM internal buffer must buffer before transmission can commence.  Note: the XCTM buffer has maximum frame limit of 16; however depending on frame structure and size the XCTM buffer may fill before that limit is achieved. <br/><br/>Note: whenever a frame threshold greater than 1 is set a XCTM.ThshLevels.Cyc limit must also be set.<br/><br/>0 = Not Enabled<br/>1 = 1 frame required<br/>:<br/>16 = 16 frames required (MAXIMUM)</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>15:8</td>
		  				<td><p>Wrd[7:0]</p></td>
		  				<td>
								<p>XCTM buffer cache word threshold field.  This field sets the minimum number of cache words that the XCTM internal buffer must buffer before transmission can commence.  Note: the XCTM buffer has maximum cache word limit of 72; however depending on frame structure and size the XCTM buffer may fill before that limit is achieved. <br/><br/>Note: whenever a word threshold greater than 1 is set a XCTM.ThshLevels.Cyc limit must also be set.<br/><br/>0 = Not Enabled<br/>1 = 1 cache word required<br/>:<br/>150 = 150 cache words required (MAXIMUM)</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>7:0</td>
		  				<td><p>Cyc[7:0]</p></td>
		  				<td>
								<p>XCTM buffer inactivity threshold field.  This field sets the minimum number of cycles that the XCTM internal buffer must be inactive with data before transmission can commence.  <br/><br/>0 = Not Enabled<br/>1 = 4 XusbClks required<br/>:<br/>255 = 1020 XusbClks required (MAXIMUM)</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the ThshEpType Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XCTM.ThshEpType-0x200005D8">ThshEpType</a></h3>
	<p class="text">Offset: 0x200005D8</p>
	<p class="text">XCTM endpoint type frame buffered detect threshold register.  Only valid for XCTM.Config.Bufmode-BM_1FRM/BM_THSH.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:24</td>
		  				<td><p>Isoc[7:0]</p></td>
		  				<td>
								<p>ISOC endpoint type frame buffered detect threshold field.  This field set the number of XICS cache words that the XCTM will buffer before indicating that an isochronous frame is ready for transmission.  This field allows the XCTM to start transmission of a frame before completely buffering it without worries of data under-runs due to a faster transmit PHY clock.<br/><br/>For example if the PHY clock is double the XUSB clock it is only necessary to buffer half of the maximum size packet to guarantee that the XCTM buffer will not under-run.  <br/><br/>0 = Disabled<br/>1 = 1 cache word<br/>:<br/>150 = 150 cache words (MAXIMUM)<br/><br/>Calculation Equation: MaxWrds-(MaxWrds(XusbRate/PhyRate))=MinWrds<br/><br/>HS_ISOC MAX_WRDs = (dhdr+pid+data+crc)/8=131<br/><br/>Example (GMII): 131-(131(480/1000))=69</p>

							</td>
		  				<td>RW</td>
		  				<td>69</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>23:16</td>
		  				<td><p>Intr[7:0]</p></td>
		  				<td>
								<p>INTR endpoint type frame buffered detect threshold field.  This field set the number of XICS cache words that the XCTM will buffer before indicating that an interrupt frame is ready for transmission.  This field allows the XCTM to start transmission of a frame before completely buffering it without worries of data under-runs due to a faster transmit PHY clock.<br/><br/>For example if the PHY clock is double the XUSB clock it is only necessary to buffer half of the maximum size packet to guarantee that the XCTM buffer will not under-run.  <br/><br/>0 = Disabled<br/>1 = 1 cache word<br/>:<br/>150 = 150 cache words (MAXIMUM)<br/><br/>Calculation Equation: MaxWrds-(MaxWrds(XusbRate/PhyRate))=MinWrds<br/><br/>HS_INTR MAX_WRDs = (dhdr+pid+data+crc)/8=131<br/><br/>Example (GMII): 131-(131(480/1000))=69</p>

							</td>
		  				<td>RW</td>
		  				<td>69</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>15:8</td>
		  				<td><p>Bulk[7:0]</p></td>
		  				<td>
								<p>BULK endpoint type frame buffered detect threshold field.  This field set the number of XICS cache words that the XCTM will buffer before indicating that a bulk frame is ready for transmission.  This field allows the XCTM to start transmission of a frame before completely buffering it without worries of data under-runs due to a faster transmit PHY clock.<br/><br/>For example if the PHY clock is double the XUSB clock it is only necessary to buffer half of the maximum size packet to guarantee that the XCTM buffer will not under-run.  <br/><br/>0 = Disabled<br/>1 = 1 cache word<br/>:<br/>150 = 150 cache words (MAXIMUM)<br/><br/>Calculation Equation: MaxWrds-(MaxWrds(XusbRate/PhyRate))=MinWrds<br/><br/>HS_BULK MAX_WRDs = (dhdr+pid+data+crc)/8=67<br/><br/>Example (GMII): 67-(67(480/1000))=35</p>

							</td>
		  				<td>RW</td>
		  				<td>35</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>7:0</td>
		  				<td><p>Ctrl[7:0]</p></td>
		  				<td>
								<p>BULK endpoint type frame buffered detect threshold field.  This field set the number of XICS cache words that the XCTM will buffer before indicating that a bulk frame is ready for transmission.  This field allows the XCTM to start transmission of a frame before completely buffering it without worries of data under-runs due to a faster transmit PHY clock.<br/><br/>For example if the PHY clock is double the XUSB clock it is only necessary to buffer half of the maximum size packet to guarantee that the XCTM buffer will not under-run.  <br/><br/>0 = Disabled<br/>1 = 1 cache word<br/>:<br/>150 = 150 cache words (MAXIMUM)<br/><br/>Calculation Equation: MaxWrds-(MaxWrds(XusbRate/PhyRate))=MinWrds<br/><br/>HS_CTRL MAX_WRDs = (dhdr+pid+data+crc)/8=11<br/><br/>Example (GMII): 11-(11(480/1000))=6</p>

							</td>
		  				<td>RW</td>
		  				<td>6</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the SrcTxEn Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XCTM.SrcTxEn-0x200005DC">SrcTxEn</a></h3>
	<p class="text">Offset: 0x200005DC</p>
	<p class="text">Source Transmit Enable Register</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:9</td>
		  				<td class="nameCol">RESERVED_BITS31_9</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>Qos</p></td>
		  				<td>
								<p>Quality-of-Service module transmit enable field.<br/>0 = XCTM will not transmit from the XCTM QOS module.<br/>1 = XCTM will transmit from the XCTM QOS module.</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>Xflc</p></td>
		  				<td>
								<p>XFLC transmit enable field.<br/>0 = XCTM will not transmit from the XFLC.<br/>1 = XCTM will transmit from the XFLC.</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>SQaccbulk</p></td>
		  				<td>
								<p>Static QID ACCBULK transmit enable field.<br/>0 = XCTM will not transmit from the ACCBULK QID.<br/>1 = XCTM will transmit from the ACCBULK QID.</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>SQperiodic</p></td>
		  				<td>
								<p>Static QID PERIODIC transmit enable field.<br/>0 = XCTM will not transmit from the PERIODIC QID.<br/>1 = XCTM will transmit from the PERIODIC QID.</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>SQasync</p></td>
		  				<td>
								<p>Static QID ASYNC transmit enable field.<br/>0 = XCTM will not transmit from the ASYNC QID.<br/>1 = XCTM will transmit from the ASYNC QID.</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>SQcputxenet</p></td>
		  				<td>
								<p>Static QID CPUTXUSB transmit enable field.<br/>0 = XCTM will not transmit from the CPUTXENET QID.<br/>1 = XCTM will transmit from the CPUTXENET QID.</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>SQcputxusb</p></td>
		  				<td>
								<p>Static QID CPUTXUSB transmit enable field.<br/>0 = XCTM will not transmit from the CPUTXUSB QID.<br/>1 = XCTM will transmit from the CPUTXUSB QID.</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>SQcputx</p></td>
		  				<td>
								<p>Static QID CPUTX transmit enable field.<br/>0 = XCTM will not transmit from the CPUTX QID.<br/>1 = XCTM will transmit from the CPUTX QID.</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>SQsof</p></td>
		  				<td>
								<p>Static QID SOF transmit enable field.<br/>0 = XCTM will not transmit from the SOF QID.<br/>1 = XCTM will transmit from the SOF QID.</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the QosConfig Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XCTM.QosConfig-0x200005E0">QosConfig</a></h3>
	<p class="text">Offset: 0x200005E0</p>
	<p class="text">XCTM/XCRM QOS configuration register.<br/><br/>Note: configuration in XCTM, status in XCRM</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:11</td>
		  				<td class="nameCol">RESERVED_BITS31_11</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>10</td>
		  				<td><p>Error</p></td>
		  				<td>
								<p>QOS sequence error field. After a QOS sequence is complete (go bit clear) this field represents that a the test exceeded the maximum time resolution of the internal time stamp.  <br/><br/>0 = No QOS sequence yet run or last sequence passed.<br/>1 = Last QOS sequence failed.  (cleared on next XCTM.QosConfig.Go)</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>9:8</td>
		  				<td><p>IFGmode[1:0]</p></td>
		  				<td>
								<p>QOS inter-frame gap mode select field.  Number of cycles between packet iterations.<br/><br/>00 -    0 cycles<br/>01 -  128 cycles<br/>10 -  512 cycles<br/>11 - 1024 cycles</p>

							</td>
		  				<td>RW</td>
		  				<td>00</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7:6</td>
		  				<td><p>Iterations[1:0]</p></td>
		  				<td>
								<p>QOS iterations select field. Number of packets in QOS sequence.<br/><br/>00 =    1 packets<br/>01 =   16 packets<br/>10 = 1024 packets<br/>11 = 4096 packets</p>

							</td>
		  				<td>RW</td>
		  				<td>00</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5:4</td>
		  				<td><p>PyldSize[1:0]</p></td>
		  				<td>
								<p>QOS payload size select field. Size of payload in addition to frame header.<br/><br/>00 -    0 bytes<br/>01 -  128 bytes<br/>10 -  512 bytes<br/>11 - 1024 bytes</p>

							</td>
		  				<td>RW</td>
		  				<td>00</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3:1</td>
		  				<td><p>Vport[2:0]</p></td>
		  				<td>
								<p>QOS vport selection field.<br/><br/>0 : invalid<br/>1-7 : valid</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Go</p></td>
		  				<td>
								<p>QOS sequence go field. Set '1' to start the QOS sequence configured. <br/><br/>Note: this field is self-clearing upon completion of test.<br/>Note: if a QOS sequence is not complete within the resolution of the internal time stamp the XCRM.QosConfig.Error field will indicate the failure when this field read '0'.  Other results are found in the XCRM.QosStatus0/1 registers.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Corrupt Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="XCTM.Corrupt-0x200005E4">Corrupt</a></h3>
	<p class="text">Offset: 0x200005E4</p>
	<p class="text">Corruption configuration register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol"/>
		<col class="nameCol"/>
		<col class="descCol"/>
		<col class="rwCol"/>
		<col class="rstCol"/>
		<col class="valTypeCol"/>
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:21</td>
		  				<td><p>AddrEndpt[10:0]</p></td>
		  				<td>
								<p>USB Address and Endpoint corruption filter.</p>

							</td>
		  				<td>RW</td>
		  				<td>00000000000</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>20</td>
		  				<td><p>AddrEndptEn</p></td>
		  				<td>
								<p>USB Address and Endpoint corruption filter enable.  If enabled the selected corruption will only occur when the frame USB Address and Endpoint matches the AddrEndpt field in this register.  <br/><br/>Note: if multiple enables are set in this register all enable fields must match for the corruption to occur.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">19</td>
		  				<td class="nameCol">RESERVED_BIT19</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>18:15</td>
		  				<td><p>TagType[3:0]</p></td>
		  				<td>
								<p>Tag type corruption filter.</p>

							</td>
		  				<td>RW</td>
		  				<td>0000</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>14</td>
		  				<td><p>TagTypeEn</p></td>
		  				<td>
								<p>Tag type corruption filter enable.  If enabled the selected corruption will only occur when the frame tag type matches the TagType field in this register.  <br/><br/>Note: if multiple enables are set in this register all enable fields must match for the corruption to occur.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">13:12</td>
		  				<td class="nameCol">RESERVED_BITS13_12</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>11:9</td>
		  				<td><p>Vport[2:0]</p></td>
		  				<td>
								<p>Vport corruption filter.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>VportEn</p></td>
		  				<td>
								<p>Vport corruption filter enable.  If enabled the selected corruption will only occur when the frame Vport matches the Vport field in this register.  <br/><br/>Note: if multiple enables are set in this register all enable fields must match for the corruption to occur.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">7</td>
		  				<td class="nameCol">RESERVED_BIT7</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>LnkDat</p></td>
		  				<td>
								<p>Corrupt Link Data request field.  Set as desired before setting Go.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>LnkHdr</p></td>
		  				<td>
								<p>Corrupt Link Header request field.  Set as desired before setting Go.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>DatN</p></td>
		  				<td>
								<p>Corrupt last data byte request field.  Set as desired before setting Go.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>Dat0</p></td>
		  				<td>
								<p>Corrupt first data byte request field.  Set as desired before setting Go.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>Hdr1</p></td>
		  				<td>
								<p>Corrupt HDR1 request field.  Set as desired before setting Go.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>Hdr0</p></td>
		  				<td>
								<p>Corrupt HDR0 request field.  Set as desired before setting Go.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Go</p></td>
		  				<td>
								<p>Corruption request field.  <br/><br/>Note: this field clears when corruption has occurred.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<table class="footer">
	<tr>
		<td><p>XCSR Memory Mapped Registers</p></td>
		<td><p align="center">&copy;2009 Productivity Design Tools Inc. (PDTi)</p></td>
		<td><p align="right">Generated using <a href="http://www.productive-eda.com">PDTi</a> SpectaReg.</p></td>
	</tr>
	</table>
	</body>
</html>
