OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/segmen/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/ALU/runs/RUN_2025.05.03_14.04.36/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ALU
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     903
Number of terminals:      29
Number of snets:          2
Number of nets:           228

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 151.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 9541.
[INFO DRT-0033] mcon shape region query size = 5040.
[INFO DRT-0033] met1 shape region query size = 1986.
[INFO DRT-0033] via shape region query size = 580.
[INFO DRT-0033] met2 shape region query size = 359.
[INFO DRT-0033] via2 shape region query size = 464.
[INFO DRT-0033] met3 shape region query size = 364.
[INFO DRT-0033] via3 shape region query size = 464.
[INFO DRT-0033] met4 shape region query size = 156.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 36.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 478 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 133 unique inst patterns.
[INFO DRT-0084]   Complete 180 groups.
#scanned instances     = 903
#unique  instances     = 151
#stdCellGenAp          = 3563
#stdCellValidPlanarAp  = 7
#stdCellValidViaAp     = 2840
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 724
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:07, memory = 117.47 (MB), peak = 117.47 (MB)

Number of guides:     2729

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 714.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 732.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 511.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 143.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 34.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 2.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1259 vertical wires in 1 frboxes and 877 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 267 vertical wires in 1 frboxes and 298 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 122.12 (MB), peak = 122.12 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 122.12 (MB), peak = 122.12 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 128.45 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:04, memory = 134.69 (MB).
    Completing 30% with 128 violations.
    elapsed time = 00:00:07, memory = 130.58 (MB).
    Completing 40% with 192 violations.
    elapsed time = 00:00:10, memory = 136.34 (MB).
[INFO DRT-0199]   Number of violations = 275.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       13     30      8      1
Recheck             16     17      5      1
Short              127     54      3      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:10, memory = 484.10 (MB), peak = 484.10 (MB)
Total wire length = 18898 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7389 um.
Total wire length on LAYER met2 = 7269 um.
Total wire length on LAYER met3 = 3033 um.
Total wire length on LAYER met4 = 1072 um.
Total wire length on LAYER met5 = 134 um.
Total number of vias = 2164.
Up-via summary (total 2164):

-----------------------
 FR_MASTERSLICE       0
            li1     727
           met1    1114
           met2     242
           met3      77
           met4       4
-----------------------
                   2164


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 275 violations.
    elapsed time = 00:00:00, memory = 487.45 (MB).
    Completing 20% with 275 violations.
    elapsed time = 00:00:00, memory = 487.45 (MB).
    Completing 30% with 275 violations.
    elapsed time = 00:00:00, memory = 488.22 (MB).
    Completing 40% with 275 violations.
    elapsed time = 00:00:00, memory = 488.22 (MB).
    Completing 50% with 270 violations.
    elapsed time = 00:00:00, memory = 490.79 (MB).
    Completing 60% with 270 violations.
    elapsed time = 00:00:01, memory = 490.79 (MB).
    Completing 70% with 243 violations.
    elapsed time = 00:00:01, memory = 490.79 (MB).
    Completing 80% with 243 violations.
    elapsed time = 00:00:02, memory = 490.79 (MB).
    Completing 90% with 224 violations.
    elapsed time = 00:00:08, memory = 490.79 (MB).
    Completing 100% with 132 violations.
    elapsed time = 00:00:08, memory = 490.79 (MB).
[INFO DRT-0199]   Number of violations = 132.
Viol/Layer        met1   met2   met3
Metal Spacing        6     17      6
Short               93      8      2
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:08, memory = 493.93 (MB), peak = 493.93 (MB)
Total wire length = 18752 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7387 um.
Total wire length on LAYER met2 = 7177 um.
Total wire length on LAYER met3 = 2951 um.
Total wire length on LAYER met4 = 1103 um.
Total wire length on LAYER met5 = 132 um.
Total number of vias = 2207.
Up-via summary (total 2207):

-----------------------
 FR_MASTERSLICE       0
            li1     727
           met1    1167
           met2     238
           met3      71
           met4       4
-----------------------
                   2207


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 132 violations.
    elapsed time = 00:00:00, memory = 493.93 (MB).
    Completing 20% with 132 violations.
    elapsed time = 00:00:00, memory = 493.93 (MB).
    Completing 30% with 132 violations.
    elapsed time = 00:00:00, memory = 493.93 (MB).
    Completing 40% with 132 violations.
    elapsed time = 00:00:00, memory = 493.93 (MB).
    Completing 50% with 130 violations.
    elapsed time = 00:00:00, memory = 502.11 (MB).
    Completing 60% with 130 violations.
    elapsed time = 00:00:01, memory = 505.46 (MB).
    Completing 70% with 140 violations.
    elapsed time = 00:00:01, memory = 505.46 (MB).
    Completing 80% with 140 violations.
    elapsed time = 00:00:03, memory = 512.42 (MB).
    Completing 90% with 143 violations.
    elapsed time = 00:00:09, memory = 512.42 (MB).
    Completing 100% with 195 violations.
    elapsed time = 00:00:09, memory = 512.42 (MB).
[INFO DRT-0199]   Number of violations = 195.
Viol/Layer        met1   met2   met3
Metal Spacing       19     25      1
Short              125     18      7
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:09, memory = 512.42 (MB), peak = 512.42 (MB)
Total wire length = 18753 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7372 um.
Total wire length on LAYER met2 = 7201 um.
Total wire length on LAYER met3 = 2952 um.
Total wire length on LAYER met4 = 1092 um.
Total wire length on LAYER met5 = 134 um.
Total number of vias = 2161.
Up-via summary (total 2161):

-----------------------
 FR_MASTERSLICE       0
            li1     727
           met1    1127
           met2     228
           met3      75
           met4       4
-----------------------
                   2161


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 195 violations.
    elapsed time = 00:00:01, memory = 512.42 (MB).
    Completing 20% with 154 violations.
    elapsed time = 00:00:05, memory = 512.42 (MB).
    Completing 30% with 93 violations.
    elapsed time = 00:00:05, memory = 512.42 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:07, memory = 512.42 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1   met2
Metal Spacing        3      0
Short               14      2
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 512.42 (MB), peak = 512.42 (MB)
Total wire length = 18787 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7117 um.
Total wire length on LAYER met2 = 7254 um.
Total wire length on LAYER met3 = 3158 um.
Total wire length on LAYER met4 = 1122 um.
Total wire length on LAYER met5 = 134 um.
Total number of vias = 2257.
Up-via summary (total 2257):

-----------------------
 FR_MASTERSLICE       0
            li1     727
           met1    1161
           met2     284
           met3      81
           met4       4
-----------------------
                   2257


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 512.42 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 512.42 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 512.42 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 512.42 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 512.42 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 512.42 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 512.42 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 512.42 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 512.42 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 512.42 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.42 (MB), peak = 512.42 (MB)
Total wire length = 18782 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7088 um.
Total wire length on LAYER met2 = 7243 um.
Total wire length on LAYER met3 = 3179 um.
Total wire length on LAYER met4 = 1136 um.
Total wire length on LAYER met5 = 134 um.
Total number of vias = 2256.
Up-via summary (total 2256):

-----------------------
 FR_MASTERSLICE       0
            li1     727
           met1    1160
           met2     284
           met3      81
           met4       4
-----------------------
                   2256


[INFO DRT-0198] Complete detail routing.
Total wire length = 18782 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7088 um.
Total wire length on LAYER met2 = 7243 um.
Total wire length on LAYER met3 = 3179 um.
Total wire length on LAYER met4 = 1136 um.
Total wire length on LAYER met5 = 134 um.
Total number of vias = 2256.
Up-via summary (total 2256):

-----------------------
 FR_MASTERSLICE       0
            li1     727
           met1    1160
           met2     284
           met3      81
           met4       4
-----------------------
                   2256


[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:36, memory = 512.42 (MB), peak = 512.42 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/ALU/runs/RUN_2025.05.03_14.04.36/results/routing/ALU.odb'…
Writing netlist to '/openlane/designs/ALU/runs/RUN_2025.05.03_14.04.36/results/routing/ALU.nl.v'…
Writing powered netlist to '/openlane/designs/ALU/runs/RUN_2025.05.03_14.04.36/results/routing/ALU.pnl.v'…
Writing layout to '/openlane/designs/ALU/runs/RUN_2025.05.03_14.04.36/results/routing/ALU.def'…
