# Design: Design complex_operations already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -dbg -e 100 -work complex_operations -2002  $dsn/src/complex_operations.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/complex_operations.vhd
# Compile Entity "complex_operations"
# Compile Architecture "behavioral" of Entity "complex_operations"
# Top-level unit(s) detected:
# Entity => complex_operations
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -reorder -dbg -e 100 -work complex_operations -2002  $dsn/src/complex_operations.vhd $dsn/src/TestBench/complex_operations_TB.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/complex_operations.vhd
# Compile Entity "complex_operations"
# Compile Architecture "behavioral" of Entity "complex_operations"
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Entity "tb_complex_operations"
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Compile Configuration "cfg_tb_complex_operations"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => cfg_tb_complex_operations
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Error: COMP96_0077: TestBench/complex_operations_TB.vhd : (127, 20): Undefined type of expression. Expected type 'INTEGER'.
# Error: COMP96_0077: TestBench/complex_operations_TB.vhd : (128, 20): Undefined type of expression. Expected type 'INTEGER'.
# Error: COMP96_0077: TestBench/complex_operations_TB.vhd : (129, 20): Undefined type of expression. Expected type 'INTEGER'.
# Error: COMP96_0077: TestBench/complex_operations_TB.vhd : (130, 20): Undefined type of expression. Expected type 'INTEGER'.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (137, 9): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (137, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (139, 9): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (139, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (150, 6): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (150, 6): Cannot find object declaration.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (152, 6): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (152, 6): Cannot find object declaration.
# Compile Configuration "cfg_tb_complex_operations"
# Error: COMP96_0209: TestBench/complex_operations_TB.vhd : (184, 9): Unknown architecture name used in configuration declaration.
# Compile failure 13 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -reorder -dbg -e 100 -work complex_operations -2002  $dsn/src/complex_operations.vhd $dsn/src/TestBench/complex_operations_TB.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/complex_operations.vhd
# Compile Entity "complex_operations"
# Compile Architecture "behavioral" of Entity "complex_operations"
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Entity "tb_complex_operations"
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Compile Configuration "cfg_tb_complex_operations"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => cfg_tb_complex_operations
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Error: COMP96_0077: TestBench/complex_operations_TB.vhd : (131, 21): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0077: TestBench/complex_operations_TB.vhd : (132, 16): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0077: TestBench/complex_operations_TB.vhd : (133, 21): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (137, 9): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (137, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (139, 9): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (139, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (150, 6): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (150, 6): Cannot find object declaration.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (152, 6): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (152, 6): Cannot find object declaration.
# Compile Configuration "cfg_tb_complex_operations"
# Error: COMP96_0209: TestBench/complex_operations_TB.vhd : (184, 9): Unknown architecture name used in configuration declaration.
# Compile failure 12 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -reorder -dbg -e 100 -work complex_operations -2002  $dsn/src/complex_operations.vhd $dsn/src/TestBench/complex_operations_TB.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/complex_operations.vhd
# Compile Entity "complex_operations"
# Compile Architecture "behavioral" of Entity "complex_operations"
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Entity "tb_complex_operations"
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Compile Configuration "cfg_tb_complex_operations"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => cfg_tb_complex_operations
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (137, 9): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (137, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (139, 9): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (139, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (150, 6): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (150, 6): Cannot find object declaration.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (152, 6): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (152, 6): Cannot find object declaration.
# Compile Configuration "cfg_tb_complex_operations"
# Error: COMP96_0209: TestBench/complex_operations_TB.vhd : (184, 9): Unknown architecture name used in configuration declaration.
# Compile failure 9 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -reorder -dbg -e 100 -work complex_operations -2002  $dsn/src/complex_operations.vhd $dsn/src/TestBench/complex_operations_TB.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/complex_operations.vhd
# Compile Entity "complex_operations"
# Compile Architecture "behavioral" of Entity "complex_operations"
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Entity "tb_complex_operations"
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Compile Configuration "cfg_tb_complex_operations"
# Top-level unit(s) detected:
# Configuration => cfg_tb_complex_operations
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+complex_operations complex_operations behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4834 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location F:\uni\CAD\HW2\q5\complex_operations\src\wave.asdb
#  3:48 PM, Friday, April 26, 2024
#  Simulation has been initialized
# VSIM: 11 object(s) traced.
# Waveform file 'untitled.awc' connected to 'F:/uni/CAD/HW2/q5/complex_operations/src/wave.asdb'.
run 10 ns
# KERNEL: stopped at time: 10 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 20 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 30 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 40 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 50 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 60 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 70 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 80 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 90 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 110 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 120 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 130 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 140 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 150 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 160 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 260 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 360 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -reorder -dbg -e 100 -work complex_operations -2002  $dsn/src/complex_operations.vhd $dsn/src/TestBench/complex_operations_TB.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/complex_operations.vhd
# Compile Entity "complex_operations"
# Compile Architecture "behavioral" of Entity "complex_operations"
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Entity "complex_operations_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_operations_tb"
# Compile Configuration "TESTBENCH_FOR_complex_operations"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => complex_operations
# Configuration => TESTBENCH_FOR_complex_operations
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Error: COMP96_0019: TestBench/complex_operations_TB.vhd : (77, 6): Keyword 'end' expected.
# Error: COMP96_0016: TestBench/complex_operations_TB.vhd : (77, 11): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_complex_operations"
# Error: COMP96_0209: TestBench/complex_operations_TB.vhd : (96, 6): Unknown architecture name used in configuration declaration.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -dbg -e 100 -work complex_operations -2002  $dsn/src/TestBench/complex_operations_TB.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Entity "tb_complex_operations"
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Compile Configuration "cfg_tb_complex_operations"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
acom -reorder -dbg -e 100 -work complex_operations -2002  $dsn/src/complex_operations.vhd $dsn/src/TestBench/complex_operations_TB.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/complex_operations.vhd
# Compile Entity "complex_operations"
# Compile Architecture "behavioral" of Entity "complex_operations"
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Entity "tb_complex_operations"
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Compile Configuration "cfg_tb_complex_operations"
# Top-level unit(s) detected:
# Configuration => cfg_tb_complex_operations
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
run 100 ns
# KERNEL: stopped at time: 460 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 560 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+complex_operations complex_operations behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4834 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location F:\uni\CAD\HW2\q5\complex_operations\src\wave.asdb
#  3:54 PM, Friday, April 26, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'F:/uni/CAD/HW2/q5/complex_operations/src/wave.asdb'.
# VSIM: 11 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -reorder -dbg -e 100 -work complex_operations -2002  $dsn/src/complex_operations.vhd $dsn/src/TestBench/complex_operations_TB.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/complex_operations.vhd
# Compile Entity "complex_operations"
# Compile Architecture "behavioral" of Entity "complex_operations"
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Entity "tb_complex_operations"
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Compile Configuration "cfg_tb_complex_operations"
# Top-level unit(s) detected:
# Configuration => cfg_tb_complex_operations
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+complex_operations complex_operations behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5401 kB (elbread=427 elab2=4834 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location F:\uni\CAD\HW2\q5\complex_operations\src\wave.asdb
#  3:56 PM, Friday, April 26, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'F:/uni/CAD/HW2/q5/complex_operations/src/wave.asdb'.
# VSIM: 11 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 400 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 500 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 600 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 700 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 800 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 900 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -dbg -e 100 -work complex_operations -2002  $dsn/src/TestBench/complex_operations_TB.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Entity "tb_complex_operations"
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Error: COMP96_0077: TestBench/complex_operations_TB.vhd : (280, 20): Undefined type of expression. Expected type 'INTEGER'.
# Error: COMP96_0077: TestBench/complex_operations_TB.vhd : (281, 20): Undefined type of expression. Expected type 'INTEGER'.
# Error: COMP96_0077: TestBench/complex_operations_TB.vhd : (282, 20): Undefined type of expression. Expected type 'INTEGER'.
# Error: COMP96_0077: TestBench/complex_operations_TB.vhd : (283, 20): Undefined type of expression. Expected type 'INTEGER'.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (290, 9): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (290, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (292, 9): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (292, 9): Cannot find object declaration.
# Compile Configuration "cfg_tb_complex_operations"
# Compile failure 8 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -dbg -e 100 -work complex_operations -2002  $dsn/src/TestBench/complex_operations_TB.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Entity "tb_complex_operations"
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (290, 9): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (290, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/complex_operations_TB.vhd : (292, 9): Unknown identifier "YOURRESETSIGNAL".
# Error: COMP96_0133: TestBench/complex_operations_TB.vhd : (292, 9): Cannot find object declaration.
# Compile Configuration "cfg_tb_complex_operations"
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -reorder -dbg -e 100 -work complex_operations -2002  $dsn/src/complex_operations.vhd $dsn/src/TestBench/complex_operations_TB.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/complex_operations.vhd
# Compile Entity "complex_operations"
# Compile Architecture "behavioral" of Entity "complex_operations"
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Entity "tb_complex_operations"
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Compile Configuration "cfg_tb_complex_operations"
# Top-level unit(s) detected:
# Configuration => cfg_tb_complex_operations
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim -O5 +access +r +m+complex_operations complex_operations behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5401 kB (elbread=427 elab2=4834 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location F:\uni\CAD\HW2\q5\complex_operations\src\wave.asdb
#  4:01 PM, Friday, April 26, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'F:/uni/CAD/HW2/q5/complex_operations/src/wave.asdb'.
# VSIM: 11 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 400 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 500 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 600 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 700 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 800 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -reorder -dbg -e 100 -work complex_operations -2002  $dsn/src/complex_operations.vhd $dsn/src/TestBench/complex_operations_TB.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/complex_operations.vhd
# Compile Entity "complex_operations"
# Compile Architecture "behavioral" of Entity "complex_operations"
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Entity "tb_complex_operations"
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Compile Configuration "cfg_tb_complex_operations"
# Top-level unit(s) detected:
# Configuration => cfg_tb_complex_operations
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+tb_complex_operations tb_complex_operations tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5407 kB (elbread=427 elab2=4839 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location F:\uni\CAD\HW2\q5\complex_operations\src\wave.asdb
#  4:04 PM, Friday, April 26, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'F:/uni/CAD/HW2/q5/complex_operations/src/wave.asdb'.
# VSIM: 12 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
endsim
# VSIM: Simulation has finished.
acom -reorder -dbg -e 100 -work complex_operations -2002  $dsn/src/complex_operations.vhd $dsn/src/TestBench/complex_operations_TB.vhd
# File: F:/uni/CAD/HW2/q5/complex_operations/src/complex_operations.vhd
# Compile Entity "complex_operations"
# Compile Architecture "behavioral" of Entity "complex_operations"
# File: F:/uni/CAD/HW2/q5/complex_operations/src/TestBench/complex_operations_TB.vhd
# Compile Entity "tb_complex_operations"
# Compile Architecture "tb" of Entity "tb_complex_operations"
# Compile Configuration "cfg_tb_complex_operations"
# Top-level unit(s) detected:
# Configuration => cfg_tb_complex_operations
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim -O5 +access +r +m+tb_complex_operations tb_complex_operations tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5408 kB (elbread=427 elab2=4839 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location F:\uni\CAD\HW2\q5\complex_operations\src\wave.asdb
#  4:05 PM, Friday, April 26, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'F:/uni/CAD/HW2/q5/complex_operations/src/wave.asdb'.
# VSIM: 12 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
# Waveform file 'F:/uni/CAD/HW2/q5/complex_operations/src/waveform.awc' connected to 'F:/uni/CAD/HW2/q5/complex_operations/src/waveform.asdb'.
# Adding file F:\uni\CAD\HW2\q5\complex_operations\src\waveform.asdb ... Done
# Adding file F:\uni\CAD\HW2\q5\complex_operations\src\waveform.awc ... Done
