
FreeFallVer_MainProgram.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c150  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000628  0800c2e0  0800c2e0  0001c2e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c908  0800c908  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c908  0800c908  0001c908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c910  0800c910  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c910  0800c910  0001c910  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c914  0800c914  0001c914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800c918  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f0  2**0
                  CONTENTS
 10 .bss          00003228  200001f0  200001f0  000201f0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20003418  20003418  000201f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000103b7  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000273d  00000000  00000000  000305d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fa0  00000000  00000000  00032d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ea8  00000000  00000000  00033cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022c08  00000000  00000000  00034b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011ec3  00000000  00000000  00057768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ced71  00000000  00000000  0006962b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013839c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005710  00000000  00000000  001383ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c2c8 	.word	0x0800c2c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800c2c8 	.word	0x0800c2c8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <GetSector>:
 *  Sector 4 as 64KB
 *  Sector 5 to Sector 7 each 128KB
 */

static uint32_t GetSector(uint32_t Address)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	60fb      	str	r3, [r7, #12]

  if((Address < 0x08003FFF) && (Address >= 0x08000000))
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a2e      	ldr	r2, [pc, #184]	; (80010c0 <GetSector+0xc8>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d806      	bhi.n	800101a <GetSector+0x22>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001012:	d302      	bcc.n	800101a <GetSector+0x22>
  {
    sector = FLASH_SECTOR_0;
 8001014:	2300      	movs	r3, #0
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	e04b      	b.n	80010b2 <GetSector+0xba>
  }
  else if((Address < 0x08007FFF) && (Address >= 0x08004000))
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a29      	ldr	r2, [pc, #164]	; (80010c4 <GetSector+0xcc>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d806      	bhi.n	8001030 <GetSector+0x38>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a28      	ldr	r2, [pc, #160]	; (80010c8 <GetSector+0xd0>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d302      	bcc.n	8001030 <GetSector+0x38>
  {
    sector = FLASH_SECTOR_1;
 800102a:	2301      	movs	r3, #1
 800102c:	60fb      	str	r3, [r7, #12]
 800102e:	e040      	b.n	80010b2 <GetSector+0xba>
  }
  else if((Address < 0x0800BFFF) && (Address >= 0x08008000))
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4a26      	ldr	r2, [pc, #152]	; (80010cc <GetSector+0xd4>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d806      	bhi.n	8001046 <GetSector+0x4e>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	4a25      	ldr	r2, [pc, #148]	; (80010d0 <GetSector+0xd8>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d302      	bcc.n	8001046 <GetSector+0x4e>
  {
    sector = FLASH_SECTOR_2;
 8001040:	2302      	movs	r3, #2
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	e035      	b.n	80010b2 <GetSector+0xba>
  }
  else if((Address < 0x0800FFFF) && (Address >= 0x0800C000))
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a22      	ldr	r2, [pc, #136]	; (80010d4 <GetSector+0xdc>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d206      	bcs.n	800105c <GetSector+0x64>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4a21      	ldr	r2, [pc, #132]	; (80010d8 <GetSector+0xe0>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d302      	bcc.n	800105c <GetSector+0x64>
  {
    sector = FLASH_SECTOR_3;
 8001056:	2303      	movs	r3, #3
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	e02a      	b.n	80010b2 <GetSector+0xba>
  }
  else if((Address < 0x0801FFFF) && (Address >= 0x08010000))
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4a1f      	ldr	r2, [pc, #124]	; (80010dc <GetSector+0xe4>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d206      	bcs.n	8001072 <GetSector+0x7a>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4a1b      	ldr	r2, [pc, #108]	; (80010d4 <GetSector+0xdc>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d902      	bls.n	8001072 <GetSector+0x7a>
  {
    sector = FLASH_SECTOR_4;
 800106c:	2304      	movs	r3, #4
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	e01f      	b.n	80010b2 <GetSector+0xba>
  }
  else if((Address < 0x0803FFFF) && (Address >= 0x08020000))
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a1a      	ldr	r2, [pc, #104]	; (80010e0 <GetSector+0xe8>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d206      	bcs.n	8001088 <GetSector+0x90>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a17      	ldr	r2, [pc, #92]	; (80010dc <GetSector+0xe4>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d902      	bls.n	8001088 <GetSector+0x90>
  {
    sector = FLASH_SECTOR_5;
 8001082:	2305      	movs	r3, #5
 8001084:	60fb      	str	r3, [r7, #12]
 8001086:	e014      	b.n	80010b2 <GetSector+0xba>
  }
  else if((Address < 0x0805FFFF) && (Address >= 0x08040000))
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	4a16      	ldr	r2, [pc, #88]	; (80010e4 <GetSector+0xec>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d206      	bcs.n	800109e <GetSector+0xa6>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a13      	ldr	r2, [pc, #76]	; (80010e0 <GetSector+0xe8>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d902      	bls.n	800109e <GetSector+0xa6>
  {
    sector = FLASH_SECTOR_6;
 8001098:	2306      	movs	r3, #6
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	e009      	b.n	80010b2 <GetSector+0xba>
  }
  else if((Address < 0x0807FFFF) && (Address >= 0x08060000))
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4a11      	ldr	r2, [pc, #68]	; (80010e8 <GetSector+0xf0>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d205      	bcs.n	80010b2 <GetSector+0xba>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a0e      	ldr	r2, [pc, #56]	; (80010e4 <GetSector+0xec>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d901      	bls.n	80010b2 <GetSector+0xba>
  {
    sector = FLASH_SECTOR_7;
 80010ae:	2307      	movs	r3, #7
 80010b0:	60fb      	str	r3, [r7, #12]
  }
  else if (Address < 0x081FFFFF) && (Address >= 0x081E0000)
  {
    sector = FLASH_SECTOR_23;
  }*/
  return sector;
 80010b2:	68fb      	ldr	r3, [r7, #12]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3714      	adds	r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	08003ffe 	.word	0x08003ffe
 80010c4:	08007ffe 	.word	0x08007ffe
 80010c8:	08004000 	.word	0x08004000
 80010cc:	0800bffe 	.word	0x0800bffe
 80010d0:	08008000 	.word	0x08008000
 80010d4:	0800ffff 	.word	0x0800ffff
 80010d8:	0800c000 	.word	0x0800c000
 80010dc:	0801ffff 	.word	0x0801ffff
 80010e0:	0803ffff 	.word	0x0803ffff
 80010e4:	0805ffff 	.word	0x0805ffff
 80010e8:	0807ffff 	.word	0x0807ffff

080010ec <Flash_Write_Data>:
   return float_variable;
}


uint32_t Flash_Write_Data (uint32_t StartSectorAddress, uint32_t *Data, uint16_t numberofwords)
{
 80010ec:	b5b0      	push	{r4, r5, r7, lr}
 80010ee:	b08a      	sub	sp, #40	; 0x28
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	4613      	mov	r3, r2
 80010f8:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SECTORError;
	int sofar=0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	627b      	str	r3, [r7, #36]	; 0x24


	 /* Unlock the Flash to enable the flash control register access *************/
	  HAL_FLASH_Unlock();
 80010fe:	f003 fbb7 	bl	8004870 <HAL_FLASH_Unlock>

	  /* Erase the user Flash area */

	  /* Get the number of sector to erase from 1st sector */

	  uint32_t StartSector = GetSector(StartSectorAddress);
 8001102:	68f8      	ldr	r0, [r7, #12]
 8001104:	f7ff ff78 	bl	8000ff8 <GetSector>
 8001108:	6238      	str	r0, [r7, #32]
	  uint32_t EndSectorAddress = StartSectorAddress + numberofwords*4;
 800110a:	88fb      	ldrh	r3, [r7, #6]
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	461a      	mov	r2, r3
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	4413      	add	r3, r2
 8001114:	61fb      	str	r3, [r7, #28]
	  uint32_t EndSector = GetSector(EndSectorAddress);
 8001116:	69f8      	ldr	r0, [r7, #28]
 8001118:	f7ff ff6e 	bl	8000ff8 <GetSector>
 800111c:	61b8      	str	r0, [r7, #24]

	  /* Fill EraseInit structure*/
	  EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 800111e:	4b21      	ldr	r3, [pc, #132]	; (80011a4 <Flash_Write_Data+0xb8>)
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
	  EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 8001124:	4b1f      	ldr	r3, [pc, #124]	; (80011a4 <Flash_Write_Data+0xb8>)
 8001126:	2202      	movs	r2, #2
 8001128:	611a      	str	r2, [r3, #16]
	  EraseInitStruct.Sector        = StartSector;
 800112a:	4a1e      	ldr	r2, [pc, #120]	; (80011a4 <Flash_Write_Data+0xb8>)
 800112c:	6a3b      	ldr	r3, [r7, #32]
 800112e:	6093      	str	r3, [r2, #8]
	  EraseInitStruct.NbSectors     = (EndSector - StartSector) + 1;
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	6a3b      	ldr	r3, [r7, #32]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	3301      	adds	r3, #1
 8001138:	4a1a      	ldr	r2, [pc, #104]	; (80011a4 <Flash_Write_Data+0xb8>)
 800113a:	60d3      	str	r3, [r2, #12]
	  /* Note: If an erase operation in Flash memory also concerns data in the data or instruction cache,
	     you have to make sure that these data are rewritten before they are accessed during code
	     execution. If this cannot be done safely, it is recommended to flush the caches by setting the
	     DCRST and ICRST bits in the FLASH_CR register. */

	  if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) != HAL_OK)
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	4619      	mov	r1, r3
 8001142:	4818      	ldr	r0, [pc, #96]	; (80011a4 <Flash_Write_Data+0xb8>)
 8001144:	f003 fd02 	bl	8004b4c <HAL_FLASHEx_Erase>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d01f      	beq.n	800118e <Flash_Write_Data+0xa2>
	  {
		  return HAL_FLASH_GetError ();
 800114e:	f003 fbc1 	bl	80048d4 <HAL_FLASH_GetError>
 8001152:	4603      	mov	r3, r0
 8001154:	e022      	b.n	800119c <Flash_Write_Data+0xb0>
	  /* Program the user Flash area word by word
	    (area defined by FLASH_USER_START_ADDR and FLASH_USER_END_ADDR) ***********/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartSectorAddress, Data[sofar]) == HAL_OK)
 8001156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	4413      	add	r3, r2
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2200      	movs	r2, #0
 8001162:	461c      	mov	r4, r3
 8001164:	4615      	mov	r5, r2
 8001166:	4622      	mov	r2, r4
 8001168:	462b      	mov	r3, r5
 800116a:	68f9      	ldr	r1, [r7, #12]
 800116c:	2002      	movs	r0, #2
 800116e:	f003 fb2b 	bl	80047c8 <HAL_FLASH_Program>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d106      	bne.n	8001186 <Flash_Write_Data+0x9a>
	     {
	    	 StartSectorAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	3304      	adds	r3, #4
 800117c:	60fb      	str	r3, [r7, #12]
	    	 sofar++;
 800117e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001180:	3301      	adds	r3, #1
 8001182:	627b      	str	r3, [r7, #36]	; 0x24
 8001184:	e003      	b.n	800118e <Flash_Write_Data+0xa2>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 8001186:	f003 fba5 	bl	80048d4 <HAL_FLASH_GetError>
 800118a:	4603      	mov	r3, r0
 800118c:	e006      	b.n	800119c <Flash_Write_Data+0xb0>
	   while (sofar<numberofwords)
 800118e:	88fb      	ldrh	r3, [r7, #6]
 8001190:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001192:	429a      	cmp	r2, r3
 8001194:	dbdf      	blt.n	8001156 <Flash_Write_Data+0x6a>
	     }
	   }

	  /* Lock the Flash to disable the flash control register access (recommended
	     to protect the FLASH memory against possible unwanted operation) *********/
	  HAL_FLASH_Lock();
 8001196:	f003 fb8d 	bl	80048b4 <HAL_FLASH_Lock>

	   return 0;
 800119a:	2300      	movs	r3, #0
}
 800119c:	4618      	mov	r0, r3
 800119e:	3728      	adds	r7, #40	; 0x28
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bdb0      	pop	{r4, r5, r7, pc}
 80011a4:	2000020c 	.word	0x2000020c

080011a8 <Flash_Read_Data>:


void Flash_Read_Data (uint32_t StartSectorAddress, uint32_t *RxBuf, uint16_t numberofwords)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	4613      	mov	r3, r2
 80011b4:	80fb      	strh	r3, [r7, #6]
	while (1)
	{

		*RxBuf = *(__IO uint32_t *)StartSectorAddress;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	601a      	str	r2, [r3, #0]
		StartSectorAddress += 4;
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	3304      	adds	r3, #4
 80011c2:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	3304      	adds	r3, #4
 80011c8:	60bb      	str	r3, [r7, #8]
		if (!(numberofwords--)) break;
 80011ca:	88fb      	ldrh	r3, [r7, #6]
 80011cc:	1e5a      	subs	r2, r3, #1
 80011ce:	80fa      	strh	r2, [r7, #6]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d000      	beq.n	80011d6 <Flash_Read_Data+0x2e>
		*RxBuf = *(__IO uint32_t *)StartSectorAddress;
 80011d4:	e7ef      	b.n	80011b6 <Flash_Read_Data+0xe>
		if (!(numberofwords--)) break;
 80011d6:	bf00      	nop
	}
}
 80011d8:	bf00      	nop
 80011da:	3714      	adds	r7, #20
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <Stop>:
#include "stdbool.h"
#include <math.h>
//#include <FLASH_SECTOR_F4.h>
extern bool POSReach;
void Stop() // Stop motor function
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(Stop_PC5_43_GPIO_Port,Stop_PC5_43_Pin,GPIO_PIN_SET);//(STOP) turn on pin 43
 80011e8:	2201      	movs	r2, #1
 80011ea:	2120      	movs	r1, #32
 80011ec:	4804      	ldr	r0, [pc, #16]	; (8001200 <Stop+0x1c>)
 80011ee:	f003 ff83 	bl	80050f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SerVoReset_PC4_18_GPIO_Port, SerVoReset_PC4_18_Pin, GPIO_PIN_SET); // Disable Servo Enable
 80011f2:	2201      	movs	r2, #1
 80011f4:	2110      	movs	r1, #16
 80011f6:	4802      	ldr	r0, [pc, #8]	; (8001200 <Stop+0x1c>)
 80011f8:	f003 ff7e 	bl	80050f8 <HAL_GPIO_WritePin>
}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40020800 	.word	0x40020800

08001204 <AlarmReset>:

void AlarmReset() // reset alarm function
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
	  	HAL_GPIO_WritePin(EStop_Not_PB0_17_GPIO_Port, EStop_Not_PB0_17_Pin, GPIO_PIN_SET);//Pull Estop pin to 1 (24V)
 8001208:	2201      	movs	r2, #1
 800120a:	2101      	movs	r1, #1
 800120c:	480e      	ldr	r0, [pc, #56]	; (8001248 <AlarmReset+0x44>)
 800120e:	f003 ff73 	bl	80050f8 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(ArlarmRST_PB1_42_GPIO_Port, ArlarmRST_PB1_42_Pin, GPIO_PIN_RESET); // trig Alarm Reset Pin
 8001212:	2200      	movs	r2, #0
 8001214:	2102      	movs	r1, #2
 8001216:	480c      	ldr	r0, [pc, #48]	; (8001248 <AlarmReset+0x44>)
 8001218:	f003 ff6e 	bl	80050f8 <HAL_GPIO_WritePin>
		HAL_Delay(500);
 800121c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001220:	f003 f8f0 	bl	8004404 <HAL_Delay>
		HAL_GPIO_WritePin(ArlarmRST_PB1_42_GPIO_Port, ArlarmRST_PB1_42_Pin, GPIO_PIN_SET);
 8001224:	2201      	movs	r2, #1
 8001226:	2102      	movs	r1, #2
 8001228:	4807      	ldr	r0, [pc, #28]	; (8001248 <AlarmReset+0x44>)
 800122a:	f003 ff65 	bl	80050f8 <HAL_GPIO_WritePin>
	
		HAL_GPIO_WritePin(Stop_PC5_43_GPIO_Port,Stop_PC5_43_Pin,GPIO_PIN_SET);//(STOP) turn on pin 43
 800122e:	2201      	movs	r2, #1
 8001230:	2120      	movs	r1, #32
 8001232:	4806      	ldr	r0, [pc, #24]	; (800124c <AlarmReset+0x48>)
 8001234:	f003 ff60 	bl	80050f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SerVoReset_PC4_18_GPIO_Port, SerVoReset_PC4_18_Pin, GPIO_PIN_RESET); // Enable Servo Enable 
 8001238:	2200      	movs	r2, #0
 800123a:	2110      	movs	r1, #16
 800123c:	4803      	ldr	r0, [pc, #12]	; (800124c <AlarmReset+0x48>)
 800123e:	f003 ff5b 	bl	80050f8 <HAL_GPIO_WritePin>
		// Turn on the brake
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40020400 	.word	0x40020400
 800124c:	40020800 	.word	0x40020800

08001250 <Estop>:

void Estop() // Estop function
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EStop_Not_PB0_17_GPIO_Port, EStop_Not_PB0_17_Pin, GPIO_PIN_RESET);//Pull Estop pin to GND
 8001254:	2200      	movs	r2, #0
 8001256:	2101      	movs	r1, #1
 8001258:	4802      	ldr	r0, [pc, #8]	; (8001264 <Estop+0x14>)
 800125a:	f003 ff4d 	bl	80050f8 <HAL_GPIO_WritePin>
}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40020400 	.word	0x40020400

08001268 <DisableSTOP>:

void DisableSTOP()
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Stop_PC5_43_GPIO_Port,Stop_PC5_43_Pin,GPIO_PIN_RESET);//START , disable stop IO
 800126c:	2200      	movs	r2, #0
 800126e:	2120      	movs	r1, #32
 8001270:	4802      	ldr	r0, [pc, #8]	; (800127c <DisableSTOP+0x14>)
 8001272:	f003 ff41 	bl	80050f8 <HAL_GPIO_WritePin>
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40020800 	.word	0x40020800

08001280 <JogMoveUp>:

void JogMoveUp() // Move up by pressing the JOG button on the UI
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(Dir_Not_PE10_14_GPIO_Port, Dir_Not_PE10_14_Pin, GPIO_PIN_SET); // Choose the direction
 8001284:	2201      	movs	r2, #1
 8001286:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800128a:	4805      	ldr	r0, [pc, #20]	; (80012a0 <JogMoveUp+0x20>)
 800128c:	f003 ff34 	bl	80050f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Stop_PC5_43_GPIO_Port,Stop_PC5_43_Pin,GPIO_PIN_RESET);//START , disable stop IO
 8001290:	2200      	movs	r2, #0
 8001292:	2120      	movs	r1, #32
 8001294:	4803      	ldr	r0, [pc, #12]	; (80012a4 <JogMoveUp+0x24>)
 8001296:	f003 ff2f 	bl	80050f8 <HAL_GPIO_WritePin>
}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40021000 	.word	0x40021000
 80012a4:	40020800 	.word	0x40020800

080012a8 <JogMoveDown>:

void JogMoveDown()
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(Dir_Not_PE10_14_GPIO_Port, Dir_Not_PE10_14_Pin, GPIO_PIN_RESET); // Choose the direction
 80012ac:	2200      	movs	r2, #0
 80012ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012b2:	4805      	ldr	r0, [pc, #20]	; (80012c8 <JogMoveDown+0x20>)
 80012b4:	f003 ff20 	bl	80050f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Stop_PC5_43_GPIO_Port,Stop_PC5_43_Pin,GPIO_PIN_RESET);//START , disable stop IO
 80012b8:	2200      	movs	r2, #0
 80012ba:	2120      	movs	r1, #32
 80012bc:	4803      	ldr	r0, [pc, #12]	; (80012cc <JogMoveDown+0x24>)
 80012be:	f003 ff1b 	bl	80050f8 <HAL_GPIO_WritePin>
}
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40020800 	.word	0x40020800

080012d0 <DriverInit>:
{
	HAL_GPIO_WritePin(Type_Not_PE8_40_GPIO_Port, Type_Not_PE8_40_Pin, GPIO_PIN_RESET); // Speed Mode
}

bool DriverInit()
{	
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(Dir_Not_PE10_14_GPIO_Port, Dir_Not_PE10_14_Pin, GPIO_PIN_RESET); // CN1-14 - PLSCLR	
 80012d4:	2200      	movs	r2, #0
 80012d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012da:	4819      	ldr	r0, [pc, #100]	; (8001340 <DriverInit+0x70>)
 80012dc:	f003 ff0c 	bl	80050f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Speed2_Not_PE7_15_GPIO_Port,Speed2_Not_PE7_15_Pin,GPIO_PIN_RESET);//CN1-15 SPDLIM/TLIM
 80012e0:	2200      	movs	r2, #0
 80012e2:	2180      	movs	r1, #128	; 0x80
 80012e4:	4816      	ldr	r0, [pc, #88]	; (8001340 <DriverInit+0x70>)
 80012e6:	f003 ff07 	bl	80050f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(CCWLIM_Not_PE12_39_GPIO_Port,CCWLIM_Not_PE12_39_Pin,GPIO_PIN_RESET);//CN1-39 PLSINH
 80012ea:	2200      	movs	r2, #0
 80012ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012f0:	4813      	ldr	r0, [pc, #76]	; (8001340 <DriverInit+0x70>)
 80012f2:	f003 ff01 	bl	80050f8 <HAL_GPIO_WritePin>
	
		HAL_GPIO_WritePin(SPDLIM_Not_PE11_38_GPIO_Port, SPDLIM_Not_PE11_38_Pin, GPIO_PIN_SET);// CN-38 - CWLIM
 80012f6:	2201      	movs	r2, #1
 80012f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012fc:	4810      	ldr	r0, [pc, #64]	; (8001340 <DriverInit+0x70>)
 80012fe:	f003 fefb 	bl	80050f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(CWLIM_Not_PE14_13_GPIO_Port,CWLIM_Not_PE14_13_Pin,GPIO_PIN_SET);//CN1-13 CCWLIM
 8001302:	2201      	movs	r2, #1
 8001304:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001308:	480d      	ldr	r0, [pc, #52]	; (8001340 <DriverInit+0x70>)
 800130a:	f003 fef5 	bl	80050f8 <HAL_GPIO_WritePin>
	
		HAL_GPIO_WritePin(EStop_Not_PB0_17_GPIO_Port, EStop_Not_PB0_17_Pin, GPIO_PIN_RESET);// First, the driver will be in Emergency Stop
 800130e:	2200      	movs	r2, #0
 8001310:	2101      	movs	r1, #1
 8001312:	480c      	ldr	r0, [pc, #48]	; (8001344 <DriverInit+0x74>)
 8001314:	f003 fef0 	bl	80050f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SerVoReset_PC4_18_GPIO_Port, SerVoReset_PC4_18_Pin, GPIO_PIN_RESET); // Servo enable OFF
 8001318:	2200      	movs	r2, #0
 800131a:	2110      	movs	r1, #16
 800131c:	480a      	ldr	r0, [pc, #40]	; (8001348 <DriverInit+0x78>)
 800131e:	f003 feeb 	bl	80050f8 <HAL_GPIO_WritePin>
		
		HAL_GPIO_WritePin(PA12_LINE_DRV_EN_GPIO_Port, PA12_LINE_DRV_EN_Pin, GPIO_PIN_RESET);// Enable U14 DriveLine IC for generating pulses
 8001322:	2200      	movs	r2, #0
 8001324:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001328:	4808      	ldr	r0, [pc, #32]	; (800134c <DriverInit+0x7c>)
 800132a:	f003 fee5 	bl	80050f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Type_Not_PE8_40_GPIO_Port, Type_Not_PE8_40_Pin, GPIO_PIN_RESET); // DIR	
 800132e:	2200      	movs	r2, #0
 8001330:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001334:	4802      	ldr	r0, [pc, #8]	; (8001340 <DriverInit+0x70>)
 8001336:	f003 fedf 	bl	80050f8 <HAL_GPIO_WritePin>
	
		return true;
 800133a:	2301      	movs	r3, #1
}
 800133c:	4618      	mov	r0, r3
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40021000 	.word	0x40021000
 8001344:	40020400 	.word	0x40020400
 8001348:	40020800 	.word	0x40020800
 800134c:	40020000 	.word	0x40020000

08001350 <ReadLogicF7000Out>:
uint16_t ReadLogicF7000Out(void)
{ 
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
	uint16_t OuputState = 0;
 8001356:	2300      	movs	r3, #0
 8001358:	80fb      	strh	r3, [r7, #6]
	uint8_t i=0;
 800135a:	2300      	movs	r3, #0
 800135c:	717b      	strb	r3, [r7, #5]
	if (HAL_GPIO_ReadPin(CN1_23_TYPEOUT_GPIO_Port,CN1_23_TYPEOUT_Pin)) // Read CN1-23-TYPEOUT
 800135e:	2180      	movs	r1, #128	; 0x80
 8001360:	485e      	ldr	r0, [pc, #376]	; (80014dc <ReadLogicF7000Out+0x18c>)
 8001362:	f003 feb1 	bl	80050c8 <HAL_GPIO_ReadPin>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d009      	beq.n	8001380 <ReadLogicF7000Out+0x30>
	{
		OuputState = OuputState | (1 << i); // Set ith bit		
 800136c:	797b      	ldrb	r3, [r7, #5]
 800136e:	2201      	movs	r2, #1
 8001370:	fa02 f303 	lsl.w	r3, r2, r3
 8001374:	b21a      	sxth	r2, r3
 8001376:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800137a:	4313      	orrs	r3, r2
 800137c:	b21b      	sxth	r3, r3
 800137e:	80fb      	strh	r3, [r7, #6]
	}
	i++;	
 8001380:	797b      	ldrb	r3, [r7, #5]
 8001382:	3301      	adds	r3, #1
 8001384:	717b      	strb	r3, [r7, #5]
	if (HAL_GPIO_ReadPin(CN1_48_BRAKE_GPIO_Port,CN1_48_BRAKE_Pin)) // Read CN1-48-BRAKE
 8001386:	2140      	movs	r1, #64	; 0x40
 8001388:	4855      	ldr	r0, [pc, #340]	; (80014e0 <ReadLogicF7000Out+0x190>)
 800138a:	f003 fe9d 	bl	80050c8 <HAL_GPIO_ReadPin>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d009      	beq.n	80013a8 <ReadLogicF7000Out+0x58>
	{
		OuputState = OuputState | (1 << i); // Set ith bit
 8001394:	797b      	ldrb	r3, [r7, #5]
 8001396:	2201      	movs	r2, #1
 8001398:	fa02 f303 	lsl.w	r3, r2, r3
 800139c:	b21a      	sxth	r2, r3
 800139e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	b21b      	sxth	r3, r3
 80013a6:	80fb      	strh	r3, [r7, #6]
	}
	i++;
 80013a8:	797b      	ldrb	r3, [r7, #5]
 80013aa:	3301      	adds	r3, #1
 80013ac:	717b      	strb	r3, [r7, #5]
	if (HAL_GPIO_ReadPin(CN1_22_RDY_GPIO_Port,CN1_22_RDY_Pin)) // Read CN1-22-RDY
 80013ae:	2104      	movs	r1, #4
 80013b0:	484b      	ldr	r0, [pc, #300]	; (80014e0 <ReadLogicF7000Out+0x190>)
 80013b2:	f003 fe89 	bl	80050c8 <HAL_GPIO_ReadPin>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d009      	beq.n	80013d0 <ReadLogicF7000Out+0x80>
	{
		OuputState = OuputState | (1 << i); // Set ith bit
 80013bc:	797b      	ldrb	r3, [r7, #5]
 80013be:	2201      	movs	r2, #1
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	b21a      	sxth	r2, r3
 80013c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	b21b      	sxth	r3, r3
 80013ce:	80fb      	strh	r3, [r7, #6]
	}		
	i++;
 80013d0:	797b      	ldrb	r3, [r7, #5]
 80013d2:	3301      	adds	r3, #1
 80013d4:	717b      	strb	r3, [r7, #5]
	POSReach = HAL_GPIO_ReadPin(CN1_47_INSPD_INPOS_GPIO_Port,CN1_47_INSPD_INPOS_Pin);	// Check if the position is reached or not
 80013d6:	2102      	movs	r1, #2
 80013d8:	4842      	ldr	r0, [pc, #264]	; (80014e4 <ReadLogicF7000Out+0x194>)
 80013da:	f003 fe75 	bl	80050c8 <HAL_GPIO_ReadPin>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	bf14      	ite	ne
 80013e4:	2301      	movne	r3, #1
 80013e6:	2300      	moveq	r3, #0
 80013e8:	b2da      	uxtb	r2, r3
 80013ea:	4b3f      	ldr	r3, [pc, #252]	; (80014e8 <ReadLogicF7000Out+0x198>)
 80013ec:	701a      	strb	r2, [r3, #0]
//	if (HAL_GPIO_ReadPin(CN1_47_INSPD_INPOS_GPIO_Port,CN1_47_INSPD_INPOS_Pin)) // Read CN1-47
	if(POSReach)
 80013ee:	4b3e      	ldr	r3, [pc, #248]	; (80014e8 <ReadLogicF7000Out+0x198>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d009      	beq.n	800140a <ReadLogicF7000Out+0xba>
	{		
		OuputState = OuputState | (1 << i); // Set ith bit
 80013f6:	797b      	ldrb	r3, [r7, #5]
 80013f8:	2201      	movs	r2, #1
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	b21a      	sxth	r2, r3
 8001400:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001404:	4313      	orrs	r3, r2
 8001406:	b21b      	sxth	r3, r3
 8001408:	80fb      	strh	r3, [r7, #6]
	}
	i++;	
 800140a:	797b      	ldrb	r3, [r7, #5]
 800140c:	3301      	adds	r3, #1
 800140e:	717b      	strb	r3, [r7, #5]
	if (HAL_GPIO_ReadPin(CN1_21_SPDOUT_TRQOUT_GPIO_Port,CN1_21_SPDOUT_TRQOUT_Pin)) // Read CN1-21
 8001410:	2108      	movs	r1, #8
 8001412:	4833      	ldr	r0, [pc, #204]	; (80014e0 <ReadLogicF7000Out+0x190>)
 8001414:	f003 fe58 	bl	80050c8 <HAL_GPIO_ReadPin>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d009      	beq.n	8001432 <ReadLogicF7000Out+0xe2>
	{
		OuputState = OuputState | (1 << i); // Set ith bit
 800141e:	797b      	ldrb	r3, [r7, #5]
 8001420:	2201      	movs	r2, #1
 8001422:	fa02 f303 	lsl.w	r3, r2, r3
 8001426:	b21a      	sxth	r2, r3
 8001428:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800142c:	4313      	orrs	r3, r2
 800142e:	b21b      	sxth	r3, r3
 8001430:	80fb      	strh	r3, [r7, #6]
	}		
	i++;
 8001432:	797b      	ldrb	r3, [r7, #5]
 8001434:	3301      	adds	r3, #1
 8001436:	717b      	strb	r3, [r7, #5]
	if (HAL_GPIO_ReadPin(CN1_46_ALARM_GPIO_Port,CN1_46_ALARM_Pin)) // Read CN1-22-
 8001438:	2101      	movs	r1, #1
 800143a:	482a      	ldr	r0, [pc, #168]	; (80014e4 <ReadLogicF7000Out+0x194>)
 800143c:	f003 fe44 	bl	80050c8 <HAL_GPIO_ReadPin>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d009      	beq.n	800145a <ReadLogicF7000Out+0x10a>
	{
		OuputState = OuputState | (1 << i); // Set ith bit
 8001446:	797b      	ldrb	r3, [r7, #5]
 8001448:	2201      	movs	r2, #1
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	b21a      	sxth	r2, r3
 8001450:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001454:	4313      	orrs	r3, r2
 8001456:	b21b      	sxth	r3, r3
 8001458:	80fb      	strh	r3, [r7, #6]
	}
	i++;	
 800145a:	797b      	ldrb	r3, [r7, #5]
 800145c:	3301      	adds	r3, #1
 800145e:	717b      	strb	r3, [r7, #5]
	if (HAL_GPIO_ReadPin(CN1_20_PCWOUT_PTQOUT_GPIO_Port,CN1_20_PCWOUT_PTQOUT_Pin)) // Read CN1-20
 8001460:	2110      	movs	r1, #16
 8001462:	481e      	ldr	r0, [pc, #120]	; (80014dc <ReadLogicF7000Out+0x18c>)
 8001464:	f003 fe30 	bl	80050c8 <HAL_GPIO_ReadPin>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d009      	beq.n	8001482 <ReadLogicF7000Out+0x132>
	{
		OuputState = OuputState | (1 << i); // Set ith bit
 800146e:	797b      	ldrb	r3, [r7, #5]
 8001470:	2201      	movs	r2, #1
 8001472:	fa02 f303 	lsl.w	r3, r2, r3
 8001476:	b21a      	sxth	r2, r3
 8001478:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800147c:	4313      	orrs	r3, r2
 800147e:	b21b      	sxth	r3, r3
 8001480:	80fb      	strh	r3, [r7, #6]
	}
	i++;	
 8001482:	797b      	ldrb	r3, [r7, #5]
 8001484:	3301      	adds	r3, #1
 8001486:	717b      	strb	r3, [r7, #5]
	if (HAL_GPIO_ReadPin(CN1_45_NCWOUT_NTQOUT_GPIO_Port,CN1_45_NCWOUT_NTQOUT_Pin)) // Read CN1-45
 8001488:	2104      	movs	r1, #4
 800148a:	4816      	ldr	r0, [pc, #88]	; (80014e4 <ReadLogicF7000Out+0x194>)
 800148c:	f003 fe1c 	bl	80050c8 <HAL_GPIO_ReadPin>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d009      	beq.n	80014aa <ReadLogicF7000Out+0x15a>
	{
		OuputState = OuputState | (1 << i); // Set ith bit
 8001496:	797b      	ldrb	r3, [r7, #5]
 8001498:	2201      	movs	r2, #1
 800149a:	fa02 f303 	lsl.w	r3, r2, r3
 800149e:	b21a      	sxth	r2, r3
 80014a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	b21b      	sxth	r3, r3
 80014a8:	80fb      	strh	r3, [r7, #6]
	}
	i++;
 80014aa:	797b      	ldrb	r3, [r7, #5]
 80014ac:	3301      	adds	r3, #1
 80014ae:	717b      	strb	r3, [r7, #5]
	if (HAL_GPIO_ReadPin(CN1_19_ZSPD_GPIO_Port,CN1_19_ZSPD_Pin)) // Read CN1-19-ZSPD
 80014b0:	2108      	movs	r1, #8
 80014b2:	480e      	ldr	r0, [pc, #56]	; (80014ec <ReadLogicF7000Out+0x19c>)
 80014b4:	f003 fe08 	bl	80050c8 <HAL_GPIO_ReadPin>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d009      	beq.n	80014d2 <ReadLogicF7000Out+0x182>
	{
		OuputState = OuputState | (1 << i); // Set ith bit
 80014be:	797b      	ldrb	r3, [r7, #5]
 80014c0:	2201      	movs	r2, #1
 80014c2:	fa02 f303 	lsl.w	r3, r2, r3
 80014c6:	b21a      	sxth	r2, r3
 80014c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	80fb      	strh	r3, [r7, #6]
	}	
	return OuputState;
 80014d2:	88fb      	ldrh	r3, [r7, #6]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40020000 	.word	0x40020000
 80014e0:	40021000 	.word	0x40021000
 80014e4:	40020800 	.word	0x40020800
 80014e8:	20000434 	.word	0x20000434
 80014ec:	40020400 	.word	0x40020400

080014f0 <ExtractMotionCode>:
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/

void ExtractMotionCode () // Extract command from the UI
{
 80014f0:	b590      	push	{r4, r7, lr}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
	memset (MotionCode, '\0', sizeof (MotionCode)); // reset MotionCode
 80014f6:	2220      	movs	r2, #32
 80014f8:	2100      	movs	r1, #0
 80014fa:	4827      	ldr	r0, [pc, #156]	; (8001598 <ExtractMotionCode+0xa8>)
 80014fc:	f006 f9fe 	bl	80078fc <memset>
	memset (DataRegion, '\0', sizeof (DataRegion)); // reset DataRegion
 8001500:	2228      	movs	r2, #40	; 0x28
 8001502:	2100      	movs	r1, #0
 8001504:	4825      	ldr	r0, [pc, #148]	; (800159c <ExtractMotionCode+0xac>)
 8001506:	f006 f9f9 	bl	80078fc <memset>
	uint8_t j = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0; i< sizeof(RxPCBuff); i++)
 800150e:	2300      	movs	r3, #0
 8001510:	71bb      	strb	r3, [r7, #6]
 8001512:	e012      	b.n	800153a <ExtractMotionCode+0x4a>
	{
		if (RxPCBuff[i] != 0) // coppy the command from UI to another array, remove the null character at the beginning
 8001514:	79bb      	ldrb	r3, [r7, #6]
 8001516:	4a22      	ldr	r2, [pc, #136]	; (80015a0 <ExtractMotionCode+0xb0>)
 8001518:	5cd3      	ldrb	r3, [r2, r3]
 800151a:	b2db      	uxtb	r3, r3
 800151c:	2b00      	cmp	r3, #0
 800151e:	d009      	beq.n	8001534 <ExtractMotionCode+0x44>
		{
			DataRegion[j] = RxPCBuff[i]; // coppy to DataRegion
 8001520:	79ba      	ldrb	r2, [r7, #6]
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	491e      	ldr	r1, [pc, #120]	; (80015a0 <ExtractMotionCode+0xb0>)
 8001526:	5c8a      	ldrb	r2, [r1, r2]
 8001528:	b2d1      	uxtb	r1, r2
 800152a:	4a1c      	ldr	r2, [pc, #112]	; (800159c <ExtractMotionCode+0xac>)
 800152c:	54d1      	strb	r1, [r2, r3]
			j++;
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	3301      	adds	r3, #1
 8001532:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0; i< sizeof(RxPCBuff); i++)
 8001534:	79bb      	ldrb	r3, [r7, #6]
 8001536:	3301      	adds	r3, #1
 8001538:	71bb      	strb	r3, [r7, #6]
 800153a:	79bb      	ldrb	r3, [r7, #6]
 800153c:	2b27      	cmp	r3, #39	; 0x27
 800153e:	d9e9      	bls.n	8001514 <ExtractMotionCode+0x24>
		}
	}
	j = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	71fb      	strb	r3, [r7, #7]
	char *token;
	token = strtok((char *)DataRegion, "/");	// Split the command ~ remove the / character
 8001544:	4917      	ldr	r1, [pc, #92]	; (80015a4 <ExtractMotionCode+0xb4>)
 8001546:	4815      	ldr	r0, [pc, #84]	; (800159c <ExtractMotionCode+0xac>)
 8001548:	f007 feb6 	bl	80092b8 <strtok>
 800154c:	6038      	str	r0, [r7, #0]
	while (token != NULL)
 800154e:	e016      	b.n	800157e <ExtractMotionCode+0x8e>
    {
				MotionCode[j] = (atof(token)); // covert to float type
 8001550:	6838      	ldr	r0, [r7, #0]
 8001552:	f006 f9a5 	bl	80078a0 <atof>
 8001556:	ec53 2b10 	vmov	r2, r3, d0
 800155a:	79fc      	ldrb	r4, [r7, #7]
 800155c:	4610      	mov	r0, r2
 800155e:	4619      	mov	r1, r3
 8001560:	f7ff fb42 	bl	8000be8 <__aeabi_d2f>
 8001564:	4602      	mov	r2, r0
 8001566:	490c      	ldr	r1, [pc, #48]	; (8001598 <ExtractMotionCode+0xa8>)
 8001568:	00a3      	lsls	r3, r4, #2
 800156a:	440b      	add	r3, r1
 800156c:	601a      	str	r2, [r3, #0]
			  //MotionCode[j] = (atoi(token)); // covert to int type
        token = strtok(NULL, "/");
 800156e:	490d      	ldr	r1, [pc, #52]	; (80015a4 <ExtractMotionCode+0xb4>)
 8001570:	2000      	movs	r0, #0
 8001572:	f007 fea1 	bl	80092b8 <strtok>
 8001576:	6038      	str	r0, [r7, #0]
				j++;
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	3301      	adds	r3, #1
 800157c:	71fb      	strb	r3, [r7, #7]
	while (token != NULL)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d1e5      	bne.n	8001550 <ExtractMotionCode+0x60>
    }
	memset (RxPCBuff, '\0', sizeof (RxPCBuff)); // reset
 8001584:	2228      	movs	r2, #40	; 0x28
 8001586:	2100      	movs	r1, #0
 8001588:	4805      	ldr	r0, [pc, #20]	; (80015a0 <ExtractMotionCode+0xb0>)
 800158a:	f006 f9b7 	bl	80078fc <memset>
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	bd90      	pop	{r4, r7, pc}
 8001596:	bf00      	nop
 8001598:	200033b8 	.word	0x200033b8
 800159c:	20000380 	.word	0x20000380
 80015a0:	20000338 	.word	0x20000338
 80015a4:	0800c2e0 	.word	0x0800c2e0

080015a8 <ReadMultiRegister>:


void ReadMultiRegister(uint16_t StartingAddress, uint8_t NoOfRegister) // Read data from the Driver
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b086      	sub	sp, #24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	460a      	mov	r2, r1
 80015b2:	80fb      	strh	r3, [r7, #6]
 80015b4:	4613      	mov	r3, r2
 80015b6:	717b      	strb	r3, [r7, #5]
	// Prepare data frame -- BEGIN
	// Data preparation
	TxDataToDriver[0] = DriverID;//SerialID = 1 of the driver
 80015b8:	4b35      	ldr	r3, [pc, #212]	; (8001690 <ReadMultiRegister+0xe8>)
 80015ba:	2201      	movs	r2, #1
 80015bc:	701a      	strb	r2, [r3, #0]
	TxDataToDriver[1] = 3;//Read Regis, function code
 80015be:	4b34      	ldr	r3, [pc, #208]	; (8001690 <ReadMultiRegister+0xe8>)
 80015c0:	2203      	movs	r2, #3
 80015c2:	705a      	strb	r2, [r3, #1]
	TxDataToDriver[2] = StartingAddress / 256; // Register Address High byte
 80015c4:	88fb      	ldrh	r3, [r7, #6]
 80015c6:	0a1b      	lsrs	r3, r3, #8
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	4b30      	ldr	r3, [pc, #192]	; (8001690 <ReadMultiRegister+0xe8>)
 80015ce:	709a      	strb	r2, [r3, #2]
    TxDataToDriver[3] = StartingAddress % 256; // Register Address LOW byte
 80015d0:	88fb      	ldrh	r3, [r7, #6]
 80015d2:	b2da      	uxtb	r2, r3
 80015d4:	4b2e      	ldr	r3, [pc, #184]	; (8001690 <ReadMultiRegister+0xe8>)
 80015d6:	70da      	strb	r2, [r3, #3]
	TxDataToDriver[4] = 0; // Number of Register HIGH byte
 80015d8:	4b2d      	ldr	r3, [pc, #180]	; (8001690 <ReadMultiRegister+0xe8>)
 80015da:	2200      	movs	r2, #0
 80015dc:	711a      	strb	r2, [r3, #4]
	TxDataToDriver[5] = NoOfRegister; // Number of Register LOW byte
 80015de:	4a2c      	ldr	r2, [pc, #176]	; (8001690 <ReadMultiRegister+0xe8>)
 80015e0:	797b      	ldrb	r3, [r7, #5]
 80015e2:	7153      	strb	r3, [r2, #5]

	//CRC BEGIN=======
				uint16_t crc = 0xFFFF;
 80015e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015e8:	82fb      	strh	r3, [r7, #22]
				for (int pos = 0; pos < 6; pos++) //for (int pos = 0; pos < raw_msg_data.length()/2; pos++)
 80015ea:	2300      	movs	r3, #0
 80015ec:	613b      	str	r3, [r7, #16]
 80015ee:	e026      	b.n	800163e <ReadMultiRegister+0x96>
				{	crc ^= (uint16_t)TxDataToDriver[pos];          // XOR byte into least sig. byte of crc
 80015f0:	4a27      	ldr	r2, [pc, #156]	; (8001690 <ReadMultiRegister+0xe8>)
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	4413      	add	r3, r2
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	8afb      	ldrh	r3, [r7, #22]
 80015fc:	4053      	eors	r3, r2
 80015fe:	82fb      	strh	r3, [r7, #22]
					for (int i = 8; i != 0; i--)
 8001600:	2308      	movs	r3, #8
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	e015      	b.n	8001632 <ReadMultiRegister+0x8a>
					{    // Loop over each bit
						if ((crc & 0x0001) != 0)
 8001606:	8afb      	ldrh	r3, [r7, #22]
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	2b00      	cmp	r3, #0
 800160e:	d00a      	beq.n	8001626 <ReadMultiRegister+0x7e>
						{      // If the LSB is set
							crc >>= 1;                    // Shift right and XOR 0xA001
 8001610:	8afb      	ldrh	r3, [r7, #22]
 8001612:	085b      	lsrs	r3, r3, #1
 8001614:	82fb      	strh	r3, [r7, #22]
							crc ^= 0xA001;
 8001616:	8afb      	ldrh	r3, [r7, #22]
 8001618:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 800161c:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 8001620:	43db      	mvns	r3, r3
 8001622:	82fb      	strh	r3, [r7, #22]
 8001624:	e002      	b.n	800162c <ReadMultiRegister+0x84>
						}
						else                            // Else LSB is not set
							crc >>= 1;                    // Just shift right
 8001626:	8afb      	ldrh	r3, [r7, #22]
 8001628:	085b      	lsrs	r3, r3, #1
 800162a:	82fb      	strh	r3, [r7, #22]
					for (int i = 8; i != 0; i--)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	3b01      	subs	r3, #1
 8001630:	60fb      	str	r3, [r7, #12]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d1e6      	bne.n	8001606 <ReadMultiRegister+0x5e>
				for (int pos = 0; pos < 6; pos++) //for (int pos = 0; pos < raw_msg_data.length()/2; pos++)
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	3301      	adds	r3, #1
 800163c:	613b      	str	r3, [r7, #16]
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	2b05      	cmp	r3, #5
 8001642:	ddd5      	ble.n	80015f0 <ReadMultiRegister+0x48>
					}
				}
	TxDataToDriver[6]= (uint8_t)(crc&0x00FF);;//(uint8_t)(TemDat16&0xFF);
 8001644:	8afb      	ldrh	r3, [r7, #22]
 8001646:	b2da      	uxtb	r2, r3
 8001648:	4b11      	ldr	r3, [pc, #68]	; (8001690 <ReadMultiRegister+0xe8>)
 800164a:	719a      	strb	r2, [r3, #6]
	TxDataToDriver[7]=(uint8_t)((crc>>8)&0x00FF);
 800164c:	8afb      	ldrh	r3, [r7, #22]
 800164e:	0a1b      	lsrs	r3, r3, #8
 8001650:	b29b      	uxth	r3, r3
 8001652:	b2da      	uxtb	r2, r3
 8001654:	4b0e      	ldr	r3, [pc, #56]	; (8001690 <ReadMultiRegister+0xe8>)
 8001656:	71da      	strb	r2, [r3, #7]
	//CRC=====END/
	// Prepare data frame -- END
	// Send data use UART5
	HAL_GPIO_WritePin(PE0_485_MCU_DRV_DIR_GPIO_Port, PE0_485_MCU_DRV_DIR_Pin, GPIO_PIN_RESET); //Switch to transmit mode
 8001658:	2200      	movs	r2, #0
 800165a:	2101      	movs	r1, #1
 800165c:	480d      	ldr	r0, [pc, #52]	; (8001694 <ReadMultiRegister+0xec>)
 800165e:	f003 fd4b 	bl	80050f8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001662:	2001      	movs	r0, #1
 8001664:	f002 fece 	bl	8004404 <HAL_Delay>
	HAL_UART_Transmit(&huart5,TxDataToDriver,8,200); // use UART5 to send
 8001668:	23c8      	movs	r3, #200	; 0xc8
 800166a:	2208      	movs	r2, #8
 800166c:	4908      	ldr	r1, [pc, #32]	; (8001690 <ReadMultiRegister+0xe8>)
 800166e:	480a      	ldr	r0, [pc, #40]	; (8001698 <ReadMultiRegister+0xf0>)
 8001670:	f005 f8eb 	bl	800684a <HAL_UART_Transmit>
	HAL_GPIO_WritePin(PE0_485_MCU_DRV_DIR_GPIO_Port, PE0_485_MCU_DRV_DIR_Pin, GPIO_PIN_SET);	//Switch back to receive mode
 8001674:	2201      	movs	r2, #1
 8001676:	2101      	movs	r1, #1
 8001678:	4806      	ldr	r0, [pc, #24]	; (8001694 <ReadMultiRegister+0xec>)
 800167a:	f003 fd3d 	bl	80050f8 <HAL_GPIO_WritePin>
	HAL_UART_Receive_IT(&huart5,&RxDriverData,1); // Receive 1 byte each time
 800167e:	2201      	movs	r2, #1
 8001680:	4906      	ldr	r1, [pc, #24]	; (800169c <ReadMultiRegister+0xf4>)
 8001682:	4805      	ldr	r0, [pc, #20]	; (8001698 <ReadMultiRegister+0xf0>)
 8001684:	f005 f973 	bl	800696e <HAL_UART_Receive_IT>
}
 8001688:	bf00      	nop
 800168a:	3718      	adds	r7, #24
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20000408 	.word	0x20000408
 8001694:	40021000 	.word	0x40021000
 8001698:	200002b0 	.word	0x200002b0
 800169c:	200003a9 	.word	0x200003a9

080016a0 <LoadSavedParam>:
	HAL_UART_Receive_IT(&huart5,&RxDriverData,1); // Receive 1 byte each time
}


void LoadSavedParam (uint32_t StartSectorAddress, float *_Param)
{
 80016a0:	b590      	push	{r4, r7, lr}
 80016a2:	b09f      	sub	sp, #124	; 0x7c
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
	uint8_t LoadDataBuff[100];

	Flash_Read_Data(StartSectorAddress, (uint32_t *)LoadDataBuff, numofwords);
 80016aa:	4b1a      	ldr	r3, [pc, #104]	; (8001714 <LoadSavedParam+0x74>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	b29a      	uxth	r2, r3
 80016b0:	f107 030c 	add.w	r3, r7, #12
 80016b4:	4619      	mov	r1, r3
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f7ff fd76 	bl	80011a8 <Flash_Read_Data>

	uint8_t	j = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	char *token;
	token = strtok((char *)LoadDataBuff, "/");	// Split the command ~ remove the / character
 80016c2:	f107 030c 	add.w	r3, r7, #12
 80016c6:	4914      	ldr	r1, [pc, #80]	; (8001718 <LoadSavedParam+0x78>)
 80016c8:	4618      	mov	r0, r3
 80016ca:	f007 fdf5 	bl	80092b8 <strtok>
 80016ce:	6738      	str	r0, [r7, #112]	; 0x70
	while (token != NULL)
 80016d0:	e017      	b.n	8001702 <LoadSavedParam+0x62>
    {
		_Param[j] = (atof(token)); // covert to float type
 80016d2:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80016d4:	f006 f8e4 	bl	80078a0 <atof>
 80016d8:	ec51 0b10 	vmov	r0, r1, d0
 80016dc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	683a      	ldr	r2, [r7, #0]
 80016e4:	18d4      	adds	r4, r2, r3
 80016e6:	f7ff fa7f 	bl	8000be8 <__aeabi_d2f>
 80016ea:	4603      	mov	r3, r0
 80016ec:	6023      	str	r3, [r4, #0]
        token = strtok(NULL, "/");
 80016ee:	490a      	ldr	r1, [pc, #40]	; (8001718 <LoadSavedParam+0x78>)
 80016f0:	2000      	movs	r0, #0
 80016f2:	f007 fde1 	bl	80092b8 <strtok>
 80016f6:	6738      	str	r0, [r7, #112]	; 0x70
		j++;
 80016f8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80016fc:	3301      	adds	r3, #1
 80016fe:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	while (token != NULL)
 8001702:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001704:	2b00      	cmp	r3, #0
 8001706:	d1e4      	bne.n	80016d2 <LoadSavedParam+0x32>
    }
}
 8001708:	bf00      	nop
 800170a:	bf00      	nop
 800170c:	377c      	adds	r7, #124	; 0x7c
 800170e:	46bd      	mov	sp, r7
 8001710:	bd90      	pop	{r4, r7, pc}
 8001712:	bf00      	nop
 8001714:	2000000a 	.word	0x2000000a
 8001718:	0800c2e0 	.word	0x0800c2e0

0800171c <SaveSystemParams>:

void SaveSystemParams (uint8_t *NoOfWords)
{
 800171c:	b5b0      	push	{r4, r5, r7, lr}
 800171e:	b09a      	sub	sp, #104	; 0x68
 8001720:	af04      	add	r7, sp, #16
 8001722:	6078      	str	r0, [r7, #4]
	char SaveBuffer[80];
	TxPCLen = sprintf(SaveBuffer,"%.2f/%d/%d/%d"
 8001724:	4b20      	ldr	r3, [pc, #128]	; (80017a8 <SaveSystemParams+0x8c>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4618      	mov	r0, r3
 800172a:	f7fe ff0d 	bl	8000548 <__aeabi_f2d>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	491e      	ldr	r1, [pc, #120]	; (80017ac <SaveSystemParams+0x90>)
 8001734:	7809      	ldrb	r1, [r1, #0]
 8001736:	460c      	mov	r4, r1
 8001738:	491d      	ldr	r1, [pc, #116]	; (80017b0 <SaveSystemParams+0x94>)
 800173a:	8809      	ldrh	r1, [r1, #0]
 800173c:	460d      	mov	r5, r1
 800173e:	491d      	ldr	r1, [pc, #116]	; (80017b4 <SaveSystemParams+0x98>)
 8001740:	7809      	ldrb	r1, [r1, #0]
 8001742:	f107 0008 	add.w	r0, r7, #8
 8001746:	9102      	str	r1, [sp, #8]
 8001748:	9501      	str	r5, [sp, #4]
 800174a:	9400      	str	r4, [sp, #0]
 800174c:	491a      	ldr	r1, [pc, #104]	; (80017b8 <SaveSystemParams+0x9c>)
 800174e:	f006 ff5d 	bl	800860c <siprintf>
 8001752:	4603      	mov	r3, r0
 8001754:	b2da      	uxtb	r2, r3
 8001756:	4b19      	ldr	r3, [pc, #100]	; (80017bc <SaveSystemParams+0xa0>)
 8001758:	701a      	strb	r2, [r3, #0]
	                   ,DrumRadius, PullingSpeed, StoppingTime, SampleTime); // Combine to a string
	*NoOfWords = (strlen(SaveBuffer)/4)+((strlen(SaveBuffer)%4)!=0);
 800175a:	f107 0308 	add.w	r3, r7, #8
 800175e:	4618      	mov	r0, r3
 8001760:	f7fe fd36 	bl	80001d0 <strlen>
 8001764:	4603      	mov	r3, r0
 8001766:	089b      	lsrs	r3, r3, #2
 8001768:	b2dc      	uxtb	r4, r3
 800176a:	f107 0308 	add.w	r3, r7, #8
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe fd2e 	bl	80001d0 <strlen>
 8001774:	4603      	mov	r3, r0
 8001776:	f003 0303 	and.w	r3, r3, #3
 800177a:	2b00      	cmp	r3, #0
 800177c:	bf14      	ite	ne
 800177e:	2301      	movne	r3, #1
 8001780:	2300      	moveq	r3, #0
 8001782:	b2db      	uxtb	r3, r3
 8001784:	4423      	add	r3, r4
 8001786:	b2da      	uxtb	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	701a      	strb	r2, [r3, #0]
	Flash_Write_Data(MemoryAddress , (uint32_t *)SaveBuffer, *NoOfWords);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	b29a      	uxth	r2, r3
 8001792:	f107 0308 	add.w	r3, r7, #8
 8001796:	4619      	mov	r1, r3
 8001798:	4809      	ldr	r0, [pc, #36]	; (80017c0 <SaveSystemParams+0xa4>)
 800179a:	f7ff fca7 	bl	80010ec <Flash_Write_Data>
}
 800179e:	bf00      	nop
 80017a0:	3758      	adds	r7, #88	; 0x58
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bdb0      	pop	{r4, r5, r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20003330 	.word	0x20003330
 80017ac:	20003335 	.word	0x20003335
 80017b0:	20000006 	.word	0x20000006
 80017b4:	20003334 	.word	0x20003334
 80017b8:	0800c2e4 	.word	0x0800c2e4
 80017bc:	20000410 	.word	0x20000410
 80017c0:	08040000 	.word	0x08040000
 80017c4:	00000000 	.word	0x00000000

080017c8 <LinearGeneration>:

void LinearGeneration (float *var, float slope, float Amplitude)
// Amplitude is the limit of the value
{
 80017c8:	b5b0      	push	{r4, r5, r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	ed87 0a02 	vstr	s0, [r7, #8]
 80017d4:	edc7 0a01 	vstr	s1, [r7, #4]

//	float ReturnValue;
//	ReturnValue = (InitialValue + (float)(slope*Time*0.001)); //
	if (slope >= 0)
 80017d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80017dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e4:	db0d      	blt.n	8001802 <LinearGeneration+0x3a>
	{
		if (*var >= Amplitude)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	edd3 7a00 	vldr	s15, [r3]
 80017ec:	ed97 7a01 	vldr	s14, [r7, #4]
 80017f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f8:	d811      	bhi.n	800181e <LinearGeneration+0x56>
			{
				*var = Amplitude;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	601a      	str	r2, [r3, #0]
				return;
 8001800:	e036      	b.n	8001870 <LinearGeneration+0xa8>
			}
	}
	else
	{
		if (*var <= Amplitude)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	edd3 7a00 	vldr	s15, [r3]
 8001808:	ed97 7a01 	vldr	s14, [r7, #4]
 800180c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001814:	db03      	blt.n	800181e <LinearGeneration+0x56>
			{
				*var = Amplitude;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	601a      	str	r2, [r3, #0]
				return;
 800181c:	e028      	b.n	8001870 <LinearGeneration+0xa8>
			}
	}
	*var += slope*SampleTime*0.001; // *0.001 to convert to second
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fe90 	bl	8000548 <__aeabi_f2d>
 8001828:	4604      	mov	r4, r0
 800182a:	460d      	mov	r5, r1
 800182c:	4b14      	ldr	r3, [pc, #80]	; (8001880 <LinearGeneration+0xb8>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	ee07 3a90 	vmov	s15, r3
 8001834:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001838:	edd7 7a02 	vldr	s15, [r7, #8]
 800183c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001840:	ee17 0a90 	vmov	r0, s15
 8001844:	f7fe fe80 	bl	8000548 <__aeabi_f2d>
 8001848:	a30b      	add	r3, pc, #44	; (adr r3, 8001878 <LinearGeneration+0xb0>)
 800184a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800184e:	f7fe fed3 	bl	80005f8 <__aeabi_dmul>
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	4620      	mov	r0, r4
 8001858:	4629      	mov	r1, r5
 800185a:	f7fe fd17 	bl	800028c <__adddf3>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	4610      	mov	r0, r2
 8001864:	4619      	mov	r1, r3
 8001866:	f7ff f9bf 	bl	8000be8 <__aeabi_d2f>
 800186a:	4602      	mov	r2, r0
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	601a      	str	r2, [r3, #0]
}
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bdb0      	pop	{r4, r5, r7, pc}
 8001876:	bf00      	nop
 8001878:	d2f1a9fc 	.word	0xd2f1a9fc
 800187c:	3f50624d 	.word	0x3f50624d
 8001880:	20003334 	.word	0x20003334

08001884 <StopPulseGenerating>:


void StopPulseGenerating()
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
	PulseGenerationFlag = false; //
 8001888:	4b09      	ldr	r3, [pc, #36]	; (80018b0 <StopPulseGenerating+0x2c>)
 800188a:	2200      	movs	r2, #0
 800188c:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT(&htim3); // Disable Timer3
 800188e:	4809      	ldr	r0, [pc, #36]	; (80018b4 <StopPulseGenerating+0x30>)
 8001890:	f004 f97e 	bl	8005b90 <HAL_TIM_Base_Stop_IT>
	HAL_GPIO_WritePin(PE9_TIM1_CH1_PFIN_GPIO_Port, PE9_TIM1_CH1_PFIN_Pin,GPIO_PIN_RESET);//Reset Pin status
 8001894:	2200      	movs	r2, #0
 8001896:	f44f 7100 	mov.w	r1, #512	; 0x200
 800189a:	4807      	ldr	r0, [pc, #28]	; (80018b8 <StopPulseGenerating+0x34>)
 800189c:	f003 fc2c 	bl	80050f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PC8_PR_GPIO_Port,PC8_PR_Pin, GPIO_PIN_RESET);//Reset Pin status
 80018a0:	2200      	movs	r2, #0
 80018a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018a6:	4805      	ldr	r0, [pc, #20]	; (80018bc <StopPulseGenerating+0x38>)
 80018a8:	f003 fc26 	bl	80050f8 <HAL_GPIO_WritePin>
}
 80018ac:	bf00      	nop
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	20000433 	.word	0x20000433
 80018b4:	20000268 	.word	0x20000268
 80018b8:	40021000 	.word	0x40021000
 80018bc:	40020800 	.word	0x40020800

080018c0 <InitPulseGenerating>:
void InitPulseGenerating(bool _Direction)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	71fb      	strb	r3, [r7, #7]
	if(_Direction)
 80018ca:	79fb      	ldrb	r3, [r7, #7]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d003      	beq.n	80018d8 <InitPulseGenerating+0x18>
	{
		PRIsToggled = true; // go up
 80018d0:	4b0c      	ldr	r3, [pc, #48]	; (8001904 <InitPulseGenerating+0x44>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	701a      	strb	r2, [r3, #0]
 80018d6:	e002      	b.n	80018de <InitPulseGenerating+0x1e>
	}
	else
	{
		PRIsToggled = false; // go down
 80018d8:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <InitPulseGenerating+0x44>)
 80018da:	2200      	movs	r2, #0
 80018dc:	701a      	strb	r2, [r3, #0]
	}
	HAL_GPIO_WritePin(PC8_PR_GPIO_Port, PC8_PR_Pin, GPIO_PIN_SET); //
 80018de:	2201      	movs	r2, #1
 80018e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018e4:	4808      	ldr	r0, [pc, #32]	; (8001908 <InitPulseGenerating+0x48>)
 80018e6:	f003 fc07 	bl	80050f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PE9_TIM1_CH1_PFIN_GPIO_Port, PE9_TIM1_CH1_PFIN_Pin,GPIO_PIN_SET);
 80018ea:	2201      	movs	r2, #1
 80018ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018f0:	4806      	ldr	r0, [pc, #24]	; (800190c <InitPulseGenerating+0x4c>)
 80018f2:	f003 fc01 	bl	80050f8 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Start_IT(&htim3); // Enable Timer3
 80018f6:	4806      	ldr	r0, [pc, #24]	; (8001910 <InitPulseGenerating+0x50>)
 80018f8:	f004 f8da 	bl	8005ab0 <HAL_TIM_Base_Start_IT>
}
 80018fc:	bf00      	nop
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	2000043b 	.word	0x2000043b
 8001908:	40020800 	.word	0x40020800
 800190c:	40021000 	.word	0x40021000
 8001910:	20000268 	.word	0x20000268

08001914 <WaitingMiliSecond>:
bool WaitingMiliSecond(uint16_t TimeInMiliSecond)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	80fb      	strh	r3, [r7, #6]
	StoppingTimeCount++;
 800191e:	4b0e      	ldr	r3, [pc, #56]	; (8001958 <WaitingMiliSecond+0x44>)
 8001920:	881b      	ldrh	r3, [r3, #0]
 8001922:	3301      	adds	r3, #1
 8001924:	b29a      	uxth	r2, r3
 8001926:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <WaitingMiliSecond+0x44>)
 8001928:	801a      	strh	r2, [r3, #0]
	if (StoppingTimeCount >= (uint16_t)(TimeInMiliSecond/SampleTime))
 800192a:	88fb      	ldrh	r3, [r7, #6]
 800192c:	4a0b      	ldr	r2, [pc, #44]	; (800195c <WaitingMiliSecond+0x48>)
 800192e:	7812      	ldrb	r2, [r2, #0]
 8001930:	fb93 f3f2 	sdiv	r3, r3, r2
 8001934:	b29a      	uxth	r2, r3
 8001936:	4b08      	ldr	r3, [pc, #32]	; (8001958 <WaitingMiliSecond+0x44>)
 8001938:	881b      	ldrh	r3, [r3, #0]
 800193a:	429a      	cmp	r2, r3
 800193c:	d804      	bhi.n	8001948 <WaitingMiliSecond+0x34>
	{
		StoppingTimeCount = 0;
 800193e:	4b06      	ldr	r3, [pc, #24]	; (8001958 <WaitingMiliSecond+0x44>)
 8001940:	2200      	movs	r2, #0
 8001942:	801a      	strh	r2, [r3, #0]
		return true;
 8001944:	2301      	movs	r3, #1
 8001946:	e000      	b.n	800194a <WaitingMiliSecond+0x36>
	}
	return false;
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	2000332c 	.word	0x2000332c
 800195c:	20003334 	.word	0x20003334

08001960 <CalculateTimer3Period>:

int CalculateTimer3Period (bool DriverType, float speed)
{
 8001960:	b5b0      	push	{r4, r5, r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	ed87 0a00 	vstr	s0, [r7]
 800196c:	71fb      	strb	r3, [r7, #7]
	// DriverType = true ->  Higen FDA7000 Driver
	// DriverType = false -> ASDA A3 Driver
	// Speed in rpm
	if (DriverType) // Higen FDA7000 Driver
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d037      	beq.n	80019e4 <CalculateTimer3Period+0x84>
	{
		return (int)((float)(120000000.0/(fabs(speed)*(float)EncoderResolution)) + 0.5); // Set going speed
 8001974:	edd7 7a00 	vldr	s15, [r7]
 8001978:	eef0 7ae7 	vabs.f32	s15, s15
 800197c:	ee17 0a90 	vmov	r0, s15
 8001980:	f7fe fde2 	bl	8000548 <__aeabi_f2d>
 8001984:	4604      	mov	r4, r0
 8001986:	460d      	mov	r5, r1
 8001988:	4b39      	ldr	r3, [pc, #228]	; (8001a70 <CalculateTimer3Period+0x110>)
 800198a:	881b      	ldrh	r3, [r3, #0]
 800198c:	ee07 3a90 	vmov	s15, r3
 8001990:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001994:	ee17 0a90 	vmov	r0, s15
 8001998:	f7fe fdd6 	bl	8000548 <__aeabi_f2d>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4620      	mov	r0, r4
 80019a2:	4629      	mov	r1, r5
 80019a4:	f7fe fe28 	bl	80005f8 <__aeabi_dmul>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	a12c      	add	r1, pc, #176	; (adr r1, 8001a60 <CalculateTimer3Period+0x100>)
 80019ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80019b2:	f7fe ff4b 	bl	800084c <__aeabi_ddiv>
 80019b6:	4602      	mov	r2, r0
 80019b8:	460b      	mov	r3, r1
 80019ba:	4610      	mov	r0, r2
 80019bc:	4619      	mov	r1, r3
 80019be:	f7ff f913 	bl	8000be8 <__aeabi_d2f>
 80019c2:	4603      	mov	r3, r0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fdbf 	bl	8000548 <__aeabi_f2d>
 80019ca:	f04f 0200 	mov.w	r2, #0
 80019ce:	4b29      	ldr	r3, [pc, #164]	; (8001a74 <CalculateTimer3Period+0x114>)
 80019d0:	f7fe fc5c 	bl	800028c <__adddf3>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	4610      	mov	r0, r2
 80019da:	4619      	mov	r1, r3
 80019dc:	f7ff f8bc 	bl	8000b58 <__aeabi_d2iz>
 80019e0:	4603      	mov	r3, r0
 80019e2:	e036      	b.n	8001a52 <CalculateTimer3Period+0xf2>
	}
	else
	{
		return (int)((float)(15000000.0/(fabs(speed)*(float)EncoderResolution)) + 0.5); // Set going speed
 80019e4:	edd7 7a00 	vldr	s15, [r7]
 80019e8:	eef0 7ae7 	vabs.f32	s15, s15
 80019ec:	ee17 0a90 	vmov	r0, s15
 80019f0:	f7fe fdaa 	bl	8000548 <__aeabi_f2d>
 80019f4:	4604      	mov	r4, r0
 80019f6:	460d      	mov	r5, r1
 80019f8:	4b1d      	ldr	r3, [pc, #116]	; (8001a70 <CalculateTimer3Period+0x110>)
 80019fa:	881b      	ldrh	r3, [r3, #0]
 80019fc:	ee07 3a90 	vmov	s15, r3
 8001a00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a04:	ee17 0a90 	vmov	r0, s15
 8001a08:	f7fe fd9e 	bl	8000548 <__aeabi_f2d>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4620      	mov	r0, r4
 8001a12:	4629      	mov	r1, r5
 8001a14:	f7fe fdf0 	bl	80005f8 <__aeabi_dmul>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	a112      	add	r1, pc, #72	; (adr r1, 8001a68 <CalculateTimer3Period+0x108>)
 8001a1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a22:	f7fe ff13 	bl	800084c <__aeabi_ddiv>
 8001a26:	4602      	mov	r2, r0
 8001a28:	460b      	mov	r3, r1
 8001a2a:	4610      	mov	r0, r2
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	f7ff f8db 	bl	8000be8 <__aeabi_d2f>
 8001a32:	4603      	mov	r3, r0
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7fe fd87 	bl	8000548 <__aeabi_f2d>
 8001a3a:	f04f 0200 	mov.w	r2, #0
 8001a3e:	4b0d      	ldr	r3, [pc, #52]	; (8001a74 <CalculateTimer3Period+0x114>)
 8001a40:	f7fe fc24 	bl	800028c <__adddf3>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4610      	mov	r0, r2
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	f7ff f884 	bl	8000b58 <__aeabi_d2iz>
 8001a50:	4603      	mov	r3, r0
	}
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bdb0      	pop	{r4, r5, r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	f3af 8000 	nop.w
 8001a60:	00000000 	.word	0x00000000
 8001a64:	419c9c38 	.word	0x419c9c38
 8001a68:	00000000 	.word	0x00000000
 8001a6c:	416c9c38 	.word	0x416c9c38
 8001a70:	20000008 	.word	0x20000008
 8001a74:	3fe00000 	.word	0x3fe00000

08001a78 <PulseGenerating>:

void PulseGenerating(int DeltaPulse, uint8_t PulseCountPeriod)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	460b      	mov	r3, r1
 8001a82:	70fb      	strb	r3, [r7, #3]
	if (DeltaPulse == 0)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d109      	bne.n	8001a9e <PulseGenerating+0x26>
	{
		HAL_TIM_Base_Stop_IT(&htim3); // Disable Timer3
 8001a8a:	482f      	ldr	r0, [pc, #188]	; (8001b48 <PulseGenerating+0xd0>)
 8001a8c:	f004 f880 	bl	8005b90 <HAL_TIM_Base_Stop_IT>
		PulseGenerationFlag = false;
 8001a90:	4b2e      	ldr	r3, [pc, #184]	; (8001b4c <PulseGenerating+0xd4>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	701a      	strb	r2, [r3, #0]
		Timer3Count = 0;
 8001a96:	4b2e      	ldr	r3, [pc, #184]	; (8001b50 <PulseGenerating+0xd8>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	801a      	strh	r2, [r3, #0]
		return;
 8001a9c:	e051      	b.n	8001b42 <PulseGenerating+0xca>
	}

	TargetPosition = DeltaPulse; // Relative Position value
 8001a9e:	4a2d      	ldr	r2, [pc, #180]	; (8001b54 <PulseGenerating+0xdc>)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6013      	str	r3, [r2, #0]

	if(StartSimulating)
 8001aa4:	4b2c      	ldr	r3, [pc, #176]	; (8001b58 <PulseGenerating+0xe0>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d00d      	beq.n	8001ac8 <PulseGenerating+0x50>
	{
		if (DeltaPulse < 0) // Move up
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	da03      	bge.n	8001aba <PulseGenerating+0x42>
		{
			Direction = false;
 8001ab2:	4b2a      	ldr	r3, [pc, #168]	; (8001b5c <PulseGenerating+0xe4>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	701a      	strb	r2, [r3, #0]
 8001ab8:	e036      	b.n	8001b28 <PulseGenerating+0xb0>
		}
		else
		{
			if (DeltaPulse > 0) // Move down
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	dd33      	ble.n	8001b28 <PulseGenerating+0xb0>
			{
				Direction = true;
 8001ac0:	4b26      	ldr	r3, [pc, #152]	; (8001b5c <PulseGenerating+0xe4>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	701a      	strb	r2, [r3, #0]
 8001ac6:	e02f      	b.n	8001b28 <PulseGenerating+0xb0>
			}
		}
	}
	else // Running
	{
		if (DeltaPulse < 0) // Move up
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	da13      	bge.n	8001af6 <PulseGenerating+0x7e>
		{
			if(Direction) //false = move up, true = move down
 8001ace:	4b23      	ldr	r3, [pc, #140]	; (8001b5c <PulseGenerating+0xe4>)
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d028      	beq.n	8001b28 <PulseGenerating+0xb0>
			{
				PRIsToggled = !PRIsToggled;
 8001ad6:	4b22      	ldr	r3, [pc, #136]	; (8001b60 <PulseGenerating+0xe8>)
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	bf14      	ite	ne
 8001ade:	2301      	movne	r3, #1
 8001ae0:	2300      	moveq	r3, #0
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	f083 0301 	eor.w	r3, r3, #1
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	b2da      	uxtb	r2, r3
 8001af0:	4b1b      	ldr	r3, [pc, #108]	; (8001b60 <PulseGenerating+0xe8>)
 8001af2:	701a      	strb	r2, [r3, #0]
 8001af4:	e018      	b.n	8001b28 <PulseGenerating+0xb0>
			}
		}
		else
		{
			if (DeltaPulse > 0) // Move down
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	dd15      	ble.n	8001b28 <PulseGenerating+0xb0>
			{
				if(!Direction) //false = move up, true = move down
 8001afc:	4b17      	ldr	r3, [pc, #92]	; (8001b5c <PulseGenerating+0xe4>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	f083 0301 	eor.w	r3, r3, #1
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d00e      	beq.n	8001b28 <PulseGenerating+0xb0>
				{
					PRIsToggled = !PRIsToggled;
 8001b0a:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <PulseGenerating+0xe8>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	bf14      	ite	ne
 8001b12:	2301      	movne	r3, #1
 8001b14:	2300      	moveq	r3, #0
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	f083 0301 	eor.w	r3, r3, #1
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	4b0e      	ldr	r3, [pc, #56]	; (8001b60 <PulseGenerating+0xe8>)
 8001b26:	701a      	strb	r2, [r3, #0]
			}
		}
	}


	Timer3CountPeriod = PulseCountPeriod;
 8001b28:	78fb      	ldrb	r3, [r7, #3]
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	4b0d      	ldr	r3, [pc, #52]	; (8001b64 <PulseGenerating+0xec>)
 8001b2e:	801a      	strh	r2, [r3, #0]
	IsReachTargetPosition = false;
 8001b30:	4b0d      	ldr	r3, [pc, #52]	; (8001b68 <PulseGenerating+0xf0>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	701a      	strb	r2, [r3, #0]
	PulseGenerationFlag = true; //Enable Pulse Generation
 8001b36:	4b05      	ldr	r3, [pc, #20]	; (8001b4c <PulseGenerating+0xd4>)
 8001b38:	2201      	movs	r2, #1
 8001b3a:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim3); // Enable Timer3
 8001b3c:	4802      	ldr	r0, [pc, #8]	; (8001b48 <PulseGenerating+0xd0>)
 8001b3e:	f003 ffb7 	bl	8005ab0 <HAL_TIM_Base_Start_IT>
}
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000268 	.word	0x20000268
 8001b4c:	20000433 	.word	0x20000433
 8001b50:	2000332a 	.word	0x2000332a
 8001b54:	20003348 	.word	0x20003348
 8001b58:	20000430 	.word	0x20000430
 8001b5c:	20000431 	.word	0x20000431
 8001b60:	2000043b 	.word	0x2000043b
 8001b64:	20003328 	.word	0x20003328
 8001b68:	20000435 	.word	0x20000435
 8001b6c:	00000000 	.word	0x00000000

08001b70 <GoingToRefPosition>:

bool GoingToRefPosition(int RefDeltaPulse) // return true when finish going down, else return false;
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
	if (RefDeltaPulse == 0)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d101      	bne.n	8001b82 <GoingToRefPosition+0x12>
		return true;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e1d4      	b.n	8001f2c <GoingToRefPosition+0x3bc>

	if (IsReachTargetPosition)
 8001b82:	4bad      	ldr	r3, [pc, #692]	; (8001e38 <GoingToRefPosition+0x2c8>)
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d00a      	beq.n	8001ba2 <GoingToRefPosition+0x32>
	{
		Timer3CountPeriod = 0;
 8001b8c:	4bab      	ldr	r3, [pc, #684]	; (8001e3c <GoingToRefPosition+0x2cc>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	801a      	strh	r2, [r3, #0]
		SpeedCmd = 0;
 8001b92:	4bab      	ldr	r3, [pc, #684]	; (8001e40 <GoingToRefPosition+0x2d0>)
 8001b94:	f04f 0200 	mov.w	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
		StopPulseGenerating();
 8001b9a:	f7ff fe73 	bl	8001884 <StopPulseGenerating>
		return true;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e1c4      	b.n	8001f2c <GoingToRefPosition+0x3bc>
	}

	if (MotorDriver) // FDA7000 Driver, PosCmd based
 8001ba2:	4ba8      	ldr	r3, [pc, #672]	; (8001e44 <GoingToRefPosition+0x2d4>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 80d0 	beq.w	8001d4c <GoingToRefPosition+0x1dc>
	{
		// Start reducing the speed
		if (abs(AbsoluteTargetMotorPosition - MotorEncPulse + OriginPulse) <= (EncoderResolution*PullingSpeed*RampingGoingSpdTime/60))
 8001bac:	4ba6      	ldr	r3, [pc, #664]	; (8001e48 <GoingToRefPosition+0x2d8>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4ba6      	ldr	r3, [pc, #664]	; (8001e4c <GoingToRefPosition+0x2dc>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	1ad2      	subs	r2, r2, r3
 8001bb6:	4ba6      	ldr	r3, [pc, #664]	; (8001e50 <GoingToRefPosition+0x2e0>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4413      	add	r3, r2
 8001bbc:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001bc0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001bc4:	4ba3      	ldr	r3, [pc, #652]	; (8001e54 <GoingToRefPosition+0x2e4>)
 8001bc6:	881b      	ldrh	r3, [r3, #0]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4ba3      	ldr	r3, [pc, #652]	; (8001e58 <GoingToRefPosition+0x2e8>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	fb01 f303 	mul.w	r3, r1, r3
 8001bd2:	49a2      	ldr	r1, [pc, #648]	; (8001e5c <GoingToRefPosition+0x2ec>)
 8001bd4:	fb81 0103 	smull	r0, r1, r1, r3
 8001bd8:	10c9      	asrs	r1, r1, #3
 8001bda:	17db      	asrs	r3, r3, #31
 8001bdc:	1acb      	subs	r3, r1, r3
 8001bde:	429a      	cmp	r2, r3
 8001be0:	dc53      	bgt.n	8001c8a <GoingToRefPosition+0x11a>
		{
			if (RefDeltaPulse > 0) // go down
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	dd1d      	ble.n	8001c24 <GoingToRefPosition+0xb4>
			{
				LinearGeneration(&SpeedCmd,-GoingAcceleration*9.549,20); //-EpsilonPulling means the spd is negative
 8001be8:	4b9d      	ldr	r3, [pc, #628]	; (8001e60 <GoingToRefPosition+0x2f0>)
 8001bea:	edd3 7a00 	vldr	s15, [r3]
 8001bee:	eef1 7a67 	vneg.f32	s15, s15
 8001bf2:	ee17 3a90 	vmov	r3, s15
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7fe fca6 	bl	8000548 <__aeabi_f2d>
 8001bfc:	a38c      	add	r3, pc, #560	; (adr r3, 8001e30 <GoingToRefPosition+0x2c0>)
 8001bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c02:	f7fe fcf9 	bl	80005f8 <__aeabi_dmul>
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	4610      	mov	r0, r2
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	f7fe ffeb 	bl	8000be8 <__aeabi_d2f>
 8001c12:	4603      	mov	r3, r0
 8001c14:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 8001c18:	ee00 3a10 	vmov	s0, r3
 8001c1c:	4888      	ldr	r0, [pc, #544]	; (8001e40 <GoingToRefPosition+0x2d0>)
 8001c1e:	f7ff fdd3 	bl	80017c8 <LinearGeneration>
 8001c22:	e017      	b.n	8001c54 <GoingToRefPosition+0xe4>
			}
			else // go up
			{
				LinearGeneration(&SpeedCmd,GoingAcceleration*9.549,-20); //-EpsilonPulling means the spd is negative
 8001c24:	4b8e      	ldr	r3, [pc, #568]	; (8001e60 <GoingToRefPosition+0x2f0>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7fe fc8d 	bl	8000548 <__aeabi_f2d>
 8001c2e:	a380      	add	r3, pc, #512	; (adr r3, 8001e30 <GoingToRefPosition+0x2c0>)
 8001c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c34:	f7fe fce0 	bl	80005f8 <__aeabi_dmul>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	4610      	mov	r0, r2
 8001c3e:	4619      	mov	r1, r3
 8001c40:	f7fe ffd2 	bl	8000be8 <__aeabi_d2f>
 8001c44:	4603      	mov	r3, r0
 8001c46:	eefb 0a04 	vmov.f32	s1, #180	; 0xc1a00000 -20.0
 8001c4a:	ee00 3a10 	vmov	s0, r3
 8001c4e:	487c      	ldr	r0, [pc, #496]	; (8001e40 <GoingToRefPosition+0x2d0>)
 8001c50:	f7ff fdba 	bl	80017c8 <LinearGeneration>
			}
			if (SpeedCmd != 0)
 8001c54:	4b7a      	ldr	r3, [pc, #488]	; (8001e40 <GoingToRefPosition+0x2d0>)
 8001c56:	edd3 7a00 	vldr	s15, [r3]
 8001c5a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c62:	f000 8162 	beq.w	8001f2a <GoingToRefPosition+0x3ba>
			{
				Timer3CountPeriod = CalculateTimer3Period (MotorDriver, SpeedCmd);
 8001c66:	4b77      	ldr	r3, [pc, #476]	; (8001e44 <GoingToRefPosition+0x2d4>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	4a75      	ldr	r2, [pc, #468]	; (8001e40 <GoingToRefPosition+0x2d0>)
 8001c6c:	edd2 7a00 	vldr	s15, [r2]
 8001c70:	eeb0 0a67 	vmov.f32	s0, s15
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff fe73 	bl	8001960 <CalculateTimer3Period>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	b29a      	uxth	r2, r3
 8001c7e:	4b6f      	ldr	r3, [pc, #444]	; (8001e3c <GoingToRefPosition+0x2cc>)
 8001c80:	801a      	strh	r2, [r3, #0]
				PulseGenerationFlag = true;
 8001c82:	4b78      	ldr	r3, [pc, #480]	; (8001e64 <GoingToRefPosition+0x2f4>)
 8001c84:	2201      	movs	r2, #1
 8001c86:	701a      	strb	r2, [r3, #0]
 8001c88:	e14f      	b.n	8001f2a <GoingToRefPosition+0x3ba>
			}
		}
		else // Acclerate going
		{
			// Ramping the speed cmd
			if (RefDeltaPulse > 0) // go down
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	dd1e      	ble.n	8001cce <GoingToRefPosition+0x15e>
			{
				LinearGeneration(&SpeedCmd,GoingAcceleration*9.549,PullingSpeed);
 8001c90:	4b73      	ldr	r3, [pc, #460]	; (8001e60 <GoingToRefPosition+0x2f0>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7fe fc57 	bl	8000548 <__aeabi_f2d>
 8001c9a:	a365      	add	r3, pc, #404	; (adr r3, 8001e30 <GoingToRefPosition+0x2c0>)
 8001c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca0:	f7fe fcaa 	bl	80005f8 <__aeabi_dmul>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	4610      	mov	r0, r2
 8001caa:	4619      	mov	r1, r3
 8001cac:	f7fe ff9c 	bl	8000be8 <__aeabi_d2f>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	4b69      	ldr	r3, [pc, #420]	; (8001e58 <GoingToRefPosition+0x2e8>)
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	ee07 3a90 	vmov	s15, r3
 8001cba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cbe:	eef0 0a67 	vmov.f32	s1, s15
 8001cc2:	ee00 2a10 	vmov	s0, r2
 8001cc6:	485e      	ldr	r0, [pc, #376]	; (8001e40 <GoingToRefPosition+0x2d0>)
 8001cc8:	f7ff fd7e 	bl	80017c8 <LinearGeneration>
 8001ccc:	e023      	b.n	8001d16 <GoingToRefPosition+0x1a6>
			}
			else // go up
			{
				LinearGeneration(&SpeedCmd,-GoingAcceleration*9.549,-PullingSpeed); //-EpsilonPulling means the spd is negative
 8001cce:	4b64      	ldr	r3, [pc, #400]	; (8001e60 <GoingToRefPosition+0x2f0>)
 8001cd0:	edd3 7a00 	vldr	s15, [r3]
 8001cd4:	eef1 7a67 	vneg.f32	s15, s15
 8001cd8:	ee17 3a90 	vmov	r3, s15
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7fe fc33 	bl	8000548 <__aeabi_f2d>
 8001ce2:	a353      	add	r3, pc, #332	; (adr r3, 8001e30 <GoingToRefPosition+0x2c0>)
 8001ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce8:	f7fe fc86 	bl	80005f8 <__aeabi_dmul>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	4610      	mov	r0, r2
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	f7fe ff78 	bl	8000be8 <__aeabi_d2f>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	4b57      	ldr	r3, [pc, #348]	; (8001e58 <GoingToRefPosition+0x2e8>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	425b      	negs	r3, r3
 8001d00:	ee07 3a90 	vmov	s15, r3
 8001d04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d08:	eef0 0a67 	vmov.f32	s1, s15
 8001d0c:	ee00 2a10 	vmov	s0, r2
 8001d10:	484b      	ldr	r0, [pc, #300]	; (8001e40 <GoingToRefPosition+0x2d0>)
 8001d12:	f7ff fd59 	bl	80017c8 <LinearGeneration>
			}

			if (SpeedCmd != 0)
 8001d16:	4b4a      	ldr	r3, [pc, #296]	; (8001e40 <GoingToRefPosition+0x2d0>)
 8001d18:	edd3 7a00 	vldr	s15, [r3]
 8001d1c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d24:	f000 8101 	beq.w	8001f2a <GoingToRefPosition+0x3ba>
			{
				// Calculate Timer3CountPeriod to generate pulse
				Timer3CountPeriod = CalculateTimer3Period (MotorDriver, SpeedCmd);
 8001d28:	4b46      	ldr	r3, [pc, #280]	; (8001e44 <GoingToRefPosition+0x2d4>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	4a44      	ldr	r2, [pc, #272]	; (8001e40 <GoingToRefPosition+0x2d0>)
 8001d2e:	edd2 7a00 	vldr	s15, [r2]
 8001d32:	eeb0 0a67 	vmov.f32	s0, s15
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff fe12 	bl	8001960 <CalculateTimer3Period>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	4b3e      	ldr	r3, [pc, #248]	; (8001e3c <GoingToRefPosition+0x2cc>)
 8001d42:	801a      	strh	r2, [r3, #0]
				PulseGenerationFlag = true;
 8001d44:	4b47      	ldr	r3, [pc, #284]	; (8001e64 <GoingToRefPosition+0x2f4>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	701a      	strb	r2, [r3, #0]
 8001d4a:	e0ee      	b.n	8001f2a <GoingToRefPosition+0x3ba>
			}
		}
	}
	else // ASDA A3, Actual Encoder based
	{
		if (abs(AbsoluteTargetMotorPosition - MotorEncPulse + OriginPulse) <= (EncoderResolution*PullingSpeed*RampingGoingSpdTime/90)) // Start reducing the speed
 8001d4c:	4b3e      	ldr	r3, [pc, #248]	; (8001e48 <GoingToRefPosition+0x2d8>)
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	4b3e      	ldr	r3, [pc, #248]	; (8001e4c <GoingToRefPosition+0x2dc>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	1ad2      	subs	r2, r2, r3
 8001d56:	4b3e      	ldr	r3, [pc, #248]	; (8001e50 <GoingToRefPosition+0x2e0>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001d60:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001d64:	4b3b      	ldr	r3, [pc, #236]	; (8001e54 <GoingToRefPosition+0x2e4>)
 8001d66:	881b      	ldrh	r3, [r3, #0]
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4b3b      	ldr	r3, [pc, #236]	; (8001e58 <GoingToRefPosition+0x2e8>)
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	fb01 f303 	mul.w	r3, r1, r3
 8001d72:	493d      	ldr	r1, [pc, #244]	; (8001e68 <GoingToRefPosition+0x2f8>)
 8001d74:	fb81 0103 	smull	r0, r1, r1, r3
 8001d78:	4419      	add	r1, r3
 8001d7a:	1109      	asrs	r1, r1, #4
 8001d7c:	17db      	asrs	r3, r3, #31
 8001d7e:	1acb      	subs	r3, r1, r3
 8001d80:	429a      	cmp	r2, r3
 8001d82:	dc73      	bgt.n	8001e6c <GoingToRefPosition+0x2fc>
		{
			//RunningTime2 += SampleTime;
			if (RefDeltaPulse > 0) // go down
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	dd1d      	ble.n	8001dc6 <GoingToRefPosition+0x256>
			{
				LinearGeneration(&SpeedCmd,-GoingAcceleration*9.549,20);
 8001d8a:	4b35      	ldr	r3, [pc, #212]	; (8001e60 <GoingToRefPosition+0x2f0>)
 8001d8c:	edd3 7a00 	vldr	s15, [r3]
 8001d90:	eef1 7a67 	vneg.f32	s15, s15
 8001d94:	ee17 3a90 	vmov	r3, s15
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7fe fbd5 	bl	8000548 <__aeabi_f2d>
 8001d9e:	a324      	add	r3, pc, #144	; (adr r3, 8001e30 <GoingToRefPosition+0x2c0>)
 8001da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da4:	f7fe fc28 	bl	80005f8 <__aeabi_dmul>
 8001da8:	4602      	mov	r2, r0
 8001daa:	460b      	mov	r3, r1
 8001dac:	4610      	mov	r0, r2
 8001dae:	4619      	mov	r1, r3
 8001db0:	f7fe ff1a 	bl	8000be8 <__aeabi_d2f>
 8001db4:	4603      	mov	r3, r0
 8001db6:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 8001dba:	ee00 3a10 	vmov	s0, r3
 8001dbe:	4820      	ldr	r0, [pc, #128]	; (8001e40 <GoingToRefPosition+0x2d0>)
 8001dc0:	f7ff fd02 	bl	80017c8 <LinearGeneration>
 8001dc4:	e017      	b.n	8001df6 <GoingToRefPosition+0x286>
			}
			else // go up
			{
				LinearGeneration(&SpeedCmd,GoingAcceleration*9.549,-20);
 8001dc6:	4b26      	ldr	r3, [pc, #152]	; (8001e60 <GoingToRefPosition+0x2f0>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7fe fbbc 	bl	8000548 <__aeabi_f2d>
 8001dd0:	a317      	add	r3, pc, #92	; (adr r3, 8001e30 <GoingToRefPosition+0x2c0>)
 8001dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd6:	f7fe fc0f 	bl	80005f8 <__aeabi_dmul>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	460b      	mov	r3, r1
 8001dde:	4610      	mov	r0, r2
 8001de0:	4619      	mov	r1, r3
 8001de2:	f7fe ff01 	bl	8000be8 <__aeabi_d2f>
 8001de6:	4603      	mov	r3, r0
 8001de8:	eefb 0a04 	vmov.f32	s1, #180	; 0xc1a00000 -20.0
 8001dec:	ee00 3a10 	vmov	s0, r3
 8001df0:	4813      	ldr	r0, [pc, #76]	; (8001e40 <GoingToRefPosition+0x2d0>)
 8001df2:	f7ff fce9 	bl	80017c8 <LinearGeneration>
			}

			if (SpeedCmd != 0)
 8001df6:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <GoingToRefPosition+0x2d0>)
 8001df8:	edd3 7a00 	vldr	s15, [r3]
 8001dfc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e04:	f000 8091 	beq.w	8001f2a <GoingToRefPosition+0x3ba>
			{
				Timer3CountPeriod = CalculateTimer3Period (MotorDriver, SpeedCmd);
 8001e08:	4b0e      	ldr	r3, [pc, #56]	; (8001e44 <GoingToRefPosition+0x2d4>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	4a0c      	ldr	r2, [pc, #48]	; (8001e40 <GoingToRefPosition+0x2d0>)
 8001e0e:	edd2 7a00 	vldr	s15, [r2]
 8001e12:	eeb0 0a67 	vmov.f32	s0, s15
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7ff fda2 	bl	8001960 <CalculateTimer3Period>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	b29a      	uxth	r2, r3
 8001e20:	4b06      	ldr	r3, [pc, #24]	; (8001e3c <GoingToRefPosition+0x2cc>)
 8001e22:	801a      	strh	r2, [r3, #0]
				PulseGenerationFlag = true;
 8001e24:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <GoingToRefPosition+0x2f4>)
 8001e26:	2201      	movs	r2, #1
 8001e28:	701a      	strb	r2, [r3, #0]
 8001e2a:	e07e      	b.n	8001f2a <GoingToRefPosition+0x3ba>
 8001e2c:	f3af 8000 	nop.w
 8001e30:	872b020c 	.word	0x872b020c
 8001e34:	40231916 	.word	0x40231916
 8001e38:	20000435 	.word	0x20000435
 8001e3c:	20003328 	.word	0x20003328
 8001e40:	200033b4 	.word	0x200033b4
 8001e44:	20000003 	.word	0x20000003
 8001e48:	20003344 	.word	0x20003344
 8001e4c:	200033ac 	.word	0x200033ac
 8001e50:	20003340 	.word	0x20003340
 8001e54:	20000008 	.word	0x20000008
 8001e58:	20003335 	.word	0x20003335
 8001e5c:	66666667 	.word	0x66666667
 8001e60:	20003338 	.word	0x20003338
 8001e64:	20000433 	.word	0x20000433
 8001e68:	88888889 	.word	0x88888889
		}

		else
		{
			// Ramping the speed cmd
			if (RefDeltaPulse > 0) // go down
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	dd1e      	ble.n	8001eb0 <GoingToRefPosition+0x340>
			{
				//SpeedCmd = LinearGeneration(RunningTime,GoingAcceleration*9.549,0,0,PullingSpeed); //-EpsilonPulling means the spd is negative
				LinearGeneration(&SpeedCmd,GoingAcceleration*9.549,PullingSpeed);
 8001e72:	4b33      	ldr	r3, [pc, #204]	; (8001f40 <GoingToRefPosition+0x3d0>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7fe fb66 	bl	8000548 <__aeabi_f2d>
 8001e7c:	a32e      	add	r3, pc, #184	; (adr r3, 8001f38 <GoingToRefPosition+0x3c8>)
 8001e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e82:	f7fe fbb9 	bl	80005f8 <__aeabi_dmul>
 8001e86:	4602      	mov	r2, r0
 8001e88:	460b      	mov	r3, r1
 8001e8a:	4610      	mov	r0, r2
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	f7fe feab 	bl	8000be8 <__aeabi_d2f>
 8001e92:	4602      	mov	r2, r0
 8001e94:	4b2b      	ldr	r3, [pc, #172]	; (8001f44 <GoingToRefPosition+0x3d4>)
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	ee07 3a90 	vmov	s15, r3
 8001e9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ea0:	eef0 0a67 	vmov.f32	s1, s15
 8001ea4:	ee00 2a10 	vmov	s0, r2
 8001ea8:	4827      	ldr	r0, [pc, #156]	; (8001f48 <GoingToRefPosition+0x3d8>)
 8001eaa:	f7ff fc8d 	bl	80017c8 <LinearGeneration>
 8001eae:	e023      	b.n	8001ef8 <GoingToRefPosition+0x388>
			}
			else // go up
			{
				LinearGeneration(&SpeedCmd,-GoingAcceleration*9.549,-PullingSpeed);
 8001eb0:	4b23      	ldr	r3, [pc, #140]	; (8001f40 <GoingToRefPosition+0x3d0>)
 8001eb2:	edd3 7a00 	vldr	s15, [r3]
 8001eb6:	eef1 7a67 	vneg.f32	s15, s15
 8001eba:	ee17 3a90 	vmov	r3, s15
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe fb42 	bl	8000548 <__aeabi_f2d>
 8001ec4:	a31c      	add	r3, pc, #112	; (adr r3, 8001f38 <GoingToRefPosition+0x3c8>)
 8001ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eca:	f7fe fb95 	bl	80005f8 <__aeabi_dmul>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4610      	mov	r0, r2
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	f7fe fe87 	bl	8000be8 <__aeabi_d2f>
 8001eda:	4602      	mov	r2, r0
 8001edc:	4b19      	ldr	r3, [pc, #100]	; (8001f44 <GoingToRefPosition+0x3d4>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	425b      	negs	r3, r3
 8001ee2:	ee07 3a90 	vmov	s15, r3
 8001ee6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eea:	eef0 0a67 	vmov.f32	s1, s15
 8001eee:	ee00 2a10 	vmov	s0, r2
 8001ef2:	4815      	ldr	r0, [pc, #84]	; (8001f48 <GoingToRefPosition+0x3d8>)
 8001ef4:	f7ff fc68 	bl	80017c8 <LinearGeneration>
			}

			if (SpeedCmd != 0)
 8001ef8:	4b13      	ldr	r3, [pc, #76]	; (8001f48 <GoingToRefPosition+0x3d8>)
 8001efa:	edd3 7a00 	vldr	s15, [r3]
 8001efe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f06:	d010      	beq.n	8001f2a <GoingToRefPosition+0x3ba>
			{
				Timer3CountPeriod = CalculateTimer3Period (MotorDriver, SpeedCmd);
 8001f08:	4b10      	ldr	r3, [pc, #64]	; (8001f4c <GoingToRefPosition+0x3dc>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	4a0e      	ldr	r2, [pc, #56]	; (8001f48 <GoingToRefPosition+0x3d8>)
 8001f0e:	edd2 7a00 	vldr	s15, [r2]
 8001f12:	eeb0 0a67 	vmov.f32	s0, s15
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7ff fd22 	bl	8001960 <CalculateTimer3Period>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	b29a      	uxth	r2, r3
 8001f20:	4b0b      	ldr	r3, [pc, #44]	; (8001f50 <GoingToRefPosition+0x3e0>)
 8001f22:	801a      	strh	r2, [r3, #0]
				PulseGenerationFlag = true;
 8001f24:	4b0b      	ldr	r3, [pc, #44]	; (8001f54 <GoingToRefPosition+0x3e4>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	return false;
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	f3af 8000 	nop.w
 8001f38:	872b020c 	.word	0x872b020c
 8001f3c:	40231916 	.word	0x40231916
 8001f40:	20003338 	.word	0x20003338
 8001f44:	20003335 	.word	0x20003335
 8001f48:	200033b4 	.word	0x200033b4
 8001f4c:	20000003 	.word	0x20000003
 8001f50:	20003328 	.word	0x20003328
 8001f54:	20000433 	.word	0x20000433

08001f58 <InitializeRunning>:


// Init variable for running
void InitializeRunning (uint8_t Mode)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	4603      	mov	r3, r0
 8001f60:	71fb      	strb	r3, [r7, #7]
	switch (Mode)
 8001f62:	79fb      	ldrb	r3, [r7, #7]
 8001f64:	2b03      	cmp	r3, #3
 8001f66:	d01a      	beq.n	8001f9e <InitializeRunning+0x46>
 8001f68:	2b03      	cmp	r3, #3
 8001f6a:	dc24      	bgt.n	8001fb6 <InitializeRunning+0x5e>
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d002      	beq.n	8001f76 <InitializeRunning+0x1e>
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d008      	beq.n	8001f86 <InitializeRunning+0x2e>
			break;
		case 3: // Pull and Drop, go to bottom position first
			TargetPosition = PullingBotomPulseCmdPosition - MotorEncPulse + OriginPulse;
			break;
		default:
			break;
 8001f74:	e01f      	b.n	8001fb6 <InitializeRunning+0x5e>
			TargetPosition = 0 - MotorEncPulse + OriginPulse; // 0 means home position;
 8001f76:	4b27      	ldr	r3, [pc, #156]	; (8002014 <InitializeRunning+0xbc>)
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	4b27      	ldr	r3, [pc, #156]	; (8002018 <InitializeRunning+0xc0>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	4a26      	ldr	r2, [pc, #152]	; (800201c <InitializeRunning+0xc4>)
 8001f82:	6013      	str	r3, [r2, #0]
			break;
 8001f84:	e018      	b.n	8001fb8 <InitializeRunning+0x60>
			TargetPosition = PullingBotomPulseCmdPosition - MotorEncPulse + OriginPulse;
 8001f86:	4b26      	ldr	r3, [pc, #152]	; (8002020 <InitializeRunning+0xc8>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a23      	ldr	r2, [pc, #140]	; (8002018 <InitializeRunning+0xc0>)
 8001f8c:	6812      	ldr	r2, [r2, #0]
 8001f8e:	1a9b      	subs	r3, r3, r2
 8001f90:	4a20      	ldr	r2, [pc, #128]	; (8002014 <InitializeRunning+0xbc>)
 8001f92:	6812      	ldr	r2, [r2, #0]
 8001f94:	4413      	add	r3, r2
 8001f96:	461a      	mov	r2, r3
 8001f98:	4b20      	ldr	r3, [pc, #128]	; (800201c <InitializeRunning+0xc4>)
 8001f9a:	601a      	str	r2, [r3, #0]
			break;
 8001f9c:	e00c      	b.n	8001fb8 <InitializeRunning+0x60>
			TargetPosition = PullingBotomPulseCmdPosition - MotorEncPulse + OriginPulse;
 8001f9e:	4b20      	ldr	r3, [pc, #128]	; (8002020 <InitializeRunning+0xc8>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a1d      	ldr	r2, [pc, #116]	; (8002018 <InitializeRunning+0xc0>)
 8001fa4:	6812      	ldr	r2, [r2, #0]
 8001fa6:	1a9b      	subs	r3, r3, r2
 8001fa8:	4a1a      	ldr	r2, [pc, #104]	; (8002014 <InitializeRunning+0xbc>)
 8001faa:	6812      	ldr	r2, [r2, #0]
 8001fac:	4413      	add	r3, r2
 8001fae:	461a      	mov	r2, r3
 8001fb0:	4b1a      	ldr	r3, [pc, #104]	; (800201c <InitializeRunning+0xc4>)
 8001fb2:	601a      	str	r2, [r3, #0]
			break;
 8001fb4:	e000      	b.n	8001fb8 <InitializeRunning+0x60>
			break;
 8001fb6:	bf00      	nop
	}
	AbsoluteTargetMotorPosition = MotorEncPulse + TargetPosition;
 8001fb8:	4b17      	ldr	r3, [pc, #92]	; (8002018 <InitializeRunning+0xc0>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	4b17      	ldr	r3, [pc, #92]	; (800201c <InitializeRunning+0xc4>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	4a18      	ldr	r2, [pc, #96]	; (8002024 <InitializeRunning+0xcc>)
 8001fc4:	6013      	str	r3, [r2, #0]
	if (TargetPosition > 0) // Go down
 8001fc6:	4b15      	ldr	r3, [pc, #84]	; (800201c <InitializeRunning+0xc4>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	dd02      	ble.n	8001fd4 <InitializeRunning+0x7c>
	{
		InitPulseGenerating(false);
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f7ff fc76 	bl	80018c0 <InitPulseGenerating>
	}
	if (TargetPosition < 0) // Go up
 8001fd4:	4b11      	ldr	r3, [pc, #68]	; (800201c <InitializeRunning+0xc4>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	da02      	bge.n	8001fe2 <InitializeRunning+0x8a>
	{
		InitPulseGenerating(true);
 8001fdc:	2001      	movs	r0, #1
 8001fde:	f7ff fc6f 	bl	80018c0 <InitPulseGenerating>
	}

	IsGoingToInitPoint = true; // go to init poit first
 8001fe2:	4b11      	ldr	r3, [pc, #68]	; (8002028 <InitializeRunning+0xd0>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	701a      	strb	r2, [r3, #0]
	StartRunning = true; //
 8001fe8:	4b10      	ldr	r3, [pc, #64]	; (800202c <InitializeRunning+0xd4>)
 8001fea:	2201      	movs	r2, #1
 8001fec:	701a      	strb	r2, [r3, #0]
	StartMainRun = false;
 8001fee:	4b10      	ldr	r3, [pc, #64]	; (8002030 <InitializeRunning+0xd8>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	701a      	strb	r2, [r3, #0]
	StartSimulating = false;
 8001ff4:	4b0f      	ldr	r3, [pc, #60]	; (8002034 <InitializeRunning+0xdc>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	701a      	strb	r2, [r3, #0]

	Timer3CountPeriod = 0;
 8001ffa:	4b0f      	ldr	r3, [pc, #60]	; (8002038 <InitializeRunning+0xe0>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	801a      	strh	r2, [r3, #0]

	PositionPulseCmd = 0;
 8002000:	4b0e      	ldr	r3, [pc, #56]	; (800203c <InitializeRunning+0xe4>)
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
	Index = 0;
 8002006:	4b0e      	ldr	r3, [pc, #56]	; (8002040 <InitializeRunning+0xe8>)
 8002008:	2200      	movs	r2, #0
 800200a:	801a      	strh	r2, [r3, #0]
}
 800200c:	bf00      	nop
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	20003340 	.word	0x20003340
 8002018:	200033ac 	.word	0x200033ac
 800201c:	20003348 	.word	0x20003348
 8002020:	2000333c 	.word	0x2000333c
 8002024:	20003344 	.word	0x20003344
 8002028:	2000043d 	.word	0x2000043d
 800202c:	2000042e 	.word	0x2000042e
 8002030:	2000042f 	.word	0x2000042f
 8002034:	20000430 	.word	0x20000430
 8002038:	20003328 	.word	0x20003328
 800203c:	20003350 	.word	0x20003350
 8002040:	2000332e 	.word	0x2000332e

08002044 <StopExperiment>:

void StopExperiment ()
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
	StopPulseGenerating(); // Stop pulse generation
 8002048:	f7ff fc1c 	bl	8001884 <StopPulseGenerating>
	IsReachTargetPosition = false;
 800204c:	4b13      	ldr	r3, [pc, #76]	; (800209c <StopExperiment+0x58>)
 800204e:	2200      	movs	r2, #0
 8002050:	701a      	strb	r2, [r3, #0]
	IsPulseCheck = false;
 8002052:	4b13      	ldr	r3, [pc, #76]	; (80020a0 <StopExperiment+0x5c>)
 8002054:	2200      	movs	r2, #0
 8002056:	701a      	strb	r2, [r3, #0]

	// Reset all the flag and state
	StartRunning = false;
 8002058:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <StopExperiment+0x60>)
 800205a:	2200      	movs	r2, #0
 800205c:	701a      	strb	r2, [r3, #0]
	StartSimulating = false;
 800205e:	4b12      	ldr	r3, [pc, #72]	; (80020a8 <StopExperiment+0x64>)
 8002060:	2200      	movs	r2, #0
 8002062:	701a      	strb	r2, [r3, #0]
	StartMainRun = false;
 8002064:	4b11      	ldr	r3, [pc, #68]	; (80020ac <StopExperiment+0x68>)
 8002066:	2200      	movs	r2, #0
 8002068:	701a      	strb	r2, [r3, #0]
	CompleteDropping = false;
 800206a:	4b11      	ldr	r3, [pc, #68]	; (80020b0 <StopExperiment+0x6c>)
 800206c:	2200      	movs	r2, #0
 800206e:	701a      	strb	r2, [r3, #0]
	CompletePulling = false;
 8002070:	4b10      	ldr	r3, [pc, #64]	; (80020b4 <StopExperiment+0x70>)
 8002072:	2200      	movs	r2, #0
 8002074:	701a      	strb	r2, [r3, #0]

	TargetPosition = 0;
 8002076:	4b10      	ldr	r3, [pc, #64]	; (80020b8 <StopExperiment+0x74>)
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
	Index = 0;
 800207c:	4b0f      	ldr	r3, [pc, #60]	; (80020bc <StopExperiment+0x78>)
 800207e:	2200      	movs	r2, #0
 8002080:	801a      	strh	r2, [r3, #0]
	Timer3CountPeriod = 0;
 8002082:	4b0f      	ldr	r3, [pc, #60]	; (80020c0 <StopExperiment+0x7c>)
 8002084:	2200      	movs	r2, #0
 8002086:	801a      	strh	r2, [r3, #0]
	PositionPulseCmd = 0;
 8002088:	4b0e      	ldr	r3, [pc, #56]	; (80020c4 <StopExperiment+0x80>)
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
	SpeedCmd = 0;
 800208e:	4b0e      	ldr	r3, [pc, #56]	; (80020c8 <StopExperiment+0x84>)
 8002090:	f04f 0200 	mov.w	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	20000435 	.word	0x20000435
 80020a0:	2000043c 	.word	0x2000043c
 80020a4:	2000042e 	.word	0x2000042e
 80020a8:	20000430 	.word	0x20000430
 80020ac:	2000042f 	.word	0x2000042f
 80020b0:	20000436 	.word	0x20000436
 80020b4:	20000437 	.word	0x20000437
 80020b8:	20003348 	.word	0x20003348
 80020bc:	2000332e 	.word	0x2000332e
 80020c0:	20003328 	.word	0x20003328
 80020c4:	20003350 	.word	0x20003350
 80020c8:	200033b4 	.word	0x200033b4
 80020cc:	00000000 	.word	0x00000000

080020d0 <CalculateRunningSpec>:
void CalculateRunningSpec () // Calculate running parameters
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
	GoingAcceleration = 0.1*PullingSpeed/RampingGoingSpdTime; // to rad/s2
 80020d4:	4b10      	ldr	r3, [pc, #64]	; (8002118 <CalculateRunningSpec+0x48>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	4618      	mov	r0, r3
 80020da:	f7fe fa23 	bl	8000524 <__aeabi_i2d>
 80020de:	a30c      	add	r3, pc, #48	; (adr r3, 8002110 <CalculateRunningSpec+0x40>)
 80020e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e4:	f7fe fa88 	bl	80005f8 <__aeabi_dmul>
 80020e8:	4602      	mov	r2, r0
 80020ea:	460b      	mov	r3, r1
 80020ec:	4610      	mov	r0, r2
 80020ee:	4619      	mov	r1, r3
 80020f0:	f04f 0200 	mov.w	r2, #0
 80020f4:	4b09      	ldr	r3, [pc, #36]	; (800211c <CalculateRunningSpec+0x4c>)
 80020f6:	f7fe fba9 	bl	800084c <__aeabi_ddiv>
 80020fa:	4602      	mov	r2, r0
 80020fc:	460b      	mov	r3, r1
 80020fe:	4610      	mov	r0, r2
 8002100:	4619      	mov	r1, r3
 8002102:	f7fe fd71 	bl	8000be8 <__aeabi_d2f>
 8002106:	4603      	mov	r3, r0
 8002108:	4a05      	ldr	r2, [pc, #20]	; (8002120 <CalculateRunningSpec+0x50>)
 800210a:	6013      	str	r3, [r2, #0]
}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}
 8002110:	9999999a 	.word	0x9999999a
 8002114:	3fb99999 	.word	0x3fb99999
 8002118:	20003335 	.word	0x20003335
 800211c:	40080000 	.word	0x40080000
 8002120:	20003338 	.word	0x20003338

08002124 <InitParams>:


void InitParams ()
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
	// Load Parameters from the memory
	LoadSavedParam(MemoryAddress,Params);
 800212a:	4917      	ldr	r1, [pc, #92]	; (8002188 <InitParams+0x64>)
 800212c:	4817      	ldr	r0, [pc, #92]	; (800218c <InitParams+0x68>)
 800212e:	f7ff fab7 	bl	80016a0 <LoadSavedParam>

	// General Params
	DrumRadius = Params[0];
 8002132:	4b15      	ldr	r3, [pc, #84]	; (8002188 <InitParams+0x64>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a16      	ldr	r2, [pc, #88]	; (8002190 <InitParams+0x6c>)
 8002138:	6013      	str	r3, [r2, #0]
	PullingSpeed = Params[1];
 800213a:	4b13      	ldr	r3, [pc, #76]	; (8002188 <InitParams+0x64>)
 800213c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002140:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002144:	edc7 7a01 	vstr	s15, [r7, #4]
 8002148:	793b      	ldrb	r3, [r7, #4]
 800214a:	b2da      	uxtb	r2, r3
 800214c:	4b11      	ldr	r3, [pc, #68]	; (8002194 <InitParams+0x70>)
 800214e:	701a      	strb	r2, [r3, #0]
	StoppingTime = Params[2];
 8002150:	4b0d      	ldr	r3, [pc, #52]	; (8002188 <InitParams+0x64>)
 8002152:	edd3 7a02 	vldr	s15, [r3, #8]
 8002156:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800215a:	ee17 3a90 	vmov	r3, s15
 800215e:	b29a      	uxth	r2, r3
 8002160:	4b0d      	ldr	r3, [pc, #52]	; (8002198 <InitParams+0x74>)
 8002162:	801a      	strh	r2, [r3, #0]
	SampleTime = Params[3];
 8002164:	4b08      	ldr	r3, [pc, #32]	; (8002188 <InitParams+0x64>)
 8002166:	edd3 7a03 	vldr	s15, [r3, #12]
 800216a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800216e:	edc7 7a01 	vstr	s15, [r7, #4]
 8002172:	793b      	ldrb	r3, [r7, #4]
 8002174:	b2da      	uxtb	r2, r3
 8002176:	4b09      	ldr	r3, [pc, #36]	; (800219c <InitParams+0x78>)
 8002178:	701a      	strb	r2, [r3, #0]

	//DistCoeff = Params[13];

	CalculateRunningSpec ();
 800217a:	f7ff ffa9 	bl	80020d0 <CalculateRunningSpec>
}
 800217e:	bf00      	nop
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	20003358 	.word	0x20003358
 800218c:	08040000 	.word	0x08040000
 8002190:	20003330 	.word	0x20003330
 8002194:	20003335 	.word	0x20003335
 8002198:	20000006 	.word	0x20000006
 800219c:	20003334 	.word	0x20003334

080021a0 <InitSimulating>:
void InitSimulating()
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
	StartSimulating = true;
 80021a4:	4b09      	ldr	r3, [pc, #36]	; (80021cc <InitSimulating+0x2c>)
 80021a6:	2201      	movs	r2, #1
 80021a8:	701a      	strb	r2, [r3, #0]
	PulseSimuCount = 0;
 80021aa:	4b09      	ldr	r3, [pc, #36]	; (80021d0 <InitSimulating+0x30>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
	TargetPosition = 0;
 80021b0:	4b08      	ldr	r3, [pc, #32]	; (80021d4 <InitSimulating+0x34>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	601a      	str	r2, [r3, #0]
	Timer3CountPeriod = 0;
 80021b6:	4b08      	ldr	r3, [pc, #32]	; (80021d8 <InitSimulating+0x38>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	801a      	strh	r2, [r3, #0]
	//HAL_TIM_Base_Start_IT(&htim3);
	Index = 0;
 80021bc:	4b07      	ldr	r3, [pc, #28]	; (80021dc <InitSimulating+0x3c>)
 80021be:	2200      	movs	r2, #0
 80021c0:	801a      	strh	r2, [r3, #0]
}
 80021c2:	bf00      	nop
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	20000430 	.word	0x20000430
 80021d0:	2000334c 	.word	0x2000334c
 80021d4:	20003348 	.word	0x20003348
 80021d8:	20003328 	.word	0x20003328
 80021dc:	2000332e 	.word	0x2000332e

080021e0 <StopSimulating>:
void StopSimulating()
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
	IsReachTargetPosition = false;
 80021e4:	4b09      	ldr	r3, [pc, #36]	; (800220c <StopSimulating+0x2c>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	701a      	strb	r2, [r3, #0]

	StartSimulating = false;
 80021ea:	4b09      	ldr	r3, [pc, #36]	; (8002210 <StopSimulating+0x30>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	701a      	strb	r2, [r3, #0]
	StopPulseGenerating(); // Stop pulse generation
 80021f0:	f7ff fb48 	bl	8001884 <StopPulseGenerating>

	Index = 0;
 80021f4:	4b07      	ldr	r3, [pc, #28]	; (8002214 <StopSimulating+0x34>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	801a      	strh	r2, [r3, #0]
	Timer3CountPeriod = 0;
 80021fa:	4b07      	ldr	r3, [pc, #28]	; (8002218 <StopSimulating+0x38>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	801a      	strh	r2, [r3, #0]
	PulseSimuCount = 0; // Reset PulseCmd
 8002200:	4b06      	ldr	r3, [pc, #24]	; (800221c <StopSimulating+0x3c>)
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20000435 	.word	0x20000435
 8002210:	20000430 	.word	0x20000430
 8002214:	2000332e 	.word	0x2000332e
 8002218:	20003328 	.word	0x20003328
 800221c:	2000334c 	.word	0x2000334c

08002220 <Simulating>:

void Simulating()
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
	if (Index >= DropCurveDataIndex)
 8002224:	4b19      	ldr	r3, [pc, #100]	; (800228c <Simulating+0x6c>)
 8002226:	881a      	ldrh	r2, [r3, #0]
 8002228:	4b19      	ldr	r3, [pc, #100]	; (8002290 <Simulating+0x70>)
 800222a:	881b      	ldrh	r3, [r3, #0]
 800222c:	429a      	cmp	r2, r3
 800222e:	d305      	bcc.n	800223c <Simulating+0x1c>
	{
		StopSimulating();
 8002230:	f7ff ffd6 	bl	80021e0 <StopSimulating>
		Initialized = true;
 8002234:	4b17      	ldr	r3, [pc, #92]	; (8002294 <Simulating+0x74>)
 8002236:	2201      	movs	r2, #1
 8002238:	701a      	strb	r2, [r3, #0]
		return;
 800223a:	e026      	b.n	800228a <Simulating+0x6a>
	}
	if(DropRefPosDeltaPulse[Index] > 0) // Move down
 800223c:	4b13      	ldr	r3, [pc, #76]	; (800228c <Simulating+0x6c>)
 800223e:	881b      	ldrh	r3, [r3, #0]
 8002240:	461a      	mov	r2, r3
 8002242:	4b15      	ldr	r3, [pc, #84]	; (8002298 <Simulating+0x78>)
 8002244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002248:	2b00      	cmp	r3, #0
 800224a:	dd03      	ble.n	8002254 <Simulating+0x34>
	{
		 Direction = true;
 800224c:	4b13      	ldr	r3, [pc, #76]	; (800229c <Simulating+0x7c>)
 800224e:	2201      	movs	r2, #1
 8002250:	701a      	strb	r2, [r3, #0]
 8002252:	e00a      	b.n	800226a <Simulating+0x4a>
	}
	else
	{
		if(DropRefPosDeltaPulse[Index] > 0) // Move up
 8002254:	4b0d      	ldr	r3, [pc, #52]	; (800228c <Simulating+0x6c>)
 8002256:	881b      	ldrh	r3, [r3, #0]
 8002258:	461a      	mov	r2, r3
 800225a:	4b0f      	ldr	r3, [pc, #60]	; (8002298 <Simulating+0x78>)
 800225c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002260:	2b00      	cmp	r3, #0
 8002262:	dd02      	ble.n	800226a <Simulating+0x4a>
		{
			 Direction = false;
 8002264:	4b0d      	ldr	r3, [pc, #52]	; (800229c <Simulating+0x7c>)
 8002266:	2200      	movs	r2, #0
 8002268:	701a      	strb	r2, [r3, #0]
		}
	}
	PulseGenerating(DropRefPosDeltaPulse[Index], 4);
 800226a:	4b08      	ldr	r3, [pc, #32]	; (800228c <Simulating+0x6c>)
 800226c:	881b      	ldrh	r3, [r3, #0]
 800226e:	461a      	mov	r2, r3
 8002270:	4b09      	ldr	r3, [pc, #36]	; (8002298 <Simulating+0x78>)
 8002272:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002276:	2104      	movs	r1, #4
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff fbfd 	bl	8001a78 <PulseGenerating>
	// 4 is a fixed value to ensure generating enough pulse during the SampleTime
	// The smaller value, the faster of the pulse generating
	Index++;
 800227e:	4b03      	ldr	r3, [pc, #12]	; (800228c <Simulating+0x6c>)
 8002280:	881b      	ldrh	r3, [r3, #0]
 8002282:	3301      	adds	r3, #1
 8002284:	b29a      	uxth	r2, r3
 8002286:	4b01      	ldr	r3, [pc, #4]	; (800228c <Simulating+0x6c>)
 8002288:	801a      	strh	r2, [r3, #0]
}
 800228a:	bd80      	pop	{r7, pc}
 800228c:	2000332e 	.word	0x2000332e
 8002290:	2000043e 	.word	0x2000043e
 8002294:	20000439 	.word	0x20000439
 8002298:	20000440 	.word	0x20000440
 800229c:	20000431 	.word	0x20000431

080022a0 <RunningExperiment>:

void RunningExperiment()
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
	if (IsGoingToInitPoint)
 80022a4:	4b3a      	ldr	r3, [pc, #232]	; (8002390 <RunningExperiment+0xf0>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d038      	beq.n	8002320 <RunningExperiment+0x80>
	{
		if (GoingToRefPosition(TargetPosition))
 80022ae:	4b39      	ldr	r3, [pc, #228]	; (8002394 <RunningExperiment+0xf4>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff fc5c 	bl	8001b70 <GoingToRefPosition>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d064      	beq.n	8002388 <RunningExperiment+0xe8>
		{
			if(WaitingMiliSecond(5000))
 80022be:	f241 3088 	movw	r0, #5000	; 0x1388
 80022c2:	f7ff fb27 	bl	8001914 <WaitingMiliSecond>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d05f      	beq.n	800238c <RunningExperiment+0xec>
			{
				IsGoingToInitPoint = false;
 80022cc:	4b30      	ldr	r3, [pc, #192]	; (8002390 <RunningExperiment+0xf0>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	701a      	strb	r2, [r3, #0]
				StartMainRun = true;
 80022d2:	4b31      	ldr	r3, [pc, #196]	; (8002398 <RunningExperiment+0xf8>)
 80022d4:	2201      	movs	r2, #1
 80022d6:	701a      	strb	r2, [r3, #0]
				PositionPulseCmd = 0;
 80022d8:	4b30      	ldr	r3, [pc, #192]	; (800239c <RunningExperiment+0xfc>)
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]
				TargetPosition = 0;
 80022de:	4b2d      	ldr	r3, [pc, #180]	; (8002394 <RunningExperiment+0xf4>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
				switch (ExperimentMode)
 80022e4:	4b2e      	ldr	r3, [pc, #184]	; (80023a0 <RunningExperiment+0x100>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	2b03      	cmp	r3, #3
 80022ea:	d011      	beq.n	8002310 <RunningExperiment+0x70>
 80022ec:	2b03      	cmp	r3, #3
 80022ee:	dc16      	bgt.n	800231e <RunningExperiment+0x7e>
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d002      	beq.n	80022fa <RunningExperiment+0x5a>
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d004      	beq.n	8002302 <RunningExperiment+0x62>
					case 3: //Pull and Drop
						PRIsToggled = true; // go up
						Direction = false; //up
						break;
					default:
						break;
 80022f8:	e011      	b.n	800231e <RunningExperiment+0x7e>
						PRIsToggled = false; // go down
 80022fa:	4b2a      	ldr	r3, [pc, #168]	; (80023a4 <RunningExperiment+0x104>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	701a      	strb	r2, [r3, #0]
						break;
 8002300:	e00e      	b.n	8002320 <RunningExperiment+0x80>
						PRIsToggled = true; // go up
 8002302:	4b28      	ldr	r3, [pc, #160]	; (80023a4 <RunningExperiment+0x104>)
 8002304:	2201      	movs	r2, #1
 8002306:	701a      	strb	r2, [r3, #0]
						Direction = false; //up
 8002308:	4b27      	ldr	r3, [pc, #156]	; (80023a8 <RunningExperiment+0x108>)
 800230a:	2200      	movs	r2, #0
 800230c:	701a      	strb	r2, [r3, #0]
						break;
 800230e:	e007      	b.n	8002320 <RunningExperiment+0x80>
						PRIsToggled = true; // go up
 8002310:	4b24      	ldr	r3, [pc, #144]	; (80023a4 <RunningExperiment+0x104>)
 8002312:	2201      	movs	r2, #1
 8002314:	701a      	strb	r2, [r3, #0]
						Direction = false; //up
 8002316:	4b24      	ldr	r3, [pc, #144]	; (80023a8 <RunningExperiment+0x108>)
 8002318:	2200      	movs	r2, #0
 800231a:	701a      	strb	r2, [r3, #0]
						break;
 800231c:	e000      	b.n	8002320 <RunningExperiment+0x80>
						break;
 800231e:	bf00      	nop
		{
			return;
		}
	}

	if (StartMainRun)
 8002320:	4b1d      	ldr	r3, [pc, #116]	; (8002398 <RunningExperiment+0xf8>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d032      	beq.n	800238e <RunningExperiment+0xee>
	{
		if (Index > DropCurveDataIndex)
 8002328:	4b20      	ldr	r3, [pc, #128]	; (80023ac <RunningExperiment+0x10c>)
 800232a:	881a      	ldrh	r2, [r3, #0]
 800232c:	4b20      	ldr	r3, [pc, #128]	; (80023b0 <RunningExperiment+0x110>)
 800232e:	881b      	ldrh	r3, [r3, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d902      	bls.n	800233a <RunningExperiment+0x9a>
		{
			StopExperiment();
 8002334:	f7ff fe86 	bl	8002044 <StopExperiment>
			return;
 8002338:	e029      	b.n	800238e <RunningExperiment+0xee>
		}
		PulseGenerating(DropRefPosDeltaPulse[Index],4);
 800233a:	4b1c      	ldr	r3, [pc, #112]	; (80023ac <RunningExperiment+0x10c>)
 800233c:	881b      	ldrh	r3, [r3, #0]
 800233e:	461a      	mov	r2, r3
 8002340:	4b1c      	ldr	r3, [pc, #112]	; (80023b4 <RunningExperiment+0x114>)
 8002342:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002346:	2104      	movs	r1, #4
 8002348:	4618      	mov	r0, r3
 800234a:	f7ff fb95 	bl	8001a78 <PulseGenerating>
		if(DropRefPosDeltaPulse[Index] > 0) // move down
 800234e:	4b17      	ldr	r3, [pc, #92]	; (80023ac <RunningExperiment+0x10c>)
 8002350:	881b      	ldrh	r3, [r3, #0]
 8002352:	461a      	mov	r2, r3
 8002354:	4b17      	ldr	r3, [pc, #92]	; (80023b4 <RunningExperiment+0x114>)
 8002356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800235a:	2b00      	cmp	r3, #0
 800235c:	dd02      	ble.n	8002364 <RunningExperiment+0xc4>
		{
			Direction = true; //down
 800235e:	4b12      	ldr	r3, [pc, #72]	; (80023a8 <RunningExperiment+0x108>)
 8002360:	2201      	movs	r2, #1
 8002362:	701a      	strb	r2, [r3, #0]
		}
		if(DropRefPosDeltaPulse[Index] < 0) // move up
 8002364:	4b11      	ldr	r3, [pc, #68]	; (80023ac <RunningExperiment+0x10c>)
 8002366:	881b      	ldrh	r3, [r3, #0]
 8002368:	461a      	mov	r2, r3
 800236a:	4b12      	ldr	r3, [pc, #72]	; (80023b4 <RunningExperiment+0x114>)
 800236c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002370:	2b00      	cmp	r3, #0
 8002372:	da02      	bge.n	800237a <RunningExperiment+0xda>
		{
			Direction = false; //up
 8002374:	4b0c      	ldr	r3, [pc, #48]	; (80023a8 <RunningExperiment+0x108>)
 8002376:	2200      	movs	r2, #0
 8002378:	701a      	strb	r2, [r3, #0]
		}
		Index++;
 800237a:	4b0c      	ldr	r3, [pc, #48]	; (80023ac <RunningExperiment+0x10c>)
 800237c:	881b      	ldrh	r3, [r3, #0]
 800237e:	3301      	adds	r3, #1
 8002380:	b29a      	uxth	r2, r3
 8002382:	4b0a      	ldr	r3, [pc, #40]	; (80023ac <RunningExperiment+0x10c>)
 8002384:	801a      	strh	r2, [r3, #0]
 8002386:	e002      	b.n	800238e <RunningExperiment+0xee>
			return;
 8002388:	bf00      	nop
 800238a:	e000      	b.n	800238e <RunningExperiment+0xee>
				return;
 800238c:	bf00      	nop
	}
}
 800238e:	bd80      	pop	{r7, pc}
 8002390:	2000043d 	.word	0x2000043d
 8002394:	20003348 	.word	0x20003348
 8002398:	2000042f 	.word	0x2000042f
 800239c:	20003350 	.word	0x20003350
 80023a0:	20003320 	.word	0x20003320
 80023a4:	2000043b 	.word	0x2000043b
 80023a8:	20000431 	.word	0x20000431
 80023ac:	2000332e 	.word	0x2000332e
 80023b0:	2000043e 	.word	0x2000043e
 80023b4:	20000440 	.word	0x20000440

080023b8 <ProcessReceivedCommand>:

void ProcessReceivedCommand () // Proceed the command from the UI
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b088      	sub	sp, #32
 80023bc:	af02      	add	r7, sp, #8
	switch ((int)MotionCode[0])
 80023be:	4ba6      	ldr	r3, [pc, #664]	; (8002658 <ProcessReceivedCommand+0x2a0>)
 80023c0:	edd3 7a00 	vldr	s15, [r3]
 80023c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023c8:	ee17 3a90 	vmov	r3, s15
 80023cc:	3b01      	subs	r3, #1
 80023ce:	2b2d      	cmp	r3, #45	; 0x2d
 80023d0:	f200 8409 	bhi.w	8002be6 <ProcessReceivedCommand+0x82e>
 80023d4:	a201      	add	r2, pc, #4	; (adr r2, 80023dc <ProcessReceivedCommand+0x24>)
 80023d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023da:	bf00      	nop
 80023dc:	080024b7 	.word	0x080024b7
 80023e0:	080024f7 	.word	0x080024f7
 80023e4:	08002527 	.word	0x08002527
 80023e8:	080025c9 	.word	0x080025c9
 80023ec:	0800269d 	.word	0x0800269d
 80023f0:	0800270f 	.word	0x0800270f
 80023f4:	08002739 	.word	0x08002739
 80023f8:	08002775 	.word	0x08002775
 80023fc:	08002797 	.word	0x08002797
 8002400:	080027ab 	.word	0x080027ab
 8002404:	08002801 	.word	0x08002801
 8002408:	08002be7 	.word	0x08002be7
 800240c:	0800285d 	.word	0x0800285d
 8002410:	080028e7 	.word	0x080028e7
 8002414:	08002be7 	.word	0x08002be7
 8002418:	08002981 	.word	0x08002981
 800241c:	080029ef 	.word	0x080029ef
 8002420:	080029f5 	.word	0x080029f5
 8002424:	08002be7 	.word	0x08002be7
 8002428:	08002be7 	.word	0x08002be7
 800242c:	08002be7 	.word	0x08002be7
 8002430:	08002be7 	.word	0x08002be7
 8002434:	08002be7 	.word	0x08002be7
 8002438:	08002be7 	.word	0x08002be7
 800243c:	08002be7 	.word	0x08002be7
 8002440:	08002be7 	.word	0x08002be7
 8002444:	08002be7 	.word	0x08002be7
 8002448:	08002a21 	.word	0x08002a21
 800244c:	08002be7 	.word	0x08002be7
 8002450:	08002be7 	.word	0x08002be7
 8002454:	08002a31 	.word	0x08002a31
 8002458:	08002be7 	.word	0x08002be7
 800245c:	08002be7 	.word	0x08002be7
 8002460:	08002be7 	.word	0x08002be7
 8002464:	08002be7 	.word	0x08002be7
 8002468:	08002be7 	.word	0x08002be7
 800246c:	08002a83 	.word	0x08002a83
 8002470:	08002ad3 	.word	0x08002ad3
 8002474:	08002afb 	.word	0x08002afb
 8002478:	08002be7 	.word	0x08002be7
 800247c:	08002be7 	.word	0x08002be7
 8002480:	08002b75 	.word	0x08002b75
 8002484:	08002be7 	.word	0x08002be7
 8002488:	08002495 	.word	0x08002495
 800248c:	080027c3 	.word	0x080027c3
 8002490:	08002bd1 	.word	0x08002bd1
	{
		case 44: //Emergency Stop Change to 44 to avoid data confusion
			if ((int)MotionCode[1] == 0) // 44/0
 8002494:	4b70      	ldr	r3, [pc, #448]	; (8002658 <ProcessReceivedCommand+0x2a0>)
 8002496:	edd3 7a01 	vldr	s15, [r3, #4]
 800249a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800249e:	ee17 3a90 	vmov	r3, s15
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d104      	bne.n	80024b0 <ProcessReceivedCommand+0xf8>
			{
				Estop(); // Estop button on the UI
 80024a6:	f7fe fed3 	bl	8001250 <Estop>
				StopPulseGenerating();
 80024aa:	f7ff f9eb 	bl	8001884 <StopPulseGenerating>
				//EMO = true;
			}
			else {AlarmReset();}  // 44/1, alarm button
			break;
 80024ae:	e3af      	b.n	8002c10 <ProcessReceivedCommand+0x858>
			else {AlarmReset();}  // 44/1, alarm button
 80024b0:	f7fe fea8 	bl	8001204 <AlarmReset>
			break;
 80024b4:	e3ac      	b.n	8002c10 <ProcessReceivedCommand+0x858>
		case 1: // Stop button;
			if ((int)MotionCode[1] == 1) // 1/1
 80024b6:	4b68      	ldr	r3, [pc, #416]	; (8002658 <ProcessReceivedCommand+0x2a0>)
 80024b8:	edd3 7a01 	vldr	s15, [r3, #4]
 80024bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024c0:	ee17 3a90 	vmov	r3, s15
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	f040 8390 	bne.w	8002bea <ProcessReceivedCommand+0x832>
			{
				if (MotorDriver) // FDA 7000
 80024ca:	4b64      	ldr	r3, [pc, #400]	; (800265c <ProcessReceivedCommand+0x2a4>)
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d009      	beq.n	80024e6 <ProcessReceivedCommand+0x12e>
				{
					Stop();
 80024d2:	f7fe fe87 	bl	80011e4 <Stop>
					StopExperiment();
 80024d6:	f7ff fdb5 	bl	8002044 <StopExperiment>
					StopPulseGenerating();
 80024da:	f7ff f9d3 	bl	8001884 <StopPulseGenerating>
					IsHoming = false;
 80024de:	4b60      	ldr	r3, [pc, #384]	; (8002660 <ProcessReceivedCommand+0x2a8>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	701a      	strb	r2, [r3, #0]
					StopPulseGenerating();
					StopExperiment();
					IsHoming = false;
				}
			}
			break;
 80024e4:	e381      	b.n	8002bea <ProcessReceivedCommand+0x832>
					StopPulseGenerating();
 80024e6:	f7ff f9cd 	bl	8001884 <StopPulseGenerating>
					StopExperiment();
 80024ea:	f7ff fdab 	bl	8002044 <StopExperiment>
					IsHoming = false;
 80024ee:	4b5c      	ldr	r3, [pc, #368]	; (8002660 <ProcessReceivedCommand+0x2a8>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	701a      	strb	r2, [r3, #0]
			break;
 80024f4:	e379      	b.n	8002bea <ProcessReceivedCommand+0x832>
		case 2: // Receive Position Data
			DropCurveDataIndex = (uint16_t)MotionCode[1];
 80024f6:	4b58      	ldr	r3, [pc, #352]	; (8002658 <ProcessReceivedCommand+0x2a0>)
 80024f8:	edd3 7a01 	vldr	s15, [r3, #4]
 80024fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002500:	ee17 3a90 	vmov	r3, s15
 8002504:	b29a      	uxth	r2, r3
 8002506:	4b57      	ldr	r3, [pc, #348]	; (8002664 <ProcessReceivedCommand+0x2ac>)
 8002508:	801a      	strh	r2, [r3, #0]
			DropRefPosDeltaPulse[DropCurveDataIndex] = (int)MotionCode[2];
 800250a:	4b53      	ldr	r3, [pc, #332]	; (8002658 <ProcessReceivedCommand+0x2a0>)
 800250c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002510:	4b54      	ldr	r3, [pc, #336]	; (8002664 <ProcessReceivedCommand+0x2ac>)
 8002512:	881b      	ldrh	r3, [r3, #0]
 8002514:	461a      	mov	r2, r3
 8002516:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800251a:	ee17 1a90 	vmov	r1, s15
 800251e:	4b52      	ldr	r3, [pc, #328]	; (8002668 <ProcessReceivedCommand+0x2b0>)
 8002520:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			break;
 8002524:	e374      	b.n	8002c10 <ProcessReceivedCommand+0x858>

		case 3: // Jog Control

			if ((int)MotionCode[1] == 1) // 3/1 move up button
 8002526:	4b4c      	ldr	r3, [pc, #304]	; (8002658 <ProcessReceivedCommand+0x2a0>)
 8002528:	edd3 7a01 	vldr	s15, [r3, #4]
 800252c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002530:	ee17 3a90 	vmov	r3, s15
 8002534:	2b01      	cmp	r3, #1
 8002536:	d123      	bne.n	8002580 <ProcessReceivedCommand+0x1c8>
			{
					if (PositionControlMode) // If the control Mode is Position Mode
 8002538:	4b4c      	ldr	r3, [pc, #304]	; (800266c <ProcessReceivedCommand+0x2b4>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d01c      	beq.n	800257a <ProcessReceivedCommand+0x1c2>
					{
						// Calculate Timer3CountPeriod to generate pulse
						Timer3CountPeriod = CalculateTimer3Period(MotorDriver,JogSpeed);
 8002540:	4b46      	ldr	r3, [pc, #280]	; (800265c <ProcessReceivedCommand+0x2a4>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	4a4a      	ldr	r2, [pc, #296]	; (8002670 <ProcessReceivedCommand+0x2b8>)
 8002546:	8812      	ldrh	r2, [r2, #0]
 8002548:	ee07 2a90 	vmov	s15, r2
 800254c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002550:	eeb0 0a67 	vmov.f32	s0, s15
 8002554:	4618      	mov	r0, r3
 8002556:	f7ff fa03 	bl	8001960 <CalculateTimer3Period>
 800255a:	4603      	mov	r3, r0
 800255c:	b29a      	uxth	r2, r3
 800255e:	4b45      	ldr	r3, [pc, #276]	; (8002674 <ProcessReceivedCommand+0x2bc>)
 8002560:	801a      	strh	r2, [r3, #0]
						PRIsToggled = true; // PR phase is 90 deg late
 8002562:	4b45      	ldr	r3, [pc, #276]	; (8002678 <ProcessReceivedCommand+0x2c0>)
 8002564:	2201      	movs	r2, #1
 8002566:	701a      	strb	r2, [r3, #0]

						InitPulseGenerating(true); // Reset PF, PR + Enable Timer + PulseGeneratingFlag = true
 8002568:	2001      	movs	r0, #1
 800256a:	f7ff f9a9 	bl	80018c0 <InitPulseGenerating>
						PulseGenerationFlag = true;
 800256e:	4b43      	ldr	r3, [pc, #268]	; (800267c <ProcessReceivedCommand+0x2c4>)
 8002570:	2201      	movs	r2, #1
 8002572:	701a      	strb	r2, [r3, #0]
						DisableSTOP(); // Turn off STOP to run
 8002574:	f7fe fe78 	bl	8001268 <DisableSTOP>
					else // Speed Mode
					{
						JogMoveDown(); // Disable the stop
					}
			}
			break;
 8002578:	e34a      	b.n	8002c10 <ProcessReceivedCommand+0x858>
						JogMoveUp(); // Disable the stop
 800257a:	f7fe fe81 	bl	8001280 <JogMoveUp>
			break;
 800257e:	e347      	b.n	8002c10 <ProcessReceivedCommand+0x858>
					if (PositionControlMode) // If the control Mode is Position Mode
 8002580:	4b3a      	ldr	r3, [pc, #232]	; (800266c <ProcessReceivedCommand+0x2b4>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d01c      	beq.n	80025c2 <ProcessReceivedCommand+0x20a>
						Timer3CountPeriod = CalculateTimer3Period(MotorDriver,JogSpeed);
 8002588:	4b34      	ldr	r3, [pc, #208]	; (800265c <ProcessReceivedCommand+0x2a4>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	4a38      	ldr	r2, [pc, #224]	; (8002670 <ProcessReceivedCommand+0x2b8>)
 800258e:	8812      	ldrh	r2, [r2, #0]
 8002590:	ee07 2a90 	vmov	s15, r2
 8002594:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002598:	eeb0 0a67 	vmov.f32	s0, s15
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff f9df 	bl	8001960 <CalculateTimer3Period>
 80025a2:	4603      	mov	r3, r0
 80025a4:	b29a      	uxth	r2, r3
 80025a6:	4b33      	ldr	r3, [pc, #204]	; (8002674 <ProcessReceivedCommand+0x2bc>)
 80025a8:	801a      	strh	r2, [r3, #0]
						PRIsToggled = false; //
 80025aa:	4b33      	ldr	r3, [pc, #204]	; (8002678 <ProcessReceivedCommand+0x2c0>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	701a      	strb	r2, [r3, #0]
						InitPulseGenerating(false); // Reset PF, PR + Enable Timer + PulseGeneratingFlag = true
 80025b0:	2000      	movs	r0, #0
 80025b2:	f7ff f985 	bl	80018c0 <InitPulseGenerating>
						PulseGenerationFlag = true;
 80025b6:	4b31      	ldr	r3, [pc, #196]	; (800267c <ProcessReceivedCommand+0x2c4>)
 80025b8:	2201      	movs	r2, #1
 80025ba:	701a      	strb	r2, [r3, #0]
						DisableSTOP();	// Turn off STOP to run
 80025bc:	f7fe fe54 	bl	8001268 <DisableSTOP>
			break;
 80025c0:	e326      	b.n	8002c10 <ProcessReceivedCommand+0x858>
						JogMoveDown(); // Disable the stop
 80025c2:	f7fe fe71 	bl	80012a8 <JogMoveDown>
			break;
 80025c6:	e323      	b.n	8002c10 <ProcessReceivedCommand+0x858>
		case 4: // Start Running Buton (Start Running Experiment)
			if ((int)MotionCode[1] == 1) // Start runing
 80025c8:	4b23      	ldr	r3, [pc, #140]	; (8002658 <ProcessReceivedCommand+0x2a0>)
 80025ca:	edd3 7a01 	vldr	s15, [r3, #4]
 80025ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025d2:	ee17 3a90 	vmov	r3, s15
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d13a      	bne.n	8002650 <ProcessReceivedCommand+0x298>
				{
					if ( Initialized )
 80025da:	4b29      	ldr	r3, [pc, #164]	; (8002680 <ProcessReceivedCommand+0x2c8>)
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d01d      	beq.n	800261e <ProcessReceivedCommand+0x266>
					{
						TxPCLen = sprintf(ResponseMess,"g4/1e"); // Respond that the experiment started
 80025e2:	4928      	ldr	r1, [pc, #160]	; (8002684 <ProcessReceivedCommand+0x2cc>)
 80025e4:	4828      	ldr	r0, [pc, #160]	; (8002688 <ProcessReceivedCommand+0x2d0>)
 80025e6:	f006 f811 	bl	800860c <siprintf>
 80025ea:	4603      	mov	r3, r0
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	4b27      	ldr	r3, [pc, #156]	; (800268c <ProcessReceivedCommand+0x2d4>)
 80025f0:	701a      	strb	r2, [r3, #0]
						HAL_UART_Transmit(&huart6,(uint8_t *)ResponseMess,TxPCLen,200); // Send to uart6 to check the params are set or not
 80025f2:	4b26      	ldr	r3, [pc, #152]	; (800268c <ProcessReceivedCommand+0x2d4>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	23c8      	movs	r3, #200	; 0xc8
 80025fa:	4923      	ldr	r1, [pc, #140]	; (8002688 <ProcessReceivedCommand+0x2d0>)
 80025fc:	4824      	ldr	r0, [pc, #144]	; (8002690 <ProcessReceivedCommand+0x2d8>)
 80025fe:	f004 f924 	bl	800684a <HAL_UART_Transmit>
						HAL_Delay(200);
 8002602:	20c8      	movs	r0, #200	; 0xc8
 8002604:	f001 fefe 	bl	8004404 <HAL_Delay>
						memset(ResponseMess, '\0', sizeof(ResponseMess));
 8002608:	220f      	movs	r2, #15
 800260a:	2100      	movs	r1, #0
 800260c:	481e      	ldr	r0, [pc, #120]	; (8002688 <ProcessReceivedCommand+0x2d0>)
 800260e:	f005 f975 	bl	80078fc <memset>

						InitializeRunning (ExperimentMode);
 8002612:	4b20      	ldr	r3, [pc, #128]	; (8002694 <ProcessReceivedCommand+0x2dc>)
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff fc9e 	bl	8001f58 <InitializeRunning>
				}
			else // Stop running
				{
					StopExperiment();
				}
			break;
 800261c:	e2f8      	b.n	8002c10 <ProcessReceivedCommand+0x858>
						TxPCLen = sprintf(ResponseMess,"g4/0e"); // Respond that the experiment can not start
 800261e:	491e      	ldr	r1, [pc, #120]	; (8002698 <ProcessReceivedCommand+0x2e0>)
 8002620:	4819      	ldr	r0, [pc, #100]	; (8002688 <ProcessReceivedCommand+0x2d0>)
 8002622:	f005 fff3 	bl	800860c <siprintf>
 8002626:	4603      	mov	r3, r0
 8002628:	b2da      	uxtb	r2, r3
 800262a:	4b18      	ldr	r3, [pc, #96]	; (800268c <ProcessReceivedCommand+0x2d4>)
 800262c:	701a      	strb	r2, [r3, #0]
						HAL_UART_Transmit(&huart6,(uint8_t *)ResponseMess,TxPCLen,200); // Send to uart6 to check the params are set or not
 800262e:	4b17      	ldr	r3, [pc, #92]	; (800268c <ProcessReceivedCommand+0x2d4>)
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	b29a      	uxth	r2, r3
 8002634:	23c8      	movs	r3, #200	; 0xc8
 8002636:	4914      	ldr	r1, [pc, #80]	; (8002688 <ProcessReceivedCommand+0x2d0>)
 8002638:	4815      	ldr	r0, [pc, #84]	; (8002690 <ProcessReceivedCommand+0x2d8>)
 800263a:	f004 f906 	bl	800684a <HAL_UART_Transmit>
						HAL_Delay(200);
 800263e:	20c8      	movs	r0, #200	; 0xc8
 8002640:	f001 fee0 	bl	8004404 <HAL_Delay>
						memset(ResponseMess, '\0', sizeof(ResponseMess));
 8002644:	220f      	movs	r2, #15
 8002646:	2100      	movs	r1, #0
 8002648:	480f      	ldr	r0, [pc, #60]	; (8002688 <ProcessReceivedCommand+0x2d0>)
 800264a:	f005 f957 	bl	80078fc <memset>
			break;
 800264e:	e2df      	b.n	8002c10 <ProcessReceivedCommand+0x858>
					StopExperiment();
 8002650:	f7ff fcf8 	bl	8002044 <StopExperiment>
			break;
 8002654:	e2dc      	b.n	8002c10 <ProcessReceivedCommand+0x858>
 8002656:	bf00      	nop
 8002658:	200033b8 	.word	0x200033b8
 800265c:	20000003 	.word	0x20000003
 8002660:	20000438 	.word	0x20000438
 8002664:	2000043e 	.word	0x2000043e
 8002668:	20000440 	.word	0x20000440
 800266c:	20000002 	.word	0x20000002
 8002670:	20000004 	.word	0x20000004
 8002674:	20003328 	.word	0x20003328
 8002678:	2000043b 	.word	0x2000043b
 800267c:	20000433 	.word	0x20000433
 8002680:	20000439 	.word	0x20000439
 8002684:	0800c2f4 	.word	0x0800c2f4
 8002688:	20000418 	.word	0x20000418
 800268c:	20000410 	.word	0x20000410
 8002690:	200002f4 	.word	0x200002f4
 8002694:	20003320 	.word	0x20003320
 8002698:	0800c2fc 	.word	0x0800c2fc

		case 5: // Set Jog Speed
			if (PositionControlMode) // If it is the position control mode, then change the JogSpeed
 800269c:	4b9e      	ldr	r3, [pc, #632]	; (8002918 <ProcessReceivedCommand+0x560>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f000 82a4 	beq.w	8002bee <ProcessReceivedCommand+0x836>
			{
				JogSpeed = (int)(MotionCode[1]); // unit: rpm
 80026a6:	4b9d      	ldr	r3, [pc, #628]	; (800291c <ProcessReceivedCommand+0x564>)
 80026a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80026ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026b0:	ee17 3a90 	vmov	r3, s15
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	4b9a      	ldr	r3, [pc, #616]	; (8002920 <ProcessReceivedCommand+0x568>)
 80026b8:	801a      	strh	r2, [r3, #0]
				// Calculate Timer3CountPeriod to generate pulse
				Timer3CountPeriod = CalculateTimer3Period(MotorDriver,JogSpeed);
 80026ba:	4b9a      	ldr	r3, [pc, #616]	; (8002924 <ProcessReceivedCommand+0x56c>)
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	4a98      	ldr	r2, [pc, #608]	; (8002920 <ProcessReceivedCommand+0x568>)
 80026c0:	8812      	ldrh	r2, [r2, #0]
 80026c2:	ee07 2a90 	vmov	s15, r2
 80026c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026ca:	eeb0 0a67 	vmov.f32	s0, s15
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7ff f946 	bl	8001960 <CalculateTimer3Period>
 80026d4:	4603      	mov	r3, r0
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	4b93      	ldr	r3, [pc, #588]	; (8002928 <ProcessReceivedCommand+0x570>)
 80026da:	801a      	strh	r2, [r3, #0]

				TxPCLen = sprintf(ResponseMess,"j%de",JogSpeed);
 80026dc:	4b90      	ldr	r3, [pc, #576]	; (8002920 <ProcessReceivedCommand+0x568>)
 80026de:	881b      	ldrh	r3, [r3, #0]
 80026e0:	461a      	mov	r2, r3
 80026e2:	4992      	ldr	r1, [pc, #584]	; (800292c <ProcessReceivedCommand+0x574>)
 80026e4:	4892      	ldr	r0, [pc, #584]	; (8002930 <ProcessReceivedCommand+0x578>)
 80026e6:	f005 ff91 	bl	800860c <siprintf>
 80026ea:	4603      	mov	r3, r0
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	4b91      	ldr	r3, [pc, #580]	; (8002934 <ProcessReceivedCommand+0x57c>)
 80026f0:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart6,(uint8_t *)ResponseMess,TxPCLen,200);
 80026f2:	4b90      	ldr	r3, [pc, #576]	; (8002934 <ProcessReceivedCommand+0x57c>)
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	23c8      	movs	r3, #200	; 0xc8
 80026fa:	498d      	ldr	r1, [pc, #564]	; (8002930 <ProcessReceivedCommand+0x578>)
 80026fc:	488e      	ldr	r0, [pc, #568]	; (8002938 <ProcessReceivedCommand+0x580>)
 80026fe:	f004 f8a4 	bl	800684a <HAL_UART_Transmit>
				memset(ResponseMess, '\0', sizeof(ResponseMess)); // Clear the array
 8002702:	220f      	movs	r2, #15
 8002704:	2100      	movs	r1, #0
 8002706:	488a      	ldr	r0, [pc, #552]	; (8002930 <ProcessReceivedCommand+0x578>)
 8002708:	f005 f8f8 	bl	80078fc <memset>
			}
			break;
 800270c:	e26f      	b.n	8002bee <ProcessReceivedCommand+0x836>

		case 6: // 6 request driver data
			if((int)MotionCode[1] == 1)
 800270e:	4b83      	ldr	r3, [pc, #524]	; (800291c <ProcessReceivedCommand+0x564>)
 8002710:	edd3 7a01 	vldr	s15, [r3, #4]
 8002714:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002718:	ee17 3a90 	vmov	r3, s15
 800271c:	2b01      	cmp	r3, #1
 800271e:	d107      	bne.n	8002730 <ProcessReceivedCommand+0x378>
			{
				UIDataRequest = true;
 8002720:	4b86      	ldr	r3, [pc, #536]	; (800293c <ProcessReceivedCommand+0x584>)
 8002722:	2201      	movs	r2, #1
 8002724:	701a      	strb	r2, [r3, #0]
				ReadMultiRegister(StE03,5);
 8002726:	2105      	movs	r1, #5
 8002728:	200c      	movs	r0, #12
 800272a:	f7fe ff3d 	bl	80015a8 <ReadMultiRegister>
			} // 6/1 If the UI request data
			else
			{
				UIDataRequest = false;
			}
			break;
 800272e:	e26f      	b.n	8002c10 <ProcessReceivedCommand+0x858>
				UIDataRequest = false;
 8002730:	4b82      	ldr	r3, [pc, #520]	; (800293c <ProcessReceivedCommand+0x584>)
 8002732:	2200      	movs	r2, #0
 8002734:	701a      	strb	r2, [r3, #0]
			break;
 8002736:	e26b      	b.n	8002c10 <ProcessReceivedCommand+0x858>

		case 7: // Save System Params
			// Save to the flash memory
			SaveSystemParams(&numofwords);
 8002738:	4881      	ldr	r0, [pc, #516]	; (8002940 <ProcessReceivedCommand+0x588>)
 800273a:	f7fe ffef 	bl	800171c <SaveSystemParams>
			HAL_Delay(500);
 800273e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002742:	f001 fe5f 	bl	8004404 <HAL_Delay>
			SaveSystemParams(&numofwords); // Do twice times
 8002746:	487e      	ldr	r0, [pc, #504]	; (8002940 <ProcessReceivedCommand+0x588>)
 8002748:	f7fe ffe8 	bl	800171c <SaveSystemParams>
			// Send back to the UI to notify
			char MessageBuffer[10];
			TxPCLen = sprintf(MessageBuffer,"r7/1e");
 800274c:	f107 030c 	add.w	r3, r7, #12
 8002750:	497c      	ldr	r1, [pc, #496]	; (8002944 <ProcessReceivedCommand+0x58c>)
 8002752:	4618      	mov	r0, r3
 8002754:	f005 ff5a 	bl	800860c <siprintf>
 8002758:	4603      	mov	r3, r0
 800275a:	b2da      	uxtb	r2, r3
 800275c:	4b75      	ldr	r3, [pc, #468]	; (8002934 <ProcessReceivedCommand+0x57c>)
 800275e:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart6,(uint8_t *)MessageBuffer,TxPCLen,100); // Send to uart6 to check the params are set or not
 8002760:	4b74      	ldr	r3, [pc, #464]	; (8002934 <ProcessReceivedCommand+0x57c>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	b29a      	uxth	r2, r3
 8002766:	f107 010c 	add.w	r1, r7, #12
 800276a:	2364      	movs	r3, #100	; 0x64
 800276c:	4872      	ldr	r0, [pc, #456]	; (8002938 <ProcessReceivedCommand+0x580>)
 800276e:	f004 f86c 	bl	800684a <HAL_UART_Transmit>
			break;
 8002772:	e24d      	b.n	8002c10 <ProcessReceivedCommand+0x858>

		case 8: // Request reading digital driver output
			if((int)MotionCode[1] == 1) {OutputDataRequest = true;} // 8/1 = request
 8002774:	4b69      	ldr	r3, [pc, #420]	; (800291c <ProcessReceivedCommand+0x564>)
 8002776:	edd3 7a01 	vldr	s15, [r3, #4]
 800277a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800277e:	ee17 3a90 	vmov	r3, s15
 8002782:	2b01      	cmp	r3, #1
 8002784:	d103      	bne.n	800278e <ProcessReceivedCommand+0x3d6>
 8002786:	4b70      	ldr	r3, [pc, #448]	; (8002948 <ProcessReceivedCommand+0x590>)
 8002788:	2201      	movs	r2, #1
 800278a:	701a      	strb	r2, [r3, #0]
			else OutputDataRequest = false; // 8/0 = stop request
			break;
 800278c:	e240      	b.n	8002c10 <ProcessReceivedCommand+0x858>
			else OutputDataRequest = false; // 8/0 = stop request
 800278e:	4b6e      	ldr	r3, [pc, #440]	; (8002948 <ProcessReceivedCommand+0x590>)
 8002790:	2200      	movs	r2, #0
 8002792:	701a      	strb	r2, [r3, #0]
			break;
 8002794:	e23c      	b.n	8002c10 <ProcessReceivedCommand+0x858>

		case 9: // Get Total Pulling Pull
			PullingBotomPulseCmdPosition = (uint32_t)(MotionCode[1]);
 8002796:	4b61      	ldr	r3, [pc, #388]	; (800291c <ProcessReceivedCommand+0x564>)
 8002798:	edd3 7a01 	vldr	s15, [r3, #4]
 800279c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027a0:	ee17 2a90 	vmov	r2, s15
 80027a4:	4b69      	ldr	r3, [pc, #420]	; (800294c <ProcessReceivedCommand+0x594>)
 80027a6:	601a      	str	r2, [r3, #0]
			break;
 80027a8:	e232      	b.n	8002c10 <ProcessReceivedCommand+0x858>

		case 10: // Get Running Mode
			ExperimentMode = (uint8_t)(MotionCode[1]);
 80027aa:	4b5c      	ldr	r3, [pc, #368]	; (800291c <ProcessReceivedCommand+0x564>)
 80027ac:	edd3 7a01 	vldr	s15, [r3, #4]
 80027b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027b4:	edc7 7a01 	vstr	s15, [r7, #4]
 80027b8:	793b      	ldrb	r3, [r7, #4]
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	4b64      	ldr	r3, [pc, #400]	; (8002950 <ProcessReceivedCommand+0x598>)
 80027be:	701a      	strb	r2, [r3, #0]
			break;
 80027c0:	e226      	b.n	8002c10 <ProcessReceivedCommand+0x858>

		case 45: // Load saved parameters

			// Send to the GUI
			TxPCLen = sprintf(TxPCBuff,"p%.2f/%d/%de"
 80027c2:	4b64      	ldr	r3, [pc, #400]	; (8002954 <ProcessReceivedCommand+0x59c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7fd febe 	bl	8000548 <__aeabi_f2d>
 80027cc:	4602      	mov	r2, r0
 80027ce:	460b      	mov	r3, r1
 80027d0:	4961      	ldr	r1, [pc, #388]	; (8002958 <ProcessReceivedCommand+0x5a0>)
 80027d2:	7809      	ldrb	r1, [r1, #0]
 80027d4:	4608      	mov	r0, r1
 80027d6:	4961      	ldr	r1, [pc, #388]	; (800295c <ProcessReceivedCommand+0x5a4>)
 80027d8:	7809      	ldrb	r1, [r1, #0]
 80027da:	9101      	str	r1, [sp, #4]
 80027dc:	9000      	str	r0, [sp, #0]
 80027de:	4960      	ldr	r1, [pc, #384]	; (8002960 <ProcessReceivedCommand+0x5a8>)
 80027e0:	4860      	ldr	r0, [pc, #384]	; (8002964 <ProcessReceivedCommand+0x5ac>)
 80027e2:	f005 ff13 	bl	800860c <siprintf>
 80027e6:	4603      	mov	r3, r0
 80027e8:	b2da      	uxtb	r2, r3
 80027ea:	4b52      	ldr	r3, [pc, #328]	; (8002934 <ProcessReceivedCommand+0x57c>)
 80027ec:	701a      	strb	r2, [r3, #0]
			                   ,DrumRadius, SampleTime, PullingSpeed); // Combine to a string
			HAL_UART_Transmit(&huart6,(uint8_t *)TxPCBuff,TxPCLen,200); // Send to uart6 to check the params are set or not
 80027ee:	4b51      	ldr	r3, [pc, #324]	; (8002934 <ProcessReceivedCommand+0x57c>)
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	23c8      	movs	r3, #200	; 0xc8
 80027f6:	495b      	ldr	r1, [pc, #364]	; (8002964 <ProcessReceivedCommand+0x5ac>)
 80027f8:	484f      	ldr	r0, [pc, #316]	; (8002938 <ProcessReceivedCommand+0x580>)
 80027fa:	f004 f826 	bl	800684a <HAL_UART_Transmit>
			break;
 80027fe:	e207      	b.n	8002c10 <ProcessReceivedCommand+0x858>

		case 11: // Set Drum Radius
			if (StartRunning) // Setting is not available while running
 8002800:	4b59      	ldr	r3, [pc, #356]	; (8002968 <ProcessReceivedCommand+0x5b0>)
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d005      	beq.n	8002814 <ProcessReceivedCommand+0x45c>
			{
				InitializeRunning (ExperimentMode);
 8002808:	4b51      	ldr	r3, [pc, #324]	; (8002950 <ProcessReceivedCommand+0x598>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff fba3 	bl	8001f58 <InitializeRunning>
				break;
 8002812:	e1fd      	b.n	8002c10 <ProcessReceivedCommand+0x858>
			}
			else
			{
				DrumRadius = MotionCode[1];
 8002814:	4b41      	ldr	r3, [pc, #260]	; (800291c <ProcessReceivedCommand+0x564>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	4a4e      	ldr	r2, [pc, #312]	; (8002954 <ProcessReceivedCommand+0x59c>)
 800281a:	6013      	str	r3, [r2, #0]
				Initialized = false;
 800281c:	4b53      	ldr	r3, [pc, #332]	; (800296c <ProcessReceivedCommand+0x5b4>)
 800281e:	2200      	movs	r2, #0
 8002820:	701a      	strb	r2, [r3, #0]

				TxPCLen = sprintf(ResponseMess,"r11/%.2fe",DrumRadius);
 8002822:	4b4c      	ldr	r3, [pc, #304]	; (8002954 <ProcessReceivedCommand+0x59c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4618      	mov	r0, r3
 8002828:	f7fd fe8e 	bl	8000548 <__aeabi_f2d>
 800282c:	4602      	mov	r2, r0
 800282e:	460b      	mov	r3, r1
 8002830:	494f      	ldr	r1, [pc, #316]	; (8002970 <ProcessReceivedCommand+0x5b8>)
 8002832:	483f      	ldr	r0, [pc, #252]	; (8002930 <ProcessReceivedCommand+0x578>)
 8002834:	f005 feea 	bl	800860c <siprintf>
 8002838:	4603      	mov	r3, r0
 800283a:	b2da      	uxtb	r2, r3
 800283c:	4b3d      	ldr	r3, [pc, #244]	; (8002934 <ProcessReceivedCommand+0x57c>)
 800283e:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart6,(uint8_t *)ResponseMess,TxPCLen,200);
 8002840:	4b3c      	ldr	r3, [pc, #240]	; (8002934 <ProcessReceivedCommand+0x57c>)
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	b29a      	uxth	r2, r3
 8002846:	23c8      	movs	r3, #200	; 0xc8
 8002848:	4939      	ldr	r1, [pc, #228]	; (8002930 <ProcessReceivedCommand+0x578>)
 800284a:	483b      	ldr	r0, [pc, #236]	; (8002938 <ProcessReceivedCommand+0x580>)
 800284c:	f003 fffd 	bl	800684a <HAL_UART_Transmit>
				memset(ResponseMess, '\0', sizeof(ResponseMess));
 8002850:	220f      	movs	r2, #15
 8002852:	2100      	movs	r1, #0
 8002854:	4836      	ldr	r0, [pc, #216]	; (8002930 <ProcessReceivedCommand+0x578>)
 8002856:	f005 f851 	bl	80078fc <memset>
				break;
 800285a:	e1d9      	b.n	8002c10 <ProcessReceivedCommand+0x858>
			}
			break;

		case 13: // Set Going Speed
			if (StartRunning) // Setting is not available while running
 800285c:	4b42      	ldr	r3, [pc, #264]	; (8002968 <ProcessReceivedCommand+0x5b0>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	f040 81c6 	bne.w	8002bf2 <ProcessReceivedCommand+0x83a>
			{
				break;
			}
			else
			{
				PullingSpeed = MotionCode[1];
 8002866:	4b2d      	ldr	r3, [pc, #180]	; (800291c <ProcessReceivedCommand+0x564>)
 8002868:	edd3 7a01 	vldr	s15, [r3, #4]
 800286c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002870:	edc7 7a01 	vstr	s15, [r7, #4]
 8002874:	793b      	ldrb	r3, [r7, #4]
 8002876:	b2da      	uxtb	r2, r3
 8002878:	4b38      	ldr	r3, [pc, #224]	; (800295c <ProcessReceivedCommand+0x5a4>)
 800287a:	701a      	strb	r2, [r3, #0]
				GoingAcceleration = 0.1*PullingSpeed/RampingGoingSpdTime; // to rad/s2
 800287c:	4b37      	ldr	r3, [pc, #220]	; (800295c <ProcessReceivedCommand+0x5a4>)
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	4618      	mov	r0, r3
 8002882:	f7fd fe4f 	bl	8000524 <__aeabi_i2d>
 8002886:	a322      	add	r3, pc, #136	; (adr r3, 8002910 <ProcessReceivedCommand+0x558>)
 8002888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800288c:	f7fd feb4 	bl	80005f8 <__aeabi_dmul>
 8002890:	4602      	mov	r2, r0
 8002892:	460b      	mov	r3, r1
 8002894:	4610      	mov	r0, r2
 8002896:	4619      	mov	r1, r3
 8002898:	f04f 0200 	mov.w	r2, #0
 800289c:	4b35      	ldr	r3, [pc, #212]	; (8002974 <ProcessReceivedCommand+0x5bc>)
 800289e:	f7fd ffd5 	bl	800084c <__aeabi_ddiv>
 80028a2:	4602      	mov	r2, r0
 80028a4:	460b      	mov	r3, r1
 80028a6:	4610      	mov	r0, r2
 80028a8:	4619      	mov	r1, r3
 80028aa:	f7fe f99d 	bl	8000be8 <__aeabi_d2f>
 80028ae:	4603      	mov	r3, r0
 80028b0:	4a31      	ldr	r2, [pc, #196]	; (8002978 <ProcessReceivedCommand+0x5c0>)
 80028b2:	6013      	str	r3, [r2, #0]

				//char PullingSpeedBuffer[10];

				TxPCLen = sprintf(ResponseMess,"r13/%de",PullingSpeed);
 80028b4:	4b29      	ldr	r3, [pc, #164]	; (800295c <ProcessReceivedCommand+0x5a4>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	461a      	mov	r2, r3
 80028ba:	4930      	ldr	r1, [pc, #192]	; (800297c <ProcessReceivedCommand+0x5c4>)
 80028bc:	481c      	ldr	r0, [pc, #112]	; (8002930 <ProcessReceivedCommand+0x578>)
 80028be:	f005 fea5 	bl	800860c <siprintf>
 80028c2:	4603      	mov	r3, r0
 80028c4:	b2da      	uxtb	r2, r3
 80028c6:	4b1b      	ldr	r3, [pc, #108]	; (8002934 <ProcessReceivedCommand+0x57c>)
 80028c8:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart6,(uint8_t *)ResponseMess,TxPCLen,200); // Send to uart6 to check the params are set or not
 80028ca:	4b1a      	ldr	r3, [pc, #104]	; (8002934 <ProcessReceivedCommand+0x57c>)
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	23c8      	movs	r3, #200	; 0xc8
 80028d2:	4917      	ldr	r1, [pc, #92]	; (8002930 <ProcessReceivedCommand+0x578>)
 80028d4:	4818      	ldr	r0, [pc, #96]	; (8002938 <ProcessReceivedCommand+0x580>)
 80028d6:	f003 ffb8 	bl	800684a <HAL_UART_Transmit>
				memset(ResponseMess, '\0', sizeof(ResponseMess));
 80028da:	220f      	movs	r2, #15
 80028dc:	2100      	movs	r1, #0
 80028de:	4814      	ldr	r0, [pc, #80]	; (8002930 <ProcessReceivedCommand+0x578>)
 80028e0:	f005 f80c 	bl	80078fc <memset>
				break;
 80028e4:	e194      	b.n	8002c10 <ProcessReceivedCommand+0x858>
			}

		case 14: // Start Simulating
			if (StartRunning) // Setting is not available while running
 80028e6:	4b20      	ldr	r3, [pc, #128]	; (8002968 <ProcessReceivedCommand+0x5b0>)
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	f040 8183 	bne.w	8002bf6 <ProcessReceivedCommand+0x83e>
			{
				break;
			}
			else
			{
				if (MotionCode[1] == 1) // Start Simulation
 80028f0:	4b0a      	ldr	r3, [pc, #40]	; (800291c <ProcessReceivedCommand+0x564>)
 80028f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80028f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028fa:	eef4 7a47 	vcmp.f32	s15, s14
 80028fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002902:	d102      	bne.n	800290a <ProcessReceivedCommand+0x552>
				{
					InitSimulating();
 8002904:	f7ff fc4c 	bl	80021a0 <InitSimulating>
					break;
 8002908:	e182      	b.n	8002c10 <ProcessReceivedCommand+0x858>
				}
				else // Stop Simulation
				{
					StopSimulating();
 800290a:	f7ff fc69 	bl	80021e0 <StopSimulating>
				}
			}
			break;
 800290e:	e17f      	b.n	8002c10 <ProcessReceivedCommand+0x858>
 8002910:	9999999a 	.word	0x9999999a
 8002914:	3fb99999 	.word	0x3fb99999
 8002918:	20000002 	.word	0x20000002
 800291c:	200033b8 	.word	0x200033b8
 8002920:	20000004 	.word	0x20000004
 8002924:	20000003 	.word	0x20000003
 8002928:	20003328 	.word	0x20003328
 800292c:	0800c304 	.word	0x0800c304
 8002930:	20000418 	.word	0x20000418
 8002934:	20000410 	.word	0x20000410
 8002938:	200002f4 	.word	0x200002f4
 800293c:	20000432 	.word	0x20000432
 8002940:	2000000a 	.word	0x2000000a
 8002944:	0800c30c 	.word	0x0800c30c
 8002948:	20000001 	.word	0x20000001
 800294c:	2000333c 	.word	0x2000333c
 8002950:	20003320 	.word	0x20003320
 8002954:	20003330 	.word	0x20003330
 8002958:	20003334 	.word	0x20003334
 800295c:	20003335 	.word	0x20003335
 8002960:	0800c314 	.word	0x0800c314
 8002964:	200003ac 	.word	0x200003ac
 8002968:	2000042e 	.word	0x2000042e
 800296c:	20000439 	.word	0x20000439
 8002970:	0800c324 	.word	0x0800c324
 8002974:	40080000 	.word	0x40080000
 8002978:	20003338 	.word	0x20003338
 800297c:	0800c330 	.word	0x0800c330

		case 16: // Set SampleTime
			if (StartRunning) // When the experiment is running, disable this fcn
 8002980:	4ba5      	ldr	r3, [pc, #660]	; (8002c18 <ProcessReceivedCommand+0x860>)
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	2b00      	cmp	r3, #0
 8002986:	f040 8138 	bne.w	8002bfa <ProcessReceivedCommand+0x842>
			{
				break;
			}
			else
			{
				SampleTime = MotionCode[1];
 800298a:	4ba4      	ldr	r3, [pc, #656]	; (8002c1c <ProcessReceivedCommand+0x864>)
 800298c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002990:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002994:	edc7 7a01 	vstr	s15, [r7, #4]
 8002998:	793b      	ldrb	r3, [r7, #4]
 800299a:	b2da      	uxtb	r2, r3
 800299c:	4ba0      	ldr	r3, [pc, #640]	; (8002c20 <ProcessReceivedCommand+0x868>)
 800299e:	701a      	strb	r2, [r3, #0]
				if (SampleTime<= 2) // ms Set value range, 2:100ms
 80029a0:	4b9f      	ldr	r3, [pc, #636]	; (8002c20 <ProcessReceivedCommand+0x868>)
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d802      	bhi.n	80029ae <ProcessReceivedCommand+0x5f6>
				{
					SampleTime = 2;
 80029a8:	4b9d      	ldr	r3, [pc, #628]	; (8002c20 <ProcessReceivedCommand+0x868>)
 80029aa:	2202      	movs	r2, #2
 80029ac:	701a      	strb	r2, [r3, #0]
				}
				if (SampleTime >= 100) // ms
 80029ae:	4b9c      	ldr	r3, [pc, #624]	; (8002c20 <ProcessReceivedCommand+0x868>)
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	2b63      	cmp	r3, #99	; 0x63
 80029b4:	d902      	bls.n	80029bc <ProcessReceivedCommand+0x604>
				{
					SampleTime = 100;
 80029b6:	4b9a      	ldr	r3, [pc, #616]	; (8002c20 <ProcessReceivedCommand+0x868>)
 80029b8:	2264      	movs	r2, #100	; 0x64
 80029ba:	701a      	strb	r2, [r3, #0]
				}
				//char SammpleTimeBuffer[10];

				TxPCLen = sprintf(ResponseMess,"r16/%de",SampleTime);
 80029bc:	4b98      	ldr	r3, [pc, #608]	; (8002c20 <ProcessReceivedCommand+0x868>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	461a      	mov	r2, r3
 80029c2:	4998      	ldr	r1, [pc, #608]	; (8002c24 <ProcessReceivedCommand+0x86c>)
 80029c4:	4898      	ldr	r0, [pc, #608]	; (8002c28 <ProcessReceivedCommand+0x870>)
 80029c6:	f005 fe21 	bl	800860c <siprintf>
 80029ca:	4603      	mov	r3, r0
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	4b97      	ldr	r3, [pc, #604]	; (8002c2c <ProcessReceivedCommand+0x874>)
 80029d0:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart6,(uint8_t *)ResponseMess,TxPCLen,200); // Send to uart6 to check the params are set or not
 80029d2:	4b96      	ldr	r3, [pc, #600]	; (8002c2c <ProcessReceivedCommand+0x874>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	23c8      	movs	r3, #200	; 0xc8
 80029da:	4993      	ldr	r1, [pc, #588]	; (8002c28 <ProcessReceivedCommand+0x870>)
 80029dc:	4894      	ldr	r0, [pc, #592]	; (8002c30 <ProcessReceivedCommand+0x878>)
 80029de:	f003 ff34 	bl	800684a <HAL_UART_Transmit>
				memset(ResponseMess, '\0', sizeof(ResponseMess));
 80029e2:	220f      	movs	r2, #15
 80029e4:	2100      	movs	r1, #0
 80029e6:	4890      	ldr	r0, [pc, #576]	; (8002c28 <ProcessReceivedCommand+0x870>)
 80029e8:	f004 ff88 	bl	80078fc <memset>
				break;
 80029ec:	e110      	b.n	8002c10 <ProcessReceivedCommand+0x858>
			}

		case 17: // Reset MCU
			HAL_NVIC_SystemReset();
 80029ee:	f001 fe48 	bl	8004682 <HAL_NVIC_SystemReset>
			break;
 80029f2:	e10d      	b.n	8002c10 <ProcessReceivedCommand+0x858>
		case 18: // Servo Enable on/off
			if (MotionCode[1] == 1) // Servo Enable ON
 80029f4:	4b89      	ldr	r3, [pc, #548]	; (8002c1c <ProcessReceivedCommand+0x864>)
 80029f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80029fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80029fe:	eef4 7a47 	vcmp.f32	s15, s14
 8002a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a06:	d105      	bne.n	8002a14 <ProcessReceivedCommand+0x65c>
			{
				HAL_GPIO_WritePin(SerVoReset_PC4_18_GPIO_Port, SerVoReset_PC4_18_Pin, GPIO_PIN_SET); // Servo enable on
 8002a08:	2201      	movs	r2, #1
 8002a0a:	2110      	movs	r1, #16
 8002a0c:	4889      	ldr	r0, [pc, #548]	; (8002c34 <ProcessReceivedCommand+0x87c>)
 8002a0e:	f002 fb73 	bl	80050f8 <HAL_GPIO_WritePin>
				//HAL_GPIO_WritePin(SPDLIM_Not_PE11_38_GPIO_Port, SPDLIM_Not_PE11_38_Pin, GPIO_PIN_RESET); // SPD LIM OFF
			}

			else
				HAL_GPIO_WritePin(SerVoReset_PC4_18_GPIO_Port, SerVoReset_PC4_18_Pin, GPIO_PIN_RESET); // Servo enable OFF
			break;
 8002a12:	e0fd      	b.n	8002c10 <ProcessReceivedCommand+0x858>
				HAL_GPIO_WritePin(SerVoReset_PC4_18_GPIO_Port, SerVoReset_PC4_18_Pin, GPIO_PIN_RESET); // Servo enable OFF
 8002a14:	2200      	movs	r2, #0
 8002a16:	2110      	movs	r1, #16
 8002a18:	4886      	ldr	r0, [pc, #536]	; (8002c34 <ProcessReceivedCommand+0x87c>)
 8002a1a:	f002 fb6d 	bl	80050f8 <HAL_GPIO_WritePin>
			break;
 8002a1e:	e0f7      	b.n	8002c10 <ProcessReceivedCommand+0x858>

		case 28: // Stop jog move up/down in Position Jog control;
			if (StartRunning) // Setting is not available while running
 8002a20:	4b7d      	ldr	r3, [pc, #500]	; (8002c18 <ProcessReceivedCommand+0x860>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	f040 80ea 	bne.w	8002bfe <ProcessReceivedCommand+0x846>
			{
				break;
			}
			else
			{
				StopPulseGenerating();
 8002a2a:	f7fe ff2b 	bl	8001884 <StopPulseGenerating>
				break;
 8002a2e:	e0ef      	b.n	8002c10 <ProcessReceivedCommand+0x858>
			}

		case 31: // Set Experiment Mode Pulling/Dropping/PaD
			if (StartRunning) // Setting is not available while running
 8002a30:	4b79      	ldr	r3, [pc, #484]	; (8002c18 <ProcessReceivedCommand+0x860>)
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f040 80e4 	bne.w	8002c02 <ProcessReceivedCommand+0x84a>
			{
				break;
			}
			else
			{
				ExperimentMode = MotionCode[1]; // 1=Dropping Mode;2 = Pulling; 3= Pulling->Dropping
 8002a3a:	4b78      	ldr	r3, [pc, #480]	; (8002c1c <ProcessReceivedCommand+0x864>)
 8002a3c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a44:	edc7 7a01 	vstr	s15, [r7, #4]
 8002a48:	793b      	ldrb	r3, [r7, #4]
 8002a4a:	b2da      	uxtb	r2, r3
 8002a4c:	4b7a      	ldr	r3, [pc, #488]	; (8002c38 <ProcessReceivedCommand+0x880>)
 8002a4e:	701a      	strb	r2, [r3, #0]
				//char SetModeBuff[8];
				TxPCLen = sprintf(ResponseMess,"m%de",ExperimentMode);
 8002a50:	4b79      	ldr	r3, [pc, #484]	; (8002c38 <ProcessReceivedCommand+0x880>)
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	461a      	mov	r2, r3
 8002a56:	4979      	ldr	r1, [pc, #484]	; (8002c3c <ProcessReceivedCommand+0x884>)
 8002a58:	4873      	ldr	r0, [pc, #460]	; (8002c28 <ProcessReceivedCommand+0x870>)
 8002a5a:	f005 fdd7 	bl	800860c <siprintf>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	b2da      	uxtb	r2, r3
 8002a62:	4b72      	ldr	r3, [pc, #456]	; (8002c2c <ProcessReceivedCommand+0x874>)
 8002a64:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart6,(uint8_t *)ResponseMess,TxPCLen,100); // Send to uart6 to check the params are set or not
 8002a66:	4b71      	ldr	r3, [pc, #452]	; (8002c2c <ProcessReceivedCommand+0x874>)
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	b29a      	uxth	r2, r3
 8002a6c:	2364      	movs	r3, #100	; 0x64
 8002a6e:	496e      	ldr	r1, [pc, #440]	; (8002c28 <ProcessReceivedCommand+0x870>)
 8002a70:	486f      	ldr	r0, [pc, #444]	; (8002c30 <ProcessReceivedCommand+0x878>)
 8002a72:	f003 feea 	bl	800684a <HAL_UART_Transmit>
				memset(ResponseMess, '\0', sizeof(ResponseMess));
 8002a76:	220f      	movs	r2, #15
 8002a78:	2100      	movs	r1, #0
 8002a7a:	486b      	ldr	r0, [pc, #428]	; (8002c28 <ProcessReceivedCommand+0x870>)
 8002a7c:	f004 ff3e 	bl	80078fc <memset>
				break;
 8002a80:	e0c6      	b.n	8002c10 <ProcessReceivedCommand+0x858>
			}

		case 37: // Set Stopping Time
			if (StartRunning)// Setting is not available while running
 8002a82:	4b65      	ldr	r3, [pc, #404]	; (8002c18 <ProcessReceivedCommand+0x860>)
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	f040 80bd 	bne.w	8002c06 <ProcessReceivedCommand+0x84e>
			{
				break;
			}
			else
			{
				StoppingTime = MotionCode[1];
 8002a8c:	4b63      	ldr	r3, [pc, #396]	; (8002c1c <ProcessReceivedCommand+0x864>)
 8002a8e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a96:	ee17 3a90 	vmov	r3, s15
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	4b68      	ldr	r3, [pc, #416]	; (8002c40 <ProcessReceivedCommand+0x888>)
 8002a9e:	801a      	strh	r2, [r3, #0]

				TxPCLen = sprintf(ResponseMess,"r37/%de",StoppingTime);
 8002aa0:	4b67      	ldr	r3, [pc, #412]	; (8002c40 <ProcessReceivedCommand+0x888>)
 8002aa2:	881b      	ldrh	r3, [r3, #0]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	4967      	ldr	r1, [pc, #412]	; (8002c44 <ProcessReceivedCommand+0x88c>)
 8002aa8:	485f      	ldr	r0, [pc, #380]	; (8002c28 <ProcessReceivedCommand+0x870>)
 8002aaa:	f005 fdaf 	bl	800860c <siprintf>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	4b5e      	ldr	r3, [pc, #376]	; (8002c2c <ProcessReceivedCommand+0x874>)
 8002ab4:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart6,(uint8_t *)ResponseMess,TxPCLen,200); // Send to uart6 to check the params are set or not
 8002ab6:	4b5d      	ldr	r3, [pc, #372]	; (8002c2c <ProcessReceivedCommand+0x874>)
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	b29a      	uxth	r2, r3
 8002abc:	23c8      	movs	r3, #200	; 0xc8
 8002abe:	495a      	ldr	r1, [pc, #360]	; (8002c28 <ProcessReceivedCommand+0x870>)
 8002ac0:	485b      	ldr	r0, [pc, #364]	; (8002c30 <ProcessReceivedCommand+0x878>)
 8002ac2:	f003 fec2 	bl	800684a <HAL_UART_Transmit>
				memset(ResponseMess, '\0', sizeof(ResponseMess));
 8002ac6:	220f      	movs	r2, #15
 8002ac8:	2100      	movs	r1, #0
 8002aca:	4857      	ldr	r0, [pc, #348]	; (8002c28 <ProcessReceivedCommand+0x870>)
 8002acc:	f004 ff16 	bl	80078fc <memset>
				break;
 8002ad0:	e09e      	b.n	8002c10 <ProcessReceivedCommand+0x858>
			}
		case 38: // Homing task
			if (StartRunning)// Setting is not available while running
 8002ad2:	4b51      	ldr	r3, [pc, #324]	; (8002c18 <ProcessReceivedCommand+0x860>)
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f040 8097 	bne.w	8002c0a <ProcessReceivedCommand+0x852>
			{
				break;
			}
			else
			{
				IsHoming = true;
 8002adc:	4b5a      	ldr	r3, [pc, #360]	; (8002c48 <ProcessReceivedCommand+0x890>)
 8002ade:	2201      	movs	r2, #1
 8002ae0:	701a      	strb	r2, [r3, #0]
				Direction = false; // false = move up, true = move down
 8002ae2:	4b5a      	ldr	r3, [pc, #360]	; (8002c4c <ProcessReceivedCommand+0x894>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	701a      	strb	r2, [r3, #0]
				PRIsToggled = true; // false = Dropping Down. change to true/false to change the direction: pulling or dropping
 8002ae8:	4b59      	ldr	r3, [pc, #356]	; (8002c50 <ProcessReceivedCommand+0x898>)
 8002aea:	2201      	movs	r2, #1
 8002aec:	701a      	strb	r2, [r3, #0]
				DisableSTOP(); // Disable the stop
 8002aee:	f7fe fbbb 	bl	8001268 <DisableSTOP>
				InitPulseGenerating(true);
 8002af2:	2001      	movs	r0, #1
 8002af4:	f7fe fee4 	bl	80018c0 <InitPulseGenerating>
			}
			break;
 8002af8:	e08a      	b.n	8002c10 <ProcessReceivedCommand+0x858>

		case 39: // Set Driver type, FDA7000 or ASDA A3
			if (StartRunning)// Setting is not available while running
 8002afa:	4b47      	ldr	r3, [pc, #284]	; (8002c18 <ProcessReceivedCommand+0x860>)
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f040 8085 	bne.w	8002c0e <ProcessReceivedCommand+0x856>
			{
				break;
			}
			else
			{
				if (MotionCode[1] == 1) // FDA7000
 8002b04:	4b45      	ldr	r3, [pc, #276]	; (8002c1c <ProcessReceivedCommand+0x864>)
 8002b06:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b0a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002b0e:	eef4 7a47 	vcmp.f32	s15, s14
 8002b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b16:	d10a      	bne.n	8002b2e <ProcessReceivedCommand+0x776>
				{
					MotorDriver = true;
 8002b18:	4b4e      	ldr	r3, [pc, #312]	; (8002c54 <ProcessReceivedCommand+0x89c>)
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	701a      	strb	r2, [r3, #0]
					NoOfBytes = 29; // For FDA7000, read 5 register => receive 25 bytes
 8002b1e:	4b4e      	ldr	r3, [pc, #312]	; (8002c58 <ProcessReceivedCommand+0x8a0>)
 8002b20:	221d      	movs	r2, #29
 8002b22:	701a      	strb	r2, [r3, #0]
					EncoderResolution = HigenEncoderResolution;
 8002b24:	4b4d      	ldr	r3, [pc, #308]	; (8002c5c <ProcessReceivedCommand+0x8a4>)
 8002b26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b2a:	801a      	strh	r2, [r3, #0]
 8002b2c:	e009      	b.n	8002b42 <ProcessReceivedCommand+0x78a>
				}
				else // ASDA A3
				{
					MotorDriver = false;
 8002b2e:	4b49      	ldr	r3, [pc, #292]	; (8002c54 <ProcessReceivedCommand+0x89c>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	701a      	strb	r2, [r3, #0]
					NoOfBytes = 17;
 8002b34:	4b48      	ldr	r3, [pc, #288]	; (8002c58 <ProcessReceivedCommand+0x8a0>)
 8002b36:	2211      	movs	r2, #17
 8002b38:	701a      	strb	r2, [r3, #0]
					EncoderResolution = AsdaEncoderResolution;
 8002b3a:	4b48      	ldr	r3, [pc, #288]	; (8002c5c <ProcessReceivedCommand+0x8a4>)
 8002b3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b40:	801a      	strh	r2, [r3, #0]
					// For ASDA Drier, read 1 register => receive 9 bytes
					// read 2 registers => receive 13 bytes
				}
				TxPCLen = sprintf(ResponseMess,"g39/%de",MotorDriver);
 8002b42:	4b44      	ldr	r3, [pc, #272]	; (8002c54 <ProcessReceivedCommand+0x89c>)
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	461a      	mov	r2, r3
 8002b48:	4945      	ldr	r1, [pc, #276]	; (8002c60 <ProcessReceivedCommand+0x8a8>)
 8002b4a:	4837      	ldr	r0, [pc, #220]	; (8002c28 <ProcessReceivedCommand+0x870>)
 8002b4c:	f005 fd5e 	bl	800860c <siprintf>
 8002b50:	4603      	mov	r3, r0
 8002b52:	b2da      	uxtb	r2, r3
 8002b54:	4b35      	ldr	r3, [pc, #212]	; (8002c2c <ProcessReceivedCommand+0x874>)
 8002b56:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart6,(uint8_t *)ResponseMess,TxPCLen,200); // Send to uart6 to check the params are set or not
 8002b58:	4b34      	ldr	r3, [pc, #208]	; (8002c2c <ProcessReceivedCommand+0x874>)
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	23c8      	movs	r3, #200	; 0xc8
 8002b60:	4931      	ldr	r1, [pc, #196]	; (8002c28 <ProcessReceivedCommand+0x870>)
 8002b62:	4833      	ldr	r0, [pc, #204]	; (8002c30 <ProcessReceivedCommand+0x878>)
 8002b64:	f003 fe71 	bl	800684a <HAL_UART_Transmit>
				memset(ResponseMess, '\0', sizeof(ResponseMess));
 8002b68:	220f      	movs	r2, #15
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	482e      	ldr	r0, [pc, #184]	; (8002c28 <ProcessReceivedCommand+0x870>)
 8002b6e:	f004 fec5 	bl	80078fc <memset>
			}
			break;
 8002b72:	e04d      	b.n	8002c10 <ProcessReceivedCommand+0x858>

		case 42: // Set Distance Coefficient
			if (StartRunning)// Setting is not available while running
 8002b74:	4b28      	ldr	r3, [pc, #160]	; (8002c18 <ProcessReceivedCommand+0x860>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d005      	beq.n	8002b88 <ProcessReceivedCommand+0x7d0>
			{
				InitializeRunning(ExperimentMode);
 8002b7c:	4b2e      	ldr	r3, [pc, #184]	; (8002c38 <ProcessReceivedCommand+0x880>)
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff f9e9 	bl	8001f58 <InitializeRunning>

				TxPCLen = sprintf(ResponseMess,"r42/%.2fe",DistCoeff);
				HAL_UART_Transmit(&huart6,(uint8_t *)ResponseMess,TxPCLen,100); // Send to uart6 to check the params are set or not
				memset(ResponseMess, '\0', sizeof(ResponseMess));
			}
			break;
 8002b86:	e043      	b.n	8002c10 <ProcessReceivedCommand+0x858>
				DistCoeff = MotionCode[1];
 8002b88:	4b24      	ldr	r3, [pc, #144]	; (8002c1c <ProcessReceivedCommand+0x864>)
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	4a35      	ldr	r2, [pc, #212]	; (8002c64 <ProcessReceivedCommand+0x8ac>)
 8002b8e:	6013      	str	r3, [r2, #0]
				Initialized = false;
 8002b90:	4b35      	ldr	r3, [pc, #212]	; (8002c68 <ProcessReceivedCommand+0x8b0>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	701a      	strb	r2, [r3, #0]
				TxPCLen = sprintf(ResponseMess,"r42/%.2fe",DistCoeff);
 8002b96:	4b33      	ldr	r3, [pc, #204]	; (8002c64 <ProcessReceivedCommand+0x8ac>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7fd fcd4 	bl	8000548 <__aeabi_f2d>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	4931      	ldr	r1, [pc, #196]	; (8002c6c <ProcessReceivedCommand+0x8b4>)
 8002ba6:	4820      	ldr	r0, [pc, #128]	; (8002c28 <ProcessReceivedCommand+0x870>)
 8002ba8:	f005 fd30 	bl	800860c <siprintf>
 8002bac:	4603      	mov	r3, r0
 8002bae:	b2da      	uxtb	r2, r3
 8002bb0:	4b1e      	ldr	r3, [pc, #120]	; (8002c2c <ProcessReceivedCommand+0x874>)
 8002bb2:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart6,(uint8_t *)ResponseMess,TxPCLen,100); // Send to uart6 to check the params are set or not
 8002bb4:	4b1d      	ldr	r3, [pc, #116]	; (8002c2c <ProcessReceivedCommand+0x874>)
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	b29a      	uxth	r2, r3
 8002bba:	2364      	movs	r3, #100	; 0x64
 8002bbc:	491a      	ldr	r1, [pc, #104]	; (8002c28 <ProcessReceivedCommand+0x870>)
 8002bbe:	481c      	ldr	r0, [pc, #112]	; (8002c30 <ProcessReceivedCommand+0x878>)
 8002bc0:	f003 fe43 	bl	800684a <HAL_UART_Transmit>
				memset(ResponseMess, '\0', sizeof(ResponseMess));
 8002bc4:	220f      	movs	r2, #15
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	4817      	ldr	r0, [pc, #92]	; (8002c28 <ProcessReceivedCommand+0x870>)
 8002bca:	f004 fe97 	bl	80078fc <memset>
			break;
 8002bce:	e01f      	b.n	8002c10 <ProcessReceivedCommand+0x858>

		case 46: // Set origin (home) position
			OriginPulse = MotorEncPulse;
 8002bd0:	4b27      	ldr	r3, [pc, #156]	; (8002c70 <ProcessReceivedCommand+0x8b8>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a27      	ldr	r2, [pc, #156]	; (8002c74 <ProcessReceivedCommand+0x8bc>)
 8002bd6:	6013      	str	r3, [r2, #0]
			PositionPulseCmd = 0;
 8002bd8:	4b27      	ldr	r3, [pc, #156]	; (8002c78 <ProcessReceivedCommand+0x8c0>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	601a      	str	r2, [r3, #0]
			PulseSimuCount = 0;
 8002bde:	4b27      	ldr	r3, [pc, #156]	; (8002c7c <ProcessReceivedCommand+0x8c4>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	601a      	str	r2, [r3, #0]
			//PulseClear();
			break;
 8002be4:	e014      	b.n	8002c10 <ProcessReceivedCommand+0x858>

		default:
			break;
 8002be6:	bf00      	nop
 8002be8:	e012      	b.n	8002c10 <ProcessReceivedCommand+0x858>
			break;
 8002bea:	bf00      	nop
 8002bec:	e010      	b.n	8002c10 <ProcessReceivedCommand+0x858>
			break;
 8002bee:	bf00      	nop
 8002bf0:	e00e      	b.n	8002c10 <ProcessReceivedCommand+0x858>
				break;
 8002bf2:	bf00      	nop
 8002bf4:	e00c      	b.n	8002c10 <ProcessReceivedCommand+0x858>
				break;
 8002bf6:	bf00      	nop
 8002bf8:	e00a      	b.n	8002c10 <ProcessReceivedCommand+0x858>
				break;
 8002bfa:	bf00      	nop
 8002bfc:	e008      	b.n	8002c10 <ProcessReceivedCommand+0x858>
				break;
 8002bfe:	bf00      	nop
 8002c00:	e006      	b.n	8002c10 <ProcessReceivedCommand+0x858>
				break;
 8002c02:	bf00      	nop
 8002c04:	e004      	b.n	8002c10 <ProcessReceivedCommand+0x858>
				break;
 8002c06:	bf00      	nop
 8002c08:	e002      	b.n	8002c10 <ProcessReceivedCommand+0x858>
				break;
 8002c0a:	bf00      	nop
 8002c0c:	e000      	b.n	8002c10 <ProcessReceivedCommand+0x858>
				break;
 8002c0e:	bf00      	nop
	}
}
 8002c10:	bf00      	nop
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	2000042e 	.word	0x2000042e
 8002c1c:	200033b8 	.word	0x200033b8
 8002c20:	20003334 	.word	0x20003334
 8002c24:	0800c338 	.word	0x0800c338
 8002c28:	20000418 	.word	0x20000418
 8002c2c:	20000410 	.word	0x20000410
 8002c30:	200002f4 	.word	0x200002f4
 8002c34:	40020800 	.word	0x40020800
 8002c38:	20003320 	.word	0x20003320
 8002c3c:	0800c340 	.word	0x0800c340
 8002c40:	20000006 	.word	0x20000006
 8002c44:	0800c348 	.word	0x0800c348
 8002c48:	20000438 	.word	0x20000438
 8002c4c:	20000431 	.word	0x20000431
 8002c50:	2000043b 	.word	0x2000043b
 8002c54:	20000003 	.word	0x20000003
 8002c58:	20000000 	.word	0x20000000
 8002c5c:	20000008 	.word	0x20000008
 8002c60:	0800c350 	.word	0x0800c350
 8002c64:	200033d8 	.word	0x200033d8
 8002c68:	20000439 	.word	0x20000439
 8002c6c:	0800c358 	.word	0x0800c358
 8002c70:	200033ac 	.word	0x200033ac
 8002c74:	20003340 	.word	0x20003340
 8002c78:	20003350 	.word	0x20003350
 8002c7c:	2000334c 	.word	0x2000334c

08002c80 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) // Callback function when a receiving complete
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  // UNUSED(huart);

	// BEGIN UART6 Receiving
		if (huart->Instance==USART6) // If it is uart6, UI communication
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a2f      	ldr	r2, [pc, #188]	; (8002d4c <HAL_UART_RxCpltCallback+0xcc>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d121      	bne.n	8002cd6 <HAL_UART_RxCpltCallback+0x56>
		{
			if(RxPCData!=EndChar) // read up to the ending char
 8002c92:	4b2f      	ldr	r3, [pc, #188]	; (8002d50 <HAL_UART_RxCpltCallback+0xd0>)
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	2224      	movs	r2, #36	; 0x24
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d016      	beq.n	8002cca <HAL_UART_RxCpltCallback+0x4a>
			{
				if (RxPCData != 0) // remove the null character
 8002c9c:	4b2c      	ldr	r3, [pc, #176]	; (8002d50 <HAL_UART_RxCpltCallback+0xd0>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d018      	beq.n	8002cd6 <HAL_UART_RxCpltCallback+0x56>
				//if (RxPCData != NULL) // remove the null character
				{
					RxPCBuff[_rxPCIndex]=RxPCData;// Copy the data to buffer
 8002ca4:	4b2b      	ldr	r3, [pc, #172]	; (8002d54 <HAL_UART_RxCpltCallback+0xd4>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	461a      	mov	r2, r3
 8002caa:	4b29      	ldr	r3, [pc, #164]	; (8002d50 <HAL_UART_RxCpltCallback+0xd0>)
 8002cac:	7819      	ldrb	r1, [r3, #0]
 8002cae:	4b2a      	ldr	r3, [pc, #168]	; (8002d58 <HAL_UART_RxCpltCallback+0xd8>)
 8002cb0:	5499      	strb	r1, [r3, r2]
				  _rxPCIndex++;
 8002cb2:	4b28      	ldr	r3, [pc, #160]	; (8002d54 <HAL_UART_RxCpltCallback+0xd4>)
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	b2da      	uxtb	r2, r3
 8002cba:	4b26      	ldr	r3, [pc, #152]	; (8002d54 <HAL_UART_RxCpltCallback+0xd4>)
 8002cbc:	701a      	strb	r2, [r3, #0]
					HAL_UART_Receive_IT(&huart6,&RxPCData,1);
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	4923      	ldr	r1, [pc, #140]	; (8002d50 <HAL_UART_RxCpltCallback+0xd0>)
 8002cc2:	4826      	ldr	r0, [pc, #152]	; (8002d5c <HAL_UART_RxCpltCallback+0xdc>)
 8002cc4:	f003 fe53 	bl	800696e <HAL_UART_Receive_IT>
 8002cc8:	e005      	b.n	8002cd6 <HAL_UART_RxCpltCallback+0x56>
				}
			}
			else //if(RxPCData==EndChar)
			{
				_rxPCIndex=0;
 8002cca:	4b22      	ldr	r3, [pc, #136]	; (8002d54 <HAL_UART_RxCpltCallback+0xd4>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	701a      	strb	r2, [r3, #0]
				RxUart6_Cpl_Flag=true; // reading completed
 8002cd0:	4b23      	ldr	r3, [pc, #140]	; (8002d60 <HAL_UART_RxCpltCallback+0xe0>)
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	701a      	strb	r2, [r3, #0]
		}
	// END UART6

		//BEGIN UART5 = HAL_UART_Receive_IT============================================
		/// Use this part
		if (huart->Instance==UART5) // If it is uart5, driver communication
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a22      	ldr	r2, [pc, #136]	; (8002d64 <HAL_UART_RxCpltCallback+0xe4>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d130      	bne.n	8002d42 <HAL_UART_RxCpltCallback+0xc2>
		{
			if (_rxDriverIndex >= NoOfBytes) //
 8002ce0:	4b21      	ldr	r3, [pc, #132]	; (8002d68 <HAL_UART_RxCpltCallback+0xe8>)
 8002ce2:	781a      	ldrb	r2, [r3, #0]
 8002ce4:	4b21      	ldr	r3, [pc, #132]	; (8002d6c <HAL_UART_RxCpltCallback+0xec>)
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d308      	bcc.n	8002cfe <HAL_UART_RxCpltCallback+0x7e>
			{
				RxUart5_Cpl_Flag = true; // Complete Receiving
 8002cec:	4b20      	ldr	r3, [pc, #128]	; (8002d70 <HAL_UART_RxCpltCallback+0xf0>)
 8002cee:	2201      	movs	r2, #1
 8002cf0:	701a      	strb	r2, [r3, #0]
				StartReceiveDriverData = false;
 8002cf2:	4b20      	ldr	r3, [pc, #128]	; (8002d74 <HAL_UART_RxCpltCallback+0xf4>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	701a      	strb	r2, [r3, #0]
				_rxDriverIndex = 0;
 8002cf8:	4b1b      	ldr	r3, [pc, #108]	; (8002d68 <HAL_UART_RxCpltCallback+0xe8>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	701a      	strb	r2, [r3, #0]
			}
			if ((_rxDriverIndex == 0)&&(RxDriverData == DriverID)) // If byte 0 is the Driver ID
 8002cfe:	4b1a      	ldr	r3, [pc, #104]	; (8002d68 <HAL_UART_RxCpltCallback+0xe8>)
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d106      	bne.n	8002d14 <HAL_UART_RxCpltCallback+0x94>
 8002d06:	4b1c      	ldr	r3, [pc, #112]	; (8002d78 <HAL_UART_RxCpltCallback+0xf8>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d102      	bne.n	8002d14 <HAL_UART_RxCpltCallback+0x94>
			{
				StartReceiveDriverData = true;
 8002d0e:	4b19      	ldr	r3, [pc, #100]	; (8002d74 <HAL_UART_RxCpltCallback+0xf4>)
 8002d10:	2201      	movs	r2, #1
 8002d12:	701a      	strb	r2, [r3, #0]
			}
			if (StartReceiveDriverData) //
 8002d14:	4b17      	ldr	r3, [pc, #92]	; (8002d74 <HAL_UART_RxCpltCallback+0xf4>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d011      	beq.n	8002d42 <HAL_UART_RxCpltCallback+0xc2>
			{
				RxDriverBuff[_rxDriverIndex]=RxDriverData;// Copy the data to buffer
 8002d1e:	4b12      	ldr	r3, [pc, #72]	; (8002d68 <HAL_UART_RxCpltCallback+0xe8>)
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	461a      	mov	r2, r3
 8002d24:	4b14      	ldr	r3, [pc, #80]	; (8002d78 <HAL_UART_RxCpltCallback+0xf8>)
 8002d26:	7819      	ldrb	r1, [r3, #0]
 8002d28:	4b14      	ldr	r3, [pc, #80]	; (8002d7c <HAL_UART_RxCpltCallback+0xfc>)
 8002d2a:	5499      	strb	r1, [r3, r2]
				_rxDriverIndex++;
 8002d2c:	4b0e      	ldr	r3, [pc, #56]	; (8002d68 <HAL_UART_RxCpltCallback+0xe8>)
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	3301      	adds	r3, #1
 8002d32:	b2da      	uxtb	r2, r3
 8002d34:	4b0c      	ldr	r3, [pc, #48]	; (8002d68 <HAL_UART_RxCpltCallback+0xe8>)
 8002d36:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_IT(&huart5,&RxDriverData,1); // Receive 1 byte each time ///*/
 8002d38:	2201      	movs	r2, #1
 8002d3a:	490f      	ldr	r1, [pc, #60]	; (8002d78 <HAL_UART_RxCpltCallback+0xf8>)
 8002d3c:	4810      	ldr	r0, [pc, #64]	; (8002d80 <HAL_UART_RxCpltCallback+0x100>)
 8002d3e:	f003 fe16 	bl	800696e <HAL_UART_Receive_IT>
			}
		}
		// END UART5
}
 8002d42:	bf00      	nop
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	40011400 	.word	0x40011400
 8002d50:	200003a8 	.word	0x200003a8
 8002d54:	20000427 	.word	0x20000427
 8002d58:	20000338 	.word	0x20000338
 8002d5c:	200002f4 	.word	0x200002f4
 8002d60:	20000429 	.word	0x20000429
 8002d64:	40005000 	.word	0x40005000
 8002d68:	20000428 	.word	0x20000428
 8002d6c:	20000000 	.word	0x20000000
 8002d70:	2000042a 	.word	0x2000042a
 8002d74:	2000042b 	.word	0x2000042b
 8002d78:	200003a9 	.word	0x200003a9
 8002d7c:	20000360 	.word	0x20000360
 8002d80:	200002b0 	.word	0x200002b0

08002d84 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) // Timer 2 interrupt, 1ms
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)	// TIMER 3 interrupt for pulse generation, period: 2us
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a60      	ldr	r2, [pc, #384]	; (8002f14 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	f040 8086 	bne.w	8002ea4 <HAL_TIM_PeriodElapsedCallback+0x120>
	{
		if (PulseGenerationFlag) // Only generating pulse when the flag is ON. Otherwise, do nothing
 8002d98:	4b5f      	ldr	r3, [pc, #380]	; (8002f18 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	f000 8081 	beq.w	8002ea4 <HAL_TIM_PeriodElapsedCallback+0x120>
		{
				Timer3Count++;
 8002da2:	4b5e      	ldr	r3, [pc, #376]	; (8002f1c <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002da4:	881b      	ldrh	r3, [r3, #0]
 8002da6:	3301      	adds	r3, #1
 8002da8:	b29a      	uxth	r2, r3
 8002daa:	4b5c      	ldr	r3, [pc, #368]	; (8002f1c <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002dac:	801a      	strh	r2, [r3, #0]
				if (Timer3Count >= Timer3CountPeriod) // Generate pulse
 8002dae:	4b5b      	ldr	r3, [pc, #364]	; (8002f1c <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002db0:	881a      	ldrh	r2, [r3, #0]
 8002db2:	4b5b      	ldr	r3, [pc, #364]	; (8002f20 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002db4:	881b      	ldrh	r3, [r3, #0]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d374      	bcc.n	8002ea4 <HAL_TIM_PeriodElapsedCallback+0x120>
				{
					Timer3Count = 0;
 8002dba:	4b58      	ldr	r3, [pc, #352]	; (8002f1c <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	801a      	strh	r2, [r3, #0]

					if(StartSimulating) // Check the no of pulse generated in Simulating
 8002dc0:	4b58      	ldr	r3, [pc, #352]	; (8002f24 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d030      	beq.n	8002e2a <HAL_TIM_PeriodElapsedCallback+0xa6>
					{
						if (IsReachTargetPosition)
 8002dc8:	4b57      	ldr	r3, [pc, #348]	; (8002f28 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	f040 8099 	bne.w	8002f06 <HAL_TIM_PeriodElapsedCallback+0x182>
						{
							return;
						}
						if ( abs(PulseSimuCount) >= abs(TargetPosition))
 8002dd4:	4b55      	ldr	r3, [pc, #340]	; (8002f2c <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002ddc:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002de0:	4b53      	ldr	r3, [pc, #332]	; (8002f30 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	bfb8      	it	lt
 8002de8:	425b      	neglt	r3, r3
 8002dea:	429a      	cmp	r2, r3
 8002dec:	db0d      	blt.n	8002e0a <HAL_TIM_PeriodElapsedCallback+0x86>
						{
							IsReachTargetPosition = true;
 8002dee:	4b4e      	ldr	r3, [pc, #312]	; (8002f28 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002df0:	2201      	movs	r2, #1
 8002df2:	701a      	strb	r2, [r3, #0]
							PositionSimCmd += PulseSimuCount;
 8002df4:	4b4d      	ldr	r3, [pc, #308]	; (8002f2c <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	4b4e      	ldr	r3, [pc, #312]	; (8002f34 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	4a4d      	ldr	r2, [pc, #308]	; (8002f34 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002e00:	6013      	str	r3, [r2, #0]
							PulseSimuCount = 0;
 8002e02:	4b4a      	ldr	r3, [pc, #296]	; (8002f2c <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	601a      	str	r2, [r3, #0]
							return;
 8002e08:	e080      	b.n	8002f0c <HAL_TIM_PeriodElapsedCallback+0x188>
						}
						if (Direction) // go down
 8002e0a:	4b4b      	ldr	r3, [pc, #300]	; (8002f38 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d005      	beq.n	8002e1e <HAL_TIM_PeriodElapsedCallback+0x9a>
						{
							PulseSimuCount++;
 8002e12:	4b46      	ldr	r3, [pc, #280]	; (8002f2c <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	3301      	adds	r3, #1
 8002e18:	4a44      	ldr	r2, [pc, #272]	; (8002f2c <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002e1a:	6013      	str	r3, [r2, #0]
						}
						else // move up
						{
							PulseSimuCount--;
						}
						return;
 8002e1c:	e076      	b.n	8002f0c <HAL_TIM_PeriodElapsedCallback+0x188>
							PulseSimuCount--;
 8002e1e:	4b43      	ldr	r3, [pc, #268]	; (8002f2c <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	3b01      	subs	r3, #1
 8002e24:	4a41      	ldr	r2, [pc, #260]	; (8002f2c <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002e26:	6013      	str	r3, [r2, #0]
						return;
 8002e28:	e070      	b.n	8002f0c <HAL_TIM_PeriodElapsedCallback+0x188>
					}

					if (StartRunning)
 8002e2a:	4b44      	ldr	r3, [pc, #272]	; (8002f3c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d018      	beq.n	8002e64 <HAL_TIM_PeriodElapsedCallback+0xe0>
					{
						if (IsReachTargetPosition)
 8002e32:	4b3d      	ldr	r3, [pc, #244]	; (8002f28 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d166      	bne.n	8002f0a <HAL_TIM_PeriodElapsedCallback+0x186>
						{
							return;
						}
						if ( abs(PositionPulseCmd) >= abs(TargetPosition))
 8002e3c:	4b40      	ldr	r3, [pc, #256]	; (8002f40 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002e44:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002e48:	4b39      	ldr	r3, [pc, #228]	; (8002f30 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	bfb8      	it	lt
 8002e50:	425b      	neglt	r3, r3
 8002e52:	429a      	cmp	r2, r3
 8002e54:	db06      	blt.n	8002e64 <HAL_TIM_PeriodElapsedCallback+0xe0>
						{
							PositionPulseCmd = 0;
 8002e56:	4b3a      	ldr	r3, [pc, #232]	; (8002f40 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	601a      	str	r2, [r3, #0]
							IsReachTargetPosition = true;
 8002e5c:	4b32      	ldr	r3, [pc, #200]	; (8002f28 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002e5e:	2201      	movs	r2, #1
 8002e60:	701a      	strb	r2, [r3, #0]
							return;
 8002e62:	e053      	b.n	8002f0c <HAL_TIM_PeriodElapsedCallback+0x188>
						}
					}

					if (PRIsToggled)
 8002e64:	4b37      	ldr	r3, [pc, #220]	; (8002f44 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00d      	beq.n	8002e88 <HAL_TIM_PeriodElapsedCallback+0x104>
					{
						HAL_GPIO_TogglePin(PE9_TIM1_CH1_PFIN_GPIO_Port, PE9_TIM1_CH1_PFIN_Pin); // Generate pulses on PF by tonggling this input
 8002e6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e70:	4835      	ldr	r0, [pc, #212]	; (8002f48 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8002e72:	f002 f95a 	bl	800512a <HAL_GPIO_TogglePin>
						PRIsToggled = false;
 8002e76:	4b33      	ldr	r3, [pc, #204]	; (8002f44 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	701a      	strb	r2, [r3, #0]
						PositionPulseCmd++;
 8002e7c:	4b30      	ldr	r3, [pc, #192]	; (8002f40 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	3301      	adds	r3, #1
 8002e82:	4a2f      	ldr	r2, [pc, #188]	; (8002f40 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002e84:	6013      	str	r3, [r2, #0]
						return; // exit the function
 8002e86:	e041      	b.n	8002f0c <HAL_TIM_PeriodElapsedCallback+0x188>
					}
					else
					{
						HAL_GPIO_TogglePin(PC8_PR_GPIO_Port, PC8_PR_Pin); // Generate pulses on PF by tonggling this input
 8002e88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e8c:	482f      	ldr	r0, [pc, #188]	; (8002f4c <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8002e8e:	f002 f94c 	bl	800512a <HAL_GPIO_TogglePin>
						PRIsToggled = true;
 8002e92:	4b2c      	ldr	r3, [pc, #176]	; (8002f44 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8002e94:	2201      	movs	r2, #1
 8002e96:	701a      	strb	r2, [r3, #0]
						PositionPulseCmd++;
 8002e98:	4b29      	ldr	r3, [pc, #164]	; (8002f40 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	4a28      	ldr	r2, [pc, #160]	; (8002f40 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002ea0:	6013      	str	r3, [r2, #0]
						return;
 8002ea2:	e033      	b.n	8002f0c <HAL_TIM_PeriodElapsedCallback+0x188>
					}
				}
		}
	}

	if (htim->Instance == TIM2) // Timer 2 interrupt, for the main control function, 1ms
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eac:	d12e      	bne.n	8002f0c <HAL_TIM_PeriodElapsedCallback+0x188>
		{
				Timer2SampleTimeControlCount++;
 8002eae:	4b28      	ldr	r3, [pc, #160]	; (8002f50 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	b2da      	uxtb	r2, r3
 8002eb6:	4b26      	ldr	r3, [pc, #152]	; (8002f50 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8002eb8:	701a      	strb	r2, [r3, #0]
				if (Timer2SampleTimeControlCount >= SampleTime) // turn on the flag when the sample time reaches, fix the data sample time to 50ms
 8002eba:	4b25      	ldr	r3, [pc, #148]	; (8002f50 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8002ebc:	781a      	ldrb	r2, [r3, #0]
 8002ebe:	4b25      	ldr	r3, [pc, #148]	; (8002f54 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d30e      	bcc.n	8002ee4 <HAL_TIM_PeriodElapsedCallback+0x160>
				{
					if (StartSimulating)
 8002ec6:	4b17      	ldr	r3, [pc, #92]	; (8002f24 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <HAL_TIM_PeriodElapsedCallback+0x14e>
					{
						Simulating();
 8002ece:	f7ff f9a7 	bl	8002220 <Simulating>
					}
					if (StartRunning)
 8002ed2:	4b1a      	ldr	r3, [pc, #104]	; (8002f3c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <HAL_TIM_PeriodElapsedCallback+0x15a>
					{
						RunningExperiment();
 8002eda:	f7ff f9e1 	bl	80022a0 <RunningExperiment>
					}
					Timer2SampleTimeControlCount = 0;
 8002ede:	4b1c      	ldr	r3, [pc, #112]	; (8002f50 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	701a      	strb	r2, [r3, #0]
				}

				// To transmit the data each 50ms
				Timer2Count++;
 8002ee4:	4b1c      	ldr	r3, [pc, #112]	; (8002f58 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	3301      	adds	r3, #1
 8002eea:	b2da      	uxtb	r2, r3
 8002eec:	4b1a      	ldr	r3, [pc, #104]	; (8002f58 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8002eee:	701a      	strb	r2, [r3, #0]
				if (Timer2Count >= 25) // turn on the flag when the sample time reaches, fix the data sample time to 50
 8002ef0:	4b19      	ldr	r3, [pc, #100]	; (8002f58 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	2b18      	cmp	r3, #24
 8002ef6:	d909      	bls.n	8002f0c <HAL_TIM_PeriodElapsedCallback+0x188>
				{
					Timer2SampleTimeInterrupt = true;
 8002ef8:	4b18      	ldr	r3, [pc, #96]	; (8002f5c <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002efa:	2201      	movs	r2, #1
 8002efc:	701a      	strb	r2, [r3, #0]
					Timer2Count = 0;
 8002efe:	4b16      	ldr	r3, [pc, #88]	; (8002f58 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	701a      	strb	r2, [r3, #0]
 8002f04:	e002      	b.n	8002f0c <HAL_TIM_PeriodElapsedCallback+0x188>
							return;
 8002f06:	bf00      	nop
 8002f08:	e000      	b.n	8002f0c <HAL_TIM_PeriodElapsedCallback+0x188>
							return;
 8002f0a:	bf00      	nop
				}
		}
}
 8002f0c:	3708      	adds	r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	40000400 	.word	0x40000400
 8002f18:	20000433 	.word	0x20000433
 8002f1c:	2000332a 	.word	0x2000332a
 8002f20:	20003328 	.word	0x20003328
 8002f24:	20000430 	.word	0x20000430
 8002f28:	20000435 	.word	0x20000435
 8002f2c:	2000334c 	.word	0x2000334c
 8002f30:	20003348 	.word	0x20003348
 8002f34:	20003354 	.word	0x20003354
 8002f38:	20000431 	.word	0x20000431
 8002f3c:	2000042e 	.word	0x2000042e
 8002f40:	20003350 	.word	0x20003350
 8002f44:	2000043b 	.word	0x2000043b
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	40020800 	.word	0x40020800
 8002f50:	20003322 	.word	0x20003322
 8002f54:	20003334 	.word	0x20003334
 8002f58:	20003321 	.word	0x20003321
 8002f5c:	2000042c 	.word	0x2000042c

08002f60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f64:	b08b      	sub	sp, #44	; 0x2c
 8002f66:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f68:	f001 f9da 	bl	8004320 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f6c:	f000 fc18 	bl	80037a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f70:	f000 fdb6 	bl	8003ae0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8002f74:	f000 fc9a 	bl	80038ac <MX_TIM2_Init>
  MX_USART6_UART_Init();
 8002f78:	f000 fd88 	bl	8003a8c <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8002f7c:	f000 fd10 	bl	80039a0 <MX_TIM3_Init>
  MX_UART5_Init();
 8002f80:	f000 fd5a 	bl	8003a38 <MX_UART5_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002f84:	f000 fc76 	bl	8003874 <MX_NVIC_Init>

  	//HAL_GPIO_WritePin(SPDLIM_Not_PE11_38_GPIO_Port, SPDLIM_Not_PE11_38_Pin, GPIO_PIN_SET); // SPD LIM OFF
  	//HAL_GPIO_WritePin(Speed2_Not_PE7_15_GPIO_Port, Speed2_Not_PE7_15_Pin, GPIO_PIN_SET); // SPD LIM OFF
  	//DisableSTOP();

	HAL_GPIO_WritePin(PE15_RELAY1_GPIO_Port, PE15_RELAY1_Pin, GPIO_PIN_SET);
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f8e:	489e      	ldr	r0, [pc, #632]	; (8003208 <main+0x2a8>)
 8002f90:	f002 f8b2 	bl	80050f8 <HAL_GPIO_WritePin>
	HAL_Delay(5000);
 8002f94:	f241 3088 	movw	r0, #5000	; 0x1388
 8002f98:	f001 fa34 	bl	8004404 <HAL_Delay>

	InitParams (); // Read the saved params from the flash memory
 8002f9c:	f7ff f8c2 	bl	8002124 <InitParams>

	HAL_TIM_Base_Start_IT(&htim2); // Enable Timer 2 interrupt
 8002fa0:	489a      	ldr	r0, [pc, #616]	; (800320c <main+0x2ac>)
 8002fa2:	f002 fd85 	bl	8005ab0 <HAL_TIM_Base_Start_IT>

	HAL_UART_Receive_IT(&huart6,&RxPCData,1);
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	4999      	ldr	r1, [pc, #612]	; (8003210 <main+0x2b0>)
 8002faa:	489a      	ldr	r0, [pc, #616]	; (8003214 <main+0x2b4>)
 8002fac:	f003 fcdf 	bl	800696e <HAL_UART_Receive_IT>

	DriverInit();
 8002fb0:	f7fe f98e 	bl	80012d0 <DriverInit>
	ReadMultiRegister(StE03,5);
 8002fb4:	2105      	movs	r1, #5
 8002fb6:	200c      	movs	r0, #12
 8002fb8:	f7fe faf6 	bl	80015a8 <ReadMultiRegister>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		// Process Received Cmd from the GUI
		if(RxUart6_Cpl_Flag) // If data is completely received, a command is sent from the UI
 8002fbc:	4b96      	ldr	r3, [pc, #600]	; (8003218 <main+0x2b8>)
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00b      	beq.n	8002fde <main+0x7e>
			{
				ExtractMotionCode();
 8002fc6:	f7fe fa93 	bl	80014f0 <ExtractMotionCode>
				ProcessReceivedCommand (); // Proceed the command
 8002fca:	f7ff f9f5 	bl	80023b8 <ProcessReceivedCommand>
				RxUart6_Cpl_Flag=false;
 8002fce:	4b92      	ldr	r3, [pc, #584]	; (8003218 <main+0x2b8>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_IT(&huart6,&RxPCData,1);
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	498e      	ldr	r1, [pc, #568]	; (8003210 <main+0x2b0>)
 8002fd8:	488e      	ldr	r0, [pc, #568]	; (8003214 <main+0x2b4>)
 8002fda:	f003 fcc8 	bl	800696e <HAL_UART_Receive_IT>
			}
		// END UART6 Process Cmd

		// Process Timer2 interrupt after a period of Sampletime
		if (Timer2ControlInterrupt)
 8002fde:	4b8f      	ldr	r3, [pc, #572]	; (800321c <main+0x2bc>)
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d002      	beq.n	8002fee <main+0x8e>
		{
			Timer2ControlInterrupt = false; // Reset the flag
 8002fe8:	4b8c      	ldr	r3, [pc, #560]	; (800321c <main+0x2bc>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	701a      	strb	r2, [r3, #0]

		}
		// END Timer2ControlInterrupt

		// Process Emergency Stop
		if (StartRunning)
 8002fee:	4b8c      	ldr	r3, [pc, #560]	; (8003220 <main+0x2c0>)
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00d      	beq.n	8003012 <main+0xb2>
		{
			// Read CN1-22-RDY, Check if Servo Ready or not, or Servo ON of OFF.
			// If servo is not ready or not ON, then turn off all the functions
			//if ( HAL_GPIO_ReadPin(CN1_22_RDY_GPIO_Port,CN1_22_RDY_Pin) || HAL_GPIO_ReadPin(CN1_48_BRAKE_GPIO_Port,CN1_48_BRAKE_Pin))
			if ( HAL_GPIO_ReadPin(CN1_22_RDY_GPIO_Port,CN1_22_RDY_Pin))
 8002ff6:	2104      	movs	r1, #4
 8002ff8:	4883      	ldr	r0, [pc, #524]	; (8003208 <main+0x2a8>)
 8002ffa:	f002 f865 	bl	80050c8 <HAL_GPIO_ReadPin>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d006      	beq.n	8003012 <main+0xb2>
			{
			// If the servo is not ON. Then stop all the running function
				StopPulseGenerating();
 8003004:	f7fe fc3e 	bl	8001884 <StopPulseGenerating>
				StopExperiment();
 8003008:	f7ff f81c 	bl	8002044 <StopExperiment>
				IsHoming = false; // Disable Homming
 800300c:	4b85      	ldr	r3, [pc, #532]	; (8003224 <main+0x2c4>)
 800300e:	2200      	movs	r2, #0
 8003010:	701a      	strb	r2, [r3, #0]
			}
		}
		// END Process Emergency Stop

		// BEGIN Timer2 interrupt for sending the data
		if (Timer2SampleTimeInterrupt)
 8003012:	4b85      	ldr	r3, [pc, #532]	; (8003228 <main+0x2c8>)
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2b00      	cmp	r3, #0
 800301a:	f000 8216 	beq.w	800344a <main+0x4ea>
		{
			Timer2SampleTimeInterrupt = false;
 800301e:	4b82      	ldr	r3, [pc, #520]	; (8003228 <main+0x2c8>)
 8003020:	2200      	movs	r2, #0
 8003022:	701a      	strb	r2, [r3, #0]

			// BEGIN Software Limit ASDA Driver
			if (!MotorDriver) // Applied for ASDA-A3 Diver since the encoder pulse only can be cleared when cycle the driver
 8003024:	4b81      	ldr	r3, [pc, #516]	; (800322c <main+0x2cc>)
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	f083 0301 	eor.w	r3, r3, #1
 800302c:	b2db      	uxtb	r3, r3
 800302e:	2b00      	cmp	r3, #0
 8003030:	d01f      	beq.n	8003072 <main+0x112>
			{
				if (StartRunning) // Always turn on the software limit while running
 8003032:	4b7b      	ldr	r3, [pc, #492]	; (8003220 <main+0x2c0>)
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d00b      	beq.n	8003052 <main+0xf2>
				{
					if (MotorEncPulse-OriginPulse <= -200) // Software Limit Switch based on actual motor position, 500/2048 pulses
 800303a:	4b7d      	ldr	r3, [pc, #500]	; (8003230 <main+0x2d0>)
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	4b7d      	ldr	r3, [pc, #500]	; (8003234 <main+0x2d4>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	f113 0fc7 	cmn.w	r3, #199	; 0xc7
 8003048:	da03      	bge.n	8003052 <main+0xf2>
					{
						StopPulseGenerating();
 800304a:	f7fe fc1b 	bl	8001884 <StopPulseGenerating>
						StopExperiment();
 800304e:	f7fe fff9 	bl	8002044 <StopExperiment>
					}
				}
				if (SoftWareLimit) // Software limit is on
 8003052:	4b79      	ldr	r3, [pc, #484]	; (8003238 <main+0x2d8>)
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d02a      	beq.n	80030b0 <main+0x150>
				{
					if (MotorEncPulse-OriginPulse <= 0) // Software Limit Switch based on actual motor position, 500/2048 pulses
 800305a:	4b75      	ldr	r3, [pc, #468]	; (8003230 <main+0x2d0>)
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	4b75      	ldr	r3, [pc, #468]	; (8003234 <main+0x2d4>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	2b00      	cmp	r3, #0
 8003066:	dc23      	bgt.n	80030b0 <main+0x150>
					{
						StopPulseGenerating();
 8003068:	f7fe fc0c 	bl	8001884 <StopPulseGenerating>
						StopExperiment();
 800306c:	f7fe ffea 	bl	8002044 <StopExperiment>
 8003070:	e01e      	b.n	80030b0 <main+0x150>
					}
				}
			}
			else // HIGEN FDA Driver, Software Limit Switch
			{
				if (StartRunning)// Always turn on the software limit while running
 8003072:	4b6b      	ldr	r3, [pc, #428]	; (8003220 <main+0x2c0>)
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00a      	beq.n	8003090 <main+0x130>
				{
					if (MotorEncPulse-OriginPulse <= 0) // Software Limit Switch based on actual motor position, 500/2048 pulses
 800307a:	4b6d      	ldr	r3, [pc, #436]	; (8003230 <main+0x2d0>)
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	4b6d      	ldr	r3, [pc, #436]	; (8003234 <main+0x2d4>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b00      	cmp	r3, #0
 8003086:	dc03      	bgt.n	8003090 <main+0x130>
					{
						StopPulseGenerating();
 8003088:	f7fe fbfc 	bl	8001884 <StopPulseGenerating>
						StopExperiment();
 800308c:	f7fe ffda 	bl	8002044 <StopExperiment>
					}
				}
				if (SoftWareLimit) // Software limit is on
 8003090:	4b69      	ldr	r3, [pc, #420]	; (8003238 <main+0x2d8>)
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00b      	beq.n	80030b0 <main+0x150>
				{
					if (MotorEncPulse-OriginPulse <= 500) // Software Limit Switch based on actual motor position, 500/2048 pulses
 8003098:	4b65      	ldr	r3, [pc, #404]	; (8003230 <main+0x2d0>)
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	4b65      	ldr	r3, [pc, #404]	; (8003234 <main+0x2d4>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80030a6:	dc03      	bgt.n	80030b0 <main+0x150>
					{
						StopPulseGenerating();
 80030a8:	f7fe fbec 	bl	8001884 <StopPulseGenerating>
						StopExperiment();
 80030ac:	f7fe ffca 	bl	8002044 <StopExperiment>
//				}
//			}
			//END Homing

			// BEGIN Send data to the UI
			if (UIDataRequest)
 80030b0:	4b62      	ldr	r3, [pc, #392]	; (800323c <main+0x2dc>)
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 8199 	beq.w	80033ec <main+0x48c>
			{
				if (MotorDriver) // FDA7000 Driver
 80030ba:	4b5c      	ldr	r3, [pc, #368]	; (800322c <main+0x2cc>)
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f000 80d6 	beq.w	8003270 <main+0x310>
				{
					if (StartSimulating)
 80030c4:	4b5e      	ldr	r3, [pc, #376]	; (8003240 <main+0x2e0>)
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d05d      	beq.n	8003188 <main+0x228>
					{
						PositionCmd = (float)(8*PositionSimCmd*2*3.14*DrumRadius/EncoderResolution);
 80030cc:	4b5d      	ldr	r3, [pc, #372]	; (8003244 <main+0x2e4>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	011b      	lsls	r3, r3, #4
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fd fa26 	bl	8000524 <__aeabi_i2d>
 80030d8:	a349      	add	r3, pc, #292	; (adr r3, 8003200 <main+0x2a0>)
 80030da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030de:	f7fd fa8b 	bl	80005f8 <__aeabi_dmul>
 80030e2:	4602      	mov	r2, r0
 80030e4:	460b      	mov	r3, r1
 80030e6:	4614      	mov	r4, r2
 80030e8:	461d      	mov	r5, r3
 80030ea:	4b57      	ldr	r3, [pc, #348]	; (8003248 <main+0x2e8>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7fd fa2a 	bl	8000548 <__aeabi_f2d>
 80030f4:	4602      	mov	r2, r0
 80030f6:	460b      	mov	r3, r1
 80030f8:	4620      	mov	r0, r4
 80030fa:	4629      	mov	r1, r5
 80030fc:	f7fd fa7c 	bl	80005f8 <__aeabi_dmul>
 8003100:	4602      	mov	r2, r0
 8003102:	460b      	mov	r3, r1
 8003104:	4614      	mov	r4, r2
 8003106:	461d      	mov	r5, r3
 8003108:	4b50      	ldr	r3, [pc, #320]	; (800324c <main+0x2ec>)
 800310a:	881b      	ldrh	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f7fd fa09 	bl	8000524 <__aeabi_i2d>
 8003112:	4602      	mov	r2, r0
 8003114:	460b      	mov	r3, r1
 8003116:	4620      	mov	r0, r4
 8003118:	4629      	mov	r1, r5
 800311a:	f7fd fb97 	bl	800084c <__aeabi_ddiv>
 800311e:	4602      	mov	r2, r0
 8003120:	460b      	mov	r3, r1
 8003122:	4610      	mov	r0, r2
 8003124:	4619      	mov	r1, r3
 8003126:	f7fd fd5f 	bl	8000be8 <__aeabi_d2f>
 800312a:	4603      	mov	r3, r0
 800312c:	4a48      	ldr	r2, [pc, #288]	; (8003250 <main+0x2f0>)
 800312e:	6013      	str	r3, [r2, #0]
						TxPCLen = sprintf(TxPCBuff,"t%.1f/%.1f/%.1fe",MotorSpeed,ObjectPosition,PositionCmd);
 8003130:	4b48      	ldr	r3, [pc, #288]	; (8003254 <main+0x2f4>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4618      	mov	r0, r3
 8003136:	f7fd fa07 	bl	8000548 <__aeabi_f2d>
 800313a:	4680      	mov	r8, r0
 800313c:	4689      	mov	r9, r1
 800313e:	4b46      	ldr	r3, [pc, #280]	; (8003258 <main+0x2f8>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4618      	mov	r0, r3
 8003144:	f7fd fa00 	bl	8000548 <__aeabi_f2d>
 8003148:	4604      	mov	r4, r0
 800314a:	460d      	mov	r5, r1
 800314c:	4b40      	ldr	r3, [pc, #256]	; (8003250 <main+0x2f0>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4618      	mov	r0, r3
 8003152:	f7fd f9f9 	bl	8000548 <__aeabi_f2d>
 8003156:	4602      	mov	r2, r0
 8003158:	460b      	mov	r3, r1
 800315a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800315e:	e9cd 4500 	strd	r4, r5, [sp]
 8003162:	4642      	mov	r2, r8
 8003164:	464b      	mov	r3, r9
 8003166:	493d      	ldr	r1, [pc, #244]	; (800325c <main+0x2fc>)
 8003168:	483d      	ldr	r0, [pc, #244]	; (8003260 <main+0x300>)
 800316a:	f005 fa4f 	bl	800860c <siprintf>
 800316e:	4603      	mov	r3, r0
 8003170:	b2da      	uxtb	r2, r3
 8003172:	4b3c      	ldr	r3, [pc, #240]	; (8003264 <main+0x304>)
 8003174:	701a      	strb	r2, [r3, #0]
						HAL_UART_Transmit(&huart6,(uint8_t *)TxPCBuff,TxPCLen,200); // use uart6 to send
 8003176:	4b3b      	ldr	r3, [pc, #236]	; (8003264 <main+0x304>)
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	b29a      	uxth	r2, r3
 800317c:	23c8      	movs	r3, #200	; 0xc8
 800317e:	4938      	ldr	r1, [pc, #224]	; (8003260 <main+0x300>)
 8003180:	4824      	ldr	r0, [pc, #144]	; (8003214 <main+0x2b4>)
 8003182:	f003 fb62 	bl	800684a <HAL_UART_Transmit>
 8003186:	e12c      	b.n	80033e2 <main+0x482>
					}
					else
					{
						TxPCLen = sprintf(TxPCBuff,"s%.1f/%.1f/%.1f/%.1fe",MotorSpeed,ObjectPosition,PositionCmd,AccRef);
 8003188:	4b32      	ldr	r3, [pc, #200]	; (8003254 <main+0x2f4>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4618      	mov	r0, r3
 800318e:	f7fd f9db 	bl	8000548 <__aeabi_f2d>
 8003192:	4682      	mov	sl, r0
 8003194:	468b      	mov	fp, r1
 8003196:	4b30      	ldr	r3, [pc, #192]	; (8003258 <main+0x2f8>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f7fd f9d4 	bl	8000548 <__aeabi_f2d>
 80031a0:	4604      	mov	r4, r0
 80031a2:	460d      	mov	r5, r1
 80031a4:	4b2a      	ldr	r3, [pc, #168]	; (8003250 <main+0x2f0>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7fd f9cd 	bl	8000548 <__aeabi_f2d>
 80031ae:	4680      	mov	r8, r0
 80031b0:	4689      	mov	r9, r1
 80031b2:	4b2d      	ldr	r3, [pc, #180]	; (8003268 <main+0x308>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7fd f9c6 	bl	8000548 <__aeabi_f2d>
 80031bc:	4602      	mov	r2, r0
 80031be:	460b      	mov	r3, r1
 80031c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80031c4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80031c8:	e9cd 4500 	strd	r4, r5, [sp]
 80031cc:	4652      	mov	r2, sl
 80031ce:	465b      	mov	r3, fp
 80031d0:	4926      	ldr	r1, [pc, #152]	; (800326c <main+0x30c>)
 80031d2:	4823      	ldr	r0, [pc, #140]	; (8003260 <main+0x300>)
 80031d4:	f005 fa1a 	bl	800860c <siprintf>
 80031d8:	4603      	mov	r3, r0
 80031da:	b2da      	uxtb	r2, r3
 80031dc:	4b21      	ldr	r3, [pc, #132]	; (8003264 <main+0x304>)
 80031de:	701a      	strb	r2, [r3, #0]
						//TxPCLen = sprintf(TxPCBuff,"s%.1f/%.1f/%.1f/%.1f/%.1fe",MotorSpeed,SpeedCmd,ObjectPosition,AccRef,PositionCmd);
						HAL_UART_Transmit(&huart6,(uint8_t *)TxPCBuff,TxPCLen,200); // use uart6 to send
 80031e0:	4b20      	ldr	r3, [pc, #128]	; (8003264 <main+0x304>)
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	b29a      	uxth	r2, r3
 80031e6:	23c8      	movs	r3, #200	; 0xc8
 80031e8:	491d      	ldr	r1, [pc, #116]	; (8003260 <main+0x300>)
 80031ea:	480a      	ldr	r0, [pc, #40]	; (8003214 <main+0x2b4>)
 80031ec:	f003 fb2d 	bl	800684a <HAL_UART_Transmit>
						ReadMultiRegister(StE03,6); // Read from StE03 -> StE08
 80031f0:	2106      	movs	r1, #6
 80031f2:	200c      	movs	r0, #12
 80031f4:	f7fe f9d8 	bl	80015a8 <ReadMultiRegister>
 80031f8:	e0f3      	b.n	80033e2 <main+0x482>
 80031fa:	bf00      	nop
 80031fc:	f3af 8000 	nop.w
 8003200:	51eb851f 	.word	0x51eb851f
 8003204:	40091eb8 	.word	0x40091eb8
 8003208:	40021000 	.word	0x40021000
 800320c:	20000220 	.word	0x20000220
 8003210:	200003a8 	.word	0x200003a8
 8003214:	200002f4 	.word	0x200002f4
 8003218:	20000429 	.word	0x20000429
 800321c:	2000042d 	.word	0x2000042d
 8003220:	2000042e 	.word	0x2000042e
 8003224:	20000438 	.word	0x20000438
 8003228:	2000042c 	.word	0x2000042c
 800322c:	20000003 	.word	0x20000003
 8003230:	200033ac 	.word	0x200033ac
 8003234:	20003340 	.word	0x20003340
 8003238:	2000043a 	.word	0x2000043a
 800323c:	20000432 	.word	0x20000432
 8003240:	20000430 	.word	0x20000430
 8003244:	20003354 	.word	0x20003354
 8003248:	20003330 	.word	0x20003330
 800324c:	20000008 	.word	0x20000008
 8003250:	200033b0 	.word	0x200033b0
 8003254:	200033a4 	.word	0x200033a4
 8003258:	200033dc 	.word	0x200033dc
 800325c:	0800c364 	.word	0x0800c364
 8003260:	200003ac 	.word	0x200003ac
 8003264:	20000410 	.word	0x20000410
 8003268:	2000000c 	.word	0x2000000c
 800326c:	0800c378 	.word	0x0800c378
					}
				}
				else // ASDA-A3 Driver
				{
					if (StartSimulating)
 8003270:	4b7f      	ldr	r3, [pc, #508]	; (8003470 <main+0x510>)
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d073      	beq.n	8003360 <main+0x400>
					{
						PositionCmd = (float)(PositionSimCmd*2*3.14*DrumRadius/EncoderResolution);
 8003278:	4b7e      	ldr	r3, [pc, #504]	; (8003474 <main+0x514>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	4618      	mov	r0, r3
 8003280:	f7fd f950 	bl	8000524 <__aeabi_i2d>
 8003284:	a378      	add	r3, pc, #480	; (adr r3, 8003468 <main+0x508>)
 8003286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328a:	f7fd f9b5 	bl	80005f8 <__aeabi_dmul>
 800328e:	4602      	mov	r2, r0
 8003290:	460b      	mov	r3, r1
 8003292:	4614      	mov	r4, r2
 8003294:	461d      	mov	r5, r3
 8003296:	4b78      	ldr	r3, [pc, #480]	; (8003478 <main+0x518>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4618      	mov	r0, r3
 800329c:	f7fd f954 	bl	8000548 <__aeabi_f2d>
 80032a0:	4602      	mov	r2, r0
 80032a2:	460b      	mov	r3, r1
 80032a4:	4620      	mov	r0, r4
 80032a6:	4629      	mov	r1, r5
 80032a8:	f7fd f9a6 	bl	80005f8 <__aeabi_dmul>
 80032ac:	4602      	mov	r2, r0
 80032ae:	460b      	mov	r3, r1
 80032b0:	4614      	mov	r4, r2
 80032b2:	461d      	mov	r5, r3
 80032b4:	4b71      	ldr	r3, [pc, #452]	; (800347c <main+0x51c>)
 80032b6:	881b      	ldrh	r3, [r3, #0]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7fd f933 	bl	8000524 <__aeabi_i2d>
 80032be:	4602      	mov	r2, r0
 80032c0:	460b      	mov	r3, r1
 80032c2:	4620      	mov	r0, r4
 80032c4:	4629      	mov	r1, r5
 80032c6:	f7fd fac1 	bl	800084c <__aeabi_ddiv>
 80032ca:	4602      	mov	r2, r0
 80032cc:	460b      	mov	r3, r1
 80032ce:	4610      	mov	r0, r2
 80032d0:	4619      	mov	r1, r3
 80032d2:	f7fd fc89 	bl	8000be8 <__aeabi_d2f>
 80032d6:	4603      	mov	r3, r0
 80032d8:	4a69      	ldr	r2, [pc, #420]	; (8003480 <main+0x520>)
 80032da:	6013      	str	r3, [r2, #0]
						TxPCLen = sprintf(TxPCBuff,"t%.1f/%.1f/%.1f/%.1f/%.1fe",MotorSpeed,ObjectPosition,PositionCmd, SpeedCmd,AccRef);
 80032dc:	4b69      	ldr	r3, [pc, #420]	; (8003484 <main+0x524>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7fd f931 	bl	8000548 <__aeabi_f2d>
 80032e6:	e9c7 0100 	strd	r0, r1, [r7]
 80032ea:	4b67      	ldr	r3, [pc, #412]	; (8003488 <main+0x528>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7fd f92a 	bl	8000548 <__aeabi_f2d>
 80032f4:	4604      	mov	r4, r0
 80032f6:	460d      	mov	r5, r1
 80032f8:	4b61      	ldr	r3, [pc, #388]	; (8003480 <main+0x520>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7fd f923 	bl	8000548 <__aeabi_f2d>
 8003302:	4680      	mov	r8, r0
 8003304:	4689      	mov	r9, r1
 8003306:	4b61      	ldr	r3, [pc, #388]	; (800348c <main+0x52c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4618      	mov	r0, r3
 800330c:	f7fd f91c 	bl	8000548 <__aeabi_f2d>
 8003310:	4682      	mov	sl, r0
 8003312:	468b      	mov	fp, r1
 8003314:	4b5e      	ldr	r3, [pc, #376]	; (8003490 <main+0x530>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4618      	mov	r0, r3
 800331a:	f7fd f915 	bl	8000548 <__aeabi_f2d>
 800331e:	4602      	mov	r2, r0
 8003320:	460b      	mov	r3, r1
 8003322:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003326:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800332a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800332e:	e9cd 4500 	strd	r4, r5, [sp]
 8003332:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003336:	4957      	ldr	r1, [pc, #348]	; (8003494 <main+0x534>)
 8003338:	4857      	ldr	r0, [pc, #348]	; (8003498 <main+0x538>)
 800333a:	f005 f967 	bl	800860c <siprintf>
 800333e:	4603      	mov	r3, r0
 8003340:	b2da      	uxtb	r2, r3
 8003342:	4b56      	ldr	r3, [pc, #344]	; (800349c <main+0x53c>)
 8003344:	701a      	strb	r2, [r3, #0]
						//TxPCLen = sprintf(TxPCBuff,"s%.1f/%.1f/%.1f/%.1f/%.1fe",MotorSpeed,SpeedCmd,ObjectPosition,AccRef, PositionCmd);
						HAL_UART_Transmit(&huart6,(uint8_t *)TxPCBuff,TxPCLen,200); // use uart6 to send
 8003346:	4b55      	ldr	r3, [pc, #340]	; (800349c <main+0x53c>)
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	b29a      	uxth	r2, r3
 800334c:	23c8      	movs	r3, #200	; 0xc8
 800334e:	4952      	ldr	r1, [pc, #328]	; (8003498 <main+0x538>)
 8003350:	4853      	ldr	r0, [pc, #332]	; (80034a0 <main+0x540>)
 8003352:	f003 fa7a 	bl	800684a <HAL_UART_Transmit>
						// Read 4 words start from 0x012 to 0x015
						// Encoder pulse: 0x012 + 0x013 (2 words)
						// Motor Speed: 0x014 + 0x015 (2 words)
						// Pulse Error: (2 word)
						// Total is 6 words, 1word = 4 bytes
						ReadMultiRegister(ASDA_MotorSpeed,6);
 8003356:	2106      	movs	r1, #6
 8003358:	2012      	movs	r0, #18
 800335a:	f7fe f925 	bl	80015a8 <ReadMultiRegister>
 800335e:	e040      	b.n	80033e2 <main+0x482>
					}
					else
					{
						TxPCLen = sprintf(TxPCBuff,"s%.1f/%.1f/%.1f/%.1f/%.1fe",MotorSpeed,ObjectPosition,PositionCmd,SpeedCmd,AccRef);
 8003360:	4b48      	ldr	r3, [pc, #288]	; (8003484 <main+0x524>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4618      	mov	r0, r3
 8003366:	f7fd f8ef 	bl	8000548 <__aeabi_f2d>
 800336a:	e9c7 0100 	strd	r0, r1, [r7]
 800336e:	4b46      	ldr	r3, [pc, #280]	; (8003488 <main+0x528>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4618      	mov	r0, r3
 8003374:	f7fd f8e8 	bl	8000548 <__aeabi_f2d>
 8003378:	4604      	mov	r4, r0
 800337a:	460d      	mov	r5, r1
 800337c:	4b40      	ldr	r3, [pc, #256]	; (8003480 <main+0x520>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4618      	mov	r0, r3
 8003382:	f7fd f8e1 	bl	8000548 <__aeabi_f2d>
 8003386:	4680      	mov	r8, r0
 8003388:	4689      	mov	r9, r1
 800338a:	4b40      	ldr	r3, [pc, #256]	; (800348c <main+0x52c>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4618      	mov	r0, r3
 8003390:	f7fd f8da 	bl	8000548 <__aeabi_f2d>
 8003394:	4682      	mov	sl, r0
 8003396:	468b      	mov	fp, r1
 8003398:	4b3d      	ldr	r3, [pc, #244]	; (8003490 <main+0x530>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4618      	mov	r0, r3
 800339e:	f7fd f8d3 	bl	8000548 <__aeabi_f2d>
 80033a2:	4602      	mov	r2, r0
 80033a4:	460b      	mov	r3, r1
 80033a6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80033aa:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80033ae:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80033b2:	e9cd 4500 	strd	r4, r5, [sp]
 80033b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033ba:	493a      	ldr	r1, [pc, #232]	; (80034a4 <main+0x544>)
 80033bc:	4836      	ldr	r0, [pc, #216]	; (8003498 <main+0x538>)
 80033be:	f005 f925 	bl	800860c <siprintf>
 80033c2:	4603      	mov	r3, r0
 80033c4:	b2da      	uxtb	r2, r3
 80033c6:	4b35      	ldr	r3, [pc, #212]	; (800349c <main+0x53c>)
 80033c8:	701a      	strb	r2, [r3, #0]
						//TxPCLen = sprintf(TxPCBuff,"s%.1f/%.1f/%.1f/%.1f/%.1fe",MotorSpeed,SpeedCmd,ObjectPosition,AccRef, PositionCmd);
						HAL_UART_Transmit(&huart6,(uint8_t *)TxPCBuff,TxPCLen,200); // use uart6 to send
 80033ca:	4b34      	ldr	r3, [pc, #208]	; (800349c <main+0x53c>)
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	23c8      	movs	r3, #200	; 0xc8
 80033d2:	4931      	ldr	r1, [pc, #196]	; (8003498 <main+0x538>)
 80033d4:	4832      	ldr	r0, [pc, #200]	; (80034a0 <main+0x540>)
 80033d6:	f003 fa38 	bl	800684a <HAL_UART_Transmit>
						// Read 4 words start from 0x012 to 0x015
						// Encoder pulse: 0x012 + 0x013 (2 words)
						// Motor Speed: 0x014 + 0x015 (2 words)
						// Pulse Error: (2 word)
						// Total is 6 words, 1word = 4 bytes
						ReadMultiRegister(ASDA_MotorSpeed,6);
 80033da:	2106      	movs	r1, #6
 80033dc:	2012      	movs	r0, #18
 80033de:	f7fe f8e3 	bl	80015a8 <ReadMultiRegister>
					}
				}
				memset (TxPCBuff, '\0', sizeof (TxPCBuff)); // reset
 80033e2:	225a      	movs	r2, #90	; 0x5a
 80033e4:	2100      	movs	r1, #0
 80033e6:	482c      	ldr	r0, [pc, #176]	; (8003498 <main+0x538>)
 80033e8:	f004 fa88 	bl	80078fc <memset>
			}
			if(OutputDataRequest)
 80033ec:	4b2e      	ldr	r3, [pc, #184]	; (80034a8 <main+0x548>)
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d02a      	beq.n	800344a <main+0x4ea>
				{
					CountTimerDriverOutput++;
 80033f4:	4b2d      	ldr	r3, [pc, #180]	; (80034ac <main+0x54c>)
 80033f6:	881b      	ldrh	r3, [r3, #0]
 80033f8:	3301      	adds	r3, #1
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	4b2b      	ldr	r3, [pc, #172]	; (80034ac <main+0x54c>)
 80033fe:	801a      	strh	r2, [r3, #0]
					if (CountTimerDriverOutput >= 15) // 20*25=500 ms, timer 2 period is 1ms
 8003400:	4b2a      	ldr	r3, [pc, #168]	; (80034ac <main+0x54c>)
 8003402:	881b      	ldrh	r3, [r3, #0]
 8003404:	2b0e      	cmp	r3, #14
 8003406:	d920      	bls.n	800344a <main+0x4ea>
					{
						DriverOutput = ReadLogicF7000Out(); // Read Driver Output
 8003408:	f7fd ffa2 	bl	8001350 <ReadLogicF7000Out>
 800340c:	4603      	mov	r3, r0
 800340e:	461a      	mov	r2, r3
 8003410:	4b27      	ldr	r3, [pc, #156]	; (80034b0 <main+0x550>)
 8003412:	801a      	strh	r2, [r3, #0]

						memset (TxPCBuff, '\0', sizeof (TxPCBuff)); // reset
 8003414:	225a      	movs	r2, #90	; 0x5a
 8003416:	2100      	movs	r1, #0
 8003418:	481f      	ldr	r0, [pc, #124]	; (8003498 <main+0x538>)
 800341a:	f004 fa6f 	bl	80078fc <memset>
						TxPCLen = sprintf(TxPCBuff,"o%de",DriverOutput); // 1 means only the driver outputs
 800341e:	4b24      	ldr	r3, [pc, #144]	; (80034b0 <main+0x550>)
 8003420:	881b      	ldrh	r3, [r3, #0]
 8003422:	461a      	mov	r2, r3
 8003424:	4923      	ldr	r1, [pc, #140]	; (80034b4 <main+0x554>)
 8003426:	481c      	ldr	r0, [pc, #112]	; (8003498 <main+0x538>)
 8003428:	f005 f8f0 	bl	800860c <siprintf>
 800342c:	4603      	mov	r3, r0
 800342e:	b2da      	uxtb	r2, r3
 8003430:	4b1a      	ldr	r3, [pc, #104]	; (800349c <main+0x53c>)
 8003432:	701a      	strb	r2, [r3, #0]
						HAL_UART_Transmit(&huart6,(uint8_t *)TxPCBuff,TxPCLen,200); // use uart6 to send
 8003434:	4b19      	ldr	r3, [pc, #100]	; (800349c <main+0x53c>)
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	b29a      	uxth	r2, r3
 800343a:	23c8      	movs	r3, #200	; 0xc8
 800343c:	4916      	ldr	r1, [pc, #88]	; (8003498 <main+0x538>)
 800343e:	4818      	ldr	r0, [pc, #96]	; (80034a0 <main+0x540>)
 8003440:	f003 fa03 	bl	800684a <HAL_UART_Transmit>

						CountTimerDriverOutput = 0;
 8003444:	4b19      	ldr	r3, [pc, #100]	; (80034ac <main+0x54c>)
 8003446:	2200      	movs	r2, #0
 8003448:	801a      	strh	r2, [r3, #0]
			// END Send data to the UI
		}
		// END 20ms period interrupt

		// BEGIN Process Driver Received Data
		if (RxUart5_Cpl_Flag) // Complete receive data from the driver
 800344a:	4b1b      	ldr	r3, [pc, #108]	; (80034b8 <main+0x558>)
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	b2db      	uxtb	r3, r3
 8003450:	2b00      	cmp	r3, #0
 8003452:	f43f adb3 	beq.w	8002fbc <main+0x5c>
			{
				RxUart5_Cpl_Flag = false;
 8003456:	4b18      	ldr	r3, [pc, #96]	; (80034b8 <main+0x558>)
 8003458:	2200      	movs	r2, #0
 800345a:	701a      	strb	r2, [r3, #0]

				for (i = 0; i<= sizeof(RxDriverBuff); i++)
 800345c:	4b17      	ldr	r3, [pc, #92]	; (80034bc <main+0x55c>)
 800345e:	2200      	movs	r2, #0
 8003460:	701a      	strb	r2, [r3, #0]
 8003462:	e138      	b.n	80036d6 <main+0x776>
 8003464:	f3af 8000 	nop.w
 8003468:	51eb851f 	.word	0x51eb851f
 800346c:	40091eb8 	.word	0x40091eb8
 8003470:	20000430 	.word	0x20000430
 8003474:	20003354 	.word	0x20003354
 8003478:	20003330 	.word	0x20003330
 800347c:	20000008 	.word	0x20000008
 8003480:	200033b0 	.word	0x200033b0
 8003484:	200033a4 	.word	0x200033a4
 8003488:	200033dc 	.word	0x200033dc
 800348c:	200033b4 	.word	0x200033b4
 8003490:	2000000c 	.word	0x2000000c
 8003494:	0800c390 	.word	0x0800c390
 8003498:	200003ac 	.word	0x200003ac
 800349c:	20000410 	.word	0x20000410
 80034a0:	200002f4 	.word	0x200002f4
 80034a4:	0800c3ac 	.word	0x0800c3ac
 80034a8:	20000001 	.word	0x20000001
 80034ac:	20003324 	.word	0x20003324
 80034b0:	20003326 	.word	0x20003326
 80034b4:	0800c3c8 	.word	0x0800c3c8
 80034b8:	2000042a 	.word	0x2000042a
 80034bc:	20000411 	.word	0x20000411
				{
					if (RxDriverBuff[i] == DriverID)
 80034c0:	4ba5      	ldr	r3, [pc, #660]	; (8003758 <main+0x7f8>)
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	461a      	mov	r2, r3
 80034c6:	4ba5      	ldr	r3, [pc, #660]	; (800375c <main+0x7fc>)
 80034c8:	5c9b      	ldrb	r3, [r3, r2]
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	f040 80fc 	bne.w	80036ca <main+0x76a>
					{
						if (RxDriverBuff[1+i] == 3)
 80034d2:	4ba1      	ldr	r3, [pc, #644]	; (8003758 <main+0x7f8>)
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	3301      	adds	r3, #1
 80034d8:	4aa0      	ldr	r2, [pc, #640]	; (800375c <main+0x7fc>)
 80034da:	5cd3      	ldrb	r3, [r2, r3]
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2b03      	cmp	r3, #3
 80034e0:	f040 80ad 	bne.w	800363e <main+0x6de>
						{
							if (MotorDriver) // FDA7000
 80034e4:	4b9e      	ldr	r3, [pc, #632]	; (8003760 <main+0x800>)
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d044      	beq.n	8003576 <main+0x616>
							{
								SpeedValueRegion[0] = RxDriverBuff[6+i];
 80034ec:	4b9a      	ldr	r3, [pc, #616]	; (8003758 <main+0x7f8>)
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	3306      	adds	r3, #6
 80034f2:	4a9a      	ldr	r2, [pc, #616]	; (800375c <main+0x7fc>)
 80034f4:	5cd3      	ldrb	r3, [r2, r3]
 80034f6:	b2da      	uxtb	r2, r3
 80034f8:	4b9a      	ldr	r3, [pc, #616]	; (8003764 <main+0x804>)
 80034fa:	701a      	strb	r2, [r3, #0]
								SpeedValueRegion[1] = RxDriverBuff[5+i];
 80034fc:	4b96      	ldr	r3, [pc, #600]	; (8003758 <main+0x7f8>)
 80034fe:	781b      	ldrb	r3, [r3, #0]
 8003500:	3305      	adds	r3, #5
 8003502:	4a96      	ldr	r2, [pc, #600]	; (800375c <main+0x7fc>)
 8003504:	5cd3      	ldrb	r3, [r2, r3]
 8003506:	b2da      	uxtb	r2, r3
 8003508:	4b96      	ldr	r3, [pc, #600]	; (8003764 <main+0x804>)
 800350a:	705a      	strb	r2, [r3, #1]
								SpeedValueRegion[2] = RxDriverBuff[4+i];
 800350c:	4b92      	ldr	r3, [pc, #584]	; (8003758 <main+0x7f8>)
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	3304      	adds	r3, #4
 8003512:	4a92      	ldr	r2, [pc, #584]	; (800375c <main+0x7fc>)
 8003514:	5cd3      	ldrb	r3, [r2, r3]
 8003516:	b2da      	uxtb	r2, r3
 8003518:	4b92      	ldr	r3, [pc, #584]	; (8003764 <main+0x804>)
 800351a:	709a      	strb	r2, [r3, #2]
								SpeedValueRegion[3] = RxDriverBuff[3+i];
 800351c:	4b8e      	ldr	r3, [pc, #568]	; (8003758 <main+0x7f8>)
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	3303      	adds	r3, #3
 8003522:	4a8e      	ldr	r2, [pc, #568]	; (800375c <main+0x7fc>)
 8003524:	5cd3      	ldrb	r3, [r2, r3]
 8003526:	b2da      	uxtb	r2, r3
 8003528:	4b8e      	ldr	r3, [pc, #568]	; (8003764 <main+0x804>)
 800352a:	70da      	strb	r2, [r3, #3]
 800352c:	4b8d      	ldr	r3, [pc, #564]	; (8003764 <main+0x804>)
 800352e:	681b      	ldr	r3, [r3, #0]

								memcpy(&MotorSpeed, SpeedValueRegion, 4);
 8003530:	4a8d      	ldr	r2, [pc, #564]	; (8003768 <main+0x808>)
 8003532:	6013      	str	r3, [r2, #0]

								MotorEncPulse = (RxDriverBuff[19+i] << 24) | (RxDriverBuff[20+i] << 16) | (RxDriverBuff[21+i] << 8) | RxDriverBuff[22+i];
 8003534:	4b88      	ldr	r3, [pc, #544]	; (8003758 <main+0x7f8>)
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	3313      	adds	r3, #19
 800353a:	4a88      	ldr	r2, [pc, #544]	; (800375c <main+0x7fc>)
 800353c:	5cd3      	ldrb	r3, [r2, r3]
 800353e:	b2db      	uxtb	r3, r3
 8003540:	061a      	lsls	r2, r3, #24
 8003542:	4b85      	ldr	r3, [pc, #532]	; (8003758 <main+0x7f8>)
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	3314      	adds	r3, #20
 8003548:	4984      	ldr	r1, [pc, #528]	; (800375c <main+0x7fc>)
 800354a:	5ccb      	ldrb	r3, [r1, r3]
 800354c:	b2db      	uxtb	r3, r3
 800354e:	041b      	lsls	r3, r3, #16
 8003550:	431a      	orrs	r2, r3
 8003552:	4b81      	ldr	r3, [pc, #516]	; (8003758 <main+0x7f8>)
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	3315      	adds	r3, #21
 8003558:	4980      	ldr	r1, [pc, #512]	; (800375c <main+0x7fc>)
 800355a:	5ccb      	ldrb	r3, [r1, r3]
 800355c:	b2db      	uxtb	r3, r3
 800355e:	021b      	lsls	r3, r3, #8
 8003560:	4313      	orrs	r3, r2
 8003562:	4a7d      	ldr	r2, [pc, #500]	; (8003758 <main+0x7f8>)
 8003564:	7812      	ldrb	r2, [r2, #0]
 8003566:	3216      	adds	r2, #22
 8003568:	497c      	ldr	r1, [pc, #496]	; (800375c <main+0x7fc>)
 800356a:	5c8a      	ldrb	r2, [r1, r2]
 800356c:	b2d2      	uxtb	r2, r2
 800356e:	4313      	orrs	r3, r2
 8003570:	4a7e      	ldr	r2, [pc, #504]	; (800376c <main+0x80c>)
 8003572:	6013      	str	r3, [r2, #0]
 8003574:	e059      	b.n	800362a <main+0x6ca>
							}
							else // ASDA-A3
							{
								MotorSpeedBuff = (float)((RxDriverBuff[5+i] << 24) | (RxDriverBuff[6+i] << 16) | (RxDriverBuff[3+i] << 8) | RxDriverBuff[4+i])/((float)-10.0); // Minus to Reverse
 8003576:	4b78      	ldr	r3, [pc, #480]	; (8003758 <main+0x7f8>)
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	3305      	adds	r3, #5
 800357c:	4a77      	ldr	r2, [pc, #476]	; (800375c <main+0x7fc>)
 800357e:	5cd3      	ldrb	r3, [r2, r3]
 8003580:	b2db      	uxtb	r3, r3
 8003582:	061a      	lsls	r2, r3, #24
 8003584:	4b74      	ldr	r3, [pc, #464]	; (8003758 <main+0x7f8>)
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	3306      	adds	r3, #6
 800358a:	4974      	ldr	r1, [pc, #464]	; (800375c <main+0x7fc>)
 800358c:	5ccb      	ldrb	r3, [r1, r3]
 800358e:	b2db      	uxtb	r3, r3
 8003590:	041b      	lsls	r3, r3, #16
 8003592:	431a      	orrs	r2, r3
 8003594:	4b70      	ldr	r3, [pc, #448]	; (8003758 <main+0x7f8>)
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	3303      	adds	r3, #3
 800359a:	4970      	ldr	r1, [pc, #448]	; (800375c <main+0x7fc>)
 800359c:	5ccb      	ldrb	r3, [r1, r3]
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	021b      	lsls	r3, r3, #8
 80035a2:	4313      	orrs	r3, r2
 80035a4:	4a6c      	ldr	r2, [pc, #432]	; (8003758 <main+0x7f8>)
 80035a6:	7812      	ldrb	r2, [r2, #0]
 80035a8:	3204      	adds	r2, #4
 80035aa:	496c      	ldr	r1, [pc, #432]	; (800375c <main+0x7fc>)
 80035ac:	5c8a      	ldrb	r2, [r1, r2]
 80035ae:	b2d2      	uxtb	r2, r2
 80035b0:	4313      	orrs	r3, r2
 80035b2:	ee07 3a90 	vmov	s15, r3
 80035b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035ba:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 80035be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80035c2:	4b6b      	ldr	r3, [pc, #428]	; (8003770 <main+0x810>)
 80035c4:	edc3 7a00 	vstr	s15, [r3]

								if (fabs(MotorSpeedBuff) <= 2000)
 80035c8:	4b69      	ldr	r3, [pc, #420]	; (8003770 <main+0x810>)
 80035ca:	edd3 7a00 	vldr	s15, [r3]
 80035ce:	eef0 7ae7 	vabs.f32	s15, s15
 80035d2:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8003774 <main+0x814>
 80035d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035de:	d803      	bhi.n	80035e8 <main+0x688>
								{
									MotorSpeed = MotorSpeedBuff;
 80035e0:	4b63      	ldr	r3, [pc, #396]	; (8003770 <main+0x810>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a60      	ldr	r2, [pc, #384]	; (8003768 <main+0x808>)
 80035e6:	6013      	str	r3, [r2, #0]
								}

								MotorEncPulse = -((RxDriverBuff[9+i] << 24) | (RxDriverBuff[10+i] << 16) | (RxDriverBuff[7+i] << 8) | RxDriverBuff[8+i]); // Minus to Reverse
 80035e8:	4b5b      	ldr	r3, [pc, #364]	; (8003758 <main+0x7f8>)
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	3309      	adds	r3, #9
 80035ee:	4a5b      	ldr	r2, [pc, #364]	; (800375c <main+0x7fc>)
 80035f0:	5cd3      	ldrb	r3, [r2, r3]
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	061a      	lsls	r2, r3, #24
 80035f6:	4b58      	ldr	r3, [pc, #352]	; (8003758 <main+0x7f8>)
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	330a      	adds	r3, #10
 80035fc:	4957      	ldr	r1, [pc, #348]	; (800375c <main+0x7fc>)
 80035fe:	5ccb      	ldrb	r3, [r1, r3]
 8003600:	b2db      	uxtb	r3, r3
 8003602:	041b      	lsls	r3, r3, #16
 8003604:	431a      	orrs	r2, r3
 8003606:	4b54      	ldr	r3, [pc, #336]	; (8003758 <main+0x7f8>)
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	3307      	adds	r3, #7
 800360c:	4953      	ldr	r1, [pc, #332]	; (800375c <main+0x7fc>)
 800360e:	5ccb      	ldrb	r3, [r1, r3]
 8003610:	b2db      	uxtb	r3, r3
 8003612:	021b      	lsls	r3, r3, #8
 8003614:	4313      	orrs	r3, r2
 8003616:	4a50      	ldr	r2, [pc, #320]	; (8003758 <main+0x7f8>)
 8003618:	7812      	ldrb	r2, [r2, #0]
 800361a:	3208      	adds	r2, #8
 800361c:	494f      	ldr	r1, [pc, #316]	; (800375c <main+0x7fc>)
 800361e:	5c8a      	ldrb	r2, [r1, r2]
 8003620:	b2d2      	uxtb	r2, r2
 8003622:	4313      	orrs	r3, r2
 8003624:	425b      	negs	r3, r3
 8003626:	4a51      	ldr	r2, [pc, #324]	; (800376c <main+0x80c>)
 8003628:	6013      	str	r3, [r2, #0]
							}

							memset (RxDriverBuff, '\0', sizeof (RxDriverBuff)); // reset buffer
 800362a:	221e      	movs	r2, #30
 800362c:	2100      	movs	r1, #0
 800362e:	484b      	ldr	r0, [pc, #300]	; (800375c <main+0x7fc>)
 8003630:	f004 f964 	bl	80078fc <memset>
							HAL_UART_Receive_IT(&huart5,&RxDriverData,1); // Receive 1 byte for the next time
 8003634:	2201      	movs	r2, #1
 8003636:	4950      	ldr	r1, [pc, #320]	; (8003778 <main+0x818>)
 8003638:	4850      	ldr	r0, [pc, #320]	; (800377c <main+0x81c>)
 800363a:	f003 f998 	bl	800696e <HAL_UART_Receive_IT>
						}
						if (RxDriverBuff[1] == 6) // Writing to a register
 800363e:	4b47      	ldr	r3, [pc, #284]	; (800375c <main+0x7fc>)
 8003640:	785b      	ldrb	r3, [r3, #1]
 8003642:	b2db      	uxtb	r3, r3
 8003644:	2b06      	cmp	r3, #6
 8003646:	d140      	bne.n	80036ca <main+0x76a>
						{
							// Send to PC to check the writing result
							memset (TxPCBuff, '\0', sizeof (TxPCBuff)); // reset
 8003648:	225a      	movs	r2, #90	; 0x5a
 800364a:	2100      	movs	r1, #0
 800364c:	484c      	ldr	r0, [pc, #304]	; (8003780 <main+0x820>)
 800364e:	f004 f955 	bl	80078fc <memset>
							TxPCLen = sprintf(TxPCBuff,"w%d/%d/%d/%d/%d/%d/%d/%d/%d/e",RxDriverBuff[0],RxDriverBuff[1],RxDriverBuff[2],RxDriverBuff[3],RxDriverBuff[4],RxDriverBuff[5],RxDriverBuff[6],RxDriverBuff[7],RxDriverBuff[8]);
 8003652:	4b42      	ldr	r3, [pc, #264]	; (800375c <main+0x7fc>)
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	b2db      	uxtb	r3, r3
 8003658:	469c      	mov	ip, r3
 800365a:	4b40      	ldr	r3, [pc, #256]	; (800375c <main+0x7fc>)
 800365c:	785b      	ldrb	r3, [r3, #1]
 800365e:	b2db      	uxtb	r3, r3
 8003660:	469e      	mov	lr, r3
 8003662:	4b3e      	ldr	r3, [pc, #248]	; (800375c <main+0x7fc>)
 8003664:	789b      	ldrb	r3, [r3, #2]
 8003666:	b2db      	uxtb	r3, r3
 8003668:	461a      	mov	r2, r3
 800366a:	4b3c      	ldr	r3, [pc, #240]	; (800375c <main+0x7fc>)
 800366c:	78db      	ldrb	r3, [r3, #3]
 800366e:	b2db      	uxtb	r3, r3
 8003670:	4619      	mov	r1, r3
 8003672:	4b3a      	ldr	r3, [pc, #232]	; (800375c <main+0x7fc>)
 8003674:	791b      	ldrb	r3, [r3, #4]
 8003676:	b2db      	uxtb	r3, r3
 8003678:	4618      	mov	r0, r3
 800367a:	4b38      	ldr	r3, [pc, #224]	; (800375c <main+0x7fc>)
 800367c:	795b      	ldrb	r3, [r3, #5]
 800367e:	b2db      	uxtb	r3, r3
 8003680:	461c      	mov	r4, r3
 8003682:	4b36      	ldr	r3, [pc, #216]	; (800375c <main+0x7fc>)
 8003684:	799b      	ldrb	r3, [r3, #6]
 8003686:	b2db      	uxtb	r3, r3
 8003688:	461d      	mov	r5, r3
 800368a:	4b34      	ldr	r3, [pc, #208]	; (800375c <main+0x7fc>)
 800368c:	79db      	ldrb	r3, [r3, #7]
 800368e:	b2db      	uxtb	r3, r3
 8003690:	461e      	mov	r6, r3
 8003692:	4b32      	ldr	r3, [pc, #200]	; (800375c <main+0x7fc>)
 8003694:	7a1b      	ldrb	r3, [r3, #8]
 8003696:	b2db      	uxtb	r3, r3
 8003698:	9306      	str	r3, [sp, #24]
 800369a:	9605      	str	r6, [sp, #20]
 800369c:	9504      	str	r5, [sp, #16]
 800369e:	9403      	str	r4, [sp, #12]
 80036a0:	9002      	str	r0, [sp, #8]
 80036a2:	9101      	str	r1, [sp, #4]
 80036a4:	9200      	str	r2, [sp, #0]
 80036a6:	4673      	mov	r3, lr
 80036a8:	4662      	mov	r2, ip
 80036aa:	4936      	ldr	r1, [pc, #216]	; (8003784 <main+0x824>)
 80036ac:	4834      	ldr	r0, [pc, #208]	; (8003780 <main+0x820>)
 80036ae:	f004 ffad 	bl	800860c <siprintf>
 80036b2:	4603      	mov	r3, r0
 80036b4:	b2da      	uxtb	r2, r3
 80036b6:	4b34      	ldr	r3, [pc, #208]	; (8003788 <main+0x828>)
 80036b8:	701a      	strb	r2, [r3, #0]
							HAL_UART_Transmit(&huart6,(uint8_t *)TxPCBuff,TxPCLen,200); // use uart6 to send
 80036ba:	4b33      	ldr	r3, [pc, #204]	; (8003788 <main+0x828>)
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	b29a      	uxth	r2, r3
 80036c0:	23c8      	movs	r3, #200	; 0xc8
 80036c2:	492f      	ldr	r1, [pc, #188]	; (8003780 <main+0x820>)
 80036c4:	4831      	ldr	r0, [pc, #196]	; (800378c <main+0x82c>)
 80036c6:	f003 f8c0 	bl	800684a <HAL_UART_Transmit>
				for (i = 0; i<= sizeof(RxDriverBuff); i++)
 80036ca:	4b23      	ldr	r3, [pc, #140]	; (8003758 <main+0x7f8>)
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	3301      	adds	r3, #1
 80036d0:	b2da      	uxtb	r2, r3
 80036d2:	4b21      	ldr	r3, [pc, #132]	; (8003758 <main+0x7f8>)
 80036d4:	701a      	strb	r2, [r3, #0]
 80036d6:	4b20      	ldr	r3, [pc, #128]	; (8003758 <main+0x7f8>)
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	2b1e      	cmp	r3, #30
 80036dc:	f67f aef0 	bls.w	80034c0 <main+0x560>
						}
						//break;
					}
				}
				ObjectPosition = 2*3.14*DrumRadius*(MotorEncPulse-OriginPulse)/EncoderResolution; // Calculate Object Position in m
 80036e0:	4b2b      	ldr	r3, [pc, #172]	; (8003790 <main+0x830>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7fc ff2f 	bl	8000548 <__aeabi_f2d>
 80036ea:	a319      	add	r3, pc, #100	; (adr r3, 8003750 <main+0x7f0>)
 80036ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036f0:	f7fc ff82 	bl	80005f8 <__aeabi_dmul>
 80036f4:	4602      	mov	r2, r0
 80036f6:	460b      	mov	r3, r1
 80036f8:	4614      	mov	r4, r2
 80036fa:	461d      	mov	r5, r3
 80036fc:	4b1b      	ldr	r3, [pc, #108]	; (800376c <main+0x80c>)
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	4b24      	ldr	r3, [pc, #144]	; (8003794 <main+0x834>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	4618      	mov	r0, r3
 8003708:	f7fc ff0c 	bl	8000524 <__aeabi_i2d>
 800370c:	4602      	mov	r2, r0
 800370e:	460b      	mov	r3, r1
 8003710:	4620      	mov	r0, r4
 8003712:	4629      	mov	r1, r5
 8003714:	f7fc ff70 	bl	80005f8 <__aeabi_dmul>
 8003718:	4602      	mov	r2, r0
 800371a:	460b      	mov	r3, r1
 800371c:	4614      	mov	r4, r2
 800371e:	461d      	mov	r5, r3
 8003720:	4b1d      	ldr	r3, [pc, #116]	; (8003798 <main+0x838>)
 8003722:	881b      	ldrh	r3, [r3, #0]
 8003724:	4618      	mov	r0, r3
 8003726:	f7fc fefd 	bl	8000524 <__aeabi_i2d>
 800372a:	4602      	mov	r2, r0
 800372c:	460b      	mov	r3, r1
 800372e:	4620      	mov	r0, r4
 8003730:	4629      	mov	r1, r5
 8003732:	f7fd f88b 	bl	800084c <__aeabi_ddiv>
 8003736:	4602      	mov	r2, r0
 8003738:	460b      	mov	r3, r1
 800373a:	4610      	mov	r0, r2
 800373c:	4619      	mov	r1, r3
 800373e:	f7fd fa53 	bl	8000be8 <__aeabi_d2f>
 8003742:	4603      	mov	r3, r0
 8003744:	4a15      	ldr	r2, [pc, #84]	; (800379c <main+0x83c>)
 8003746:	6013      	str	r3, [r2, #0]
		if(RxUart6_Cpl_Flag) // If data is completely received, a command is sent from the UI
 8003748:	e438      	b.n	8002fbc <main+0x5c>
 800374a:	bf00      	nop
 800374c:	f3af 8000 	nop.w
 8003750:	51eb851f 	.word	0x51eb851f
 8003754:	40191eb8 	.word	0x40191eb8
 8003758:	20000411 	.word	0x20000411
 800375c:	20000360 	.word	0x20000360
 8003760:	20000003 	.word	0x20000003
 8003764:	20000414 	.word	0x20000414
 8003768:	200033a4 	.word	0x200033a4
 800376c:	200033ac 	.word	0x200033ac
 8003770:	200033a8 	.word	0x200033a8
 8003774:	44fa0000 	.word	0x44fa0000
 8003778:	200003a9 	.word	0x200003a9
 800377c:	200002b0 	.word	0x200002b0
 8003780:	200003ac 	.word	0x200003ac
 8003784:	0800c3d0 	.word	0x0800c3d0
 8003788:	20000410 	.word	0x20000410
 800378c:	200002f4 	.word	0x200002f4
 8003790:	20003330 	.word	0x20003330
 8003794:	20003340 	.word	0x20003340
 8003798:	20000008 	.word	0x20000008
 800379c:	200033dc 	.word	0x200033dc

080037a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b094      	sub	sp, #80	; 0x50
 80037a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037a6:	f107 0320 	add.w	r3, r7, #32
 80037aa:	2230      	movs	r2, #48	; 0x30
 80037ac:	2100      	movs	r1, #0
 80037ae:	4618      	mov	r0, r3
 80037b0:	f004 f8a4 	bl	80078fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037b4:	f107 030c 	add.w	r3, r7, #12
 80037b8:	2200      	movs	r2, #0
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	605a      	str	r2, [r3, #4]
 80037be:	609a      	str	r2, [r3, #8]
 80037c0:	60da      	str	r2, [r3, #12]
 80037c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80037c4:	2300      	movs	r3, #0
 80037c6:	60bb      	str	r3, [r7, #8]
 80037c8:	4b28      	ldr	r3, [pc, #160]	; (800386c <SystemClock_Config+0xcc>)
 80037ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037cc:	4a27      	ldr	r2, [pc, #156]	; (800386c <SystemClock_Config+0xcc>)
 80037ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037d2:	6413      	str	r3, [r2, #64]	; 0x40
 80037d4:	4b25      	ldr	r3, [pc, #148]	; (800386c <SystemClock_Config+0xcc>)
 80037d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037dc:	60bb      	str	r3, [r7, #8]
 80037de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80037e0:	2300      	movs	r3, #0
 80037e2:	607b      	str	r3, [r7, #4]
 80037e4:	4b22      	ldr	r3, [pc, #136]	; (8003870 <SystemClock_Config+0xd0>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a21      	ldr	r2, [pc, #132]	; (8003870 <SystemClock_Config+0xd0>)
 80037ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037ee:	6013      	str	r3, [r2, #0]
 80037f0:	4b1f      	ldr	r3, [pc, #124]	; (8003870 <SystemClock_Config+0xd0>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037f8:	607b      	str	r3, [r7, #4]
 80037fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80037fc:	2301      	movs	r3, #1
 80037fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003800:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003804:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003806:	2302      	movs	r3, #2
 8003808:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800380a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800380e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8003810:	230c      	movs	r3, #12
 8003812:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003814:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8003818:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800381a:	2302      	movs	r3, #2
 800381c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800381e:	2304      	movs	r3, #4
 8003820:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003822:	f107 0320 	add.w	r3, r7, #32
 8003826:	4618      	mov	r0, r3
 8003828:	f001 fc9a 	bl	8005160 <HAL_RCC_OscConfig>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d001      	beq.n	8003836 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003832:	f000 fad7 	bl	8003de4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003836:	230f      	movs	r3, #15
 8003838:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800383a:	2302      	movs	r3, #2
 800383c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800383e:	2300      	movs	r3, #0
 8003840:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003842:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003846:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8003848:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800384c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800384e:	f107 030c 	add.w	r3, r7, #12
 8003852:	2105      	movs	r1, #5
 8003854:	4618      	mov	r0, r3
 8003856:	f001 fefb 	bl	8005650 <HAL_RCC_ClockConfig>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d001      	beq.n	8003864 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003860:	f000 fac0 	bl	8003de4 <Error_Handler>
  }
}
 8003864:	bf00      	nop
 8003866:	3750      	adds	r7, #80	; 0x50
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}
 800386c:	40023800 	.word	0x40023800
 8003870:	40007000 	.word	0x40007000

08003874 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  /* USART6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003878:	2200      	movs	r2, #0
 800387a:	2100      	movs	r1, #0
 800387c:	2047      	movs	r0, #71	; 0x47
 800387e:	f000 fed6 	bl	800462e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003882:	2047      	movs	r0, #71	; 0x47
 8003884:	f000 feef 	bl	8004666 <HAL_NVIC_EnableIRQ>
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8003888:	2200      	movs	r2, #0
 800388a:	2102      	movs	r1, #2
 800388c:	201d      	movs	r0, #29
 800388e:	f000 fece 	bl	800462e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003892:	201d      	movs	r0, #29
 8003894:	f000 fee7 	bl	8004666 <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8003898:	2200      	movs	r2, #0
 800389a:	2103      	movs	r1, #3
 800389c:	201c      	movs	r0, #28
 800389e:	f000 fec6 	bl	800462e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80038a2:	201c      	movs	r0, #28
 80038a4:	f000 fedf 	bl	8004666 <HAL_NVIC_EnableIRQ>
}
 80038a8:	bf00      	nop
 80038aa:	bd80      	pop	{r7, pc}

080038ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b08a      	sub	sp, #40	; 0x28
 80038b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038b2:	f107 0318 	add.w	r3, r7, #24
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	605a      	str	r2, [r3, #4]
 80038bc:	609a      	str	r2, [r3, #8]
 80038be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038c0:	f107 0310 	add.w	r3, r7, #16
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80038ca:	463b      	mov	r3, r7
 80038cc:	2200      	movs	r2, #0
 80038ce:	601a      	str	r2, [r3, #0]
 80038d0:	605a      	str	r2, [r3, #4]
 80038d2:	609a      	str	r2, [r3, #8]
 80038d4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80038d6:	4b31      	ldr	r3, [pc, #196]	; (800399c <MX_TIM2_Init+0xf0>)
 80038d8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80038dc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10-1;
 80038de:	4b2f      	ldr	r3, [pc, #188]	; (800399c <MX_TIM2_Init+0xf0>)
 80038e0:	2209      	movs	r2, #9
 80038e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038e4:	4b2d      	ldr	r3, [pc, #180]	; (800399c <MX_TIM2_Init+0xf0>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8400;
 80038ea:	4b2c      	ldr	r3, [pc, #176]	; (800399c <MX_TIM2_Init+0xf0>)
 80038ec:	f242 02d0 	movw	r2, #8400	; 0x20d0
 80038f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038f2:	4b2a      	ldr	r3, [pc, #168]	; (800399c <MX_TIM2_Init+0xf0>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80038f8:	4b28      	ldr	r3, [pc, #160]	; (800399c <MX_TIM2_Init+0xf0>)
 80038fa:	2280      	movs	r2, #128	; 0x80
 80038fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80038fe:	4827      	ldr	r0, [pc, #156]	; (800399c <MX_TIM2_Init+0xf0>)
 8003900:	f002 f886 	bl	8005a10 <HAL_TIM_Base_Init>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d001      	beq.n	800390e <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 800390a:	f000 fa6b 	bl	8003de4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800390e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003912:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003914:	f107 0318 	add.w	r3, r7, #24
 8003918:	4619      	mov	r1, r3
 800391a:	4820      	ldr	r0, [pc, #128]	; (800399c <MX_TIM2_Init+0xf0>)
 800391c:	f002 fb64 	bl	8005fe8 <HAL_TIM_ConfigClockSource>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003926:	f000 fa5d 	bl	8003de4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800392a:	481c      	ldr	r0, [pc, #112]	; (800399c <MX_TIM2_Init+0xf0>)
 800392c:	f002 f95f 	bl	8005bee <HAL_TIM_IC_Init>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003936:	f000 fa55 	bl	8003de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800393a:	2320      	movs	r3, #32
 800393c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800393e:	2300      	movs	r3, #0
 8003940:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003942:	f107 0310 	add.w	r3, r7, #16
 8003946:	4619      	mov	r1, r3
 8003948:	4814      	ldr	r0, [pc, #80]	; (800399c <MX_TIM2_Init+0xf0>)
 800394a:	f002 fea1 	bl	8006690 <HAL_TIMEx_MasterConfigSynchronization>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8003954:	f000 fa46 	bl	8003de4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003958:	2300      	movs	r3, #0
 800395a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800395c:	2301      	movs	r3, #1
 800395e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003960:	2300      	movs	r3, #0
 8003962:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003964:	2300      	movs	r3, #0
 8003966:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003968:	463b      	mov	r3, r7
 800396a:	2200      	movs	r2, #0
 800396c:	4619      	mov	r1, r3
 800396e:	480b      	ldr	r0, [pc, #44]	; (800399c <MX_TIM2_Init+0xf0>)
 8003970:	f002 fa9e 	bl	8005eb0 <HAL_TIM_IC_ConfigChannel>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800397a:	f000 fa33 	bl	8003de4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800397e:	463b      	mov	r3, r7
 8003980:	2204      	movs	r2, #4
 8003982:	4619      	mov	r1, r3
 8003984:	4805      	ldr	r0, [pc, #20]	; (800399c <MX_TIM2_Init+0xf0>)
 8003986:	f002 fa93 	bl	8005eb0 <HAL_TIM_IC_ConfigChannel>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d001      	beq.n	8003994 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8003990:	f000 fa28 	bl	8003de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003994:	bf00      	nop
 8003996:	3728      	adds	r7, #40	; 0x28
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	20000220 	.word	0x20000220

080039a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b086      	sub	sp, #24
 80039a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039a6:	f107 0308 	add.w	r3, r7, #8
 80039aa:	2200      	movs	r2, #0
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	605a      	str	r2, [r3, #4]
 80039b0:	609a      	str	r2, [r3, #8]
 80039b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039b4:	463b      	mov	r3, r7
 80039b6:	2200      	movs	r2, #0
 80039b8:	601a      	str	r2, [r3, #0]
 80039ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80039bc:	4b1c      	ldr	r3, [pc, #112]	; (8003a30 <MX_TIM3_Init+0x90>)
 80039be:	4a1d      	ldr	r2, [pc, #116]	; (8003a34 <MX_TIM3_Init+0x94>)
 80039c0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80039c2:	4b1b      	ldr	r3, [pc, #108]	; (8003a30 <MX_TIM3_Init+0x90>)
 80039c4:	2201      	movs	r2, #1
 80039c6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039c8:	4b19      	ldr	r3, [pc, #100]	; (8003a30 <MX_TIM3_Init+0x90>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 168;
 80039ce:	4b18      	ldr	r3, [pc, #96]	; (8003a30 <MX_TIM3_Init+0x90>)
 80039d0:	22a8      	movs	r2, #168	; 0xa8
 80039d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039d4:	4b16      	ldr	r3, [pc, #88]	; (8003a30 <MX_TIM3_Init+0x90>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039da:	4b15      	ldr	r3, [pc, #84]	; (8003a30 <MX_TIM3_Init+0x90>)
 80039dc:	2200      	movs	r2, #0
 80039de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80039e0:	4813      	ldr	r0, [pc, #76]	; (8003a30 <MX_TIM3_Init+0x90>)
 80039e2:	f002 f815 	bl	8005a10 <HAL_TIM_Base_Init>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d001      	beq.n	80039f0 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80039ec:	f000 f9fa 	bl	8003de4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80039f6:	f107 0308 	add.w	r3, r7, #8
 80039fa:	4619      	mov	r1, r3
 80039fc:	480c      	ldr	r0, [pc, #48]	; (8003a30 <MX_TIM3_Init+0x90>)
 80039fe:	f002 faf3 	bl	8005fe8 <HAL_TIM_ConfigClockSource>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d001      	beq.n	8003a0c <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8003a08:	f000 f9ec 	bl	8003de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a10:	2300      	movs	r3, #0
 8003a12:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003a14:	463b      	mov	r3, r7
 8003a16:	4619      	mov	r1, r3
 8003a18:	4805      	ldr	r0, [pc, #20]	; (8003a30 <MX_TIM3_Init+0x90>)
 8003a1a:	f002 fe39 	bl	8006690 <HAL_TIMEx_MasterConfigSynchronization>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d001      	beq.n	8003a28 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8003a24:	f000 f9de 	bl	8003de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003a28:	bf00      	nop
 8003a2a:	3718      	adds	r7, #24
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	20000268 	.word	0x20000268
 8003a34:	40000400 	.word	0x40000400

08003a38 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003a3c:	4b11      	ldr	r3, [pc, #68]	; (8003a84 <MX_UART5_Init+0x4c>)
 8003a3e:	4a12      	ldr	r2, [pc, #72]	; (8003a88 <MX_UART5_Init+0x50>)
 8003a40:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 57600;
 8003a42:	4b10      	ldr	r3, [pc, #64]	; (8003a84 <MX_UART5_Init+0x4c>)
 8003a44:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003a48:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8003a4a:	4b0e      	ldr	r3, [pc, #56]	; (8003a84 <MX_UART5_Init+0x4c>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003a50:	4b0c      	ldr	r3, [pc, #48]	; (8003a84 <MX_UART5_Init+0x4c>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8003a56:	4b0b      	ldr	r3, [pc, #44]	; (8003a84 <MX_UART5_Init+0x4c>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8003a5c:	4b09      	ldr	r3, [pc, #36]	; (8003a84 <MX_UART5_Init+0x4c>)
 8003a5e:	220c      	movs	r2, #12
 8003a60:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a62:	4b08      	ldr	r3, [pc, #32]	; (8003a84 <MX_UART5_Init+0x4c>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a68:	4b06      	ldr	r3, [pc, #24]	; (8003a84 <MX_UART5_Init+0x4c>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003a6e:	4805      	ldr	r0, [pc, #20]	; (8003a84 <MX_UART5_Init+0x4c>)
 8003a70:	f002 fe9e 	bl	80067b0 <HAL_UART_Init>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8003a7a:	f000 f9b3 	bl	8003de4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003a7e:	bf00      	nop
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	200002b0 	.word	0x200002b0
 8003a88:	40005000 	.word	0x40005000

08003a8c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003a90:	4b11      	ldr	r3, [pc, #68]	; (8003ad8 <MX_USART6_UART_Init+0x4c>)
 8003a92:	4a12      	ldr	r2, [pc, #72]	; (8003adc <MX_USART6_UART_Init+0x50>)
 8003a94:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8003a96:	4b10      	ldr	r3, [pc, #64]	; (8003ad8 <MX_USART6_UART_Init+0x4c>)
 8003a98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003a9c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003a9e:	4b0e      	ldr	r3, [pc, #56]	; (8003ad8 <MX_USART6_UART_Init+0x4c>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003aa4:	4b0c      	ldr	r3, [pc, #48]	; (8003ad8 <MX_USART6_UART_Init+0x4c>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003aaa:	4b0b      	ldr	r3, [pc, #44]	; (8003ad8 <MX_USART6_UART_Init+0x4c>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003ab0:	4b09      	ldr	r3, [pc, #36]	; (8003ad8 <MX_USART6_UART_Init+0x4c>)
 8003ab2:	220c      	movs	r2, #12
 8003ab4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ab6:	4b08      	ldr	r3, [pc, #32]	; (8003ad8 <MX_USART6_UART_Init+0x4c>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003abc:	4b06      	ldr	r3, [pc, #24]	; (8003ad8 <MX_USART6_UART_Init+0x4c>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003ac2:	4805      	ldr	r0, [pc, #20]	; (8003ad8 <MX_USART6_UART_Init+0x4c>)
 8003ac4:	f002 fe74 	bl	80067b0 <HAL_UART_Init>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003ace:	f000 f989 	bl	8003de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003ad2:	bf00      	nop
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	200002f4 	.word	0x200002f4
 8003adc:	40011400 	.word	0x40011400

08003ae0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b08c      	sub	sp, #48	; 0x30
 8003ae4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae6:	f107 031c 	add.w	r3, r7, #28
 8003aea:	2200      	movs	r2, #0
 8003aec:	601a      	str	r2, [r3, #0]
 8003aee:	605a      	str	r2, [r3, #4]
 8003af0:	609a      	str	r2, [r3, #8]
 8003af2:	60da      	str	r2, [r3, #12]
 8003af4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003af6:	2300      	movs	r3, #0
 8003af8:	61bb      	str	r3, [r7, #24]
 8003afa:	4bb4      	ldr	r3, [pc, #720]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afe:	4ab3      	ldr	r2, [pc, #716]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b00:	f043 0310 	orr.w	r3, r3, #16
 8003b04:	6313      	str	r3, [r2, #48]	; 0x30
 8003b06:	4bb1      	ldr	r3, [pc, #708]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0a:	f003 0310 	and.w	r3, r3, #16
 8003b0e:	61bb      	str	r3, [r7, #24]
 8003b10:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b12:	2300      	movs	r3, #0
 8003b14:	617b      	str	r3, [r7, #20]
 8003b16:	4bad      	ldr	r3, [pc, #692]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1a:	4aac      	ldr	r2, [pc, #688]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b1c:	f043 0304 	orr.w	r3, r3, #4
 8003b20:	6313      	str	r3, [r2, #48]	; 0x30
 8003b22:	4baa      	ldr	r3, [pc, #680]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b26:	f003 0304 	and.w	r3, r3, #4
 8003b2a:	617b      	str	r3, [r7, #20]
 8003b2c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b2e:	2300      	movs	r3, #0
 8003b30:	613b      	str	r3, [r7, #16]
 8003b32:	4ba6      	ldr	r3, [pc, #664]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b36:	4aa5      	ldr	r2, [pc, #660]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b3c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b3e:	4ba3      	ldr	r3, [pc, #652]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b46:	613b      	str	r3, [r7, #16]
 8003b48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	60fb      	str	r3, [r7, #12]
 8003b4e:	4b9f      	ldr	r3, [pc, #636]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b52:	4a9e      	ldr	r2, [pc, #632]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b54:	f043 0301 	orr.w	r3, r3, #1
 8003b58:	6313      	str	r3, [r2, #48]	; 0x30
 8003b5a:	4b9c      	ldr	r3, [pc, #624]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	60fb      	str	r3, [r7, #12]
 8003b64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b66:	2300      	movs	r3, #0
 8003b68:	60bb      	str	r3, [r7, #8]
 8003b6a:	4b98      	ldr	r3, [pc, #608]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6e:	4a97      	ldr	r2, [pc, #604]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b70:	f043 0302 	orr.w	r3, r3, #2
 8003b74:	6313      	str	r3, [r2, #48]	; 0x30
 8003b76:	4b95      	ldr	r3, [pc, #596]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b7a:	f003 0302 	and.w	r3, r3, #2
 8003b7e:	60bb      	str	r3, [r7, #8]
 8003b80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b82:	2300      	movs	r3, #0
 8003b84:	607b      	str	r3, [r7, #4]
 8003b86:	4b91      	ldr	r3, [pc, #580]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8a:	4a90      	ldr	r2, [pc, #576]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b8c:	f043 0308 	orr.w	r3, r3, #8
 8003b90:	6313      	str	r3, [r2, #48]	; 0x30
 8003b92:	4b8e      	ldr	r3, [pc, #568]	; (8003dcc <MX_GPIO_Init+0x2ec>)
 8003b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b96:	f003 0308 	and.w	r3, r3, #8
 8003b9a:	607b      	str	r3, [r7, #4]
 8003b9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, PE4_ZIGBEE_PA_EN_Pin|Type_Not_PE8_40_Pin|PE9_TIM1_CH1_PFIN_Pin|Speed1_not_PE13_41_Pin
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f24a 3113 	movw	r1, #41747	; 0xa313
 8003ba4:	488a      	ldr	r0, [pc, #552]	; (8003dd0 <MX_GPIO_Init+0x2f0>)
 8003ba6:	f001 faa7 	bl	80050f8 <HAL_GPIO_WritePin>
                          |PE15_RELAY1_Pin|PE0_485_MCU_DRV_DIR_Pin|PE1_ZIGBEE_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC3_ZIGBEE_nRST_Pin|PC8_PR_Pin|PC9_ZIGBEE_HGM_EN_Pin|PC10_SPI3_SCK_SPARE_Pin, GPIO_PIN_RESET);
 8003baa:	2200      	movs	r2, #0
 8003bac:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8003bb0:	4888      	ldr	r0, [pc, #544]	; (8003dd4 <MX_GPIO_Init+0x2f4>)
 8003bb2:	f001 faa1 	bl	80050f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA3_LCD_RST_Pin|PA8_LINE_DRV_SELFTEST2_Pin|PA10_LINE_DRV_SELFTEST1_Pin|PA11_ENC_RECEIV_EN_Pin
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f649 5108 	movw	r1, #40200	; 0x9d08
 8003bbc:	4886      	ldr	r0, [pc, #536]	; (8003dd8 <MX_GPIO_Init+0x2f8>)
 8003bbe:	f001 fa9b 	bl	80050f8 <HAL_GPIO_WritePin>
                          |PA12_LINE_DRV_EN_Pin|PA15_SPI3_NSS_SPARE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SerVoReset_PC4_18_Pin|Stop_PC5_43_Pin, GPIO_PIN_SET);
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	2130      	movs	r1, #48	; 0x30
 8003bc6:	4883      	ldr	r0, [pc, #524]	; (8003dd4 <MX_GPIO_Init+0x2f4>)
 8003bc8:	f001 fa96 	bl	80050f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EStop_Not_PB0_17_Pin|CN1_16_PulseCCLR_Pin|PB13_Output_JP7_Pin|PB14_POS_CMD_OPC_EN_Pin
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f246 0165 	movw	r1, #24677	; 0x6065
 8003bd2:	4882      	ldr	r0, [pc, #520]	; (8003ddc <MX_GPIO_Init+0x2fc>)
 8003bd4:	f001 fa90 	bl	80050f8 <HAL_GPIO_WritePin>
                          |PB5_SPI3_MOSI_SPARE_Pin|PB6_RELAY2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ArlarmRST_PB1_42_Pin|PB15_485_MCU_PC_DIR_Pin, GPIO_PIN_SET);
 8003bd8:	2201      	movs	r2, #1
 8003bda:	f248 0102 	movw	r1, #32770	; 0x8002
 8003bde:	487f      	ldr	r0, [pc, #508]	; (8003ddc <MX_GPIO_Init+0x2fc>)
 8003be0:	f001 fa8a 	bl	80050f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Speed2_Not_PE7_15_Pin|Dir_Not_PE10_14_Pin|SPDLIM_Not_PE11_38_Pin|CCWLIM_Not_PE12_39_Pin
 8003be4:	2201      	movs	r2, #1
 8003be6:	f44f 41b9 	mov.w	r1, #23680	; 0x5c80
 8003bea:	4879      	ldr	r0, [pc, #484]	; (8003dd0 <MX_GPIO_Init+0x2f0>)
 8003bec:	f001 fa84 	bl	80050f8 <HAL_GPIO_WritePin>
                          |CWLIM_Not_PE14_13_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PD10_ESP32_EN_GPIO_Port, PD10_ESP32_EN_Pin, GPIO_PIN_SET);
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003bf6:	487a      	ldr	r0, [pc, #488]	; (8003de0 <MX_GPIO_Init+0x300>)
 8003bf8:	f001 fa7e 	bl	80050f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, PD11_ESP32_BOOT_SEL_Pin|PD13_MON1_2_EN_Pin|PD15_SPDIN_TRQIN_EN_Pin, GPIO_PIN_RESET);
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 8003c02:	4877      	ldr	r0, [pc, #476]	; (8003de0 <MX_GPIO_Init+0x300>)
 8003c04:	f001 fa78 	bl	80050f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CN1_22_RDY_Pin CN1_21_SPDOUT_TRQOUT_Pin PE5_BLE_GPIO_Pin CN1_48_BRAKE_Pin */
  GPIO_InitStruct.Pin = CN1_22_RDY_Pin|CN1_21_SPDOUT_TRQOUT_Pin|PE5_BLE_GPIO_Pin|CN1_48_BRAKE_Pin;
 8003c08:	236c      	movs	r3, #108	; 0x6c
 8003c0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c10:	2300      	movs	r3, #0
 8003c12:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c14:	f107 031c 	add.w	r3, r7, #28
 8003c18:	4619      	mov	r1, r3
 8003c1a:	486d      	ldr	r0, [pc, #436]	; (8003dd0 <MX_GPIO_Init+0x2f0>)
 8003c1c:	f001 f8b8 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4_ZIGBEE_PA_EN_Pin Speed2_Not_PE7_15_Pin Type_Not_PE8_40_Pin PE9_TIM1_CH1_PFIN_Pin
                           Dir_Not_PE10_14_Pin SPDLIM_Not_PE11_38_Pin CCWLIM_Not_PE12_39_Pin Speed1_not_PE13_41_Pin
                           CWLIM_Not_PE14_13_Pin PE15_RELAY1_Pin PE0_485_MCU_DRV_DIR_Pin PE1_ZIGBEE_EN_Pin */
  GPIO_InitStruct.Pin = PE4_ZIGBEE_PA_EN_Pin|Speed2_Not_PE7_15_Pin|Type_Not_PE8_40_Pin|PE9_TIM1_CH1_PFIN_Pin
 8003c20:	f64f 7393 	movw	r3, #65427	; 0xff93
 8003c24:	61fb      	str	r3, [r7, #28]
                          |Dir_Not_PE10_14_Pin|SPDLIM_Not_PE11_38_Pin|CCWLIM_Not_PE12_39_Pin|Speed1_not_PE13_41_Pin
                          |CWLIM_Not_PE14_13_Pin|PE15_RELAY1_Pin|PE0_485_MCU_DRV_DIR_Pin|PE1_ZIGBEE_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c26:	2301      	movs	r3, #1
 8003c28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c32:	f107 031c 	add.w	r3, r7, #28
 8003c36:	4619      	mov	r1, r3
 8003c38:	4865      	ldr	r0, [pc, #404]	; (8003dd0 <MX_GPIO_Init+0x2f0>)
 8003c3a:	f001 f8a9 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13_USER_BT_MID_Pin CN1_46_ALARM_Pin CN1_47_INSPD_INPOS_Pin CN1_45_NCWOUT_NTQOUT_Pin */
  GPIO_InitStruct.Pin = PC13_USER_BT_MID_Pin|CN1_46_ALARM_Pin|CN1_47_INSPD_INPOS_Pin|CN1_45_NCWOUT_NTQOUT_Pin;
 8003c3e:	f242 0307 	movw	r3, #8199	; 0x2007
 8003c42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c44:	2300      	movs	r3, #0
 8003c46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c4c:	f107 031c 	add.w	r3, r7, #28
 8003c50:	4619      	mov	r1, r3
 8003c52:	4860      	ldr	r0, [pc, #384]	; (8003dd4 <MX_GPIO_Init+0x2f4>)
 8003c54:	f001 f89c 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC3_ZIGBEE_nRST_Pin SerVoReset_PC4_18_Pin Stop_PC5_43_Pin PC8_PR_Pin
                           PC9_ZIGBEE_HGM_EN_Pin PC10_SPI3_SCK_SPARE_Pin */
  GPIO_InitStruct.Pin = PC3_ZIGBEE_nRST_Pin|SerVoReset_PC4_18_Pin|Stop_PC5_43_Pin|PC8_PR_Pin
 8003c58:	f44f 63e7 	mov.w	r3, #1848	; 0x738
 8003c5c:	61fb      	str	r3, [r7, #28]
                          |PC9_ZIGBEE_HGM_EN_Pin|PC10_SPI3_SCK_SPARE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c62:	2300      	movs	r3, #0
 8003c64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c66:	2300      	movs	r3, #0
 8003c68:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c6a:	f107 031c 	add.w	r3, r7, #28
 8003c6e:	4619      	mov	r1, r3
 8003c70:	4858      	ldr	r0, [pc, #352]	; (8003dd4 <MX_GPIO_Init+0x2f4>)
 8003c72:	f001 f88d 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0_UART4_TX_ESP32_RX_Pin */
  GPIO_InitStruct.Pin = PA0_UART4_TX_ESP32_RX_Pin;
 8003c76:	2301      	movs	r3, #1
 8003c78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c82:	2303      	movs	r3, #3
 8003c84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003c86:	2308      	movs	r3, #8
 8003c88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PA0_UART4_TX_ESP32_RX_GPIO_Port, &GPIO_InitStruct);
 8003c8a:	f107 031c 	add.w	r3, r7, #28
 8003c8e:	4619      	mov	r1, r3
 8003c90:	4851      	ldr	r0, [pc, #324]	; (8003dd8 <MX_GPIO_Init+0x2f8>)
 8003c92:	f001 f87d 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2_USER_BT_UP_Pin CN1_20_PCWOUT_PTQOUT_Pin CN1_23_TYPEOUT_Pin PA9_LINE_RECV_SELFTEST_Pin */
  GPIO_InitStruct.Pin = PA2_USER_BT_UP_Pin|CN1_20_PCWOUT_PTQOUT_Pin|CN1_23_TYPEOUT_Pin|PA9_LINE_RECV_SELFTEST_Pin;
 8003c96:	f44f 7325 	mov.w	r3, #660	; 0x294
 8003c9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ca4:	f107 031c 	add.w	r3, r7, #28
 8003ca8:	4619      	mov	r1, r3
 8003caa:	484b      	ldr	r0, [pc, #300]	; (8003dd8 <MX_GPIO_Init+0x2f8>)
 8003cac:	f001 f870 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3_LCD_RST_Pin PA8_LINE_DRV_SELFTEST2_Pin PA10_LINE_DRV_SELFTEST1_Pin PA11_ENC_RECEIV_EN_Pin
                           PA12_LINE_DRV_EN_Pin PA15_SPI3_NSS_SPARE_Pin */
  GPIO_InitStruct.Pin = PA3_LCD_RST_Pin|PA8_LINE_DRV_SELFTEST2_Pin|PA10_LINE_DRV_SELFTEST1_Pin|PA11_ENC_RECEIV_EN_Pin
 8003cb0:	f649 5308 	movw	r3, #40200	; 0x9d08
 8003cb4:	61fb      	str	r3, [r7, #28]
                          |PA12_LINE_DRV_EN_Pin|PA15_SPI3_NSS_SPARE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cc2:	f107 031c 	add.w	r3, r7, #28
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	4843      	ldr	r0, [pc, #268]	; (8003dd8 <MX_GPIO_Init+0x2f8>)
 8003cca:	f001 f861 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : EStop_Not_PB0_17_Pin ArlarmRST_PB1_42_Pin CN1_16_PulseCCLR_Pin PB13_Output_JP7_Pin
                           PB14_POS_CMD_OPC_EN_Pin PB15_485_MCU_PC_DIR_Pin PB5_SPI3_MOSI_SPARE_Pin PB6_RELAY2_Pin */
  GPIO_InitStruct.Pin = EStop_Not_PB0_17_Pin|ArlarmRST_PB1_42_Pin|CN1_16_PulseCCLR_Pin|PB13_Output_JP7_Pin
 8003cce:	f24e 0367 	movw	r3, #57447	; 0xe067
 8003cd2:	61fb      	str	r3, [r7, #28]
                          |PB14_POS_CMD_OPC_EN_Pin|PB15_485_MCU_PC_DIR_Pin|PB5_SPI3_MOSI_SPARE_Pin|PB6_RELAY2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ce0:	f107 031c 	add.w	r3, r7, #28
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	483d      	ldr	r0, [pc, #244]	; (8003ddc <MX_GPIO_Init+0x2fc>)
 8003ce8:	f001 f852 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10_I2C2_SCL_LCD_IOEXP_Pin PB11_I2C2_SDA_LCD_IOEXP_Pin */
  GPIO_InitStruct.Pin = PB10_I2C2_SCL_LCD_IOEXP_Pin|PB11_I2C2_SDA_LCD_IOEXP_Pin;
 8003cec:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003cf0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003cf2:	2312      	movs	r3, #18
 8003cf4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003cfe:	2304      	movs	r3, #4
 8003d00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d02:	f107 031c 	add.w	r3, r7, #28
 8003d06:	4619      	mov	r1, r3
 8003d08:	4834      	ldr	r0, [pc, #208]	; (8003ddc <MX_GPIO_Init+0x2fc>)
 8003d0a:	f001 f841 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12_RELAY3_Pin CN1_19_ZSPD_Pin PB4_SPI3_MISO_SPARE_Pin Input_JP7_Pin */
  GPIO_InitStruct.Pin = PB12_RELAY3_Pin|CN1_19_ZSPD_Pin|PB4_SPI3_MISO_SPARE_Pin|Input_JP7_Pin;
 8003d0e:	f241 2318 	movw	r3, #4632	; 0x1218
 8003d12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d14:	2300      	movs	r3, #0
 8003d16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d1c:	f107 031c 	add.w	r3, r7, #28
 8003d20:	4619      	mov	r1, r3
 8003d22:	482e      	ldr	r0, [pc, #184]	; (8003ddc <MX_GPIO_Init+0x2fc>)
 8003d24:	f001 f834 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003d28:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003d2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d2e:	2302      	movs	r3, #2
 8003d30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d32:	2300      	movs	r3, #0
 8003d34:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d36:	2303      	movs	r3, #3
 8003d38:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003d3a:	2307      	movs	r3, #7
 8003d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d3e:	f107 031c 	add.w	r3, r7, #28
 8003d42:	4619      	mov	r1, r3
 8003d44:	4826      	ldr	r0, [pc, #152]	; (8003de0 <MX_GPIO_Init+0x300>)
 8003d46:	f001 f823 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10_ESP32_EN_Pin */
  GPIO_InitStruct.Pin = PD10_ESP32_EN_Pin;
 8003d4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003d50:	2311      	movs	r3, #17
 8003d52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d54:	2300      	movs	r3, #0
 8003d56:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(PD10_ESP32_EN_GPIO_Port, &GPIO_InitStruct);
 8003d5c:	f107 031c 	add.w	r3, r7, #28
 8003d60:	4619      	mov	r1, r3
 8003d62:	481f      	ldr	r0, [pc, #124]	; (8003de0 <MX_GPIO_Init+0x300>)
 8003d64:	f001 f814 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11_ESP32_BOOT_SEL_Pin PD13_MON1_2_EN_Pin PD15_SPDIN_TRQIN_EN_Pin */
  GPIO_InitStruct.Pin = PD11_ESP32_BOOT_SEL_Pin|PD13_MON1_2_EN_Pin|PD15_SPDIN_TRQIN_EN_Pin;
 8003d68:	f44f 4328 	mov.w	r3, #43008	; 0xa800
 8003d6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d72:	2300      	movs	r3, #0
 8003d74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d76:	2300      	movs	r3, #0
 8003d78:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d7a:	f107 031c 	add.w	r3, r7, #28
 8003d7e:	4619      	mov	r1, r3
 8003d80:	4817      	ldr	r0, [pc, #92]	; (8003de0 <MX_GPIO_Init+0x300>)
 8003d82:	f001 f805 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12_Input_J6_Pin PD14_Input_J6_Pin Input0_J6_DAC_ADC_Pin Input1_J6_DAC_ADC_Pin
                           PD7_A_CODE2_Pin */
  GPIO_InitStruct.Pin = PD12_Input_J6_Pin|PD14_Input_J6_Pin|Input0_J6_DAC_ADC_Pin|Input1_J6_DAC_ADC_Pin
 8003d86:	f245 0383 	movw	r3, #20611	; 0x5083
 8003d8a:	61fb      	str	r3, [r7, #28]
                          |PD7_A_CODE2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d90:	2300      	movs	r3, #0
 8003d92:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d94:	f107 031c 	add.w	r3, r7, #28
 8003d98:	4619      	mov	r1, r3
 8003d9a:	4811      	ldr	r0, [pc, #68]	; (8003de0 <MX_GPIO_Init+0x300>)
 8003d9c:	f000 fff8 	bl	8004d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB7_I2C1_SDA_DAC_ADC_Pin PB8_I2C1_SCL_DAC_ADC_Pin */
  GPIO_InitStruct.Pin = PB7_I2C1_SDA_DAC_ADC_Pin|PB8_I2C1_SCL_DAC_ADC_Pin;
 8003da0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003da4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003da6:	2312      	movs	r3, #18
 8003da8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003daa:	2301      	movs	r3, #1
 8003dac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dae:	2303      	movs	r3, #3
 8003db0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003db2:	2304      	movs	r3, #4
 8003db4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003db6:	f107 031c 	add.w	r3, r7, #28
 8003dba:	4619      	mov	r1, r3
 8003dbc:	4807      	ldr	r0, [pc, #28]	; (8003ddc <MX_GPIO_Init+0x2fc>)
 8003dbe:	f000 ffe7 	bl	8004d90 <HAL_GPIO_Init>

}
 8003dc2:	bf00      	nop
 8003dc4:	3730      	adds	r7, #48	; 0x30
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	40023800 	.word	0x40023800
 8003dd0:	40021000 	.word	0x40021000
 8003dd4:	40020800 	.word	0x40020800
 8003dd8:	40020000 	.word	0x40020000
 8003ddc:	40020400 	.word	0x40020400
 8003de0:	40020c00 	.word	0x40020c00

08003de4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8003de8:	e7fe      	b.n	8003de8 <Error_Handler+0x4>
	...

08003dec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003df2:	2300      	movs	r3, #0
 8003df4:	607b      	str	r3, [r7, #4]
 8003df6:	4b10      	ldr	r3, [pc, #64]	; (8003e38 <HAL_MspInit+0x4c>)
 8003df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dfa:	4a0f      	ldr	r2, [pc, #60]	; (8003e38 <HAL_MspInit+0x4c>)
 8003dfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e00:	6453      	str	r3, [r2, #68]	; 0x44
 8003e02:	4b0d      	ldr	r3, [pc, #52]	; (8003e38 <HAL_MspInit+0x4c>)
 8003e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e0a:	607b      	str	r3, [r7, #4]
 8003e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e0e:	2300      	movs	r3, #0
 8003e10:	603b      	str	r3, [r7, #0]
 8003e12:	4b09      	ldr	r3, [pc, #36]	; (8003e38 <HAL_MspInit+0x4c>)
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	4a08      	ldr	r2, [pc, #32]	; (8003e38 <HAL_MspInit+0x4c>)
 8003e18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e1e:	4b06      	ldr	r3, [pc, #24]	; (8003e38 <HAL_MspInit+0x4c>)
 8003e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e26:	603b      	str	r3, [r7, #0]
 8003e28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e2a:	bf00      	nop
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	40023800 	.word	0x40023800

08003e3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b08c      	sub	sp, #48	; 0x30
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e44:	f107 031c 	add.w	r3, r7, #28
 8003e48:	2200      	movs	r2, #0
 8003e4a:	601a      	str	r2, [r3, #0]
 8003e4c:	605a      	str	r2, [r3, #4]
 8003e4e:	609a      	str	r2, [r3, #8]
 8003e50:	60da      	str	r2, [r3, #12]
 8003e52:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e5c:	d12c      	bne.n	8003eb8 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003e5e:	2300      	movs	r3, #0
 8003e60:	61bb      	str	r3, [r7, #24]
 8003e62:	4b30      	ldr	r3, [pc, #192]	; (8003f24 <HAL_TIM_Base_MspInit+0xe8>)
 8003e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e66:	4a2f      	ldr	r2, [pc, #188]	; (8003f24 <HAL_TIM_Base_MspInit+0xe8>)
 8003e68:	f043 0301 	orr.w	r3, r3, #1
 8003e6c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e6e:	4b2d      	ldr	r3, [pc, #180]	; (8003f24 <HAL_TIM_Base_MspInit+0xe8>)
 8003e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	61bb      	str	r3, [r7, #24]
 8003e78:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	617b      	str	r3, [r7, #20]
 8003e7e:	4b29      	ldr	r3, [pc, #164]	; (8003f24 <HAL_TIM_Base_MspInit+0xe8>)
 8003e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e82:	4a28      	ldr	r2, [pc, #160]	; (8003f24 <HAL_TIM_Base_MspInit+0xe8>)
 8003e84:	f043 0301 	orr.w	r3, r3, #1
 8003e88:	6313      	str	r3, [r2, #48]	; 0x30
 8003e8a:	4b26      	ldr	r3, [pc, #152]	; (8003f24 <HAL_TIM_Base_MspInit+0xe8>)
 8003e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	617b      	str	r3, [r7, #20]
 8003e94:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = PA1_TIM2_CH2_ENC_PBO_Pin|PA5_TIM2_CH1_ENC_PAO_Pin;
 8003e96:	2322      	movs	r3, #34	; 0x22
 8003e98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eaa:	f107 031c 	add.w	r3, r7, #28
 8003eae:	4619      	mov	r1, r3
 8003eb0:	481d      	ldr	r0, [pc, #116]	; (8003f28 <HAL_TIM_Base_MspInit+0xec>)
 8003eb2:	f000 ff6d 	bl	8004d90 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003eb6:	e030      	b.n	8003f1a <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM3)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a1b      	ldr	r2, [pc, #108]	; (8003f2c <HAL_TIM_Base_MspInit+0xf0>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d12b      	bne.n	8003f1a <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	613b      	str	r3, [r7, #16]
 8003ec6:	4b17      	ldr	r3, [pc, #92]	; (8003f24 <HAL_TIM_Base_MspInit+0xe8>)
 8003ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eca:	4a16      	ldr	r2, [pc, #88]	; (8003f24 <HAL_TIM_Base_MspInit+0xe8>)
 8003ecc:	f043 0302 	orr.w	r3, r3, #2
 8003ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ed2:	4b14      	ldr	r3, [pc, #80]	; (8003f24 <HAL_TIM_Base_MspInit+0xe8>)
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	613b      	str	r3, [r7, #16]
 8003edc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ede:	2300      	movs	r3, #0
 8003ee0:	60fb      	str	r3, [r7, #12]
 8003ee2:	4b10      	ldr	r3, [pc, #64]	; (8003f24 <HAL_TIM_Base_MspInit+0xe8>)
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee6:	4a0f      	ldr	r2, [pc, #60]	; (8003f24 <HAL_TIM_Base_MspInit+0xe8>)
 8003ee8:	f043 0301 	orr.w	r3, r3, #1
 8003eec:	6313      	str	r3, [r2, #48]	; 0x30
 8003eee:	4b0d      	ldr	r3, [pc, #52]	; (8003f24 <HAL_TIM_Base_MspInit+0xe8>)
 8003ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef2:	f003 0301 	and.w	r3, r3, #1
 8003ef6:	60fb      	str	r3, [r7, #12]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PA6_TIM3_CH1_ENC_PZO_Pin;
 8003efa:	2340      	movs	r3, #64	; 0x40
 8003efc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003efe:	2302      	movs	r3, #2
 8003f00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f02:	2300      	movs	r3, #0
 8003f04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f06:	2300      	movs	r3, #0
 8003f08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PA6_TIM3_CH1_ENC_PZO_GPIO_Port, &GPIO_InitStruct);
 8003f0e:	f107 031c 	add.w	r3, r7, #28
 8003f12:	4619      	mov	r1, r3
 8003f14:	4804      	ldr	r0, [pc, #16]	; (8003f28 <HAL_TIM_Base_MspInit+0xec>)
 8003f16:	f000 ff3b 	bl	8004d90 <HAL_GPIO_Init>
}
 8003f1a:	bf00      	nop
 8003f1c:	3730      	adds	r7, #48	; 0x30
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	40023800 	.word	0x40023800
 8003f28:	40020000 	.word	0x40020000
 8003f2c:	40000400 	.word	0x40000400

08003f30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b08c      	sub	sp, #48	; 0x30
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f38:	f107 031c 	add.w	r3, r7, #28
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	601a      	str	r2, [r3, #0]
 8003f40:	605a      	str	r2, [r3, #4]
 8003f42:	609a      	str	r2, [r3, #8]
 8003f44:	60da      	str	r2, [r3, #12]
 8003f46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a45      	ldr	r2, [pc, #276]	; (8004064 <HAL_UART_MspInit+0x134>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d153      	bne.n	8003ffa <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8003f52:	2300      	movs	r3, #0
 8003f54:	61bb      	str	r3, [r7, #24]
 8003f56:	4b44      	ldr	r3, [pc, #272]	; (8004068 <HAL_UART_MspInit+0x138>)
 8003f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5a:	4a43      	ldr	r2, [pc, #268]	; (8004068 <HAL_UART_MspInit+0x138>)
 8003f5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f60:	6413      	str	r3, [r2, #64]	; 0x40
 8003f62:	4b41      	ldr	r3, [pc, #260]	; (8004068 <HAL_UART_MspInit+0x138>)
 8003f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f6a:	61bb      	str	r3, [r7, #24]
 8003f6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f6e:	2300      	movs	r3, #0
 8003f70:	617b      	str	r3, [r7, #20]
 8003f72:	4b3d      	ldr	r3, [pc, #244]	; (8004068 <HAL_UART_MspInit+0x138>)
 8003f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f76:	4a3c      	ldr	r2, [pc, #240]	; (8004068 <HAL_UART_MspInit+0x138>)
 8003f78:	f043 0304 	orr.w	r3, r3, #4
 8003f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f7e:	4b3a      	ldr	r3, [pc, #232]	; (8004068 <HAL_UART_MspInit+0x138>)
 8003f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f82:	f003 0304 	and.w	r3, r3, #4
 8003f86:	617b      	str	r3, [r7, #20]
 8003f88:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	613b      	str	r3, [r7, #16]
 8003f8e:	4b36      	ldr	r3, [pc, #216]	; (8004068 <HAL_UART_MspInit+0x138>)
 8003f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f92:	4a35      	ldr	r2, [pc, #212]	; (8004068 <HAL_UART_MspInit+0x138>)
 8003f94:	f043 0308 	orr.w	r3, r3, #8
 8003f98:	6313      	str	r3, [r2, #48]	; 0x30
 8003f9a:	4b33      	ldr	r3, [pc, #204]	; (8004068 <HAL_UART_MspInit+0x138>)
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9e:	f003 0308 	and.w	r3, r3, #8
 8003fa2:	613b      	str	r3, [r7, #16]
 8003fa4:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = PC12_UART5_TX_485_MCU_DRV_Pin;
 8003fa6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003faa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fac:	2302      	movs	r3, #2
 8003fae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003fb8:	2308      	movs	r3, #8
 8003fba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PC12_UART5_TX_485_MCU_DRV_GPIO_Port, &GPIO_InitStruct);
 8003fbc:	f107 031c 	add.w	r3, r7, #28
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	482a      	ldr	r0, [pc, #168]	; (800406c <HAL_UART_MspInit+0x13c>)
 8003fc4:	f000 fee4 	bl	8004d90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PD2_UART5_RX_485_MCU_DRV_Pin;
 8003fc8:	2304      	movs	r3, #4
 8003fca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fcc:	2302      	movs	r3, #2
 8003fce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003fd8:	2308      	movs	r3, #8
 8003fda:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PD2_UART5_RX_485_MCU_DRV_GPIO_Port, &GPIO_InitStruct);
 8003fdc:	f107 031c 	add.w	r3, r7, #28
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	4823      	ldr	r0, [pc, #140]	; (8004070 <HAL_UART_MspInit+0x140>)
 8003fe4:	f000 fed4 	bl	8004d90 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8003fe8:	2200      	movs	r2, #0
 8003fea:	2100      	movs	r1, #0
 8003fec:	2035      	movs	r0, #53	; 0x35
 8003fee:	f000 fb1e 	bl	800462e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8003ff2:	2035      	movs	r0, #53	; 0x35
 8003ff4:	f000 fb37 	bl	8004666 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003ff8:	e030      	b.n	800405c <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART6)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a1d      	ldr	r2, [pc, #116]	; (8004074 <HAL_UART_MspInit+0x144>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d12b      	bne.n	800405c <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004004:	2300      	movs	r3, #0
 8004006:	60fb      	str	r3, [r7, #12]
 8004008:	4b17      	ldr	r3, [pc, #92]	; (8004068 <HAL_UART_MspInit+0x138>)
 800400a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400c:	4a16      	ldr	r2, [pc, #88]	; (8004068 <HAL_UART_MspInit+0x138>)
 800400e:	f043 0320 	orr.w	r3, r3, #32
 8004012:	6453      	str	r3, [r2, #68]	; 0x44
 8004014:	4b14      	ldr	r3, [pc, #80]	; (8004068 <HAL_UART_MspInit+0x138>)
 8004016:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004018:	f003 0320 	and.w	r3, r3, #32
 800401c:	60fb      	str	r3, [r7, #12]
 800401e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004020:	2300      	movs	r3, #0
 8004022:	60bb      	str	r3, [r7, #8]
 8004024:	4b10      	ldr	r3, [pc, #64]	; (8004068 <HAL_UART_MspInit+0x138>)
 8004026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004028:	4a0f      	ldr	r2, [pc, #60]	; (8004068 <HAL_UART_MspInit+0x138>)
 800402a:	f043 0304 	orr.w	r3, r3, #4
 800402e:	6313      	str	r3, [r2, #48]	; 0x30
 8004030:	4b0d      	ldr	r3, [pc, #52]	; (8004068 <HAL_UART_MspInit+0x138>)
 8004032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004034:	f003 0304 	and.w	r3, r3, #4
 8004038:	60bb      	str	r3, [r7, #8]
 800403a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800403c:	23c0      	movs	r3, #192	; 0xc0
 800403e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004040:	2302      	movs	r3, #2
 8004042:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004044:	2300      	movs	r3, #0
 8004046:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004048:	2303      	movs	r3, #3
 800404a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800404c:	2308      	movs	r3, #8
 800404e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004050:	f107 031c 	add.w	r3, r7, #28
 8004054:	4619      	mov	r1, r3
 8004056:	4805      	ldr	r0, [pc, #20]	; (800406c <HAL_UART_MspInit+0x13c>)
 8004058:	f000 fe9a 	bl	8004d90 <HAL_GPIO_Init>
}
 800405c:	bf00      	nop
 800405e:	3730      	adds	r7, #48	; 0x30
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	40005000 	.word	0x40005000
 8004068:	40023800 	.word	0x40023800
 800406c:	40020800 	.word	0x40020800
 8004070:	40020c00 	.word	0x40020c00
 8004074:	40011400 	.word	0x40011400

08004078 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004078:	b480      	push	{r7}
 800407a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800407c:	e7fe      	b.n	800407c <NMI_Handler+0x4>

0800407e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800407e:	b480      	push	{r7}
 8004080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004082:	e7fe      	b.n	8004082 <HardFault_Handler+0x4>

08004084 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004084:	b480      	push	{r7}
 8004086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004088:	e7fe      	b.n	8004088 <MemManage_Handler+0x4>

0800408a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800408a:	b480      	push	{r7}
 800408c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800408e:	e7fe      	b.n	800408e <BusFault_Handler+0x4>

08004090 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004090:	b480      	push	{r7}
 8004092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004094:	e7fe      	b.n	8004094 <UsageFault_Handler+0x4>

08004096 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004096:	b480      	push	{r7}
 8004098:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800409a:	bf00      	nop
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80040a4:	b480      	push	{r7}
 80040a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80040a8:	bf00      	nop
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr

080040b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80040b2:	b480      	push	{r7}
 80040b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80040b6:	bf00      	nop
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80040c4:	f000 f97e 	bl	80043c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80040c8:	bf00      	nop
 80040ca:	bd80      	pop	{r7, pc}

080040cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80040d0:	4802      	ldr	r0, [pc, #8]	; (80040dc <TIM2_IRQHandler+0x10>)
 80040d2:	f001 fde5 	bl	8005ca0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80040d6:	bf00      	nop
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	20000220 	.word	0x20000220

080040e0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80040e4:	4802      	ldr	r0, [pc, #8]	; (80040f0 <TIM3_IRQHandler+0x10>)
 80040e6:	f001 fddb 	bl	8005ca0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80040ea:	bf00      	nop
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	20000268 	.word	0x20000268

080040f4 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80040f8:	4802      	ldr	r0, [pc, #8]	; (8004104 <UART5_IRQHandler+0x10>)
 80040fa:	f002 fc69 	bl	80069d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80040fe:	bf00      	nop
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	200002b0 	.word	0x200002b0

08004108 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800410c:	4802      	ldr	r0, [pc, #8]	; (8004118 <USART6_IRQHandler+0x10>)
 800410e:	f002 fc5f 	bl	80069d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8004112:	bf00      	nop
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	200002f4 	.word	0x200002f4

0800411c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800411c:	b480      	push	{r7}
 800411e:	af00      	add	r7, sp, #0
	return 1;
 8004120:	2301      	movs	r3, #1
}
 8004122:	4618      	mov	r0, r3
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <_kill>:

int _kill(int pid, int sig)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004136:	f003 fbb7 	bl	80078a8 <__errno>
 800413a:	4603      	mov	r3, r0
 800413c:	2216      	movs	r2, #22
 800413e:	601a      	str	r2, [r3, #0]
	return -1;
 8004140:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004144:	4618      	mov	r0, r3
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <_exit>:

void _exit (int status)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004154:	f04f 31ff 	mov.w	r1, #4294967295
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f7ff ffe7 	bl	800412c <_kill>
	while (1) {}		/* Make sure we hang here */
 800415e:	e7fe      	b.n	800415e <_exit+0x12>

08004160 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b086      	sub	sp, #24
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800416c:	2300      	movs	r3, #0
 800416e:	617b      	str	r3, [r7, #20]
 8004170:	e00a      	b.n	8004188 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004172:	f3af 8000 	nop.w
 8004176:	4601      	mov	r1, r0
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	1c5a      	adds	r2, r3, #1
 800417c:	60ba      	str	r2, [r7, #8]
 800417e:	b2ca      	uxtb	r2, r1
 8004180:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	3301      	adds	r3, #1
 8004186:	617b      	str	r3, [r7, #20]
 8004188:	697a      	ldr	r2, [r7, #20]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	429a      	cmp	r2, r3
 800418e:	dbf0      	blt.n	8004172 <_read+0x12>
	}

return len;
 8004190:	687b      	ldr	r3, [r7, #4]
}
 8004192:	4618      	mov	r0, r3
 8004194:	3718      	adds	r7, #24
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800419a:	b580      	push	{r7, lr}
 800419c:	b086      	sub	sp, #24
 800419e:	af00      	add	r7, sp, #0
 80041a0:	60f8      	str	r0, [r7, #12]
 80041a2:	60b9      	str	r1, [r7, #8]
 80041a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041a6:	2300      	movs	r3, #0
 80041a8:	617b      	str	r3, [r7, #20]
 80041aa:	e009      	b.n	80041c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	1c5a      	adds	r2, r3, #1
 80041b0:	60ba      	str	r2, [r7, #8]
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	4618      	mov	r0, r3
 80041b6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	3301      	adds	r3, #1
 80041be:	617b      	str	r3, [r7, #20]
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	dbf1      	blt.n	80041ac <_write+0x12>
	}
	return len;
 80041c8:	687b      	ldr	r3, [r7, #4]
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3718      	adds	r7, #24
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <_close>:

int _close(int file)
{
 80041d2:	b480      	push	{r7}
 80041d4:	b083      	sub	sp, #12
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
	return -1;
 80041da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80041de:	4618      	mov	r0, r3
 80041e0:	370c      	adds	r7, #12
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr

080041ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80041ea:	b480      	push	{r7}
 80041ec:	b083      	sub	sp, #12
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	6078      	str	r0, [r7, #4]
 80041f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80041fa:	605a      	str	r2, [r3, #4]
	return 0;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	370c      	adds	r7, #12
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr

0800420a <_isatty>:

int _isatty(int file)
{
 800420a:	b480      	push	{r7}
 800420c:	b083      	sub	sp, #12
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
	return 1;
 8004212:	2301      	movs	r3, #1
}
 8004214:	4618      	mov	r0, r3
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	607a      	str	r2, [r7, #4]
	return 0;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3714      	adds	r7, #20
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
	...

0800423c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b086      	sub	sp, #24
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004244:	4a14      	ldr	r2, [pc, #80]	; (8004298 <_sbrk+0x5c>)
 8004246:	4b15      	ldr	r3, [pc, #84]	; (800429c <_sbrk+0x60>)
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004250:	4b13      	ldr	r3, [pc, #76]	; (80042a0 <_sbrk+0x64>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d102      	bne.n	800425e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004258:	4b11      	ldr	r3, [pc, #68]	; (80042a0 <_sbrk+0x64>)
 800425a:	4a12      	ldr	r2, [pc, #72]	; (80042a4 <_sbrk+0x68>)
 800425c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800425e:	4b10      	ldr	r3, [pc, #64]	; (80042a0 <_sbrk+0x64>)
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4413      	add	r3, r2
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	429a      	cmp	r2, r3
 800426a:	d207      	bcs.n	800427c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800426c:	f003 fb1c 	bl	80078a8 <__errno>
 8004270:	4603      	mov	r3, r0
 8004272:	220c      	movs	r2, #12
 8004274:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004276:	f04f 33ff 	mov.w	r3, #4294967295
 800427a:	e009      	b.n	8004290 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800427c:	4b08      	ldr	r3, [pc, #32]	; (80042a0 <_sbrk+0x64>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004282:	4b07      	ldr	r3, [pc, #28]	; (80042a0 <_sbrk+0x64>)
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4413      	add	r3, r2
 800428a:	4a05      	ldr	r2, [pc, #20]	; (80042a0 <_sbrk+0x64>)
 800428c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800428e:	68fb      	ldr	r3, [r7, #12]
}
 8004290:	4618      	mov	r0, r3
 8004292:	3718      	adds	r7, #24
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	20020000 	.word	0x20020000
 800429c:	00000400 	.word	0x00000400
 80042a0:	200033e0 	.word	0x200033e0
 80042a4:	20003418 	.word	0x20003418

080042a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80042a8:	b480      	push	{r7}
 80042aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80042ac:	4b06      	ldr	r3, [pc, #24]	; (80042c8 <SystemInit+0x20>)
 80042ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042b2:	4a05      	ldr	r2, [pc, #20]	; (80042c8 <SystemInit+0x20>)
 80042b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80042b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80042bc:	bf00      	nop
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	e000ed00 	.word	0xe000ed00

080042cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80042cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004304 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80042d0:	480d      	ldr	r0, [pc, #52]	; (8004308 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80042d2:	490e      	ldr	r1, [pc, #56]	; (800430c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80042d4:	4a0e      	ldr	r2, [pc, #56]	; (8004310 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80042d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80042d8:	e002      	b.n	80042e0 <LoopCopyDataInit>

080042da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80042da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80042dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80042de:	3304      	adds	r3, #4

080042e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80042e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80042e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80042e4:	d3f9      	bcc.n	80042da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80042e6:	4a0b      	ldr	r2, [pc, #44]	; (8004314 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80042e8:	4c0b      	ldr	r4, [pc, #44]	; (8004318 <LoopFillZerobss+0x26>)
  movs r3, #0
 80042ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80042ec:	e001      	b.n	80042f2 <LoopFillZerobss>

080042ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80042ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80042f0:	3204      	adds	r2, #4

080042f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80042f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80042f4:	d3fb      	bcc.n	80042ee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80042f6:	f7ff ffd7 	bl	80042a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80042fa:	f003 fadb 	bl	80078b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80042fe:	f7fe fe2f 	bl	8002f60 <main>
  bx  lr    
 8004302:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004304:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004308:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800430c:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8004310:	0800c918 	.word	0x0800c918
  ldr r2, =_sbss
 8004314:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8004318:	20003418 	.word	0x20003418

0800431c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800431c:	e7fe      	b.n	800431c <ADC_IRQHandler>
	...

08004320 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004324:	4b0e      	ldr	r3, [pc, #56]	; (8004360 <HAL_Init+0x40>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a0d      	ldr	r2, [pc, #52]	; (8004360 <HAL_Init+0x40>)
 800432a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800432e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004330:	4b0b      	ldr	r3, [pc, #44]	; (8004360 <HAL_Init+0x40>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a0a      	ldr	r2, [pc, #40]	; (8004360 <HAL_Init+0x40>)
 8004336:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800433a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800433c:	4b08      	ldr	r3, [pc, #32]	; (8004360 <HAL_Init+0x40>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a07      	ldr	r2, [pc, #28]	; (8004360 <HAL_Init+0x40>)
 8004342:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004346:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004348:	2003      	movs	r0, #3
 800434a:	f000 f965 	bl	8004618 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800434e:	2000      	movs	r0, #0
 8004350:	f000 f808 	bl	8004364 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004354:	f7ff fd4a 	bl	8003dec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	40023c00 	.word	0x40023c00

08004364 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b082      	sub	sp, #8
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800436c:	4b12      	ldr	r3, [pc, #72]	; (80043b8 <HAL_InitTick+0x54>)
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	4b12      	ldr	r3, [pc, #72]	; (80043bc <HAL_InitTick+0x58>)
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	4619      	mov	r1, r3
 8004376:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800437a:	fbb3 f3f1 	udiv	r3, r3, r1
 800437e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004382:	4618      	mov	r0, r3
 8004384:	f000 f981 	bl	800468a <HAL_SYSTICK_Config>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d001      	beq.n	8004392 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e00e      	b.n	80043b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b0f      	cmp	r3, #15
 8004396:	d80a      	bhi.n	80043ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004398:	2200      	movs	r2, #0
 800439a:	6879      	ldr	r1, [r7, #4]
 800439c:	f04f 30ff 	mov.w	r0, #4294967295
 80043a0:	f000 f945 	bl	800462e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80043a4:	4a06      	ldr	r2, [pc, #24]	; (80043c0 <HAL_InitTick+0x5c>)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80043aa:	2300      	movs	r3, #0
 80043ac:	e000      	b.n	80043b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3708      	adds	r7, #8
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	20000010 	.word	0x20000010
 80043bc:	20000018 	.word	0x20000018
 80043c0:	20000014 	.word	0x20000014

080043c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043c4:	b480      	push	{r7}
 80043c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043c8:	4b06      	ldr	r3, [pc, #24]	; (80043e4 <HAL_IncTick+0x20>)
 80043ca:	781b      	ldrb	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	4b06      	ldr	r3, [pc, #24]	; (80043e8 <HAL_IncTick+0x24>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4413      	add	r3, r2
 80043d4:	4a04      	ldr	r2, [pc, #16]	; (80043e8 <HAL_IncTick+0x24>)
 80043d6:	6013      	str	r3, [r2, #0]
}
 80043d8:	bf00      	nop
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	20000018 	.word	0x20000018
 80043e8:	200033e4 	.word	0x200033e4

080043ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043ec:	b480      	push	{r7}
 80043ee:	af00      	add	r7, sp, #0
  return uwTick;
 80043f0:	4b03      	ldr	r3, [pc, #12]	; (8004400 <HAL_GetTick+0x14>)
 80043f2:	681b      	ldr	r3, [r3, #0]
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	200033e4 	.word	0x200033e4

08004404 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800440c:	f7ff ffee 	bl	80043ec <HAL_GetTick>
 8004410:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441c:	d005      	beq.n	800442a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800441e:	4b0a      	ldr	r3, [pc, #40]	; (8004448 <HAL_Delay+0x44>)
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	461a      	mov	r2, r3
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	4413      	add	r3, r2
 8004428:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800442a:	bf00      	nop
 800442c:	f7ff ffde 	bl	80043ec <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	68fa      	ldr	r2, [r7, #12]
 8004438:	429a      	cmp	r2, r3
 800443a:	d8f7      	bhi.n	800442c <HAL_Delay+0x28>
  {
  }
}
 800443c:	bf00      	nop
 800443e:	bf00      	nop
 8004440:	3710      	adds	r7, #16
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	20000018 	.word	0x20000018

0800444c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f003 0307 	and.w	r3, r3, #7
 800445a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800445c:	4b0c      	ldr	r3, [pc, #48]	; (8004490 <__NVIC_SetPriorityGrouping+0x44>)
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004462:	68ba      	ldr	r2, [r7, #8]
 8004464:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004468:	4013      	ands	r3, r2
 800446a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004474:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004478:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800447c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800447e:	4a04      	ldr	r2, [pc, #16]	; (8004490 <__NVIC_SetPriorityGrouping+0x44>)
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	60d3      	str	r3, [r2, #12]
}
 8004484:	bf00      	nop
 8004486:	3714      	adds	r7, #20
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr
 8004490:	e000ed00 	.word	0xe000ed00

08004494 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004494:	b480      	push	{r7}
 8004496:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004498:	4b04      	ldr	r3, [pc, #16]	; (80044ac <__NVIC_GetPriorityGrouping+0x18>)
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	0a1b      	lsrs	r3, r3, #8
 800449e:	f003 0307 	and.w	r3, r3, #7
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr
 80044ac:	e000ed00 	.word	0xe000ed00

080044b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	4603      	mov	r3, r0
 80044b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	db0b      	blt.n	80044da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044c2:	79fb      	ldrb	r3, [r7, #7]
 80044c4:	f003 021f 	and.w	r2, r3, #31
 80044c8:	4907      	ldr	r1, [pc, #28]	; (80044e8 <__NVIC_EnableIRQ+0x38>)
 80044ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ce:	095b      	lsrs	r3, r3, #5
 80044d0:	2001      	movs	r0, #1
 80044d2:	fa00 f202 	lsl.w	r2, r0, r2
 80044d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80044da:	bf00      	nop
 80044dc:	370c      	adds	r7, #12
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	e000e100 	.word	0xe000e100

080044ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	4603      	mov	r3, r0
 80044f4:	6039      	str	r1, [r7, #0]
 80044f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	db0a      	blt.n	8004516 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	b2da      	uxtb	r2, r3
 8004504:	490c      	ldr	r1, [pc, #48]	; (8004538 <__NVIC_SetPriority+0x4c>)
 8004506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800450a:	0112      	lsls	r2, r2, #4
 800450c:	b2d2      	uxtb	r2, r2
 800450e:	440b      	add	r3, r1
 8004510:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004514:	e00a      	b.n	800452c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	b2da      	uxtb	r2, r3
 800451a:	4908      	ldr	r1, [pc, #32]	; (800453c <__NVIC_SetPriority+0x50>)
 800451c:	79fb      	ldrb	r3, [r7, #7]
 800451e:	f003 030f 	and.w	r3, r3, #15
 8004522:	3b04      	subs	r3, #4
 8004524:	0112      	lsls	r2, r2, #4
 8004526:	b2d2      	uxtb	r2, r2
 8004528:	440b      	add	r3, r1
 800452a:	761a      	strb	r2, [r3, #24]
}
 800452c:	bf00      	nop
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr
 8004538:	e000e100 	.word	0xe000e100
 800453c:	e000ed00 	.word	0xe000ed00

08004540 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004540:	b480      	push	{r7}
 8004542:	b089      	sub	sp, #36	; 0x24
 8004544:	af00      	add	r7, sp, #0
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	f003 0307 	and.w	r3, r3, #7
 8004552:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004554:	69fb      	ldr	r3, [r7, #28]
 8004556:	f1c3 0307 	rsb	r3, r3, #7
 800455a:	2b04      	cmp	r3, #4
 800455c:	bf28      	it	cs
 800455e:	2304      	movcs	r3, #4
 8004560:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	3304      	adds	r3, #4
 8004566:	2b06      	cmp	r3, #6
 8004568:	d902      	bls.n	8004570 <NVIC_EncodePriority+0x30>
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	3b03      	subs	r3, #3
 800456e:	e000      	b.n	8004572 <NVIC_EncodePriority+0x32>
 8004570:	2300      	movs	r3, #0
 8004572:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004574:	f04f 32ff 	mov.w	r2, #4294967295
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	fa02 f303 	lsl.w	r3, r2, r3
 800457e:	43da      	mvns	r2, r3
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	401a      	ands	r2, r3
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004588:	f04f 31ff 	mov.w	r1, #4294967295
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	fa01 f303 	lsl.w	r3, r1, r3
 8004592:	43d9      	mvns	r1, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004598:	4313      	orrs	r3, r2
         );
}
 800459a:	4618      	mov	r0, r3
 800459c:	3724      	adds	r7, #36	; 0x24
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
	...

080045a8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80045ac:	f3bf 8f4f 	dsb	sy
}
 80045b0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80045b2:	4b06      	ldr	r3, [pc, #24]	; (80045cc <__NVIC_SystemReset+0x24>)
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80045ba:	4904      	ldr	r1, [pc, #16]	; (80045cc <__NVIC_SystemReset+0x24>)
 80045bc:	4b04      	ldr	r3, [pc, #16]	; (80045d0 <__NVIC_SystemReset+0x28>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80045c2:	f3bf 8f4f 	dsb	sy
}
 80045c6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80045c8:	bf00      	nop
 80045ca:	e7fd      	b.n	80045c8 <__NVIC_SystemReset+0x20>
 80045cc:	e000ed00 	.word	0xe000ed00
 80045d0:	05fa0004 	.word	0x05fa0004

080045d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b082      	sub	sp, #8
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	3b01      	subs	r3, #1
 80045e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80045e4:	d301      	bcc.n	80045ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80045e6:	2301      	movs	r3, #1
 80045e8:	e00f      	b.n	800460a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045ea:	4a0a      	ldr	r2, [pc, #40]	; (8004614 <SysTick_Config+0x40>)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	3b01      	subs	r3, #1
 80045f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80045f2:	210f      	movs	r1, #15
 80045f4:	f04f 30ff 	mov.w	r0, #4294967295
 80045f8:	f7ff ff78 	bl	80044ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045fc:	4b05      	ldr	r3, [pc, #20]	; (8004614 <SysTick_Config+0x40>)
 80045fe:	2200      	movs	r2, #0
 8004600:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004602:	4b04      	ldr	r3, [pc, #16]	; (8004614 <SysTick_Config+0x40>)
 8004604:	2207      	movs	r2, #7
 8004606:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3708      	adds	r7, #8
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	e000e010 	.word	0xe000e010

08004618 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f7ff ff13 	bl	800444c <__NVIC_SetPriorityGrouping>
}
 8004626:	bf00      	nop
 8004628:	3708      	adds	r7, #8
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800462e:	b580      	push	{r7, lr}
 8004630:	b086      	sub	sp, #24
 8004632:	af00      	add	r7, sp, #0
 8004634:	4603      	mov	r3, r0
 8004636:	60b9      	str	r1, [r7, #8]
 8004638:	607a      	str	r2, [r7, #4]
 800463a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800463c:	2300      	movs	r3, #0
 800463e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004640:	f7ff ff28 	bl	8004494 <__NVIC_GetPriorityGrouping>
 8004644:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004646:	687a      	ldr	r2, [r7, #4]
 8004648:	68b9      	ldr	r1, [r7, #8]
 800464a:	6978      	ldr	r0, [r7, #20]
 800464c:	f7ff ff78 	bl	8004540 <NVIC_EncodePriority>
 8004650:	4602      	mov	r2, r0
 8004652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004656:	4611      	mov	r1, r2
 8004658:	4618      	mov	r0, r3
 800465a:	f7ff ff47 	bl	80044ec <__NVIC_SetPriority>
}
 800465e:	bf00      	nop
 8004660:	3718      	adds	r7, #24
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004666:	b580      	push	{r7, lr}
 8004668:	b082      	sub	sp, #8
 800466a:	af00      	add	r7, sp, #0
 800466c:	4603      	mov	r3, r0
 800466e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004674:	4618      	mov	r0, r3
 8004676:	f7ff ff1b 	bl	80044b0 <__NVIC_EnableIRQ>
}
 800467a:	bf00      	nop
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8004682:	b580      	push	{r7, lr}
 8004684:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8004686:	f7ff ff8f 	bl	80045a8 <__NVIC_SystemReset>

0800468a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800468a:	b580      	push	{r7, lr}
 800468c:	b082      	sub	sp, #8
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7ff ff9e 	bl	80045d4 <SysTick_Config>
 8004698:	4603      	mov	r3, r0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3708      	adds	r7, #8
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80046a2:	b580      	push	{r7, lr}
 80046a4:	b084      	sub	sp, #16
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046ae:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80046b0:	f7ff fe9c 	bl	80043ec <HAL_GetTick>
 80046b4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d008      	beq.n	80046d4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2280      	movs	r2, #128	; 0x80
 80046c6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e052      	b.n	800477a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f022 0216 	bic.w	r2, r2, #22
 80046e2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	695a      	ldr	r2, [r3, #20]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046f2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d103      	bne.n	8004704 <HAL_DMA_Abort+0x62>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004700:	2b00      	cmp	r3, #0
 8004702:	d007      	beq.n	8004714 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f022 0208 	bic.w	r2, r2, #8
 8004712:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f022 0201 	bic.w	r2, r2, #1
 8004722:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004724:	e013      	b.n	800474e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004726:	f7ff fe61 	bl	80043ec <HAL_GetTick>
 800472a:	4602      	mov	r2, r0
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	1ad3      	subs	r3, r2, r3
 8004730:	2b05      	cmp	r3, #5
 8004732:	d90c      	bls.n	800474e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2220      	movs	r2, #32
 8004738:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2203      	movs	r2, #3
 800473e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e015      	b.n	800477a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	2b00      	cmp	r3, #0
 800475a:	d1e4      	bne.n	8004726 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004760:	223f      	movs	r2, #63	; 0x3f
 8004762:	409a      	lsls	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}

08004782 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004782:	b480      	push	{r7}
 8004784:	b083      	sub	sp, #12
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b02      	cmp	r3, #2
 8004794:	d004      	beq.n	80047a0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2280      	movs	r2, #128	; 0x80
 800479a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e00c      	b.n	80047ba <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2205      	movs	r2, #5
 80047a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f022 0201 	bic.w	r2, r2, #1
 80047b6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
	...

080047c8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b086      	sub	sp, #24
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80047da:	4b23      	ldr	r3, [pc, #140]	; (8004868 <HAL_FLASH_Program+0xa0>)
 80047dc:	7e1b      	ldrb	r3, [r3, #24]
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d101      	bne.n	80047e6 <HAL_FLASH_Program+0x1e>
 80047e2:	2302      	movs	r3, #2
 80047e4:	e03b      	b.n	800485e <HAL_FLASH_Program+0x96>
 80047e6:	4b20      	ldr	r3, [pc, #128]	; (8004868 <HAL_FLASH_Program+0xa0>)
 80047e8:	2201      	movs	r2, #1
 80047ea:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80047ec:	f24c 3050 	movw	r0, #50000	; 0xc350
 80047f0:	f000 f87c 	bl	80048ec <FLASH_WaitForLastOperation>
 80047f4:	4603      	mov	r3, r0
 80047f6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80047f8:	7dfb      	ldrb	r3, [r7, #23]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d12b      	bne.n	8004856 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d105      	bne.n	8004810 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004804:	783b      	ldrb	r3, [r7, #0]
 8004806:	4619      	mov	r1, r3
 8004808:	68b8      	ldr	r0, [r7, #8]
 800480a:	f000 f927 	bl	8004a5c <FLASH_Program_Byte>
 800480e:	e016      	b.n	800483e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2b01      	cmp	r3, #1
 8004814:	d105      	bne.n	8004822 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004816:	883b      	ldrh	r3, [r7, #0]
 8004818:	4619      	mov	r1, r3
 800481a:	68b8      	ldr	r0, [r7, #8]
 800481c:	f000 f8fa 	bl	8004a14 <FLASH_Program_HalfWord>
 8004820:	e00d      	b.n	800483e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2b02      	cmp	r3, #2
 8004826:	d105      	bne.n	8004834 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	4619      	mov	r1, r3
 800482c:	68b8      	ldr	r0, [r7, #8]
 800482e:	f000 f8cf 	bl	80049d0 <FLASH_Program_Word>
 8004832:	e004      	b.n	800483e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8004834:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004838:	68b8      	ldr	r0, [r7, #8]
 800483a:	f000 f897 	bl	800496c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800483e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004842:	f000 f853 	bl	80048ec <FLASH_WaitForLastOperation>
 8004846:	4603      	mov	r3, r0
 8004848:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800484a:	4b08      	ldr	r3, [pc, #32]	; (800486c <HAL_FLASH_Program+0xa4>)
 800484c:	691b      	ldr	r3, [r3, #16]
 800484e:	4a07      	ldr	r2, [pc, #28]	; (800486c <HAL_FLASH_Program+0xa4>)
 8004850:	f023 0301 	bic.w	r3, r3, #1
 8004854:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004856:	4b04      	ldr	r3, [pc, #16]	; (8004868 <HAL_FLASH_Program+0xa0>)
 8004858:	2200      	movs	r2, #0
 800485a:	761a      	strb	r2, [r3, #24]
  
  return status;
 800485c:	7dfb      	ldrb	r3, [r7, #23]
}
 800485e:	4618      	mov	r0, r3
 8004860:	3718      	adds	r7, #24
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	200033e8 	.word	0x200033e8
 800486c:	40023c00 	.word	0x40023c00

08004870 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004870:	b480      	push	{r7}
 8004872:	b083      	sub	sp, #12
 8004874:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004876:	2300      	movs	r3, #0
 8004878:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800487a:	4b0b      	ldr	r3, [pc, #44]	; (80048a8 <HAL_FLASH_Unlock+0x38>)
 800487c:	691b      	ldr	r3, [r3, #16]
 800487e:	2b00      	cmp	r3, #0
 8004880:	da0b      	bge.n	800489a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004882:	4b09      	ldr	r3, [pc, #36]	; (80048a8 <HAL_FLASH_Unlock+0x38>)
 8004884:	4a09      	ldr	r2, [pc, #36]	; (80048ac <HAL_FLASH_Unlock+0x3c>)
 8004886:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004888:	4b07      	ldr	r3, [pc, #28]	; (80048a8 <HAL_FLASH_Unlock+0x38>)
 800488a:	4a09      	ldr	r2, [pc, #36]	; (80048b0 <HAL_FLASH_Unlock+0x40>)
 800488c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800488e:	4b06      	ldr	r3, [pc, #24]	; (80048a8 <HAL_FLASH_Unlock+0x38>)
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	2b00      	cmp	r3, #0
 8004894:	da01      	bge.n	800489a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800489a:	79fb      	ldrb	r3, [r7, #7]
}
 800489c:	4618      	mov	r0, r3
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr
 80048a8:	40023c00 	.word	0x40023c00
 80048ac:	45670123 	.word	0x45670123
 80048b0:	cdef89ab 	.word	0xcdef89ab

080048b4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80048b4:	b480      	push	{r7}
 80048b6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80048b8:	4b05      	ldr	r3, [pc, #20]	; (80048d0 <HAL_FLASH_Lock+0x1c>)
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	4a04      	ldr	r2, [pc, #16]	; (80048d0 <HAL_FLASH_Lock+0x1c>)
 80048be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80048c2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr
 80048d0:	40023c00 	.word	0x40023c00

080048d4 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 80048d4:	b480      	push	{r7}
 80048d6:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 80048d8:	4b03      	ldr	r3, [pc, #12]	; (80048e8 <HAL_FLASH_GetError+0x14>)
 80048da:	69db      	ldr	r3, [r3, #28]
}  
 80048dc:	4618      	mov	r0, r3
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	200033e8 	.word	0x200033e8

080048ec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048f4:	2300      	movs	r3, #0
 80048f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80048f8:	4b1a      	ldr	r3, [pc, #104]	; (8004964 <FLASH_WaitForLastOperation+0x78>)
 80048fa:	2200      	movs	r2, #0
 80048fc:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80048fe:	f7ff fd75 	bl	80043ec <HAL_GetTick>
 8004902:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004904:	e010      	b.n	8004928 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800490c:	d00c      	beq.n	8004928 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d007      	beq.n	8004924 <FLASH_WaitForLastOperation+0x38>
 8004914:	f7ff fd6a 	bl	80043ec <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	429a      	cmp	r2, r3
 8004922:	d201      	bcs.n	8004928 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e019      	b.n	800495c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004928:	4b0f      	ldr	r3, [pc, #60]	; (8004968 <FLASH_WaitForLastOperation+0x7c>)
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d1e8      	bne.n	8004906 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004934:	4b0c      	ldr	r3, [pc, #48]	; (8004968 <FLASH_WaitForLastOperation+0x7c>)
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	f003 0301 	and.w	r3, r3, #1
 800493c:	2b00      	cmp	r3, #0
 800493e:	d002      	beq.n	8004946 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004940:	4b09      	ldr	r3, [pc, #36]	; (8004968 <FLASH_WaitForLastOperation+0x7c>)
 8004942:	2201      	movs	r2, #1
 8004944:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004946:	4b08      	ldr	r3, [pc, #32]	; (8004968 <FLASH_WaitForLastOperation+0x7c>)
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800494e:	2b00      	cmp	r3, #0
 8004950:	d003      	beq.n	800495a <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004952:	f000 f8a5 	bl	8004aa0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e000      	b.n	800495c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800495a:	2300      	movs	r3, #0
  
}  
 800495c:	4618      	mov	r0, r3
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	200033e8 	.word	0x200033e8
 8004968:	40023c00 	.word	0x40023c00

0800496c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800496c:	b480      	push	{r7}
 800496e:	b085      	sub	sp, #20
 8004970:	af00      	add	r7, sp, #0
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004978:	4b14      	ldr	r3, [pc, #80]	; (80049cc <FLASH_Program_DoubleWord+0x60>)
 800497a:	691b      	ldr	r3, [r3, #16]
 800497c:	4a13      	ldr	r2, [pc, #76]	; (80049cc <FLASH_Program_DoubleWord+0x60>)
 800497e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004982:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004984:	4b11      	ldr	r3, [pc, #68]	; (80049cc <FLASH_Program_DoubleWord+0x60>)
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	4a10      	ldr	r2, [pc, #64]	; (80049cc <FLASH_Program_DoubleWord+0x60>)
 800498a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800498e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004990:	4b0e      	ldr	r3, [pc, #56]	; (80049cc <FLASH_Program_DoubleWord+0x60>)
 8004992:	691b      	ldr	r3, [r3, #16]
 8004994:	4a0d      	ldr	r2, [pc, #52]	; (80049cc <FLASH_Program_DoubleWord+0x60>)
 8004996:	f043 0301 	orr.w	r3, r3, #1
 800499a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80049a2:	f3bf 8f6f 	isb	sy
}
 80049a6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80049a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80049ac:	f04f 0200 	mov.w	r2, #0
 80049b0:	f04f 0300 	mov.w	r3, #0
 80049b4:	000a      	movs	r2, r1
 80049b6:	2300      	movs	r3, #0
 80049b8:	68f9      	ldr	r1, [r7, #12]
 80049ba:	3104      	adds	r1, #4
 80049bc:	4613      	mov	r3, r2
 80049be:	600b      	str	r3, [r1, #0]
}
 80049c0:	bf00      	nop
 80049c2:	3714      	adds	r7, #20
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr
 80049cc:	40023c00 	.word	0x40023c00

080049d0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80049da:	4b0d      	ldr	r3, [pc, #52]	; (8004a10 <FLASH_Program_Word+0x40>)
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	4a0c      	ldr	r2, [pc, #48]	; (8004a10 <FLASH_Program_Word+0x40>)
 80049e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049e4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80049e6:	4b0a      	ldr	r3, [pc, #40]	; (8004a10 <FLASH_Program_Word+0x40>)
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	4a09      	ldr	r2, [pc, #36]	; (8004a10 <FLASH_Program_Word+0x40>)
 80049ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80049f2:	4b07      	ldr	r3, [pc, #28]	; (8004a10 <FLASH_Program_Word+0x40>)
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	4a06      	ldr	r2, [pc, #24]	; (8004a10 <FLASH_Program_Word+0x40>)
 80049f8:	f043 0301 	orr.w	r3, r3, #1
 80049fc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	683a      	ldr	r2, [r7, #0]
 8004a02:	601a      	str	r2, [r3, #0]
}
 8004a04:	bf00      	nop
 8004a06:	370c      	adds	r7, #12
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr
 8004a10:	40023c00 	.word	0x40023c00

08004a14 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004a20:	4b0d      	ldr	r3, [pc, #52]	; (8004a58 <FLASH_Program_HalfWord+0x44>)
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	4a0c      	ldr	r2, [pc, #48]	; (8004a58 <FLASH_Program_HalfWord+0x44>)
 8004a26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a2a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004a2c:	4b0a      	ldr	r3, [pc, #40]	; (8004a58 <FLASH_Program_HalfWord+0x44>)
 8004a2e:	691b      	ldr	r3, [r3, #16]
 8004a30:	4a09      	ldr	r2, [pc, #36]	; (8004a58 <FLASH_Program_HalfWord+0x44>)
 8004a32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a36:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004a38:	4b07      	ldr	r3, [pc, #28]	; (8004a58 <FLASH_Program_HalfWord+0x44>)
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	4a06      	ldr	r2, [pc, #24]	; (8004a58 <FLASH_Program_HalfWord+0x44>)
 8004a3e:	f043 0301 	orr.w	r3, r3, #1
 8004a42:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	887a      	ldrh	r2, [r7, #2]
 8004a48:	801a      	strh	r2, [r3, #0]
}
 8004a4a:	bf00      	nop
 8004a4c:	370c      	adds	r7, #12
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	40023c00 	.word	0x40023c00

08004a5c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	460b      	mov	r3, r1
 8004a66:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004a68:	4b0c      	ldr	r3, [pc, #48]	; (8004a9c <FLASH_Program_Byte+0x40>)
 8004a6a:	691b      	ldr	r3, [r3, #16]
 8004a6c:	4a0b      	ldr	r2, [pc, #44]	; (8004a9c <FLASH_Program_Byte+0x40>)
 8004a6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a72:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004a74:	4b09      	ldr	r3, [pc, #36]	; (8004a9c <FLASH_Program_Byte+0x40>)
 8004a76:	4a09      	ldr	r2, [pc, #36]	; (8004a9c <FLASH_Program_Byte+0x40>)
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004a7c:	4b07      	ldr	r3, [pc, #28]	; (8004a9c <FLASH_Program_Byte+0x40>)
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	4a06      	ldr	r2, [pc, #24]	; (8004a9c <FLASH_Program_Byte+0x40>)
 8004a82:	f043 0301 	orr.w	r3, r3, #1
 8004a86:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	78fa      	ldrb	r2, [r7, #3]
 8004a8c:	701a      	strb	r2, [r3, #0]
}
 8004a8e:	bf00      	nop
 8004a90:	370c      	adds	r7, #12
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr
 8004a9a:	bf00      	nop
 8004a9c:	40023c00 	.word	0x40023c00

08004aa0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8004aa0:	b480      	push	{r7}
 8004aa2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004aa4:	4b27      	ldr	r3, [pc, #156]	; (8004b44 <FLASH_SetErrorCode+0xa4>)
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	f003 0310 	and.w	r3, r3, #16
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d008      	beq.n	8004ac2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004ab0:	4b25      	ldr	r3, [pc, #148]	; (8004b48 <FLASH_SetErrorCode+0xa8>)
 8004ab2:	69db      	ldr	r3, [r3, #28]
 8004ab4:	f043 0310 	orr.w	r3, r3, #16
 8004ab8:	4a23      	ldr	r2, [pc, #140]	; (8004b48 <FLASH_SetErrorCode+0xa8>)
 8004aba:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004abc:	4b21      	ldr	r3, [pc, #132]	; (8004b44 <FLASH_SetErrorCode+0xa4>)
 8004abe:	2210      	movs	r2, #16
 8004ac0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004ac2:	4b20      	ldr	r3, [pc, #128]	; (8004b44 <FLASH_SetErrorCode+0xa4>)
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	f003 0320 	and.w	r3, r3, #32
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d008      	beq.n	8004ae0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004ace:	4b1e      	ldr	r3, [pc, #120]	; (8004b48 <FLASH_SetErrorCode+0xa8>)
 8004ad0:	69db      	ldr	r3, [r3, #28]
 8004ad2:	f043 0308 	orr.w	r3, r3, #8
 8004ad6:	4a1c      	ldr	r2, [pc, #112]	; (8004b48 <FLASH_SetErrorCode+0xa8>)
 8004ad8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004ada:	4b1a      	ldr	r3, [pc, #104]	; (8004b44 <FLASH_SetErrorCode+0xa4>)
 8004adc:	2220      	movs	r2, #32
 8004ade:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004ae0:	4b18      	ldr	r3, [pc, #96]	; (8004b44 <FLASH_SetErrorCode+0xa4>)
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d008      	beq.n	8004afe <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004aec:	4b16      	ldr	r3, [pc, #88]	; (8004b48 <FLASH_SetErrorCode+0xa8>)
 8004aee:	69db      	ldr	r3, [r3, #28]
 8004af0:	f043 0304 	orr.w	r3, r3, #4
 8004af4:	4a14      	ldr	r2, [pc, #80]	; (8004b48 <FLASH_SetErrorCode+0xa8>)
 8004af6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004af8:	4b12      	ldr	r3, [pc, #72]	; (8004b44 <FLASH_SetErrorCode+0xa4>)
 8004afa:	2240      	movs	r2, #64	; 0x40
 8004afc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004afe:	4b11      	ldr	r3, [pc, #68]	; (8004b44 <FLASH_SetErrorCode+0xa4>)
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d008      	beq.n	8004b1c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004b0a:	4b0f      	ldr	r3, [pc, #60]	; (8004b48 <FLASH_SetErrorCode+0xa8>)
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	f043 0302 	orr.w	r3, r3, #2
 8004b12:	4a0d      	ldr	r2, [pc, #52]	; (8004b48 <FLASH_SetErrorCode+0xa8>)
 8004b14:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004b16:	4b0b      	ldr	r3, [pc, #44]	; (8004b44 <FLASH_SetErrorCode+0xa4>)
 8004b18:	2280      	movs	r2, #128	; 0x80
 8004b1a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004b1c:	4b09      	ldr	r3, [pc, #36]	; (8004b44 <FLASH_SetErrorCode+0xa4>)
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	f003 0302 	and.w	r3, r3, #2
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d008      	beq.n	8004b3a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004b28:	4b07      	ldr	r3, [pc, #28]	; (8004b48 <FLASH_SetErrorCode+0xa8>)
 8004b2a:	69db      	ldr	r3, [r3, #28]
 8004b2c:	f043 0320 	orr.w	r3, r3, #32
 8004b30:	4a05      	ldr	r2, [pc, #20]	; (8004b48 <FLASH_SetErrorCode+0xa8>)
 8004b32:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004b34:	4b03      	ldr	r3, [pc, #12]	; (8004b44 <FLASH_SetErrorCode+0xa4>)
 8004b36:	2202      	movs	r2, #2
 8004b38:	60da      	str	r2, [r3, #12]
  }
}
 8004b3a:	bf00      	nop
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr
 8004b44:	40023c00 	.word	0x40023c00
 8004b48:	200033e8 	.word	0x200033e8

08004b4c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004b5e:	4b31      	ldr	r3, [pc, #196]	; (8004c24 <HAL_FLASHEx_Erase+0xd8>)
 8004b60:	7e1b      	ldrb	r3, [r3, #24]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d101      	bne.n	8004b6a <HAL_FLASHEx_Erase+0x1e>
 8004b66:	2302      	movs	r3, #2
 8004b68:	e058      	b.n	8004c1c <HAL_FLASHEx_Erase+0xd0>
 8004b6a:	4b2e      	ldr	r3, [pc, #184]	; (8004c24 <HAL_FLASHEx_Erase+0xd8>)
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004b70:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004b74:	f7ff feba 	bl	80048ec <FLASH_WaitForLastOperation>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004b7c:	7bfb      	ldrb	r3, [r7, #15]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d148      	bne.n	8004c14 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	f04f 32ff 	mov.w	r2, #4294967295
 8004b88:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d115      	bne.n	8004bbe <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	b2da      	uxtb	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	4619      	mov	r1, r3
 8004b9e:	4610      	mov	r0, r2
 8004ba0:	f000 f844 	bl	8004c2c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ba4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004ba8:	f7ff fea0 	bl	80048ec <FLASH_WaitForLastOperation>
 8004bac:	4603      	mov	r3, r0
 8004bae:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004bb0:	4b1d      	ldr	r3, [pc, #116]	; (8004c28 <HAL_FLASHEx_Erase+0xdc>)
 8004bb2:	691b      	ldr	r3, [r3, #16]
 8004bb4:	4a1c      	ldr	r2, [pc, #112]	; (8004c28 <HAL_FLASHEx_Erase+0xdc>)
 8004bb6:	f023 0304 	bic.w	r3, r3, #4
 8004bba:	6113      	str	r3, [r2, #16]
 8004bbc:	e028      	b.n	8004c10 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	60bb      	str	r3, [r7, #8]
 8004bc4:	e01c      	b.n	8004c00 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	4619      	mov	r1, r3
 8004bce:	68b8      	ldr	r0, [r7, #8]
 8004bd0:	f000 f850 	bl	8004c74 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004bd4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004bd8:	f7ff fe88 	bl	80048ec <FLASH_WaitForLastOperation>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004be0:	4b11      	ldr	r3, [pc, #68]	; (8004c28 <HAL_FLASHEx_Erase+0xdc>)
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	4a10      	ldr	r2, [pc, #64]	; (8004c28 <HAL_FLASHEx_Erase+0xdc>)
 8004be6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8004bea:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8004bec:	7bfb      	ldrb	r3, [r7, #15]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d003      	beq.n	8004bfa <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	601a      	str	r2, [r3, #0]
          break;
 8004bf8:	e00a      	b.n	8004c10 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	60bb      	str	r3, [r7, #8]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	68da      	ldr	r2, [r3, #12]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	4413      	add	r3, r2
 8004c0a:	68ba      	ldr	r2, [r7, #8]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d3da      	bcc.n	8004bc6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004c10:	f000 f878 	bl	8004d04 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004c14:	4b03      	ldr	r3, [pc, #12]	; (8004c24 <HAL_FLASHEx_Erase+0xd8>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	761a      	strb	r2, [r3, #24]

  return status;
 8004c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3710      	adds	r7, #16
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	200033e8 	.word	0x200033e8
 8004c28:	40023c00 	.word	0x40023c00

08004c2c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	4603      	mov	r3, r0
 8004c34:	6039      	str	r1, [r7, #0]
 8004c36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004c38:	4b0d      	ldr	r3, [pc, #52]	; (8004c70 <FLASH_MassErase+0x44>)
 8004c3a:	691b      	ldr	r3, [r3, #16]
 8004c3c:	4a0c      	ldr	r2, [pc, #48]	; (8004c70 <FLASH_MassErase+0x44>)
 8004c3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c42:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8004c44:	4b0a      	ldr	r3, [pc, #40]	; (8004c70 <FLASH_MassErase+0x44>)
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	4a09      	ldr	r2, [pc, #36]	; (8004c70 <FLASH_MassErase+0x44>)
 8004c4a:	f043 0304 	orr.w	r3, r3, #4
 8004c4e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8004c50:	4b07      	ldr	r3, [pc, #28]	; (8004c70 <FLASH_MassErase+0x44>)
 8004c52:	691a      	ldr	r2, [r3, #16]
 8004c54:	79fb      	ldrb	r3, [r7, #7]
 8004c56:	021b      	lsls	r3, r3, #8
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	4a05      	ldr	r2, [pc, #20]	; (8004c70 <FLASH_MassErase+0x44>)
 8004c5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c60:	6113      	str	r3, [r2, #16]
}
 8004c62:	bf00      	nop
 8004c64:	370c      	adds	r7, #12
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	40023c00 	.word	0x40023c00

08004c74 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b085      	sub	sp, #20
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004c80:	2300      	movs	r3, #0
 8004c82:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004c84:	78fb      	ldrb	r3, [r7, #3]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d102      	bne.n	8004c90 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	60fb      	str	r3, [r7, #12]
 8004c8e:	e010      	b.n	8004cb2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004c90:	78fb      	ldrb	r3, [r7, #3]
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d103      	bne.n	8004c9e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004c96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c9a:	60fb      	str	r3, [r7, #12]
 8004c9c:	e009      	b.n	8004cb2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004c9e:	78fb      	ldrb	r3, [r7, #3]
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d103      	bne.n	8004cac <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004ca4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ca8:	60fb      	str	r3, [r7, #12]
 8004caa:	e002      	b.n	8004cb2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004cac:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004cb0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004cb2:	4b13      	ldr	r3, [pc, #76]	; (8004d00 <FLASH_Erase_Sector+0x8c>)
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	4a12      	ldr	r2, [pc, #72]	; (8004d00 <FLASH_Erase_Sector+0x8c>)
 8004cb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cbc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004cbe:	4b10      	ldr	r3, [pc, #64]	; (8004d00 <FLASH_Erase_Sector+0x8c>)
 8004cc0:	691a      	ldr	r2, [r3, #16]
 8004cc2:	490f      	ldr	r1, [pc, #60]	; (8004d00 <FLASH_Erase_Sector+0x8c>)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004cca:	4b0d      	ldr	r3, [pc, #52]	; (8004d00 <FLASH_Erase_Sector+0x8c>)
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	4a0c      	ldr	r2, [pc, #48]	; (8004d00 <FLASH_Erase_Sector+0x8c>)
 8004cd0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004cd4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004cd6:	4b0a      	ldr	r3, [pc, #40]	; (8004d00 <FLASH_Erase_Sector+0x8c>)
 8004cd8:	691a      	ldr	r2, [r3, #16]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	00db      	lsls	r3, r3, #3
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	4a07      	ldr	r2, [pc, #28]	; (8004d00 <FLASH_Erase_Sector+0x8c>)
 8004ce2:	f043 0302 	orr.w	r3, r3, #2
 8004ce6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004ce8:	4b05      	ldr	r3, [pc, #20]	; (8004d00 <FLASH_Erase_Sector+0x8c>)
 8004cea:	691b      	ldr	r3, [r3, #16]
 8004cec:	4a04      	ldr	r2, [pc, #16]	; (8004d00 <FLASH_Erase_Sector+0x8c>)
 8004cee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cf2:	6113      	str	r3, [r2, #16]
}
 8004cf4:	bf00      	nop
 8004cf6:	3714      	adds	r7, #20
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfe:	4770      	bx	lr
 8004d00:	40023c00 	.word	0x40023c00

08004d04 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004d04:	b480      	push	{r7}
 8004d06:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004d08:	4b20      	ldr	r3, [pc, #128]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d017      	beq.n	8004d44 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004d14:	4b1d      	ldr	r3, [pc, #116]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a1c      	ldr	r2, [pc, #112]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d1a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d1e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004d20:	4b1a      	ldr	r3, [pc, #104]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a19      	ldr	r2, [pc, #100]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d26:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004d2a:	6013      	str	r3, [r2, #0]
 8004d2c:	4b17      	ldr	r3, [pc, #92]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a16      	ldr	r2, [pc, #88]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d36:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004d38:	4b14      	ldr	r3, [pc, #80]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a13      	ldr	r2, [pc, #76]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d42:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004d44:	4b11      	ldr	r3, [pc, #68]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d017      	beq.n	8004d80 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004d50:	4b0e      	ldr	r3, [pc, #56]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a0d      	ldr	r2, [pc, #52]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d56:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d5a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004d5c:	4b0b      	ldr	r3, [pc, #44]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a0a      	ldr	r2, [pc, #40]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d62:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d66:	6013      	str	r3, [r2, #0]
 8004d68:	4b08      	ldr	r3, [pc, #32]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a07      	ldr	r2, [pc, #28]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d72:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004d74:	4b05      	ldr	r3, [pc, #20]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a04      	ldr	r2, [pc, #16]	; (8004d8c <FLASH_FlushCaches+0x88>)
 8004d7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d7e:	6013      	str	r3, [r2, #0]
  }
}
 8004d80:	bf00      	nop
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	40023c00 	.word	0x40023c00

08004d90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b089      	sub	sp, #36	; 0x24
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004da2:	2300      	movs	r3, #0
 8004da4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004da6:	2300      	movs	r3, #0
 8004da8:	61fb      	str	r3, [r7, #28]
 8004daa:	e16b      	b.n	8005084 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004dac:	2201      	movs	r2, #1
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	fa02 f303 	lsl.w	r3, r2, r3
 8004db4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	697a      	ldr	r2, [r7, #20]
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	f040 815a 	bne.w	800507e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	f003 0303 	and.w	r3, r3, #3
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d005      	beq.n	8004de2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	d130      	bne.n	8004e44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	005b      	lsls	r3, r3, #1
 8004dec:	2203      	movs	r2, #3
 8004dee:	fa02 f303 	lsl.w	r3, r2, r3
 8004df2:	43db      	mvns	r3, r3
 8004df4:	69ba      	ldr	r2, [r7, #24]
 8004df6:	4013      	ands	r3, r2
 8004df8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	68da      	ldr	r2, [r3, #12]
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	005b      	lsls	r3, r3, #1
 8004e02:	fa02 f303 	lsl.w	r3, r2, r3
 8004e06:	69ba      	ldr	r2, [r7, #24]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e18:	2201      	movs	r2, #1
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e20:	43db      	mvns	r3, r3
 8004e22:	69ba      	ldr	r2, [r7, #24]
 8004e24:	4013      	ands	r3, r2
 8004e26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	091b      	lsrs	r3, r3, #4
 8004e2e:	f003 0201 	and.w	r2, r3, #1
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	fa02 f303 	lsl.w	r3, r2, r3
 8004e38:	69ba      	ldr	r2, [r7, #24]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	69ba      	ldr	r2, [r7, #24]
 8004e42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	f003 0303 	and.w	r3, r3, #3
 8004e4c:	2b03      	cmp	r3, #3
 8004e4e:	d017      	beq.n	8004e80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e56:	69fb      	ldr	r3, [r7, #28]
 8004e58:	005b      	lsls	r3, r3, #1
 8004e5a:	2203      	movs	r2, #3
 8004e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e60:	43db      	mvns	r3, r3
 8004e62:	69ba      	ldr	r2, [r7, #24]
 8004e64:	4013      	ands	r3, r2
 8004e66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	689a      	ldr	r2, [r3, #8]
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	005b      	lsls	r3, r3, #1
 8004e70:	fa02 f303 	lsl.w	r3, r2, r3
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f003 0303 	and.w	r3, r3, #3
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d123      	bne.n	8004ed4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	08da      	lsrs	r2, r3, #3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	3208      	adds	r2, #8
 8004e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	f003 0307 	and.w	r3, r3, #7
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	220f      	movs	r2, #15
 8004ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea8:	43db      	mvns	r3, r3
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	4013      	ands	r3, r2
 8004eae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	691a      	ldr	r2, [r3, #16]
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	f003 0307 	and.w	r3, r3, #7
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	08da      	lsrs	r2, r3, #3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	3208      	adds	r2, #8
 8004ece:	69b9      	ldr	r1, [r7, #24]
 8004ed0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	005b      	lsls	r3, r3, #1
 8004ede:	2203      	movs	r2, #3
 8004ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee4:	43db      	mvns	r3, r3
 8004ee6:	69ba      	ldr	r2, [r7, #24]
 8004ee8:	4013      	ands	r3, r2
 8004eea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	f003 0203 	and.w	r2, r3, #3
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	005b      	lsls	r3, r3, #1
 8004ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	69ba      	ldr	r2, [r7, #24]
 8004f06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f000 80b4 	beq.w	800507e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f16:	2300      	movs	r3, #0
 8004f18:	60fb      	str	r3, [r7, #12]
 8004f1a:	4b60      	ldr	r3, [pc, #384]	; (800509c <HAL_GPIO_Init+0x30c>)
 8004f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f1e:	4a5f      	ldr	r2, [pc, #380]	; (800509c <HAL_GPIO_Init+0x30c>)
 8004f20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f24:	6453      	str	r3, [r2, #68]	; 0x44
 8004f26:	4b5d      	ldr	r3, [pc, #372]	; (800509c <HAL_GPIO_Init+0x30c>)
 8004f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f2e:	60fb      	str	r3, [r7, #12]
 8004f30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f32:	4a5b      	ldr	r2, [pc, #364]	; (80050a0 <HAL_GPIO_Init+0x310>)
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	089b      	lsrs	r3, r3, #2
 8004f38:	3302      	adds	r3, #2
 8004f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	f003 0303 	and.w	r3, r3, #3
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	220f      	movs	r2, #15
 8004f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4e:	43db      	mvns	r3, r3
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	4013      	ands	r3, r2
 8004f54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a52      	ldr	r2, [pc, #328]	; (80050a4 <HAL_GPIO_Init+0x314>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d02b      	beq.n	8004fb6 <HAL_GPIO_Init+0x226>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a51      	ldr	r2, [pc, #324]	; (80050a8 <HAL_GPIO_Init+0x318>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d025      	beq.n	8004fb2 <HAL_GPIO_Init+0x222>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a50      	ldr	r2, [pc, #320]	; (80050ac <HAL_GPIO_Init+0x31c>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d01f      	beq.n	8004fae <HAL_GPIO_Init+0x21e>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a4f      	ldr	r2, [pc, #316]	; (80050b0 <HAL_GPIO_Init+0x320>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d019      	beq.n	8004faa <HAL_GPIO_Init+0x21a>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a4e      	ldr	r2, [pc, #312]	; (80050b4 <HAL_GPIO_Init+0x324>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d013      	beq.n	8004fa6 <HAL_GPIO_Init+0x216>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a4d      	ldr	r2, [pc, #308]	; (80050b8 <HAL_GPIO_Init+0x328>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d00d      	beq.n	8004fa2 <HAL_GPIO_Init+0x212>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a4c      	ldr	r2, [pc, #304]	; (80050bc <HAL_GPIO_Init+0x32c>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d007      	beq.n	8004f9e <HAL_GPIO_Init+0x20e>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a4b      	ldr	r2, [pc, #300]	; (80050c0 <HAL_GPIO_Init+0x330>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d101      	bne.n	8004f9a <HAL_GPIO_Init+0x20a>
 8004f96:	2307      	movs	r3, #7
 8004f98:	e00e      	b.n	8004fb8 <HAL_GPIO_Init+0x228>
 8004f9a:	2308      	movs	r3, #8
 8004f9c:	e00c      	b.n	8004fb8 <HAL_GPIO_Init+0x228>
 8004f9e:	2306      	movs	r3, #6
 8004fa0:	e00a      	b.n	8004fb8 <HAL_GPIO_Init+0x228>
 8004fa2:	2305      	movs	r3, #5
 8004fa4:	e008      	b.n	8004fb8 <HAL_GPIO_Init+0x228>
 8004fa6:	2304      	movs	r3, #4
 8004fa8:	e006      	b.n	8004fb8 <HAL_GPIO_Init+0x228>
 8004faa:	2303      	movs	r3, #3
 8004fac:	e004      	b.n	8004fb8 <HAL_GPIO_Init+0x228>
 8004fae:	2302      	movs	r3, #2
 8004fb0:	e002      	b.n	8004fb8 <HAL_GPIO_Init+0x228>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e000      	b.n	8004fb8 <HAL_GPIO_Init+0x228>
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	69fa      	ldr	r2, [r7, #28]
 8004fba:	f002 0203 	and.w	r2, r2, #3
 8004fbe:	0092      	lsls	r2, r2, #2
 8004fc0:	4093      	lsls	r3, r2
 8004fc2:	69ba      	ldr	r2, [r7, #24]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004fc8:	4935      	ldr	r1, [pc, #212]	; (80050a0 <HAL_GPIO_Init+0x310>)
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	089b      	lsrs	r3, r3, #2
 8004fce:	3302      	adds	r3, #2
 8004fd0:	69ba      	ldr	r2, [r7, #24]
 8004fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fd6:	4b3b      	ldr	r3, [pc, #236]	; (80050c4 <HAL_GPIO_Init+0x334>)
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	43db      	mvns	r3, r3
 8004fe0:	69ba      	ldr	r2, [r7, #24]
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d003      	beq.n	8004ffa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004ff2:	69ba      	ldr	r2, [r7, #24]
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ffa:	4a32      	ldr	r2, [pc, #200]	; (80050c4 <HAL_GPIO_Init+0x334>)
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005000:	4b30      	ldr	r3, [pc, #192]	; (80050c4 <HAL_GPIO_Init+0x334>)
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	43db      	mvns	r3, r3
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	4013      	ands	r3, r2
 800500e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d003      	beq.n	8005024 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800501c:	69ba      	ldr	r2, [r7, #24]
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	4313      	orrs	r3, r2
 8005022:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005024:	4a27      	ldr	r2, [pc, #156]	; (80050c4 <HAL_GPIO_Init+0x334>)
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800502a:	4b26      	ldr	r3, [pc, #152]	; (80050c4 <HAL_GPIO_Init+0x334>)
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	43db      	mvns	r3, r3
 8005034:	69ba      	ldr	r2, [r7, #24]
 8005036:	4013      	ands	r3, r2
 8005038:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d003      	beq.n	800504e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005046:	69ba      	ldr	r2, [r7, #24]
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	4313      	orrs	r3, r2
 800504c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800504e:	4a1d      	ldr	r2, [pc, #116]	; (80050c4 <HAL_GPIO_Init+0x334>)
 8005050:	69bb      	ldr	r3, [r7, #24]
 8005052:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005054:	4b1b      	ldr	r3, [pc, #108]	; (80050c4 <HAL_GPIO_Init+0x334>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	43db      	mvns	r3, r3
 800505e:	69ba      	ldr	r2, [r7, #24]
 8005060:	4013      	ands	r3, r2
 8005062:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d003      	beq.n	8005078 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005070:	69ba      	ldr	r2, [r7, #24]
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	4313      	orrs	r3, r2
 8005076:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005078:	4a12      	ldr	r2, [pc, #72]	; (80050c4 <HAL_GPIO_Init+0x334>)
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	3301      	adds	r3, #1
 8005082:	61fb      	str	r3, [r7, #28]
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	2b0f      	cmp	r3, #15
 8005088:	f67f ae90 	bls.w	8004dac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800508c:	bf00      	nop
 800508e:	bf00      	nop
 8005090:	3724      	adds	r7, #36	; 0x24
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	40023800 	.word	0x40023800
 80050a0:	40013800 	.word	0x40013800
 80050a4:	40020000 	.word	0x40020000
 80050a8:	40020400 	.word	0x40020400
 80050ac:	40020800 	.word	0x40020800
 80050b0:	40020c00 	.word	0x40020c00
 80050b4:	40021000 	.word	0x40021000
 80050b8:	40021400 	.word	0x40021400
 80050bc:	40021800 	.word	0x40021800
 80050c0:	40021c00 	.word	0x40021c00
 80050c4:	40013c00 	.word	0x40013c00

080050c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b085      	sub	sp, #20
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	460b      	mov	r3, r1
 80050d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	691a      	ldr	r2, [r3, #16]
 80050d8:	887b      	ldrh	r3, [r7, #2]
 80050da:	4013      	ands	r3, r2
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d002      	beq.n	80050e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80050e0:	2301      	movs	r3, #1
 80050e2:	73fb      	strb	r3, [r7, #15]
 80050e4:	e001      	b.n	80050ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80050e6:	2300      	movs	r3, #0
 80050e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80050ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3714      	adds	r7, #20
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	460b      	mov	r3, r1
 8005102:	807b      	strh	r3, [r7, #2]
 8005104:	4613      	mov	r3, r2
 8005106:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005108:	787b      	ldrb	r3, [r7, #1]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d003      	beq.n	8005116 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800510e:	887a      	ldrh	r2, [r7, #2]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005114:	e003      	b.n	800511e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005116:	887b      	ldrh	r3, [r7, #2]
 8005118:	041a      	lsls	r2, r3, #16
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	619a      	str	r2, [r3, #24]
}
 800511e:	bf00      	nop
 8005120:	370c      	adds	r7, #12
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800512a:	b480      	push	{r7}
 800512c:	b085      	sub	sp, #20
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
 8005132:	460b      	mov	r3, r1
 8005134:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800513c:	887a      	ldrh	r2, [r7, #2]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	4013      	ands	r3, r2
 8005142:	041a      	lsls	r2, r3, #16
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	43d9      	mvns	r1, r3
 8005148:	887b      	ldrh	r3, [r7, #2]
 800514a:	400b      	ands	r3, r1
 800514c:	431a      	orrs	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	619a      	str	r2, [r3, #24]
}
 8005152:	bf00      	nop
 8005154:	3714      	adds	r7, #20
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
	...

08005160 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d101      	bne.n	8005172 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e267      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b00      	cmp	r3, #0
 800517c:	d075      	beq.n	800526a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800517e:	4b88      	ldr	r3, [pc, #544]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	f003 030c 	and.w	r3, r3, #12
 8005186:	2b04      	cmp	r3, #4
 8005188:	d00c      	beq.n	80051a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800518a:	4b85      	ldr	r3, [pc, #532]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005192:	2b08      	cmp	r3, #8
 8005194:	d112      	bne.n	80051bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005196:	4b82      	ldr	r3, [pc, #520]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800519e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051a2:	d10b      	bne.n	80051bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051a4:	4b7e      	ldr	r3, [pc, #504]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d05b      	beq.n	8005268 <HAL_RCC_OscConfig+0x108>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d157      	bne.n	8005268 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e242      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051c4:	d106      	bne.n	80051d4 <HAL_RCC_OscConfig+0x74>
 80051c6:	4b76      	ldr	r3, [pc, #472]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a75      	ldr	r2, [pc, #468]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 80051cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051d0:	6013      	str	r3, [r2, #0]
 80051d2:	e01d      	b.n	8005210 <HAL_RCC_OscConfig+0xb0>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051dc:	d10c      	bne.n	80051f8 <HAL_RCC_OscConfig+0x98>
 80051de:	4b70      	ldr	r3, [pc, #448]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a6f      	ldr	r2, [pc, #444]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 80051e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051e8:	6013      	str	r3, [r2, #0]
 80051ea:	4b6d      	ldr	r3, [pc, #436]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a6c      	ldr	r2, [pc, #432]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 80051f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051f4:	6013      	str	r3, [r2, #0]
 80051f6:	e00b      	b.n	8005210 <HAL_RCC_OscConfig+0xb0>
 80051f8:	4b69      	ldr	r3, [pc, #420]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a68      	ldr	r2, [pc, #416]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 80051fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005202:	6013      	str	r3, [r2, #0]
 8005204:	4b66      	ldr	r3, [pc, #408]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a65      	ldr	r2, [pc, #404]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 800520a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800520e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d013      	beq.n	8005240 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005218:	f7ff f8e8 	bl	80043ec <HAL_GetTick>
 800521c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005220:	f7ff f8e4 	bl	80043ec <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b64      	cmp	r3, #100	; 0x64
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e207      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005232:	4b5b      	ldr	r3, [pc, #364]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d0f0      	beq.n	8005220 <HAL_RCC_OscConfig+0xc0>
 800523e:	e014      	b.n	800526a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005240:	f7ff f8d4 	bl	80043ec <HAL_GetTick>
 8005244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005246:	e008      	b.n	800525a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005248:	f7ff f8d0 	bl	80043ec <HAL_GetTick>
 800524c:	4602      	mov	r2, r0
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	2b64      	cmp	r3, #100	; 0x64
 8005254:	d901      	bls.n	800525a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e1f3      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800525a:	4b51      	ldr	r3, [pc, #324]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005262:	2b00      	cmp	r3, #0
 8005264:	d1f0      	bne.n	8005248 <HAL_RCC_OscConfig+0xe8>
 8005266:	e000      	b.n	800526a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0302 	and.w	r3, r3, #2
 8005272:	2b00      	cmp	r3, #0
 8005274:	d063      	beq.n	800533e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005276:	4b4a      	ldr	r3, [pc, #296]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f003 030c 	and.w	r3, r3, #12
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00b      	beq.n	800529a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005282:	4b47      	ldr	r3, [pc, #284]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800528a:	2b08      	cmp	r3, #8
 800528c:	d11c      	bne.n	80052c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800528e:	4b44      	ldr	r3, [pc, #272]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005296:	2b00      	cmp	r3, #0
 8005298:	d116      	bne.n	80052c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800529a:	4b41      	ldr	r3, [pc, #260]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d005      	beq.n	80052b2 <HAL_RCC_OscConfig+0x152>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d001      	beq.n	80052b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e1c7      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052b2:	4b3b      	ldr	r3, [pc, #236]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	691b      	ldr	r3, [r3, #16]
 80052be:	00db      	lsls	r3, r3, #3
 80052c0:	4937      	ldr	r1, [pc, #220]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 80052c2:	4313      	orrs	r3, r2
 80052c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052c6:	e03a      	b.n	800533e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d020      	beq.n	8005312 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052d0:	4b34      	ldr	r3, [pc, #208]	; (80053a4 <HAL_RCC_OscConfig+0x244>)
 80052d2:	2201      	movs	r2, #1
 80052d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052d6:	f7ff f889 	bl	80043ec <HAL_GetTick>
 80052da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052dc:	e008      	b.n	80052f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052de:	f7ff f885 	bl	80043ec <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d901      	bls.n	80052f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80052ec:	2303      	movs	r3, #3
 80052ee:	e1a8      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052f0:	4b2b      	ldr	r3, [pc, #172]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0302 	and.w	r3, r3, #2
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d0f0      	beq.n	80052de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052fc:	4b28      	ldr	r3, [pc, #160]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	00db      	lsls	r3, r3, #3
 800530a:	4925      	ldr	r1, [pc, #148]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 800530c:	4313      	orrs	r3, r2
 800530e:	600b      	str	r3, [r1, #0]
 8005310:	e015      	b.n	800533e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005312:	4b24      	ldr	r3, [pc, #144]	; (80053a4 <HAL_RCC_OscConfig+0x244>)
 8005314:	2200      	movs	r2, #0
 8005316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005318:	f7ff f868 	bl	80043ec <HAL_GetTick>
 800531c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800531e:	e008      	b.n	8005332 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005320:	f7ff f864 	bl	80043ec <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	2b02      	cmp	r3, #2
 800532c:	d901      	bls.n	8005332 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e187      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005332:	4b1b      	ldr	r3, [pc, #108]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	2b00      	cmp	r3, #0
 800533c:	d1f0      	bne.n	8005320 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0308 	and.w	r3, r3, #8
 8005346:	2b00      	cmp	r3, #0
 8005348:	d036      	beq.n	80053b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d016      	beq.n	8005380 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005352:	4b15      	ldr	r3, [pc, #84]	; (80053a8 <HAL_RCC_OscConfig+0x248>)
 8005354:	2201      	movs	r2, #1
 8005356:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005358:	f7ff f848 	bl	80043ec <HAL_GetTick>
 800535c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800535e:	e008      	b.n	8005372 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005360:	f7ff f844 	bl	80043ec <HAL_GetTick>
 8005364:	4602      	mov	r2, r0
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	2b02      	cmp	r3, #2
 800536c:	d901      	bls.n	8005372 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800536e:	2303      	movs	r3, #3
 8005370:	e167      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005372:	4b0b      	ldr	r3, [pc, #44]	; (80053a0 <HAL_RCC_OscConfig+0x240>)
 8005374:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d0f0      	beq.n	8005360 <HAL_RCC_OscConfig+0x200>
 800537e:	e01b      	b.n	80053b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005380:	4b09      	ldr	r3, [pc, #36]	; (80053a8 <HAL_RCC_OscConfig+0x248>)
 8005382:	2200      	movs	r2, #0
 8005384:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005386:	f7ff f831 	bl	80043ec <HAL_GetTick>
 800538a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800538c:	e00e      	b.n	80053ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800538e:	f7ff f82d 	bl	80043ec <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	2b02      	cmp	r3, #2
 800539a:	d907      	bls.n	80053ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e150      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
 80053a0:	40023800 	.word	0x40023800
 80053a4:	42470000 	.word	0x42470000
 80053a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053ac:	4b88      	ldr	r3, [pc, #544]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 80053ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053b0:	f003 0302 	and.w	r3, r3, #2
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d1ea      	bne.n	800538e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0304 	and.w	r3, r3, #4
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	f000 8097 	beq.w	80054f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053c6:	2300      	movs	r3, #0
 80053c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053ca:	4b81      	ldr	r3, [pc, #516]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 80053cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d10f      	bne.n	80053f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053d6:	2300      	movs	r3, #0
 80053d8:	60bb      	str	r3, [r7, #8]
 80053da:	4b7d      	ldr	r3, [pc, #500]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 80053dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053de:	4a7c      	ldr	r2, [pc, #496]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 80053e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053e4:	6413      	str	r3, [r2, #64]	; 0x40
 80053e6:	4b7a      	ldr	r3, [pc, #488]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 80053e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053ee:	60bb      	str	r3, [r7, #8]
 80053f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053f2:	2301      	movs	r3, #1
 80053f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053f6:	4b77      	ldr	r3, [pc, #476]	; (80055d4 <HAL_RCC_OscConfig+0x474>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d118      	bne.n	8005434 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005402:	4b74      	ldr	r3, [pc, #464]	; (80055d4 <HAL_RCC_OscConfig+0x474>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a73      	ldr	r2, [pc, #460]	; (80055d4 <HAL_RCC_OscConfig+0x474>)
 8005408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800540c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800540e:	f7fe ffed 	bl	80043ec <HAL_GetTick>
 8005412:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005414:	e008      	b.n	8005428 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005416:	f7fe ffe9 	bl	80043ec <HAL_GetTick>
 800541a:	4602      	mov	r2, r0
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	2b02      	cmp	r3, #2
 8005422:	d901      	bls.n	8005428 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005424:	2303      	movs	r3, #3
 8005426:	e10c      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005428:	4b6a      	ldr	r3, [pc, #424]	; (80055d4 <HAL_RCC_OscConfig+0x474>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005430:	2b00      	cmp	r3, #0
 8005432:	d0f0      	beq.n	8005416 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	2b01      	cmp	r3, #1
 800543a:	d106      	bne.n	800544a <HAL_RCC_OscConfig+0x2ea>
 800543c:	4b64      	ldr	r3, [pc, #400]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 800543e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005440:	4a63      	ldr	r2, [pc, #396]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 8005442:	f043 0301 	orr.w	r3, r3, #1
 8005446:	6713      	str	r3, [r2, #112]	; 0x70
 8005448:	e01c      	b.n	8005484 <HAL_RCC_OscConfig+0x324>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	2b05      	cmp	r3, #5
 8005450:	d10c      	bne.n	800546c <HAL_RCC_OscConfig+0x30c>
 8005452:	4b5f      	ldr	r3, [pc, #380]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 8005454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005456:	4a5e      	ldr	r2, [pc, #376]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 8005458:	f043 0304 	orr.w	r3, r3, #4
 800545c:	6713      	str	r3, [r2, #112]	; 0x70
 800545e:	4b5c      	ldr	r3, [pc, #368]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 8005460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005462:	4a5b      	ldr	r2, [pc, #364]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 8005464:	f043 0301 	orr.w	r3, r3, #1
 8005468:	6713      	str	r3, [r2, #112]	; 0x70
 800546a:	e00b      	b.n	8005484 <HAL_RCC_OscConfig+0x324>
 800546c:	4b58      	ldr	r3, [pc, #352]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 800546e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005470:	4a57      	ldr	r2, [pc, #348]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 8005472:	f023 0301 	bic.w	r3, r3, #1
 8005476:	6713      	str	r3, [r2, #112]	; 0x70
 8005478:	4b55      	ldr	r3, [pc, #340]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 800547a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800547c:	4a54      	ldr	r2, [pc, #336]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 800547e:	f023 0304 	bic.w	r3, r3, #4
 8005482:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d015      	beq.n	80054b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800548c:	f7fe ffae 	bl	80043ec <HAL_GetTick>
 8005490:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005492:	e00a      	b.n	80054aa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005494:	f7fe ffaa 	bl	80043ec <HAL_GetTick>
 8005498:	4602      	mov	r2, r0
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	1ad3      	subs	r3, r2, r3
 800549e:	f241 3288 	movw	r2, #5000	; 0x1388
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e0cb      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054aa:	4b49      	ldr	r3, [pc, #292]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 80054ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ae:	f003 0302 	and.w	r3, r3, #2
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d0ee      	beq.n	8005494 <HAL_RCC_OscConfig+0x334>
 80054b6:	e014      	b.n	80054e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054b8:	f7fe ff98 	bl	80043ec <HAL_GetTick>
 80054bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054be:	e00a      	b.n	80054d6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054c0:	f7fe ff94 	bl	80043ec <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d901      	bls.n	80054d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e0b5      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054d6:	4b3e      	ldr	r3, [pc, #248]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 80054d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054da:	f003 0302 	and.w	r3, r3, #2
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1ee      	bne.n	80054c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054e2:	7dfb      	ldrb	r3, [r7, #23]
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d105      	bne.n	80054f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054e8:	4b39      	ldr	r3, [pc, #228]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 80054ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ec:	4a38      	ldr	r2, [pc, #224]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 80054ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054f2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	f000 80a1 	beq.w	8005640 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054fe:	4b34      	ldr	r3, [pc, #208]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	f003 030c 	and.w	r3, r3, #12
 8005506:	2b08      	cmp	r3, #8
 8005508:	d05c      	beq.n	80055c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	2b02      	cmp	r3, #2
 8005510:	d141      	bne.n	8005596 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005512:	4b31      	ldr	r3, [pc, #196]	; (80055d8 <HAL_RCC_OscConfig+0x478>)
 8005514:	2200      	movs	r2, #0
 8005516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005518:	f7fe ff68 	bl	80043ec <HAL_GetTick>
 800551c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800551e:	e008      	b.n	8005532 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005520:	f7fe ff64 	bl	80043ec <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	2b02      	cmp	r3, #2
 800552c:	d901      	bls.n	8005532 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e087      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005532:	4b27      	ldr	r3, [pc, #156]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1f0      	bne.n	8005520 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	69da      	ldr	r2, [r3, #28]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	431a      	orrs	r2, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800554c:	019b      	lsls	r3, r3, #6
 800554e:	431a      	orrs	r2, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005554:	085b      	lsrs	r3, r3, #1
 8005556:	3b01      	subs	r3, #1
 8005558:	041b      	lsls	r3, r3, #16
 800555a:	431a      	orrs	r2, r3
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005560:	061b      	lsls	r3, r3, #24
 8005562:	491b      	ldr	r1, [pc, #108]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 8005564:	4313      	orrs	r3, r2
 8005566:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005568:	4b1b      	ldr	r3, [pc, #108]	; (80055d8 <HAL_RCC_OscConfig+0x478>)
 800556a:	2201      	movs	r2, #1
 800556c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800556e:	f7fe ff3d 	bl	80043ec <HAL_GetTick>
 8005572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005574:	e008      	b.n	8005588 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005576:	f7fe ff39 	bl	80043ec <HAL_GetTick>
 800557a:	4602      	mov	r2, r0
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	2b02      	cmp	r3, #2
 8005582:	d901      	bls.n	8005588 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e05c      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005588:	4b11      	ldr	r3, [pc, #68]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d0f0      	beq.n	8005576 <HAL_RCC_OscConfig+0x416>
 8005594:	e054      	b.n	8005640 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005596:	4b10      	ldr	r3, [pc, #64]	; (80055d8 <HAL_RCC_OscConfig+0x478>)
 8005598:	2200      	movs	r2, #0
 800559a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800559c:	f7fe ff26 	bl	80043ec <HAL_GetTick>
 80055a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055a2:	e008      	b.n	80055b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055a4:	f7fe ff22 	bl	80043ec <HAL_GetTick>
 80055a8:	4602      	mov	r2, r0
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d901      	bls.n	80055b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80055b2:	2303      	movs	r3, #3
 80055b4:	e045      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055b6:	4b06      	ldr	r3, [pc, #24]	; (80055d0 <HAL_RCC_OscConfig+0x470>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d1f0      	bne.n	80055a4 <HAL_RCC_OscConfig+0x444>
 80055c2:	e03d      	b.n	8005640 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	699b      	ldr	r3, [r3, #24]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d107      	bne.n	80055dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e038      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
 80055d0:	40023800 	.word	0x40023800
 80055d4:	40007000 	.word	0x40007000
 80055d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80055dc:	4b1b      	ldr	r3, [pc, #108]	; (800564c <HAL_RCC_OscConfig+0x4ec>)
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	699b      	ldr	r3, [r3, #24]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d028      	beq.n	800563c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d121      	bne.n	800563c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005602:	429a      	cmp	r2, r3
 8005604:	d11a      	bne.n	800563c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800560c:	4013      	ands	r3, r2
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005612:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005614:	4293      	cmp	r3, r2
 8005616:	d111      	bne.n	800563c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005622:	085b      	lsrs	r3, r3, #1
 8005624:	3b01      	subs	r3, #1
 8005626:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005628:	429a      	cmp	r2, r3
 800562a:	d107      	bne.n	800563c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005636:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005638:	429a      	cmp	r2, r3
 800563a:	d001      	beq.n	8005640 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e000      	b.n	8005642 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3718      	adds	r7, #24
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	40023800 	.word	0x40023800

08005650 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d101      	bne.n	8005664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e0cc      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005664:	4b68      	ldr	r3, [pc, #416]	; (8005808 <HAL_RCC_ClockConfig+0x1b8>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0307 	and.w	r3, r3, #7
 800566c:	683a      	ldr	r2, [r7, #0]
 800566e:	429a      	cmp	r2, r3
 8005670:	d90c      	bls.n	800568c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005672:	4b65      	ldr	r3, [pc, #404]	; (8005808 <HAL_RCC_ClockConfig+0x1b8>)
 8005674:	683a      	ldr	r2, [r7, #0]
 8005676:	b2d2      	uxtb	r2, r2
 8005678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800567a:	4b63      	ldr	r3, [pc, #396]	; (8005808 <HAL_RCC_ClockConfig+0x1b8>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0307 	and.w	r3, r3, #7
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	429a      	cmp	r2, r3
 8005686:	d001      	beq.n	800568c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e0b8      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0302 	and.w	r3, r3, #2
 8005694:	2b00      	cmp	r3, #0
 8005696:	d020      	beq.n	80056da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 0304 	and.w	r3, r3, #4
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d005      	beq.n	80056b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056a4:	4b59      	ldr	r3, [pc, #356]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	4a58      	ldr	r2, [pc, #352]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80056ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f003 0308 	and.w	r3, r3, #8
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d005      	beq.n	80056c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80056bc:	4b53      	ldr	r3, [pc, #332]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	4a52      	ldr	r2, [pc, #328]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80056c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056c8:	4b50      	ldr	r3, [pc, #320]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	494d      	ldr	r1, [pc, #308]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d044      	beq.n	8005770 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d107      	bne.n	80056fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056ee:	4b47      	ldr	r3, [pc, #284]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d119      	bne.n	800572e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e07f      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	2b02      	cmp	r3, #2
 8005704:	d003      	beq.n	800570e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800570a:	2b03      	cmp	r3, #3
 800570c:	d107      	bne.n	800571e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800570e:	4b3f      	ldr	r3, [pc, #252]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d109      	bne.n	800572e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e06f      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800571e:	4b3b      	ldr	r3, [pc, #236]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 0302 	and.w	r3, r3, #2
 8005726:	2b00      	cmp	r3, #0
 8005728:	d101      	bne.n	800572e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e067      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800572e:	4b37      	ldr	r3, [pc, #220]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f023 0203 	bic.w	r2, r3, #3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	4934      	ldr	r1, [pc, #208]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 800573c:	4313      	orrs	r3, r2
 800573e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005740:	f7fe fe54 	bl	80043ec <HAL_GetTick>
 8005744:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005746:	e00a      	b.n	800575e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005748:	f7fe fe50 	bl	80043ec <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	f241 3288 	movw	r2, #5000	; 0x1388
 8005756:	4293      	cmp	r3, r2
 8005758:	d901      	bls.n	800575e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800575a:	2303      	movs	r3, #3
 800575c:	e04f      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800575e:	4b2b      	ldr	r3, [pc, #172]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f003 020c 	and.w	r2, r3, #12
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	429a      	cmp	r2, r3
 800576e:	d1eb      	bne.n	8005748 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005770:	4b25      	ldr	r3, [pc, #148]	; (8005808 <HAL_RCC_ClockConfig+0x1b8>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 0307 	and.w	r3, r3, #7
 8005778:	683a      	ldr	r2, [r7, #0]
 800577a:	429a      	cmp	r2, r3
 800577c:	d20c      	bcs.n	8005798 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800577e:	4b22      	ldr	r3, [pc, #136]	; (8005808 <HAL_RCC_ClockConfig+0x1b8>)
 8005780:	683a      	ldr	r2, [r7, #0]
 8005782:	b2d2      	uxtb	r2, r2
 8005784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005786:	4b20      	ldr	r3, [pc, #128]	; (8005808 <HAL_RCC_ClockConfig+0x1b8>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0307 	and.w	r3, r3, #7
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	429a      	cmp	r2, r3
 8005792:	d001      	beq.n	8005798 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e032      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 0304 	and.w	r3, r3, #4
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d008      	beq.n	80057b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057a4:	4b19      	ldr	r3, [pc, #100]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	4916      	ldr	r1, [pc, #88]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80057b2:	4313      	orrs	r3, r2
 80057b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 0308 	and.w	r3, r3, #8
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d009      	beq.n	80057d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80057c2:	4b12      	ldr	r3, [pc, #72]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	00db      	lsls	r3, r3, #3
 80057d0:	490e      	ldr	r1, [pc, #56]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80057d2:	4313      	orrs	r3, r2
 80057d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80057d6:	f000 f821 	bl	800581c <HAL_RCC_GetSysClockFreq>
 80057da:	4602      	mov	r2, r0
 80057dc:	4b0b      	ldr	r3, [pc, #44]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	091b      	lsrs	r3, r3, #4
 80057e2:	f003 030f 	and.w	r3, r3, #15
 80057e6:	490a      	ldr	r1, [pc, #40]	; (8005810 <HAL_RCC_ClockConfig+0x1c0>)
 80057e8:	5ccb      	ldrb	r3, [r1, r3]
 80057ea:	fa22 f303 	lsr.w	r3, r2, r3
 80057ee:	4a09      	ldr	r2, [pc, #36]	; (8005814 <HAL_RCC_ClockConfig+0x1c4>)
 80057f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80057f2:	4b09      	ldr	r3, [pc, #36]	; (8005818 <HAL_RCC_ClockConfig+0x1c8>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4618      	mov	r0, r3
 80057f8:	f7fe fdb4 	bl	8004364 <HAL_InitTick>

  return HAL_OK;
 80057fc:	2300      	movs	r3, #0
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3710      	adds	r7, #16
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	40023c00 	.word	0x40023c00
 800580c:	40023800 	.word	0x40023800
 8005810:	0800c3f0 	.word	0x0800c3f0
 8005814:	20000010 	.word	0x20000010
 8005818:	20000014 	.word	0x20000014

0800581c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800581c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005820:	b090      	sub	sp, #64	; 0x40
 8005822:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005824:	2300      	movs	r3, #0
 8005826:	637b      	str	r3, [r7, #52]	; 0x34
 8005828:	2300      	movs	r3, #0
 800582a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800582c:	2300      	movs	r3, #0
 800582e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005830:	2300      	movs	r3, #0
 8005832:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005834:	4b59      	ldr	r3, [pc, #356]	; (800599c <HAL_RCC_GetSysClockFreq+0x180>)
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	f003 030c 	and.w	r3, r3, #12
 800583c:	2b08      	cmp	r3, #8
 800583e:	d00d      	beq.n	800585c <HAL_RCC_GetSysClockFreq+0x40>
 8005840:	2b08      	cmp	r3, #8
 8005842:	f200 80a1 	bhi.w	8005988 <HAL_RCC_GetSysClockFreq+0x16c>
 8005846:	2b00      	cmp	r3, #0
 8005848:	d002      	beq.n	8005850 <HAL_RCC_GetSysClockFreq+0x34>
 800584a:	2b04      	cmp	r3, #4
 800584c:	d003      	beq.n	8005856 <HAL_RCC_GetSysClockFreq+0x3a>
 800584e:	e09b      	b.n	8005988 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005850:	4b53      	ldr	r3, [pc, #332]	; (80059a0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005852:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005854:	e09b      	b.n	800598e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005856:	4b53      	ldr	r3, [pc, #332]	; (80059a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005858:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800585a:	e098      	b.n	800598e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800585c:	4b4f      	ldr	r3, [pc, #316]	; (800599c <HAL_RCC_GetSysClockFreq+0x180>)
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005864:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005866:	4b4d      	ldr	r3, [pc, #308]	; (800599c <HAL_RCC_GetSysClockFreq+0x180>)
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d028      	beq.n	80058c4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005872:	4b4a      	ldr	r3, [pc, #296]	; (800599c <HAL_RCC_GetSysClockFreq+0x180>)
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	099b      	lsrs	r3, r3, #6
 8005878:	2200      	movs	r2, #0
 800587a:	623b      	str	r3, [r7, #32]
 800587c:	627a      	str	r2, [r7, #36]	; 0x24
 800587e:	6a3b      	ldr	r3, [r7, #32]
 8005880:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005884:	2100      	movs	r1, #0
 8005886:	4b47      	ldr	r3, [pc, #284]	; (80059a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005888:	fb03 f201 	mul.w	r2, r3, r1
 800588c:	2300      	movs	r3, #0
 800588e:	fb00 f303 	mul.w	r3, r0, r3
 8005892:	4413      	add	r3, r2
 8005894:	4a43      	ldr	r2, [pc, #268]	; (80059a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005896:	fba0 1202 	umull	r1, r2, r0, r2
 800589a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800589c:	460a      	mov	r2, r1
 800589e:	62ba      	str	r2, [r7, #40]	; 0x28
 80058a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058a2:	4413      	add	r3, r2
 80058a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80058a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058a8:	2200      	movs	r2, #0
 80058aa:	61bb      	str	r3, [r7, #24]
 80058ac:	61fa      	str	r2, [r7, #28]
 80058ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058b2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80058b6:	f7fb f9e7 	bl	8000c88 <__aeabi_uldivmod>
 80058ba:	4602      	mov	r2, r0
 80058bc:	460b      	mov	r3, r1
 80058be:	4613      	mov	r3, r2
 80058c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058c2:	e053      	b.n	800596c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058c4:	4b35      	ldr	r3, [pc, #212]	; (800599c <HAL_RCC_GetSysClockFreq+0x180>)
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	099b      	lsrs	r3, r3, #6
 80058ca:	2200      	movs	r2, #0
 80058cc:	613b      	str	r3, [r7, #16]
 80058ce:	617a      	str	r2, [r7, #20]
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80058d6:	f04f 0b00 	mov.w	fp, #0
 80058da:	4652      	mov	r2, sl
 80058dc:	465b      	mov	r3, fp
 80058de:	f04f 0000 	mov.w	r0, #0
 80058e2:	f04f 0100 	mov.w	r1, #0
 80058e6:	0159      	lsls	r1, r3, #5
 80058e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058ec:	0150      	lsls	r0, r2, #5
 80058ee:	4602      	mov	r2, r0
 80058f0:	460b      	mov	r3, r1
 80058f2:	ebb2 080a 	subs.w	r8, r2, sl
 80058f6:	eb63 090b 	sbc.w	r9, r3, fp
 80058fa:	f04f 0200 	mov.w	r2, #0
 80058fe:	f04f 0300 	mov.w	r3, #0
 8005902:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005906:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800590a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800590e:	ebb2 0408 	subs.w	r4, r2, r8
 8005912:	eb63 0509 	sbc.w	r5, r3, r9
 8005916:	f04f 0200 	mov.w	r2, #0
 800591a:	f04f 0300 	mov.w	r3, #0
 800591e:	00eb      	lsls	r3, r5, #3
 8005920:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005924:	00e2      	lsls	r2, r4, #3
 8005926:	4614      	mov	r4, r2
 8005928:	461d      	mov	r5, r3
 800592a:	eb14 030a 	adds.w	r3, r4, sl
 800592e:	603b      	str	r3, [r7, #0]
 8005930:	eb45 030b 	adc.w	r3, r5, fp
 8005934:	607b      	str	r3, [r7, #4]
 8005936:	f04f 0200 	mov.w	r2, #0
 800593a:	f04f 0300 	mov.w	r3, #0
 800593e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005942:	4629      	mov	r1, r5
 8005944:	028b      	lsls	r3, r1, #10
 8005946:	4621      	mov	r1, r4
 8005948:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800594c:	4621      	mov	r1, r4
 800594e:	028a      	lsls	r2, r1, #10
 8005950:	4610      	mov	r0, r2
 8005952:	4619      	mov	r1, r3
 8005954:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005956:	2200      	movs	r2, #0
 8005958:	60bb      	str	r3, [r7, #8]
 800595a:	60fa      	str	r2, [r7, #12]
 800595c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005960:	f7fb f992 	bl	8000c88 <__aeabi_uldivmod>
 8005964:	4602      	mov	r2, r0
 8005966:	460b      	mov	r3, r1
 8005968:	4613      	mov	r3, r2
 800596a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800596c:	4b0b      	ldr	r3, [pc, #44]	; (800599c <HAL_RCC_GetSysClockFreq+0x180>)
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	0c1b      	lsrs	r3, r3, #16
 8005972:	f003 0303 	and.w	r3, r3, #3
 8005976:	3301      	adds	r3, #1
 8005978:	005b      	lsls	r3, r3, #1
 800597a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800597c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800597e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005980:	fbb2 f3f3 	udiv	r3, r2, r3
 8005984:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005986:	e002      	b.n	800598e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005988:	4b05      	ldr	r3, [pc, #20]	; (80059a0 <HAL_RCC_GetSysClockFreq+0x184>)
 800598a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800598c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800598e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005990:	4618      	mov	r0, r3
 8005992:	3740      	adds	r7, #64	; 0x40
 8005994:	46bd      	mov	sp, r7
 8005996:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800599a:	bf00      	nop
 800599c:	40023800 	.word	0x40023800
 80059a0:	00f42400 	.word	0x00f42400
 80059a4:	00b71b00 	.word	0x00b71b00

080059a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059a8:	b480      	push	{r7}
 80059aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059ac:	4b03      	ldr	r3, [pc, #12]	; (80059bc <HAL_RCC_GetHCLKFreq+0x14>)
 80059ae:	681b      	ldr	r3, [r3, #0]
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	20000010 	.word	0x20000010

080059c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80059c4:	f7ff fff0 	bl	80059a8 <HAL_RCC_GetHCLKFreq>
 80059c8:	4602      	mov	r2, r0
 80059ca:	4b05      	ldr	r3, [pc, #20]	; (80059e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	0a9b      	lsrs	r3, r3, #10
 80059d0:	f003 0307 	and.w	r3, r3, #7
 80059d4:	4903      	ldr	r1, [pc, #12]	; (80059e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059d6:	5ccb      	ldrb	r3, [r1, r3]
 80059d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059dc:	4618      	mov	r0, r3
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	40023800 	.word	0x40023800
 80059e4:	0800c400 	.word	0x0800c400

080059e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80059ec:	f7ff ffdc 	bl	80059a8 <HAL_RCC_GetHCLKFreq>
 80059f0:	4602      	mov	r2, r0
 80059f2:	4b05      	ldr	r3, [pc, #20]	; (8005a08 <HAL_RCC_GetPCLK2Freq+0x20>)
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	0b5b      	lsrs	r3, r3, #13
 80059f8:	f003 0307 	and.w	r3, r3, #7
 80059fc:	4903      	ldr	r1, [pc, #12]	; (8005a0c <HAL_RCC_GetPCLK2Freq+0x24>)
 80059fe:	5ccb      	ldrb	r3, [r1, r3]
 8005a00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	40023800 	.word	0x40023800
 8005a0c:	0800c400 	.word	0x0800c400

08005a10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d101      	bne.n	8005a22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e041      	b.n	8005aa6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d106      	bne.n	8005a3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f7fe fa00 	bl	8003e3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2202      	movs	r2, #2
 8005a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	3304      	adds	r3, #4
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	4610      	mov	r0, r2
 8005a50:	f000 fbba 	bl	80061c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005aa4:	2300      	movs	r3, #0
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3708      	adds	r7, #8
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
	...

08005ab0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d001      	beq.n	8005ac8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e04e      	b.n	8005b66 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2202      	movs	r2, #2
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68da      	ldr	r2, [r3, #12]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f042 0201 	orr.w	r2, r2, #1
 8005ade:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a23      	ldr	r2, [pc, #140]	; (8005b74 <HAL_TIM_Base_Start_IT+0xc4>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d022      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005af2:	d01d      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a1f      	ldr	r2, [pc, #124]	; (8005b78 <HAL_TIM_Base_Start_IT+0xc8>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d018      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a1e      	ldr	r2, [pc, #120]	; (8005b7c <HAL_TIM_Base_Start_IT+0xcc>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d013      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a1c      	ldr	r2, [pc, #112]	; (8005b80 <HAL_TIM_Base_Start_IT+0xd0>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d00e      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a1b      	ldr	r2, [pc, #108]	; (8005b84 <HAL_TIM_Base_Start_IT+0xd4>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d009      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a19      	ldr	r2, [pc, #100]	; (8005b88 <HAL_TIM_Base_Start_IT+0xd8>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d004      	beq.n	8005b30 <HAL_TIM_Base_Start_IT+0x80>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a18      	ldr	r2, [pc, #96]	; (8005b8c <HAL_TIM_Base_Start_IT+0xdc>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d111      	bne.n	8005b54 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	f003 0307 	and.w	r3, r3, #7
 8005b3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2b06      	cmp	r3, #6
 8005b40:	d010      	beq.n	8005b64 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f042 0201 	orr.w	r2, r2, #1
 8005b50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b52:	e007      	b.n	8005b64 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f042 0201 	orr.w	r2, r2, #1
 8005b62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3714      	adds	r7, #20
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	40010000 	.word	0x40010000
 8005b78:	40000400 	.word	0x40000400
 8005b7c:	40000800 	.word	0x40000800
 8005b80:	40000c00 	.word	0x40000c00
 8005b84:	40010400 	.word	0x40010400
 8005b88:	40014000 	.word	0x40014000
 8005b8c:	40001800 	.word	0x40001800

08005b90 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68da      	ldr	r2, [r3, #12]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f022 0201 	bic.w	r2, r2, #1
 8005ba6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	6a1a      	ldr	r2, [r3, #32]
 8005bae:	f241 1311 	movw	r3, #4369	; 0x1111
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d10f      	bne.n	8005bd8 <HAL_TIM_Base_Stop_IT+0x48>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	6a1a      	ldr	r2, [r3, #32]
 8005bbe:	f240 4344 	movw	r3, #1092	; 0x444
 8005bc2:	4013      	ands	r3, r2
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d107      	bne.n	8005bd8 <HAL_TIM_Base_Stop_IT+0x48>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f022 0201 	bic.w	r2, r2, #1
 8005bd6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	370c      	adds	r7, #12
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr

08005bee <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005bee:	b580      	push	{r7, lr}
 8005bf0:	b082      	sub	sp, #8
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d101      	bne.n	8005c00 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e041      	b.n	8005c84 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d106      	bne.n	8005c1a <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f000 f839 	bl	8005c8c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2202      	movs	r2, #2
 8005c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	3304      	adds	r3, #4
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	4610      	mov	r0, r2
 8005c2e:	f000 facb 	bl	80061c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2201      	movs	r2, #1
 8005c36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2201      	movs	r2, #1
 8005c46:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2201      	movs	r2, #1
 8005c56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3708      	adds	r7, #8
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005c94:	bf00      	nop
 8005c96:	370c      	adds	r7, #12
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b082      	sub	sp, #8
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	f003 0302 	and.w	r3, r3, #2
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	d122      	bne.n	8005cfc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	f003 0302 	and.w	r3, r3, #2
 8005cc0:	2b02      	cmp	r3, #2
 8005cc2:	d11b      	bne.n	8005cfc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f06f 0202 	mvn.w	r2, #2
 8005ccc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	f003 0303 	and.w	r3, r3, #3
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d003      	beq.n	8005cea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 fa51 	bl	800618a <HAL_TIM_IC_CaptureCallback>
 8005ce8:	e005      	b.n	8005cf6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f000 fa43 	bl	8006176 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cf0:	6878      	ldr	r0, [r7, #4]
 8005cf2:	f000 fa54 	bl	800619e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	691b      	ldr	r3, [r3, #16]
 8005d02:	f003 0304 	and.w	r3, r3, #4
 8005d06:	2b04      	cmp	r3, #4
 8005d08:	d122      	bne.n	8005d50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	f003 0304 	and.w	r3, r3, #4
 8005d14:	2b04      	cmp	r3, #4
 8005d16:	d11b      	bne.n	8005d50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f06f 0204 	mvn.w	r2, #4
 8005d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2202      	movs	r2, #2
 8005d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	699b      	ldr	r3, [r3, #24]
 8005d2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d003      	beq.n	8005d3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 fa27 	bl	800618a <HAL_TIM_IC_CaptureCallback>
 8005d3c:	e005      	b.n	8005d4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 fa19 	bl	8006176 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f000 fa2a 	bl	800619e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	691b      	ldr	r3, [r3, #16]
 8005d56:	f003 0308 	and.w	r3, r3, #8
 8005d5a:	2b08      	cmp	r3, #8
 8005d5c:	d122      	bne.n	8005da4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	68db      	ldr	r3, [r3, #12]
 8005d64:	f003 0308 	and.w	r3, r3, #8
 8005d68:	2b08      	cmp	r3, #8
 8005d6a:	d11b      	bne.n	8005da4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f06f 0208 	mvn.w	r2, #8
 8005d74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2204      	movs	r2, #4
 8005d7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	69db      	ldr	r3, [r3, #28]
 8005d82:	f003 0303 	and.w	r3, r3, #3
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d003      	beq.n	8005d92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 f9fd 	bl	800618a <HAL_TIM_IC_CaptureCallback>
 8005d90:	e005      	b.n	8005d9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 f9ef 	bl	8006176 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 fa00 	bl	800619e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	691b      	ldr	r3, [r3, #16]
 8005daa:	f003 0310 	and.w	r3, r3, #16
 8005dae:	2b10      	cmp	r3, #16
 8005db0:	d122      	bne.n	8005df8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	f003 0310 	and.w	r3, r3, #16
 8005dbc:	2b10      	cmp	r3, #16
 8005dbe:	d11b      	bne.n	8005df8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f06f 0210 	mvn.w	r2, #16
 8005dc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2208      	movs	r2, #8
 8005dce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d003      	beq.n	8005de6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 f9d3 	bl	800618a <HAL_TIM_IC_CaptureCallback>
 8005de4:	e005      	b.n	8005df2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f9c5 	bl	8006176 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f000 f9d6 	bl	800619e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d10e      	bne.n	8005e24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	f003 0301 	and.w	r3, r3, #1
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d107      	bne.n	8005e24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f06f 0201 	mvn.w	r2, #1
 8005e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f7fc ffb0 	bl	8002d84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e2e:	2b80      	cmp	r3, #128	; 0x80
 8005e30:	d10e      	bne.n	8005e50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e3c:	2b80      	cmp	r3, #128	; 0x80
 8005e3e:	d107      	bne.n	8005e50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 fca6 	bl	800679c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	691b      	ldr	r3, [r3, #16]
 8005e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e5a:	2b40      	cmp	r3, #64	; 0x40
 8005e5c:	d10e      	bne.n	8005e7c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e68:	2b40      	cmp	r3, #64	; 0x40
 8005e6a:	d107      	bne.n	8005e7c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 f99b 	bl	80061b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	f003 0320 	and.w	r3, r3, #32
 8005e86:	2b20      	cmp	r3, #32
 8005e88:	d10e      	bne.n	8005ea8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	f003 0320 	and.w	r3, r3, #32
 8005e94:	2b20      	cmp	r3, #32
 8005e96:	d107      	bne.n	8005ea8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f06f 0220 	mvn.w	r2, #32
 8005ea0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f000 fc70 	bl	8006788 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ea8:	bf00      	nop
 8005eaa:	3708      	adds	r7, #8
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}

08005eb0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b086      	sub	sp, #24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d101      	bne.n	8005ece <HAL_TIM_IC_ConfigChannel+0x1e>
 8005eca:	2302      	movs	r3, #2
 8005ecc:	e088      	b.n	8005fe0 <HAL_TIM_IC_ConfigChannel+0x130>
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d11b      	bne.n	8005f14 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6818      	ldr	r0, [r3, #0]
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	6819      	ldr	r1, [r3, #0]
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	685a      	ldr	r2, [r3, #4]
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	f000 fa0c 	bl	8006308 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	699a      	ldr	r2, [r3, #24]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f022 020c 	bic.w	r2, r2, #12
 8005efe:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	6999      	ldr	r1, [r3, #24]
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	689a      	ldr	r2, [r3, #8]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	619a      	str	r2, [r3, #24]
 8005f12:	e060      	b.n	8005fd6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2b04      	cmp	r3, #4
 8005f18:	d11c      	bne.n	8005f54 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6818      	ldr	r0, [r3, #0]
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	6819      	ldr	r1, [r3, #0]
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	685a      	ldr	r2, [r3, #4]
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	f000 fa90 	bl	800644e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	699a      	ldr	r2, [r3, #24]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005f3c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	6999      	ldr	r1, [r3, #24]
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	021a      	lsls	r2, r3, #8
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	430a      	orrs	r2, r1
 8005f50:	619a      	str	r2, [r3, #24]
 8005f52:	e040      	b.n	8005fd6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2b08      	cmp	r3, #8
 8005f58:	d11b      	bne.n	8005f92 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6818      	ldr	r0, [r3, #0]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	6819      	ldr	r1, [r3, #0]
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	685a      	ldr	r2, [r3, #4]
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	f000 fadd 	bl	8006528 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	69da      	ldr	r2, [r3, #28]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f022 020c 	bic.w	r2, r2, #12
 8005f7c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	69d9      	ldr	r1, [r3, #28]
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	689a      	ldr	r2, [r3, #8]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	430a      	orrs	r2, r1
 8005f8e:	61da      	str	r2, [r3, #28]
 8005f90:	e021      	b.n	8005fd6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2b0c      	cmp	r3, #12
 8005f96:	d11c      	bne.n	8005fd2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	6818      	ldr	r0, [r3, #0]
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	6819      	ldr	r1, [r3, #0]
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	685a      	ldr	r2, [r3, #4]
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	68db      	ldr	r3, [r3, #12]
 8005fa8:	f000 fafa 	bl	80065a0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	69da      	ldr	r2, [r3, #28]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005fba:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	69d9      	ldr	r1, [r3, #28]
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	021a      	lsls	r2, r3, #8
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	61da      	str	r2, [r3, #28]
 8005fd0:	e001      	b.n	8005fd6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005fde:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3718      	adds	r7, #24
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d101      	bne.n	8006004 <HAL_TIM_ConfigClockSource+0x1c>
 8006000:	2302      	movs	r3, #2
 8006002:	e0b4      	b.n	800616e <HAL_TIM_ConfigClockSource+0x186>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2202      	movs	r2, #2
 8006010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006022:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800602a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68ba      	ldr	r2, [r7, #8]
 8006032:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800603c:	d03e      	beq.n	80060bc <HAL_TIM_ConfigClockSource+0xd4>
 800603e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006042:	f200 8087 	bhi.w	8006154 <HAL_TIM_ConfigClockSource+0x16c>
 8006046:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800604a:	f000 8086 	beq.w	800615a <HAL_TIM_ConfigClockSource+0x172>
 800604e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006052:	d87f      	bhi.n	8006154 <HAL_TIM_ConfigClockSource+0x16c>
 8006054:	2b70      	cmp	r3, #112	; 0x70
 8006056:	d01a      	beq.n	800608e <HAL_TIM_ConfigClockSource+0xa6>
 8006058:	2b70      	cmp	r3, #112	; 0x70
 800605a:	d87b      	bhi.n	8006154 <HAL_TIM_ConfigClockSource+0x16c>
 800605c:	2b60      	cmp	r3, #96	; 0x60
 800605e:	d050      	beq.n	8006102 <HAL_TIM_ConfigClockSource+0x11a>
 8006060:	2b60      	cmp	r3, #96	; 0x60
 8006062:	d877      	bhi.n	8006154 <HAL_TIM_ConfigClockSource+0x16c>
 8006064:	2b50      	cmp	r3, #80	; 0x50
 8006066:	d03c      	beq.n	80060e2 <HAL_TIM_ConfigClockSource+0xfa>
 8006068:	2b50      	cmp	r3, #80	; 0x50
 800606a:	d873      	bhi.n	8006154 <HAL_TIM_ConfigClockSource+0x16c>
 800606c:	2b40      	cmp	r3, #64	; 0x40
 800606e:	d058      	beq.n	8006122 <HAL_TIM_ConfigClockSource+0x13a>
 8006070:	2b40      	cmp	r3, #64	; 0x40
 8006072:	d86f      	bhi.n	8006154 <HAL_TIM_ConfigClockSource+0x16c>
 8006074:	2b30      	cmp	r3, #48	; 0x30
 8006076:	d064      	beq.n	8006142 <HAL_TIM_ConfigClockSource+0x15a>
 8006078:	2b30      	cmp	r3, #48	; 0x30
 800607a:	d86b      	bhi.n	8006154 <HAL_TIM_ConfigClockSource+0x16c>
 800607c:	2b20      	cmp	r3, #32
 800607e:	d060      	beq.n	8006142 <HAL_TIM_ConfigClockSource+0x15a>
 8006080:	2b20      	cmp	r3, #32
 8006082:	d867      	bhi.n	8006154 <HAL_TIM_ConfigClockSource+0x16c>
 8006084:	2b00      	cmp	r3, #0
 8006086:	d05c      	beq.n	8006142 <HAL_TIM_ConfigClockSource+0x15a>
 8006088:	2b10      	cmp	r3, #16
 800608a:	d05a      	beq.n	8006142 <HAL_TIM_ConfigClockSource+0x15a>
 800608c:	e062      	b.n	8006154 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6818      	ldr	r0, [r3, #0]
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	6899      	ldr	r1, [r3, #8]
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	685a      	ldr	r2, [r3, #4]
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	f000 fad7 	bl	8006650 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80060b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	68ba      	ldr	r2, [r7, #8]
 80060b8:	609a      	str	r2, [r3, #8]
      break;
 80060ba:	e04f      	b.n	800615c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6818      	ldr	r0, [r3, #0]
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	6899      	ldr	r1, [r3, #8]
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685a      	ldr	r2, [r3, #4]
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	f000 fac0 	bl	8006650 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689a      	ldr	r2, [r3, #8]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80060de:	609a      	str	r2, [r3, #8]
      break;
 80060e0:	e03c      	b.n	800615c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6818      	ldr	r0, [r3, #0]
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	6859      	ldr	r1, [r3, #4]
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	461a      	mov	r2, r3
 80060f0:	f000 f97e 	bl	80063f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2150      	movs	r1, #80	; 0x50
 80060fa:	4618      	mov	r0, r3
 80060fc:	f000 fa8d 	bl	800661a <TIM_ITRx_SetConfig>
      break;
 8006100:	e02c      	b.n	800615c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6818      	ldr	r0, [r3, #0]
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	6859      	ldr	r1, [r3, #4]
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	461a      	mov	r2, r3
 8006110:	f000 f9da 	bl	80064c8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2160      	movs	r1, #96	; 0x60
 800611a:	4618      	mov	r0, r3
 800611c:	f000 fa7d 	bl	800661a <TIM_ITRx_SetConfig>
      break;
 8006120:	e01c      	b.n	800615c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6818      	ldr	r0, [r3, #0]
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	6859      	ldr	r1, [r3, #4]
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	461a      	mov	r2, r3
 8006130:	f000 f95e 	bl	80063f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2140      	movs	r1, #64	; 0x40
 800613a:	4618      	mov	r0, r3
 800613c:	f000 fa6d 	bl	800661a <TIM_ITRx_SetConfig>
      break;
 8006140:	e00c      	b.n	800615c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4619      	mov	r1, r3
 800614c:	4610      	mov	r0, r2
 800614e:	f000 fa64 	bl	800661a <TIM_ITRx_SetConfig>
      break;
 8006152:	e003      	b.n	800615c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	73fb      	strb	r3, [r7, #15]
      break;
 8006158:	e000      	b.n	800615c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800615a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2200      	movs	r2, #0
 8006168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800616c:	7bfb      	ldrb	r3, [r7, #15]
}
 800616e:	4618      	mov	r0, r3
 8006170:	3710      	adds	r7, #16
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}

08006176 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006176:	b480      	push	{r7}
 8006178:	b083      	sub	sp, #12
 800617a:	af00      	add	r7, sp, #0
 800617c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800617e:	bf00      	nop
 8006180:	370c      	adds	r7, #12
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr

0800618a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800618a:	b480      	push	{r7}
 800618c:	b083      	sub	sp, #12
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006192:	bf00      	nop
 8006194:	370c      	adds	r7, #12
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr

0800619e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800619e:	b480      	push	{r7}
 80061a0:	b083      	sub	sp, #12
 80061a2:	af00      	add	r7, sp, #0
 80061a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061a6:	bf00      	nop
 80061a8:	370c      	adds	r7, #12
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr

080061b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061b2:	b480      	push	{r7}
 80061b4:	b083      	sub	sp, #12
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061ba:	bf00      	nop
 80061bc:	370c      	adds	r7, #12
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr
	...

080061c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b085      	sub	sp, #20
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a40      	ldr	r2, [pc, #256]	; (80062dc <TIM_Base_SetConfig+0x114>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d013      	beq.n	8006208 <TIM_Base_SetConfig+0x40>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061e6:	d00f      	beq.n	8006208 <TIM_Base_SetConfig+0x40>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4a3d      	ldr	r2, [pc, #244]	; (80062e0 <TIM_Base_SetConfig+0x118>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d00b      	beq.n	8006208 <TIM_Base_SetConfig+0x40>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4a3c      	ldr	r2, [pc, #240]	; (80062e4 <TIM_Base_SetConfig+0x11c>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d007      	beq.n	8006208 <TIM_Base_SetConfig+0x40>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4a3b      	ldr	r2, [pc, #236]	; (80062e8 <TIM_Base_SetConfig+0x120>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d003      	beq.n	8006208 <TIM_Base_SetConfig+0x40>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4a3a      	ldr	r2, [pc, #232]	; (80062ec <TIM_Base_SetConfig+0x124>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d108      	bne.n	800621a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800620e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	68fa      	ldr	r2, [r7, #12]
 8006216:	4313      	orrs	r3, r2
 8006218:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a2f      	ldr	r2, [pc, #188]	; (80062dc <TIM_Base_SetConfig+0x114>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d02b      	beq.n	800627a <TIM_Base_SetConfig+0xb2>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006228:	d027      	beq.n	800627a <TIM_Base_SetConfig+0xb2>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a2c      	ldr	r2, [pc, #176]	; (80062e0 <TIM_Base_SetConfig+0x118>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d023      	beq.n	800627a <TIM_Base_SetConfig+0xb2>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a2b      	ldr	r2, [pc, #172]	; (80062e4 <TIM_Base_SetConfig+0x11c>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d01f      	beq.n	800627a <TIM_Base_SetConfig+0xb2>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a2a      	ldr	r2, [pc, #168]	; (80062e8 <TIM_Base_SetConfig+0x120>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d01b      	beq.n	800627a <TIM_Base_SetConfig+0xb2>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a29      	ldr	r2, [pc, #164]	; (80062ec <TIM_Base_SetConfig+0x124>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d017      	beq.n	800627a <TIM_Base_SetConfig+0xb2>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a28      	ldr	r2, [pc, #160]	; (80062f0 <TIM_Base_SetConfig+0x128>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d013      	beq.n	800627a <TIM_Base_SetConfig+0xb2>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a27      	ldr	r2, [pc, #156]	; (80062f4 <TIM_Base_SetConfig+0x12c>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d00f      	beq.n	800627a <TIM_Base_SetConfig+0xb2>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a26      	ldr	r2, [pc, #152]	; (80062f8 <TIM_Base_SetConfig+0x130>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d00b      	beq.n	800627a <TIM_Base_SetConfig+0xb2>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	4a25      	ldr	r2, [pc, #148]	; (80062fc <TIM_Base_SetConfig+0x134>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d007      	beq.n	800627a <TIM_Base_SetConfig+0xb2>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a24      	ldr	r2, [pc, #144]	; (8006300 <TIM_Base_SetConfig+0x138>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d003      	beq.n	800627a <TIM_Base_SetConfig+0xb2>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a23      	ldr	r2, [pc, #140]	; (8006304 <TIM_Base_SetConfig+0x13c>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d108      	bne.n	800628c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006280:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	68fa      	ldr	r2, [r7, #12]
 8006288:	4313      	orrs	r3, r2
 800628a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	4313      	orrs	r3, r2
 8006298:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	68fa      	ldr	r2, [r7, #12]
 800629e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	689a      	ldr	r2, [r3, #8]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a0a      	ldr	r2, [pc, #40]	; (80062dc <TIM_Base_SetConfig+0x114>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d003      	beq.n	80062c0 <TIM_Base_SetConfig+0xf8>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a0c      	ldr	r2, [pc, #48]	; (80062ec <TIM_Base_SetConfig+0x124>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d103      	bne.n	80062c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	691a      	ldr	r2, [r3, #16]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	615a      	str	r2, [r3, #20]
}
 80062ce:	bf00      	nop
 80062d0:	3714      	adds	r7, #20
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr
 80062da:	bf00      	nop
 80062dc:	40010000 	.word	0x40010000
 80062e0:	40000400 	.word	0x40000400
 80062e4:	40000800 	.word	0x40000800
 80062e8:	40000c00 	.word	0x40000c00
 80062ec:	40010400 	.word	0x40010400
 80062f0:	40014000 	.word	0x40014000
 80062f4:	40014400 	.word	0x40014400
 80062f8:	40014800 	.word	0x40014800
 80062fc:	40001800 	.word	0x40001800
 8006300:	40001c00 	.word	0x40001c00
 8006304:	40002000 	.word	0x40002000

08006308 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006308:	b480      	push	{r7}
 800630a:	b087      	sub	sp, #28
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	607a      	str	r2, [r7, #4]
 8006314:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	f023 0201 	bic.w	r2, r3, #1
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6a1b      	ldr	r3, [r3, #32]
 800632c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	4a28      	ldr	r2, [pc, #160]	; (80063d4 <TIM_TI1_SetConfig+0xcc>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d01b      	beq.n	800636e <TIM_TI1_SetConfig+0x66>
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800633c:	d017      	beq.n	800636e <TIM_TI1_SetConfig+0x66>
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	4a25      	ldr	r2, [pc, #148]	; (80063d8 <TIM_TI1_SetConfig+0xd0>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d013      	beq.n	800636e <TIM_TI1_SetConfig+0x66>
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	4a24      	ldr	r2, [pc, #144]	; (80063dc <TIM_TI1_SetConfig+0xd4>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d00f      	beq.n	800636e <TIM_TI1_SetConfig+0x66>
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	4a23      	ldr	r2, [pc, #140]	; (80063e0 <TIM_TI1_SetConfig+0xd8>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d00b      	beq.n	800636e <TIM_TI1_SetConfig+0x66>
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	4a22      	ldr	r2, [pc, #136]	; (80063e4 <TIM_TI1_SetConfig+0xdc>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d007      	beq.n	800636e <TIM_TI1_SetConfig+0x66>
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	4a21      	ldr	r2, [pc, #132]	; (80063e8 <TIM_TI1_SetConfig+0xe0>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d003      	beq.n	800636e <TIM_TI1_SetConfig+0x66>
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	4a20      	ldr	r2, [pc, #128]	; (80063ec <TIM_TI1_SetConfig+0xe4>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d101      	bne.n	8006372 <TIM_TI1_SetConfig+0x6a>
 800636e:	2301      	movs	r3, #1
 8006370:	e000      	b.n	8006374 <TIM_TI1_SetConfig+0x6c>
 8006372:	2300      	movs	r3, #0
 8006374:	2b00      	cmp	r3, #0
 8006376:	d008      	beq.n	800638a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	f023 0303 	bic.w	r3, r3, #3
 800637e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	4313      	orrs	r3, r2
 8006386:	617b      	str	r3, [r7, #20]
 8006388:	e003      	b.n	8006392 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	f043 0301 	orr.w	r3, r3, #1
 8006390:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006398:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	011b      	lsls	r3, r3, #4
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	f023 030a 	bic.w	r3, r3, #10
 80063ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	f003 030a 	and.w	r3, r3, #10
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	697a      	ldr	r2, [r7, #20]
 80063be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	693a      	ldr	r2, [r7, #16]
 80063c4:	621a      	str	r2, [r3, #32]
}
 80063c6:	bf00      	nop
 80063c8:	371c      	adds	r7, #28
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	40010000 	.word	0x40010000
 80063d8:	40000400 	.word	0x40000400
 80063dc:	40000800 	.word	0x40000800
 80063e0:	40000c00 	.word	0x40000c00
 80063e4:	40010400 	.word	0x40010400
 80063e8:	40014000 	.word	0x40014000
 80063ec:	40001800 	.word	0x40001800

080063f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b087      	sub	sp, #28
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	60b9      	str	r1, [r7, #8]
 80063fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	6a1b      	ldr	r3, [r3, #32]
 8006400:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	6a1b      	ldr	r3, [r3, #32]
 8006406:	f023 0201 	bic.w	r2, r3, #1
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	699b      	ldr	r3, [r3, #24]
 8006412:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800641a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	011b      	lsls	r3, r3, #4
 8006420:	693a      	ldr	r2, [r7, #16]
 8006422:	4313      	orrs	r3, r2
 8006424:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	f023 030a 	bic.w	r3, r3, #10
 800642c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800642e:	697a      	ldr	r2, [r7, #20]
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	4313      	orrs	r3, r2
 8006434:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	693a      	ldr	r2, [r7, #16]
 800643a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	697a      	ldr	r2, [r7, #20]
 8006440:	621a      	str	r2, [r3, #32]
}
 8006442:	bf00      	nop
 8006444:	371c      	adds	r7, #28
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr

0800644e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800644e:	b480      	push	{r7}
 8006450:	b087      	sub	sp, #28
 8006452:	af00      	add	r7, sp, #0
 8006454:	60f8      	str	r0, [r7, #12]
 8006456:	60b9      	str	r1, [r7, #8]
 8006458:	607a      	str	r2, [r7, #4]
 800645a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6a1b      	ldr	r3, [r3, #32]
 8006460:	f023 0210 	bic.w	r2, r3, #16
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	699b      	ldr	r3, [r3, #24]
 800646c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	6a1b      	ldr	r3, [r3, #32]
 8006472:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800647a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	021b      	lsls	r3, r3, #8
 8006480:	697a      	ldr	r2, [r7, #20]
 8006482:	4313      	orrs	r3, r2
 8006484:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800648c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	031b      	lsls	r3, r3, #12
 8006492:	b29b      	uxth	r3, r3
 8006494:	697a      	ldr	r2, [r7, #20]
 8006496:	4313      	orrs	r3, r2
 8006498:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80064a0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	011b      	lsls	r3, r3, #4
 80064a6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80064aa:	693a      	ldr	r2, [r7, #16]
 80064ac:	4313      	orrs	r3, r2
 80064ae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	697a      	ldr	r2, [r7, #20]
 80064b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	693a      	ldr	r2, [r7, #16]
 80064ba:	621a      	str	r2, [r3, #32]
}
 80064bc:	bf00      	nop
 80064be:	371c      	adds	r7, #28
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr

080064c8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b087      	sub	sp, #28
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	60f8      	str	r0, [r7, #12]
 80064d0:	60b9      	str	r1, [r7, #8]
 80064d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6a1b      	ldr	r3, [r3, #32]
 80064d8:	f023 0210 	bic.w	r2, r3, #16
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	699b      	ldr	r3, [r3, #24]
 80064e4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6a1b      	ldr	r3, [r3, #32]
 80064ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80064f2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	031b      	lsls	r3, r3, #12
 80064f8:	697a      	ldr	r2, [r7, #20]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006504:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	011b      	lsls	r3, r3, #4
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	4313      	orrs	r3, r2
 800650e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	697a      	ldr	r2, [r7, #20]
 8006514:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	693a      	ldr	r2, [r7, #16]
 800651a:	621a      	str	r2, [r3, #32]
}
 800651c:	bf00      	nop
 800651e:	371c      	adds	r7, #28
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006528:	b480      	push	{r7}
 800652a:	b087      	sub	sp, #28
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	607a      	str	r2, [r7, #4]
 8006534:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6a1b      	ldr	r3, [r3, #32]
 800653a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	69db      	ldr	r3, [r3, #28]
 8006546:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6a1b      	ldr	r3, [r3, #32]
 800654c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	f023 0303 	bic.w	r3, r3, #3
 8006554:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006556:	697a      	ldr	r2, [r7, #20]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4313      	orrs	r3, r2
 800655c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006564:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	011b      	lsls	r3, r3, #4
 800656a:	b2db      	uxtb	r3, r3
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	4313      	orrs	r3, r2
 8006570:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006578:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	021b      	lsls	r3, r3, #8
 800657e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006582:	693a      	ldr	r2, [r7, #16]
 8006584:	4313      	orrs	r3, r2
 8006586:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	693a      	ldr	r2, [r7, #16]
 8006592:	621a      	str	r2, [r3, #32]
}
 8006594:	bf00      	nop
 8006596:	371c      	adds	r7, #28
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b087      	sub	sp, #28
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	607a      	str	r2, [r7, #4]
 80065ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	69db      	ldr	r3, [r3, #28]
 80065be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6a1b      	ldr	r3, [r3, #32]
 80065c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065cc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	021b      	lsls	r3, r3, #8
 80065d2:	697a      	ldr	r2, [r7, #20]
 80065d4:	4313      	orrs	r3, r2
 80065d6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80065de:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	031b      	lsls	r3, r3, #12
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	697a      	ldr	r2, [r7, #20]
 80065e8:	4313      	orrs	r3, r2
 80065ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80065f2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	031b      	lsls	r3, r3, #12
 80065f8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80065fc:	693a      	ldr	r2, [r7, #16]
 80065fe:	4313      	orrs	r3, r2
 8006600:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	697a      	ldr	r2, [r7, #20]
 8006606:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	693a      	ldr	r2, [r7, #16]
 800660c:	621a      	str	r2, [r3, #32]
}
 800660e:	bf00      	nop
 8006610:	371c      	adds	r7, #28
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr

0800661a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800661a:	b480      	push	{r7}
 800661c:	b085      	sub	sp, #20
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
 8006622:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006630:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006632:	683a      	ldr	r2, [r7, #0]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	4313      	orrs	r3, r2
 8006638:	f043 0307 	orr.w	r3, r3, #7
 800663c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	68fa      	ldr	r2, [r7, #12]
 8006642:	609a      	str	r2, [r3, #8]
}
 8006644:	bf00      	nop
 8006646:	3714      	adds	r7, #20
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006650:	b480      	push	{r7}
 8006652:	b087      	sub	sp, #28
 8006654:	af00      	add	r7, sp, #0
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
 800665c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800666a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	021a      	lsls	r2, r3, #8
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	431a      	orrs	r2, r3
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	4313      	orrs	r3, r2
 8006678:	697a      	ldr	r2, [r7, #20]
 800667a:	4313      	orrs	r3, r2
 800667c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	697a      	ldr	r2, [r7, #20]
 8006682:	609a      	str	r2, [r3, #8]
}
 8006684:	bf00      	nop
 8006686:	371c      	adds	r7, #28
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr

08006690 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006690:	b480      	push	{r7}
 8006692:	b085      	sub	sp, #20
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d101      	bne.n	80066a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066a4:	2302      	movs	r3, #2
 80066a6:	e05a      	b.n	800675e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2202      	movs	r2, #2
 80066b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	68fa      	ldr	r2, [r7, #12]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a21      	ldr	r2, [pc, #132]	; (800676c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d022      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066f4:	d01d      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a1d      	ldr	r2, [pc, #116]	; (8006770 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d018      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a1b      	ldr	r2, [pc, #108]	; (8006774 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d013      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a1a      	ldr	r2, [pc, #104]	; (8006778 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d00e      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a18      	ldr	r2, [pc, #96]	; (800677c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d009      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a17      	ldr	r2, [pc, #92]	; (8006780 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d004      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a15      	ldr	r2, [pc, #84]	; (8006784 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d10c      	bne.n	800674c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006738:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	68ba      	ldr	r2, [r7, #8]
 8006740:	4313      	orrs	r3, r2
 8006742:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68ba      	ldr	r2, [r7, #8]
 800674a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800675c:	2300      	movs	r3, #0
}
 800675e:	4618      	mov	r0, r3
 8006760:	3714      	adds	r7, #20
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	40010000 	.word	0x40010000
 8006770:	40000400 	.word	0x40000400
 8006774:	40000800 	.word	0x40000800
 8006778:	40000c00 	.word	0x40000c00
 800677c:	40010400 	.word	0x40010400
 8006780:	40014000 	.word	0x40014000
 8006784:	40001800 	.word	0x40001800

08006788 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800679c:	b480      	push	{r7}
 800679e:	b083      	sub	sp, #12
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80067a4:	bf00      	nop
 80067a6:	370c      	adds	r7, #12
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b082      	sub	sp, #8
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d101      	bne.n	80067c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e03f      	b.n	8006842 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d106      	bne.n	80067dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f7fd fbaa 	bl	8003f30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2224      	movs	r2, #36	; 0x24
 80067e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68da      	ldr	r2, [r3, #12]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80067f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 fddf 	bl	80073b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	691a      	ldr	r2, [r3, #16]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006808:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	695a      	ldr	r2, [r3, #20]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006818:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68da      	ldr	r2, [r3, #12]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006828:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2220      	movs	r2, #32
 8006834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2220      	movs	r2, #32
 800683c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006840:	2300      	movs	r3, #0
}
 8006842:	4618      	mov	r0, r3
 8006844:	3708      	adds	r7, #8
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}

0800684a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800684a:	b580      	push	{r7, lr}
 800684c:	b08a      	sub	sp, #40	; 0x28
 800684e:	af02      	add	r7, sp, #8
 8006850:	60f8      	str	r0, [r7, #12]
 8006852:	60b9      	str	r1, [r7, #8]
 8006854:	603b      	str	r3, [r7, #0]
 8006856:	4613      	mov	r3, r2
 8006858:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800685a:	2300      	movs	r3, #0
 800685c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b20      	cmp	r3, #32
 8006868:	d17c      	bne.n	8006964 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d002      	beq.n	8006876 <HAL_UART_Transmit+0x2c>
 8006870:	88fb      	ldrh	r3, [r7, #6]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d101      	bne.n	800687a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e075      	b.n	8006966 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006880:	2b01      	cmp	r3, #1
 8006882:	d101      	bne.n	8006888 <HAL_UART_Transmit+0x3e>
 8006884:	2302      	movs	r3, #2
 8006886:	e06e      	b.n	8006966 <HAL_UART_Transmit+0x11c>
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2221      	movs	r2, #33	; 0x21
 800689a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800689e:	f7fd fda5 	bl	80043ec <HAL_GetTick>
 80068a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	88fa      	ldrh	r2, [r7, #6]
 80068a8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	88fa      	ldrh	r2, [r7, #6]
 80068ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068b8:	d108      	bne.n	80068cc <HAL_UART_Transmit+0x82>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	691b      	ldr	r3, [r3, #16]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d104      	bne.n	80068cc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80068c2:	2300      	movs	r3, #0
 80068c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	61bb      	str	r3, [r7, #24]
 80068ca:	e003      	b.n	80068d4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80068d0:	2300      	movs	r3, #0
 80068d2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2200      	movs	r2, #0
 80068d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80068dc:	e02a      	b.n	8006934 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	9300      	str	r3, [sp, #0]
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	2200      	movs	r2, #0
 80068e6:	2180      	movs	r1, #128	; 0x80
 80068e8:	68f8      	ldr	r0, [r7, #12]
 80068ea:	f000 fb1f 	bl	8006f2c <UART_WaitOnFlagUntilTimeout>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d001      	beq.n	80068f8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80068f4:	2303      	movs	r3, #3
 80068f6:	e036      	b.n	8006966 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10b      	bne.n	8006916 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80068fe:	69bb      	ldr	r3, [r7, #24]
 8006900:	881b      	ldrh	r3, [r3, #0]
 8006902:	461a      	mov	r2, r3
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800690c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	3302      	adds	r3, #2
 8006912:	61bb      	str	r3, [r7, #24]
 8006914:	e007      	b.n	8006926 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006916:	69fb      	ldr	r3, [r7, #28]
 8006918:	781a      	ldrb	r2, [r3, #0]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006920:	69fb      	ldr	r3, [r7, #28]
 8006922:	3301      	adds	r3, #1
 8006924:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800692a:	b29b      	uxth	r3, r3
 800692c:	3b01      	subs	r3, #1
 800692e:	b29a      	uxth	r2, r3
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006938:	b29b      	uxth	r3, r3
 800693a:	2b00      	cmp	r3, #0
 800693c:	d1cf      	bne.n	80068de <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	9300      	str	r3, [sp, #0]
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	2200      	movs	r2, #0
 8006946:	2140      	movs	r1, #64	; 0x40
 8006948:	68f8      	ldr	r0, [r7, #12]
 800694a:	f000 faef 	bl	8006f2c <UART_WaitOnFlagUntilTimeout>
 800694e:	4603      	mov	r3, r0
 8006950:	2b00      	cmp	r3, #0
 8006952:	d001      	beq.n	8006958 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	e006      	b.n	8006966 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2220      	movs	r2, #32
 800695c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006960:	2300      	movs	r3, #0
 8006962:	e000      	b.n	8006966 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006964:	2302      	movs	r3, #2
  }
}
 8006966:	4618      	mov	r0, r3
 8006968:	3720      	adds	r7, #32
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b084      	sub	sp, #16
 8006972:	af00      	add	r7, sp, #0
 8006974:	60f8      	str	r0, [r7, #12]
 8006976:	60b9      	str	r1, [r7, #8]
 8006978:	4613      	mov	r3, r2
 800697a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006982:	b2db      	uxtb	r3, r3
 8006984:	2b20      	cmp	r3, #32
 8006986:	d11d      	bne.n	80069c4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d002      	beq.n	8006994 <HAL_UART_Receive_IT+0x26>
 800698e:	88fb      	ldrh	r3, [r7, #6]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d101      	bne.n	8006998 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e016      	b.n	80069c6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800699e:	2b01      	cmp	r3, #1
 80069a0:	d101      	bne.n	80069a6 <HAL_UART_Receive_IT+0x38>
 80069a2:	2302      	movs	r3, #2
 80069a4:	e00f      	b.n	80069c6 <HAL_UART_Receive_IT+0x58>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2201      	movs	r2, #1
 80069aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2200      	movs	r2, #0
 80069b2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80069b4:	88fb      	ldrh	r3, [r7, #6]
 80069b6:	461a      	mov	r2, r3
 80069b8:	68b9      	ldr	r1, [r7, #8]
 80069ba:	68f8      	ldr	r0, [r7, #12]
 80069bc:	f000 fb24 	bl	8007008 <UART_Start_Receive_IT>
 80069c0:	4603      	mov	r3, r0
 80069c2:	e000      	b.n	80069c6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80069c4:	2302      	movs	r3, #2
  }
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3710      	adds	r7, #16
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
	...

080069d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b0ba      	sub	sp, #232	; 0xe8
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	695b      	ldr	r3, [r3, #20]
 80069f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80069f6:	2300      	movs	r3, #0
 80069f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80069fc:	2300      	movs	r3, #0
 80069fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006a02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a06:	f003 030f 	and.w	r3, r3, #15
 8006a0a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006a0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d10f      	bne.n	8006a36 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a1a:	f003 0320 	and.w	r3, r3, #32
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d009      	beq.n	8006a36 <HAL_UART_IRQHandler+0x66>
 8006a22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a26:	f003 0320 	and.w	r3, r3, #32
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d003      	beq.n	8006a36 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 fc07 	bl	8007242 <UART_Receive_IT>
      return;
 8006a34:	e256      	b.n	8006ee4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006a36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f000 80de 	beq.w	8006bfc <HAL_UART_IRQHandler+0x22c>
 8006a40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a44:	f003 0301 	and.w	r3, r3, #1
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d106      	bne.n	8006a5a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a50:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	f000 80d1 	beq.w	8006bfc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006a5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a5e:	f003 0301 	and.w	r3, r3, #1
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00b      	beq.n	8006a7e <HAL_UART_IRQHandler+0xae>
 8006a66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d005      	beq.n	8006a7e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a76:	f043 0201 	orr.w	r2, r3, #1
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a82:	f003 0304 	and.w	r3, r3, #4
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d00b      	beq.n	8006aa2 <HAL_UART_IRQHandler+0xd2>
 8006a8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a8e:	f003 0301 	and.w	r3, r3, #1
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d005      	beq.n	8006aa2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a9a:	f043 0202 	orr.w	r2, r3, #2
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006aa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006aa6:	f003 0302 	and.w	r3, r3, #2
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d00b      	beq.n	8006ac6 <HAL_UART_IRQHandler+0xf6>
 8006aae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ab2:	f003 0301 	and.w	r3, r3, #1
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d005      	beq.n	8006ac6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006abe:	f043 0204 	orr.w	r2, r3, #4
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006ac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006aca:	f003 0308 	and.w	r3, r3, #8
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d011      	beq.n	8006af6 <HAL_UART_IRQHandler+0x126>
 8006ad2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ad6:	f003 0320 	and.w	r3, r3, #32
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d105      	bne.n	8006aea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006ade:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ae2:	f003 0301 	and.w	r3, r3, #1
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d005      	beq.n	8006af6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aee:	f043 0208 	orr.w	r2, r3, #8
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	f000 81ed 	beq.w	8006eda <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b04:	f003 0320 	and.w	r3, r3, #32
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d008      	beq.n	8006b1e <HAL_UART_IRQHandler+0x14e>
 8006b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b10:	f003 0320 	and.w	r3, r3, #32
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d002      	beq.n	8006b1e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 fb92 	bl	8007242 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	695b      	ldr	r3, [r3, #20]
 8006b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b28:	2b40      	cmp	r3, #64	; 0x40
 8006b2a:	bf0c      	ite	eq
 8006b2c:	2301      	moveq	r3, #1
 8006b2e:	2300      	movne	r3, #0
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b3a:	f003 0308 	and.w	r3, r3, #8
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d103      	bne.n	8006b4a <HAL_UART_IRQHandler+0x17a>
 8006b42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d04f      	beq.n	8006bea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 fa9a 	bl	8007084 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	695b      	ldr	r3, [r3, #20]
 8006b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b5a:	2b40      	cmp	r3, #64	; 0x40
 8006b5c:	d141      	bne.n	8006be2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	3314      	adds	r3, #20
 8006b64:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b68:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006b6c:	e853 3f00 	ldrex	r3, [r3]
 8006b70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006b74:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006b78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b7c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	3314      	adds	r3, #20
 8006b86:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006b8a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006b8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b92:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006b96:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006b9a:	e841 2300 	strex	r3, r2, [r1]
 8006b9e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006ba2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d1d9      	bne.n	8006b5e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d013      	beq.n	8006bda <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb6:	4a7d      	ldr	r2, [pc, #500]	; (8006dac <HAL_UART_IRQHandler+0x3dc>)
 8006bb8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f7fd fddf 	bl	8004782 <HAL_DMA_Abort_IT>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d016      	beq.n	8006bf8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006bd4:	4610      	mov	r0, r2
 8006bd6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bd8:	e00e      	b.n	8006bf8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f000 f990 	bl	8006f00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006be0:	e00a      	b.n	8006bf8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f000 f98c 	bl	8006f00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006be8:	e006      	b.n	8006bf8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f000 f988 	bl	8006f00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006bf6:	e170      	b.n	8006eda <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bf8:	bf00      	nop
    return;
 8006bfa:	e16e      	b.n	8006eda <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	f040 814a 	bne.w	8006e9a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006c06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c0a:	f003 0310 	and.w	r3, r3, #16
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f000 8143 	beq.w	8006e9a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c18:	f003 0310 	and.w	r3, r3, #16
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	f000 813c 	beq.w	8006e9a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c22:	2300      	movs	r3, #0
 8006c24:	60bb      	str	r3, [r7, #8]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	60bb      	str	r3, [r7, #8]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	60bb      	str	r3, [r7, #8]
 8006c36:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	695b      	ldr	r3, [r3, #20]
 8006c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c42:	2b40      	cmp	r3, #64	; 0x40
 8006c44:	f040 80b4 	bne.w	8006db0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c54:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f000 8140 	beq.w	8006ede <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006c66:	429a      	cmp	r2, r3
 8006c68:	f080 8139 	bcs.w	8006ede <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006c72:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c78:	69db      	ldr	r3, [r3, #28]
 8006c7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c7e:	f000 8088 	beq.w	8006d92 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	330c      	adds	r3, #12
 8006c88:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006c90:	e853 3f00 	ldrex	r3, [r3]
 8006c94:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006c98:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ca0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	330c      	adds	r3, #12
 8006caa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006cae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006cb2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006cba:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006cbe:	e841 2300 	strex	r3, r2, [r1]
 8006cc2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006cc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d1d9      	bne.n	8006c82 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	3314      	adds	r3, #20
 8006cd4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006cd8:	e853 3f00 	ldrex	r3, [r3]
 8006cdc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006cde:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006ce0:	f023 0301 	bic.w	r3, r3, #1
 8006ce4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	3314      	adds	r3, #20
 8006cee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006cf2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006cf6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006cfa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006cfe:	e841 2300 	strex	r3, r2, [r1]
 8006d02:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006d04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d1e1      	bne.n	8006cce <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	3314      	adds	r3, #20
 8006d10:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006d14:	e853 3f00 	ldrex	r3, [r3]
 8006d18:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006d1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d20:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	3314      	adds	r3, #20
 8006d2a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006d2e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006d30:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d32:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006d34:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006d36:	e841 2300 	strex	r3, r2, [r1]
 8006d3a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006d3c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d1e3      	bne.n	8006d0a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2220      	movs	r2, #32
 8006d46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	330c      	adds	r3, #12
 8006d56:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d5a:	e853 3f00 	ldrex	r3, [r3]
 8006d5e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006d60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d62:	f023 0310 	bic.w	r3, r3, #16
 8006d66:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	330c      	adds	r3, #12
 8006d70:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006d74:	65ba      	str	r2, [r7, #88]	; 0x58
 8006d76:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d78:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006d7a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006d7c:	e841 2300 	strex	r3, r2, [r1]
 8006d80:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006d82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d1e3      	bne.n	8006d50 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f7fd fc88 	bl	80046a2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	b29b      	uxth	r3, r3
 8006da0:	4619      	mov	r1, r3
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f000 f8b6 	bl	8006f14 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006da8:	e099      	b.n	8006ede <HAL_UART_IRQHandler+0x50e>
 8006daa:	bf00      	nop
 8006dac:	0800714b 	.word	0x0800714b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	1ad3      	subs	r3, r2, r3
 8006dbc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	f000 808b 	beq.w	8006ee2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006dcc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	f000 8086 	beq.w	8006ee2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	330c      	adds	r3, #12
 8006ddc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006de0:	e853 3f00 	ldrex	r3, [r3]
 8006de4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006de6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006de8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006dec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	330c      	adds	r3, #12
 8006df6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006dfa:	647a      	str	r2, [r7, #68]	; 0x44
 8006dfc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dfe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006e00:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e02:	e841 2300 	strex	r3, r2, [r1]
 8006e06:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006e08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d1e3      	bne.n	8006dd6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	3314      	adds	r3, #20
 8006e14:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e18:	e853 3f00 	ldrex	r3, [r3]
 8006e1c:	623b      	str	r3, [r7, #32]
   return(result);
 8006e1e:	6a3b      	ldr	r3, [r7, #32]
 8006e20:	f023 0301 	bic.w	r3, r3, #1
 8006e24:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	3314      	adds	r3, #20
 8006e2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006e32:	633a      	str	r2, [r7, #48]	; 0x30
 8006e34:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e3a:	e841 2300 	strex	r3, r2, [r1]
 8006e3e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d1e3      	bne.n	8006e0e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2220      	movs	r2, #32
 8006e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	330c      	adds	r3, #12
 8006e5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	e853 3f00 	ldrex	r3, [r3]
 8006e62:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f023 0310 	bic.w	r3, r3, #16
 8006e6a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	330c      	adds	r3, #12
 8006e74:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006e78:	61fa      	str	r2, [r7, #28]
 8006e7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e7c:	69b9      	ldr	r1, [r7, #24]
 8006e7e:	69fa      	ldr	r2, [r7, #28]
 8006e80:	e841 2300 	strex	r3, r2, [r1]
 8006e84:	617b      	str	r3, [r7, #20]
   return(result);
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d1e3      	bne.n	8006e54 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006e8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006e90:	4619      	mov	r1, r3
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 f83e 	bl	8006f14 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006e98:	e023      	b.n	8006ee2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d009      	beq.n	8006eba <HAL_UART_IRQHandler+0x4ea>
 8006ea6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d003      	beq.n	8006eba <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 f95d 	bl	8007172 <UART_Transmit_IT>
    return;
 8006eb8:	e014      	b.n	8006ee4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00e      	beq.n	8006ee4 <HAL_UART_IRQHandler+0x514>
 8006ec6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d008      	beq.n	8006ee4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f000 f99d 	bl	8007212 <UART_EndTransmit_IT>
    return;
 8006ed8:	e004      	b.n	8006ee4 <HAL_UART_IRQHandler+0x514>
    return;
 8006eda:	bf00      	nop
 8006edc:	e002      	b.n	8006ee4 <HAL_UART_IRQHandler+0x514>
      return;
 8006ede:	bf00      	nop
 8006ee0:	e000      	b.n	8006ee4 <HAL_UART_IRQHandler+0x514>
      return;
 8006ee2:	bf00      	nop
  }
}
 8006ee4:	37e8      	adds	r7, #232	; 0xe8
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}
 8006eea:	bf00      	nop

08006eec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b083      	sub	sp, #12
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006ef4:	bf00      	nop
 8006ef6:	370c      	adds	r7, #12
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efe:	4770      	bx	lr

08006f00 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006f08:	bf00      	nop
 8006f0a:	370c      	adds	r7, #12
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr

08006f14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b083      	sub	sp, #12
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f20:	bf00      	nop
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr

08006f2c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b090      	sub	sp, #64	; 0x40
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	603b      	str	r3, [r7, #0]
 8006f38:	4613      	mov	r3, r2
 8006f3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f3c:	e050      	b.n	8006fe0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f44:	d04c      	beq.n	8006fe0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006f46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d007      	beq.n	8006f5c <UART_WaitOnFlagUntilTimeout+0x30>
 8006f4c:	f7fd fa4e 	bl	80043ec <HAL_GetTick>
 8006f50:	4602      	mov	r2, r0
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	1ad3      	subs	r3, r2, r3
 8006f56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d241      	bcs.n	8006fe0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	330c      	adds	r3, #12
 8006f62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f66:	e853 3f00 	ldrex	r3, [r3]
 8006f6a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f6e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006f72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	330c      	adds	r3, #12
 8006f7a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006f7c:	637a      	str	r2, [r7, #52]	; 0x34
 8006f7e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f80:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006f82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f84:	e841 2300 	strex	r3, r2, [r1]
 8006f88:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d1e5      	bne.n	8006f5c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	3314      	adds	r3, #20
 8006f96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	e853 3f00 	ldrex	r3, [r3]
 8006f9e:	613b      	str	r3, [r7, #16]
   return(result);
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	f023 0301 	bic.w	r3, r3, #1
 8006fa6:	63bb      	str	r3, [r7, #56]	; 0x38
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	3314      	adds	r3, #20
 8006fae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006fb0:	623a      	str	r2, [r7, #32]
 8006fb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb4:	69f9      	ldr	r1, [r7, #28]
 8006fb6:	6a3a      	ldr	r2, [r7, #32]
 8006fb8:	e841 2300 	strex	r3, r2, [r1]
 8006fbc:	61bb      	str	r3, [r7, #24]
   return(result);
 8006fbe:	69bb      	ldr	r3, [r7, #24]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d1e5      	bne.n	8006f90 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2220      	movs	r2, #32
 8006fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2220      	movs	r2, #32
 8006fd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006fdc:	2303      	movs	r3, #3
 8006fde:	e00f      	b.n	8007000 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	4013      	ands	r3, r2
 8006fea:	68ba      	ldr	r2, [r7, #8]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	bf0c      	ite	eq
 8006ff0:	2301      	moveq	r3, #1
 8006ff2:	2300      	movne	r3, #0
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	79fb      	ldrb	r3, [r7, #7]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d09f      	beq.n	8006f3e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	4618      	mov	r0, r3
 8007002:	3740      	adds	r7, #64	; 0x40
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007008:	b480      	push	{r7}
 800700a:	b085      	sub	sp, #20
 800700c:	af00      	add	r7, sp, #0
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	4613      	mov	r3, r2
 8007014:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	68ba      	ldr	r2, [r7, #8]
 800701a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	88fa      	ldrh	r2, [r7, #6]
 8007020:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	88fa      	ldrh	r2, [r7, #6]
 8007026:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2200      	movs	r2, #0
 800702c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2222      	movs	r2, #34	; 0x22
 8007032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2200      	movs	r2, #0
 800703a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d007      	beq.n	8007056 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	68da      	ldr	r2, [r3, #12]
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007054:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	695a      	ldr	r2, [r3, #20]
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f042 0201 	orr.w	r2, r2, #1
 8007064:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	68da      	ldr	r2, [r3, #12]
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f042 0220 	orr.w	r2, r2, #32
 8007074:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	3714      	adds	r7, #20
 800707c:	46bd      	mov	sp, r7
 800707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007082:	4770      	bx	lr

08007084 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007084:	b480      	push	{r7}
 8007086:	b095      	sub	sp, #84	; 0x54
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	330c      	adds	r3, #12
 8007092:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007096:	e853 3f00 	ldrex	r3, [r3]
 800709a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800709c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800709e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80070a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	330c      	adds	r3, #12
 80070aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80070ac:	643a      	str	r2, [r7, #64]	; 0x40
 80070ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070b0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80070b2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80070b4:	e841 2300 	strex	r3, r2, [r1]
 80070b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80070ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d1e5      	bne.n	800708c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	3314      	adds	r3, #20
 80070c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c8:	6a3b      	ldr	r3, [r7, #32]
 80070ca:	e853 3f00 	ldrex	r3, [r3]
 80070ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	f023 0301 	bic.w	r3, r3, #1
 80070d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	3314      	adds	r3, #20
 80070de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80070e0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80070e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80070e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070e8:	e841 2300 	strex	r3, r2, [r1]
 80070ec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80070ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d1e5      	bne.n	80070c0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d119      	bne.n	8007130 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	330c      	adds	r3, #12
 8007102:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	e853 3f00 	ldrex	r3, [r3]
 800710a:	60bb      	str	r3, [r7, #8]
   return(result);
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	f023 0310 	bic.w	r3, r3, #16
 8007112:	647b      	str	r3, [r7, #68]	; 0x44
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	330c      	adds	r3, #12
 800711a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800711c:	61ba      	str	r2, [r7, #24]
 800711e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007120:	6979      	ldr	r1, [r7, #20]
 8007122:	69ba      	ldr	r2, [r7, #24]
 8007124:	e841 2300 	strex	r3, r2, [r1]
 8007128:	613b      	str	r3, [r7, #16]
   return(result);
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d1e5      	bne.n	80070fc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2220      	movs	r2, #32
 8007134:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800713e:	bf00      	nop
 8007140:	3754      	adds	r7, #84	; 0x54
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr

0800714a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800714a:	b580      	push	{r7, lr}
 800714c:	b084      	sub	sp, #16
 800714e:	af00      	add	r7, sp, #0
 8007150:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007156:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2200      	movs	r2, #0
 800715c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2200      	movs	r2, #0
 8007162:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007164:	68f8      	ldr	r0, [r7, #12]
 8007166:	f7ff fecb 	bl	8006f00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800716a:	bf00      	nop
 800716c:	3710      	adds	r7, #16
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}

08007172 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007172:	b480      	push	{r7}
 8007174:	b085      	sub	sp, #20
 8007176:	af00      	add	r7, sp, #0
 8007178:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007180:	b2db      	uxtb	r3, r3
 8007182:	2b21      	cmp	r3, #33	; 0x21
 8007184:	d13e      	bne.n	8007204 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800718e:	d114      	bne.n	80071ba <UART_Transmit_IT+0x48>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	691b      	ldr	r3, [r3, #16]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d110      	bne.n	80071ba <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6a1b      	ldr	r3, [r3, #32]
 800719c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	881b      	ldrh	r3, [r3, #0]
 80071a2:	461a      	mov	r2, r3
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071ac:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	1c9a      	adds	r2, r3, #2
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	621a      	str	r2, [r3, #32]
 80071b8:	e008      	b.n	80071cc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a1b      	ldr	r3, [r3, #32]
 80071be:	1c59      	adds	r1, r3, #1
 80071c0:	687a      	ldr	r2, [r7, #4]
 80071c2:	6211      	str	r1, [r2, #32]
 80071c4:	781a      	ldrb	r2, [r3, #0]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	3b01      	subs	r3, #1
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	687a      	ldr	r2, [r7, #4]
 80071d8:	4619      	mov	r1, r3
 80071da:	84d1      	strh	r1, [r2, #38]	; 0x26
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d10f      	bne.n	8007200 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	68da      	ldr	r2, [r3, #12]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80071ee:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	68da      	ldr	r2, [r3, #12]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80071fe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007200:	2300      	movs	r3, #0
 8007202:	e000      	b.n	8007206 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007204:	2302      	movs	r3, #2
  }
}
 8007206:	4618      	mov	r0, r3
 8007208:	3714      	adds	r7, #20
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr

08007212 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007212:	b580      	push	{r7, lr}
 8007214:	b082      	sub	sp, #8
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	68da      	ldr	r2, [r3, #12]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007228:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2220      	movs	r2, #32
 800722e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f7ff fe5a 	bl	8006eec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007238:	2300      	movs	r3, #0
}
 800723a:	4618      	mov	r0, r3
 800723c:	3708      	adds	r7, #8
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}

08007242 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007242:	b580      	push	{r7, lr}
 8007244:	b08c      	sub	sp, #48	; 0x30
 8007246:	af00      	add	r7, sp, #0
 8007248:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007250:	b2db      	uxtb	r3, r3
 8007252:	2b22      	cmp	r3, #34	; 0x22
 8007254:	f040 80ab 	bne.w	80073ae <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007260:	d117      	bne.n	8007292 <UART_Receive_IT+0x50>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	691b      	ldr	r3, [r3, #16]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d113      	bne.n	8007292 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800726a:	2300      	movs	r3, #0
 800726c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007272:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	b29b      	uxth	r3, r3
 800727c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007280:	b29a      	uxth	r2, r3
 8007282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007284:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800728a:	1c9a      	adds	r2, r3, #2
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	629a      	str	r2, [r3, #40]	; 0x28
 8007290:	e026      	b.n	80072e0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007296:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007298:	2300      	movs	r3, #0
 800729a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072a4:	d007      	beq.n	80072b6 <UART_Receive_IT+0x74>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d10a      	bne.n	80072c4 <UART_Receive_IT+0x82>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	691b      	ldr	r3, [r3, #16]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d106      	bne.n	80072c4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	b2da      	uxtb	r2, r3
 80072be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072c0:	701a      	strb	r2, [r3, #0]
 80072c2:	e008      	b.n	80072d6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	b2db      	uxtb	r3, r3
 80072cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072d0:	b2da      	uxtb	r2, r3
 80072d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072d4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072da:	1c5a      	adds	r2, r3, #1
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	3b01      	subs	r3, #1
 80072e8:	b29b      	uxth	r3, r3
 80072ea:	687a      	ldr	r2, [r7, #4]
 80072ec:	4619      	mov	r1, r3
 80072ee:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d15a      	bne.n	80073aa <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68da      	ldr	r2, [r3, #12]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f022 0220 	bic.w	r2, r2, #32
 8007302:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	68da      	ldr	r2, [r3, #12]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007312:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	695a      	ldr	r2, [r3, #20]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f022 0201 	bic.w	r2, r2, #1
 8007322:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2220      	movs	r2, #32
 8007328:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007330:	2b01      	cmp	r3, #1
 8007332:	d135      	bne.n	80073a0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	330c      	adds	r3, #12
 8007340:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	e853 3f00 	ldrex	r3, [r3]
 8007348:	613b      	str	r3, [r7, #16]
   return(result);
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	f023 0310 	bic.w	r3, r3, #16
 8007350:	627b      	str	r3, [r7, #36]	; 0x24
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	330c      	adds	r3, #12
 8007358:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800735a:	623a      	str	r2, [r7, #32]
 800735c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735e:	69f9      	ldr	r1, [r7, #28]
 8007360:	6a3a      	ldr	r2, [r7, #32]
 8007362:	e841 2300 	strex	r3, r2, [r1]
 8007366:	61bb      	str	r3, [r7, #24]
   return(result);
 8007368:	69bb      	ldr	r3, [r7, #24]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d1e5      	bne.n	800733a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 0310 	and.w	r3, r3, #16
 8007378:	2b10      	cmp	r3, #16
 800737a:	d10a      	bne.n	8007392 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800737c:	2300      	movs	r3, #0
 800737e:	60fb      	str	r3, [r7, #12]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	60fb      	str	r3, [r7, #12]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	60fb      	str	r3, [r7, #12]
 8007390:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007396:	4619      	mov	r1, r3
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f7ff fdbb 	bl	8006f14 <HAL_UARTEx_RxEventCallback>
 800739e:	e002      	b.n	80073a6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f7fb fc6d 	bl	8002c80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80073a6:	2300      	movs	r3, #0
 80073a8:	e002      	b.n	80073b0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80073aa:	2300      	movs	r3, #0
 80073ac:	e000      	b.n	80073b0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80073ae:	2302      	movs	r3, #2
  }
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3730      	adds	r7, #48	; 0x30
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}

080073b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80073bc:	b0c0      	sub	sp, #256	; 0x100
 80073be:	af00      	add	r7, sp, #0
 80073c0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	691b      	ldr	r3, [r3, #16]
 80073cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80073d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073d4:	68d9      	ldr	r1, [r3, #12]
 80073d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	ea40 0301 	orr.w	r3, r0, r1
 80073e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80073e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073e6:	689a      	ldr	r2, [r3, #8]
 80073e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	431a      	orrs	r2, r3
 80073f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073f4:	695b      	ldr	r3, [r3, #20]
 80073f6:	431a      	orrs	r2, r3
 80073f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073fc:	69db      	ldr	r3, [r3, #28]
 80073fe:	4313      	orrs	r3, r2
 8007400:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	68db      	ldr	r3, [r3, #12]
 800740c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007410:	f021 010c 	bic.w	r1, r1, #12
 8007414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800741e:	430b      	orrs	r3, r1
 8007420:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	695b      	ldr	r3, [r3, #20]
 800742a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800742e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007432:	6999      	ldr	r1, [r3, #24]
 8007434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	ea40 0301 	orr.w	r3, r0, r1
 800743e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	4b8f      	ldr	r3, [pc, #572]	; (8007684 <UART_SetConfig+0x2cc>)
 8007448:	429a      	cmp	r2, r3
 800744a:	d005      	beq.n	8007458 <UART_SetConfig+0xa0>
 800744c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	4b8d      	ldr	r3, [pc, #564]	; (8007688 <UART_SetConfig+0x2d0>)
 8007454:	429a      	cmp	r2, r3
 8007456:	d104      	bne.n	8007462 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007458:	f7fe fac6 	bl	80059e8 <HAL_RCC_GetPCLK2Freq>
 800745c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007460:	e003      	b.n	800746a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007462:	f7fe faad 	bl	80059c0 <HAL_RCC_GetPCLK1Freq>
 8007466:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800746a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800746e:	69db      	ldr	r3, [r3, #28]
 8007470:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007474:	f040 810c 	bne.w	8007690 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800747c:	2200      	movs	r2, #0
 800747e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007482:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007486:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800748a:	4622      	mov	r2, r4
 800748c:	462b      	mov	r3, r5
 800748e:	1891      	adds	r1, r2, r2
 8007490:	65b9      	str	r1, [r7, #88]	; 0x58
 8007492:	415b      	adcs	r3, r3
 8007494:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007496:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800749a:	4621      	mov	r1, r4
 800749c:	eb12 0801 	adds.w	r8, r2, r1
 80074a0:	4629      	mov	r1, r5
 80074a2:	eb43 0901 	adc.w	r9, r3, r1
 80074a6:	f04f 0200 	mov.w	r2, #0
 80074aa:	f04f 0300 	mov.w	r3, #0
 80074ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80074b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80074b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80074ba:	4690      	mov	r8, r2
 80074bc:	4699      	mov	r9, r3
 80074be:	4623      	mov	r3, r4
 80074c0:	eb18 0303 	adds.w	r3, r8, r3
 80074c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80074c8:	462b      	mov	r3, r5
 80074ca:	eb49 0303 	adc.w	r3, r9, r3
 80074ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80074d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80074de:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80074e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80074e6:	460b      	mov	r3, r1
 80074e8:	18db      	adds	r3, r3, r3
 80074ea:	653b      	str	r3, [r7, #80]	; 0x50
 80074ec:	4613      	mov	r3, r2
 80074ee:	eb42 0303 	adc.w	r3, r2, r3
 80074f2:	657b      	str	r3, [r7, #84]	; 0x54
 80074f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80074f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80074fc:	f7f9 fbc4 	bl	8000c88 <__aeabi_uldivmod>
 8007500:	4602      	mov	r2, r0
 8007502:	460b      	mov	r3, r1
 8007504:	4b61      	ldr	r3, [pc, #388]	; (800768c <UART_SetConfig+0x2d4>)
 8007506:	fba3 2302 	umull	r2, r3, r3, r2
 800750a:	095b      	lsrs	r3, r3, #5
 800750c:	011c      	lsls	r4, r3, #4
 800750e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007512:	2200      	movs	r2, #0
 8007514:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007518:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800751c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007520:	4642      	mov	r2, r8
 8007522:	464b      	mov	r3, r9
 8007524:	1891      	adds	r1, r2, r2
 8007526:	64b9      	str	r1, [r7, #72]	; 0x48
 8007528:	415b      	adcs	r3, r3
 800752a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800752c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007530:	4641      	mov	r1, r8
 8007532:	eb12 0a01 	adds.w	sl, r2, r1
 8007536:	4649      	mov	r1, r9
 8007538:	eb43 0b01 	adc.w	fp, r3, r1
 800753c:	f04f 0200 	mov.w	r2, #0
 8007540:	f04f 0300 	mov.w	r3, #0
 8007544:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007548:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800754c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007550:	4692      	mov	sl, r2
 8007552:	469b      	mov	fp, r3
 8007554:	4643      	mov	r3, r8
 8007556:	eb1a 0303 	adds.w	r3, sl, r3
 800755a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800755e:	464b      	mov	r3, r9
 8007560:	eb4b 0303 	adc.w	r3, fp, r3
 8007564:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007574:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007578:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800757c:	460b      	mov	r3, r1
 800757e:	18db      	adds	r3, r3, r3
 8007580:	643b      	str	r3, [r7, #64]	; 0x40
 8007582:	4613      	mov	r3, r2
 8007584:	eb42 0303 	adc.w	r3, r2, r3
 8007588:	647b      	str	r3, [r7, #68]	; 0x44
 800758a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800758e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007592:	f7f9 fb79 	bl	8000c88 <__aeabi_uldivmod>
 8007596:	4602      	mov	r2, r0
 8007598:	460b      	mov	r3, r1
 800759a:	4611      	mov	r1, r2
 800759c:	4b3b      	ldr	r3, [pc, #236]	; (800768c <UART_SetConfig+0x2d4>)
 800759e:	fba3 2301 	umull	r2, r3, r3, r1
 80075a2:	095b      	lsrs	r3, r3, #5
 80075a4:	2264      	movs	r2, #100	; 0x64
 80075a6:	fb02 f303 	mul.w	r3, r2, r3
 80075aa:	1acb      	subs	r3, r1, r3
 80075ac:	00db      	lsls	r3, r3, #3
 80075ae:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80075b2:	4b36      	ldr	r3, [pc, #216]	; (800768c <UART_SetConfig+0x2d4>)
 80075b4:	fba3 2302 	umull	r2, r3, r3, r2
 80075b8:	095b      	lsrs	r3, r3, #5
 80075ba:	005b      	lsls	r3, r3, #1
 80075bc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80075c0:	441c      	add	r4, r3
 80075c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075c6:	2200      	movs	r2, #0
 80075c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80075cc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80075d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80075d4:	4642      	mov	r2, r8
 80075d6:	464b      	mov	r3, r9
 80075d8:	1891      	adds	r1, r2, r2
 80075da:	63b9      	str	r1, [r7, #56]	; 0x38
 80075dc:	415b      	adcs	r3, r3
 80075de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80075e4:	4641      	mov	r1, r8
 80075e6:	1851      	adds	r1, r2, r1
 80075e8:	6339      	str	r1, [r7, #48]	; 0x30
 80075ea:	4649      	mov	r1, r9
 80075ec:	414b      	adcs	r3, r1
 80075ee:	637b      	str	r3, [r7, #52]	; 0x34
 80075f0:	f04f 0200 	mov.w	r2, #0
 80075f4:	f04f 0300 	mov.w	r3, #0
 80075f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80075fc:	4659      	mov	r1, fp
 80075fe:	00cb      	lsls	r3, r1, #3
 8007600:	4651      	mov	r1, sl
 8007602:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007606:	4651      	mov	r1, sl
 8007608:	00ca      	lsls	r2, r1, #3
 800760a:	4610      	mov	r0, r2
 800760c:	4619      	mov	r1, r3
 800760e:	4603      	mov	r3, r0
 8007610:	4642      	mov	r2, r8
 8007612:	189b      	adds	r3, r3, r2
 8007614:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007618:	464b      	mov	r3, r9
 800761a:	460a      	mov	r2, r1
 800761c:	eb42 0303 	adc.w	r3, r2, r3
 8007620:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007630:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007634:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007638:	460b      	mov	r3, r1
 800763a:	18db      	adds	r3, r3, r3
 800763c:	62bb      	str	r3, [r7, #40]	; 0x28
 800763e:	4613      	mov	r3, r2
 8007640:	eb42 0303 	adc.w	r3, r2, r3
 8007644:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007646:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800764a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800764e:	f7f9 fb1b 	bl	8000c88 <__aeabi_uldivmod>
 8007652:	4602      	mov	r2, r0
 8007654:	460b      	mov	r3, r1
 8007656:	4b0d      	ldr	r3, [pc, #52]	; (800768c <UART_SetConfig+0x2d4>)
 8007658:	fba3 1302 	umull	r1, r3, r3, r2
 800765c:	095b      	lsrs	r3, r3, #5
 800765e:	2164      	movs	r1, #100	; 0x64
 8007660:	fb01 f303 	mul.w	r3, r1, r3
 8007664:	1ad3      	subs	r3, r2, r3
 8007666:	00db      	lsls	r3, r3, #3
 8007668:	3332      	adds	r3, #50	; 0x32
 800766a:	4a08      	ldr	r2, [pc, #32]	; (800768c <UART_SetConfig+0x2d4>)
 800766c:	fba2 2303 	umull	r2, r3, r2, r3
 8007670:	095b      	lsrs	r3, r3, #5
 8007672:	f003 0207 	and.w	r2, r3, #7
 8007676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4422      	add	r2, r4
 800767e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007680:	e105      	b.n	800788e <UART_SetConfig+0x4d6>
 8007682:	bf00      	nop
 8007684:	40011000 	.word	0x40011000
 8007688:	40011400 	.word	0x40011400
 800768c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007690:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007694:	2200      	movs	r2, #0
 8007696:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800769a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800769e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80076a2:	4642      	mov	r2, r8
 80076a4:	464b      	mov	r3, r9
 80076a6:	1891      	adds	r1, r2, r2
 80076a8:	6239      	str	r1, [r7, #32]
 80076aa:	415b      	adcs	r3, r3
 80076ac:	627b      	str	r3, [r7, #36]	; 0x24
 80076ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80076b2:	4641      	mov	r1, r8
 80076b4:	1854      	adds	r4, r2, r1
 80076b6:	4649      	mov	r1, r9
 80076b8:	eb43 0501 	adc.w	r5, r3, r1
 80076bc:	f04f 0200 	mov.w	r2, #0
 80076c0:	f04f 0300 	mov.w	r3, #0
 80076c4:	00eb      	lsls	r3, r5, #3
 80076c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80076ca:	00e2      	lsls	r2, r4, #3
 80076cc:	4614      	mov	r4, r2
 80076ce:	461d      	mov	r5, r3
 80076d0:	4643      	mov	r3, r8
 80076d2:	18e3      	adds	r3, r4, r3
 80076d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80076d8:	464b      	mov	r3, r9
 80076da:	eb45 0303 	adc.w	r3, r5, r3
 80076de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80076e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	2200      	movs	r2, #0
 80076ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80076ee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80076f2:	f04f 0200 	mov.w	r2, #0
 80076f6:	f04f 0300 	mov.w	r3, #0
 80076fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80076fe:	4629      	mov	r1, r5
 8007700:	008b      	lsls	r3, r1, #2
 8007702:	4621      	mov	r1, r4
 8007704:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007708:	4621      	mov	r1, r4
 800770a:	008a      	lsls	r2, r1, #2
 800770c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007710:	f7f9 faba 	bl	8000c88 <__aeabi_uldivmod>
 8007714:	4602      	mov	r2, r0
 8007716:	460b      	mov	r3, r1
 8007718:	4b60      	ldr	r3, [pc, #384]	; (800789c <UART_SetConfig+0x4e4>)
 800771a:	fba3 2302 	umull	r2, r3, r3, r2
 800771e:	095b      	lsrs	r3, r3, #5
 8007720:	011c      	lsls	r4, r3, #4
 8007722:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007726:	2200      	movs	r2, #0
 8007728:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800772c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007730:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007734:	4642      	mov	r2, r8
 8007736:	464b      	mov	r3, r9
 8007738:	1891      	adds	r1, r2, r2
 800773a:	61b9      	str	r1, [r7, #24]
 800773c:	415b      	adcs	r3, r3
 800773e:	61fb      	str	r3, [r7, #28]
 8007740:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007744:	4641      	mov	r1, r8
 8007746:	1851      	adds	r1, r2, r1
 8007748:	6139      	str	r1, [r7, #16]
 800774a:	4649      	mov	r1, r9
 800774c:	414b      	adcs	r3, r1
 800774e:	617b      	str	r3, [r7, #20]
 8007750:	f04f 0200 	mov.w	r2, #0
 8007754:	f04f 0300 	mov.w	r3, #0
 8007758:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800775c:	4659      	mov	r1, fp
 800775e:	00cb      	lsls	r3, r1, #3
 8007760:	4651      	mov	r1, sl
 8007762:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007766:	4651      	mov	r1, sl
 8007768:	00ca      	lsls	r2, r1, #3
 800776a:	4610      	mov	r0, r2
 800776c:	4619      	mov	r1, r3
 800776e:	4603      	mov	r3, r0
 8007770:	4642      	mov	r2, r8
 8007772:	189b      	adds	r3, r3, r2
 8007774:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007778:	464b      	mov	r3, r9
 800777a:	460a      	mov	r2, r1
 800777c:	eb42 0303 	adc.w	r3, r2, r3
 8007780:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	67bb      	str	r3, [r7, #120]	; 0x78
 800778e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007790:	f04f 0200 	mov.w	r2, #0
 8007794:	f04f 0300 	mov.w	r3, #0
 8007798:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800779c:	4649      	mov	r1, r9
 800779e:	008b      	lsls	r3, r1, #2
 80077a0:	4641      	mov	r1, r8
 80077a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80077a6:	4641      	mov	r1, r8
 80077a8:	008a      	lsls	r2, r1, #2
 80077aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80077ae:	f7f9 fa6b 	bl	8000c88 <__aeabi_uldivmod>
 80077b2:	4602      	mov	r2, r0
 80077b4:	460b      	mov	r3, r1
 80077b6:	4b39      	ldr	r3, [pc, #228]	; (800789c <UART_SetConfig+0x4e4>)
 80077b8:	fba3 1302 	umull	r1, r3, r3, r2
 80077bc:	095b      	lsrs	r3, r3, #5
 80077be:	2164      	movs	r1, #100	; 0x64
 80077c0:	fb01 f303 	mul.w	r3, r1, r3
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	011b      	lsls	r3, r3, #4
 80077c8:	3332      	adds	r3, #50	; 0x32
 80077ca:	4a34      	ldr	r2, [pc, #208]	; (800789c <UART_SetConfig+0x4e4>)
 80077cc:	fba2 2303 	umull	r2, r3, r2, r3
 80077d0:	095b      	lsrs	r3, r3, #5
 80077d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80077d6:	441c      	add	r4, r3
 80077d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80077dc:	2200      	movs	r2, #0
 80077de:	673b      	str	r3, [r7, #112]	; 0x70
 80077e0:	677a      	str	r2, [r7, #116]	; 0x74
 80077e2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80077e6:	4642      	mov	r2, r8
 80077e8:	464b      	mov	r3, r9
 80077ea:	1891      	adds	r1, r2, r2
 80077ec:	60b9      	str	r1, [r7, #8]
 80077ee:	415b      	adcs	r3, r3
 80077f0:	60fb      	str	r3, [r7, #12]
 80077f2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80077f6:	4641      	mov	r1, r8
 80077f8:	1851      	adds	r1, r2, r1
 80077fa:	6039      	str	r1, [r7, #0]
 80077fc:	4649      	mov	r1, r9
 80077fe:	414b      	adcs	r3, r1
 8007800:	607b      	str	r3, [r7, #4]
 8007802:	f04f 0200 	mov.w	r2, #0
 8007806:	f04f 0300 	mov.w	r3, #0
 800780a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800780e:	4659      	mov	r1, fp
 8007810:	00cb      	lsls	r3, r1, #3
 8007812:	4651      	mov	r1, sl
 8007814:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007818:	4651      	mov	r1, sl
 800781a:	00ca      	lsls	r2, r1, #3
 800781c:	4610      	mov	r0, r2
 800781e:	4619      	mov	r1, r3
 8007820:	4603      	mov	r3, r0
 8007822:	4642      	mov	r2, r8
 8007824:	189b      	adds	r3, r3, r2
 8007826:	66bb      	str	r3, [r7, #104]	; 0x68
 8007828:	464b      	mov	r3, r9
 800782a:	460a      	mov	r2, r1
 800782c:	eb42 0303 	adc.w	r3, r2, r3
 8007830:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	2200      	movs	r2, #0
 800783a:	663b      	str	r3, [r7, #96]	; 0x60
 800783c:	667a      	str	r2, [r7, #100]	; 0x64
 800783e:	f04f 0200 	mov.w	r2, #0
 8007842:	f04f 0300 	mov.w	r3, #0
 8007846:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800784a:	4649      	mov	r1, r9
 800784c:	008b      	lsls	r3, r1, #2
 800784e:	4641      	mov	r1, r8
 8007850:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007854:	4641      	mov	r1, r8
 8007856:	008a      	lsls	r2, r1, #2
 8007858:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800785c:	f7f9 fa14 	bl	8000c88 <__aeabi_uldivmod>
 8007860:	4602      	mov	r2, r0
 8007862:	460b      	mov	r3, r1
 8007864:	4b0d      	ldr	r3, [pc, #52]	; (800789c <UART_SetConfig+0x4e4>)
 8007866:	fba3 1302 	umull	r1, r3, r3, r2
 800786a:	095b      	lsrs	r3, r3, #5
 800786c:	2164      	movs	r1, #100	; 0x64
 800786e:	fb01 f303 	mul.w	r3, r1, r3
 8007872:	1ad3      	subs	r3, r2, r3
 8007874:	011b      	lsls	r3, r3, #4
 8007876:	3332      	adds	r3, #50	; 0x32
 8007878:	4a08      	ldr	r2, [pc, #32]	; (800789c <UART_SetConfig+0x4e4>)
 800787a:	fba2 2303 	umull	r2, r3, r2, r3
 800787e:	095b      	lsrs	r3, r3, #5
 8007880:	f003 020f 	and.w	r2, r3, #15
 8007884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4422      	add	r2, r4
 800788c:	609a      	str	r2, [r3, #8]
}
 800788e:	bf00      	nop
 8007890:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007894:	46bd      	mov	sp, r7
 8007896:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800789a:	bf00      	nop
 800789c:	51eb851f 	.word	0x51eb851f

080078a0 <atof>:
 80078a0:	2100      	movs	r1, #0
 80078a2:	f001 bcfd 	b.w	80092a0 <strtod>
	...

080078a8 <__errno>:
 80078a8:	4b01      	ldr	r3, [pc, #4]	; (80078b0 <__errno+0x8>)
 80078aa:	6818      	ldr	r0, [r3, #0]
 80078ac:	4770      	bx	lr
 80078ae:	bf00      	nop
 80078b0:	2000001c 	.word	0x2000001c

080078b4 <__libc_init_array>:
 80078b4:	b570      	push	{r4, r5, r6, lr}
 80078b6:	4d0d      	ldr	r5, [pc, #52]	; (80078ec <__libc_init_array+0x38>)
 80078b8:	4c0d      	ldr	r4, [pc, #52]	; (80078f0 <__libc_init_array+0x3c>)
 80078ba:	1b64      	subs	r4, r4, r5
 80078bc:	10a4      	asrs	r4, r4, #2
 80078be:	2600      	movs	r6, #0
 80078c0:	42a6      	cmp	r6, r4
 80078c2:	d109      	bne.n	80078d8 <__libc_init_array+0x24>
 80078c4:	4d0b      	ldr	r5, [pc, #44]	; (80078f4 <__libc_init_array+0x40>)
 80078c6:	4c0c      	ldr	r4, [pc, #48]	; (80078f8 <__libc_init_array+0x44>)
 80078c8:	f004 fcfe 	bl	800c2c8 <_init>
 80078cc:	1b64      	subs	r4, r4, r5
 80078ce:	10a4      	asrs	r4, r4, #2
 80078d0:	2600      	movs	r6, #0
 80078d2:	42a6      	cmp	r6, r4
 80078d4:	d105      	bne.n	80078e2 <__libc_init_array+0x2e>
 80078d6:	bd70      	pop	{r4, r5, r6, pc}
 80078d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80078dc:	4798      	blx	r3
 80078de:	3601      	adds	r6, #1
 80078e0:	e7ee      	b.n	80078c0 <__libc_init_array+0xc>
 80078e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80078e6:	4798      	blx	r3
 80078e8:	3601      	adds	r6, #1
 80078ea:	e7f2      	b.n	80078d2 <__libc_init_array+0x1e>
 80078ec:	0800c910 	.word	0x0800c910
 80078f0:	0800c910 	.word	0x0800c910
 80078f4:	0800c910 	.word	0x0800c910
 80078f8:	0800c914 	.word	0x0800c914

080078fc <memset>:
 80078fc:	4402      	add	r2, r0
 80078fe:	4603      	mov	r3, r0
 8007900:	4293      	cmp	r3, r2
 8007902:	d100      	bne.n	8007906 <memset+0xa>
 8007904:	4770      	bx	lr
 8007906:	f803 1b01 	strb.w	r1, [r3], #1
 800790a:	e7f9      	b.n	8007900 <memset+0x4>

0800790c <__cvt>:
 800790c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007910:	ec55 4b10 	vmov	r4, r5, d0
 8007914:	2d00      	cmp	r5, #0
 8007916:	460e      	mov	r6, r1
 8007918:	4619      	mov	r1, r3
 800791a:	462b      	mov	r3, r5
 800791c:	bfbb      	ittet	lt
 800791e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007922:	461d      	movlt	r5, r3
 8007924:	2300      	movge	r3, #0
 8007926:	232d      	movlt	r3, #45	; 0x2d
 8007928:	700b      	strb	r3, [r1, #0]
 800792a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800792c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007930:	4691      	mov	r9, r2
 8007932:	f023 0820 	bic.w	r8, r3, #32
 8007936:	bfbc      	itt	lt
 8007938:	4622      	movlt	r2, r4
 800793a:	4614      	movlt	r4, r2
 800793c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007940:	d005      	beq.n	800794e <__cvt+0x42>
 8007942:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007946:	d100      	bne.n	800794a <__cvt+0x3e>
 8007948:	3601      	adds	r6, #1
 800794a:	2102      	movs	r1, #2
 800794c:	e000      	b.n	8007950 <__cvt+0x44>
 800794e:	2103      	movs	r1, #3
 8007950:	ab03      	add	r3, sp, #12
 8007952:	9301      	str	r3, [sp, #4]
 8007954:	ab02      	add	r3, sp, #8
 8007956:	9300      	str	r3, [sp, #0]
 8007958:	ec45 4b10 	vmov	d0, r4, r5
 800795c:	4653      	mov	r3, sl
 800795e:	4632      	mov	r2, r6
 8007960:	f001 fe36 	bl	80095d0 <_dtoa_r>
 8007964:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007968:	4607      	mov	r7, r0
 800796a:	d102      	bne.n	8007972 <__cvt+0x66>
 800796c:	f019 0f01 	tst.w	r9, #1
 8007970:	d022      	beq.n	80079b8 <__cvt+0xac>
 8007972:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007976:	eb07 0906 	add.w	r9, r7, r6
 800797a:	d110      	bne.n	800799e <__cvt+0x92>
 800797c:	783b      	ldrb	r3, [r7, #0]
 800797e:	2b30      	cmp	r3, #48	; 0x30
 8007980:	d10a      	bne.n	8007998 <__cvt+0x8c>
 8007982:	2200      	movs	r2, #0
 8007984:	2300      	movs	r3, #0
 8007986:	4620      	mov	r0, r4
 8007988:	4629      	mov	r1, r5
 800798a:	f7f9 f89d 	bl	8000ac8 <__aeabi_dcmpeq>
 800798e:	b918      	cbnz	r0, 8007998 <__cvt+0x8c>
 8007990:	f1c6 0601 	rsb	r6, r6, #1
 8007994:	f8ca 6000 	str.w	r6, [sl]
 8007998:	f8da 3000 	ldr.w	r3, [sl]
 800799c:	4499      	add	r9, r3
 800799e:	2200      	movs	r2, #0
 80079a0:	2300      	movs	r3, #0
 80079a2:	4620      	mov	r0, r4
 80079a4:	4629      	mov	r1, r5
 80079a6:	f7f9 f88f 	bl	8000ac8 <__aeabi_dcmpeq>
 80079aa:	b108      	cbz	r0, 80079b0 <__cvt+0xa4>
 80079ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80079b0:	2230      	movs	r2, #48	; 0x30
 80079b2:	9b03      	ldr	r3, [sp, #12]
 80079b4:	454b      	cmp	r3, r9
 80079b6:	d307      	bcc.n	80079c8 <__cvt+0xbc>
 80079b8:	9b03      	ldr	r3, [sp, #12]
 80079ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079bc:	1bdb      	subs	r3, r3, r7
 80079be:	4638      	mov	r0, r7
 80079c0:	6013      	str	r3, [r2, #0]
 80079c2:	b004      	add	sp, #16
 80079c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079c8:	1c59      	adds	r1, r3, #1
 80079ca:	9103      	str	r1, [sp, #12]
 80079cc:	701a      	strb	r2, [r3, #0]
 80079ce:	e7f0      	b.n	80079b2 <__cvt+0xa6>

080079d0 <__exponent>:
 80079d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80079d2:	4603      	mov	r3, r0
 80079d4:	2900      	cmp	r1, #0
 80079d6:	bfb8      	it	lt
 80079d8:	4249      	neglt	r1, r1
 80079da:	f803 2b02 	strb.w	r2, [r3], #2
 80079de:	bfb4      	ite	lt
 80079e0:	222d      	movlt	r2, #45	; 0x2d
 80079e2:	222b      	movge	r2, #43	; 0x2b
 80079e4:	2909      	cmp	r1, #9
 80079e6:	7042      	strb	r2, [r0, #1]
 80079e8:	dd2a      	ble.n	8007a40 <__exponent+0x70>
 80079ea:	f10d 0407 	add.w	r4, sp, #7
 80079ee:	46a4      	mov	ip, r4
 80079f0:	270a      	movs	r7, #10
 80079f2:	46a6      	mov	lr, r4
 80079f4:	460a      	mov	r2, r1
 80079f6:	fb91 f6f7 	sdiv	r6, r1, r7
 80079fa:	fb07 1516 	mls	r5, r7, r6, r1
 80079fe:	3530      	adds	r5, #48	; 0x30
 8007a00:	2a63      	cmp	r2, #99	; 0x63
 8007a02:	f104 34ff 	add.w	r4, r4, #4294967295
 8007a06:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007a0a:	4631      	mov	r1, r6
 8007a0c:	dcf1      	bgt.n	80079f2 <__exponent+0x22>
 8007a0e:	3130      	adds	r1, #48	; 0x30
 8007a10:	f1ae 0502 	sub.w	r5, lr, #2
 8007a14:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007a18:	1c44      	adds	r4, r0, #1
 8007a1a:	4629      	mov	r1, r5
 8007a1c:	4561      	cmp	r1, ip
 8007a1e:	d30a      	bcc.n	8007a36 <__exponent+0x66>
 8007a20:	f10d 0209 	add.w	r2, sp, #9
 8007a24:	eba2 020e 	sub.w	r2, r2, lr
 8007a28:	4565      	cmp	r5, ip
 8007a2a:	bf88      	it	hi
 8007a2c:	2200      	movhi	r2, #0
 8007a2e:	4413      	add	r3, r2
 8007a30:	1a18      	subs	r0, r3, r0
 8007a32:	b003      	add	sp, #12
 8007a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a3a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007a3e:	e7ed      	b.n	8007a1c <__exponent+0x4c>
 8007a40:	2330      	movs	r3, #48	; 0x30
 8007a42:	3130      	adds	r1, #48	; 0x30
 8007a44:	7083      	strb	r3, [r0, #2]
 8007a46:	70c1      	strb	r1, [r0, #3]
 8007a48:	1d03      	adds	r3, r0, #4
 8007a4a:	e7f1      	b.n	8007a30 <__exponent+0x60>

08007a4c <_printf_float>:
 8007a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a50:	ed2d 8b02 	vpush	{d8}
 8007a54:	b08d      	sub	sp, #52	; 0x34
 8007a56:	460c      	mov	r4, r1
 8007a58:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007a5c:	4616      	mov	r6, r2
 8007a5e:	461f      	mov	r7, r3
 8007a60:	4605      	mov	r5, r0
 8007a62:	f002 ff25 	bl	800a8b0 <_localeconv_r>
 8007a66:	f8d0 a000 	ldr.w	sl, [r0]
 8007a6a:	4650      	mov	r0, sl
 8007a6c:	f7f8 fbb0 	bl	80001d0 <strlen>
 8007a70:	2300      	movs	r3, #0
 8007a72:	930a      	str	r3, [sp, #40]	; 0x28
 8007a74:	6823      	ldr	r3, [r4, #0]
 8007a76:	9305      	str	r3, [sp, #20]
 8007a78:	f8d8 3000 	ldr.w	r3, [r8]
 8007a7c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007a80:	3307      	adds	r3, #7
 8007a82:	f023 0307 	bic.w	r3, r3, #7
 8007a86:	f103 0208 	add.w	r2, r3, #8
 8007a8a:	f8c8 2000 	str.w	r2, [r8]
 8007a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a92:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007a96:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007a9a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007a9e:	9307      	str	r3, [sp, #28]
 8007aa0:	f8cd 8018 	str.w	r8, [sp, #24]
 8007aa4:	ee08 0a10 	vmov	s16, r0
 8007aa8:	4b9f      	ldr	r3, [pc, #636]	; (8007d28 <_printf_float+0x2dc>)
 8007aaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007aae:	f04f 32ff 	mov.w	r2, #4294967295
 8007ab2:	f7f9 f83b 	bl	8000b2c <__aeabi_dcmpun>
 8007ab6:	bb88      	cbnz	r0, 8007b1c <_printf_float+0xd0>
 8007ab8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007abc:	4b9a      	ldr	r3, [pc, #616]	; (8007d28 <_printf_float+0x2dc>)
 8007abe:	f04f 32ff 	mov.w	r2, #4294967295
 8007ac2:	f7f9 f815 	bl	8000af0 <__aeabi_dcmple>
 8007ac6:	bb48      	cbnz	r0, 8007b1c <_printf_float+0xd0>
 8007ac8:	2200      	movs	r2, #0
 8007aca:	2300      	movs	r3, #0
 8007acc:	4640      	mov	r0, r8
 8007ace:	4649      	mov	r1, r9
 8007ad0:	f7f9 f804 	bl	8000adc <__aeabi_dcmplt>
 8007ad4:	b110      	cbz	r0, 8007adc <_printf_float+0x90>
 8007ad6:	232d      	movs	r3, #45	; 0x2d
 8007ad8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007adc:	4b93      	ldr	r3, [pc, #588]	; (8007d2c <_printf_float+0x2e0>)
 8007ade:	4894      	ldr	r0, [pc, #592]	; (8007d30 <_printf_float+0x2e4>)
 8007ae0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007ae4:	bf94      	ite	ls
 8007ae6:	4698      	movls	r8, r3
 8007ae8:	4680      	movhi	r8, r0
 8007aea:	2303      	movs	r3, #3
 8007aec:	6123      	str	r3, [r4, #16]
 8007aee:	9b05      	ldr	r3, [sp, #20]
 8007af0:	f023 0204 	bic.w	r2, r3, #4
 8007af4:	6022      	str	r2, [r4, #0]
 8007af6:	f04f 0900 	mov.w	r9, #0
 8007afa:	9700      	str	r7, [sp, #0]
 8007afc:	4633      	mov	r3, r6
 8007afe:	aa0b      	add	r2, sp, #44	; 0x2c
 8007b00:	4621      	mov	r1, r4
 8007b02:	4628      	mov	r0, r5
 8007b04:	f000 f9d8 	bl	8007eb8 <_printf_common>
 8007b08:	3001      	adds	r0, #1
 8007b0a:	f040 8090 	bne.w	8007c2e <_printf_float+0x1e2>
 8007b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b12:	b00d      	add	sp, #52	; 0x34
 8007b14:	ecbd 8b02 	vpop	{d8}
 8007b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b1c:	4642      	mov	r2, r8
 8007b1e:	464b      	mov	r3, r9
 8007b20:	4640      	mov	r0, r8
 8007b22:	4649      	mov	r1, r9
 8007b24:	f7f9 f802 	bl	8000b2c <__aeabi_dcmpun>
 8007b28:	b140      	cbz	r0, 8007b3c <_printf_float+0xf0>
 8007b2a:	464b      	mov	r3, r9
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	bfbc      	itt	lt
 8007b30:	232d      	movlt	r3, #45	; 0x2d
 8007b32:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007b36:	487f      	ldr	r0, [pc, #508]	; (8007d34 <_printf_float+0x2e8>)
 8007b38:	4b7f      	ldr	r3, [pc, #508]	; (8007d38 <_printf_float+0x2ec>)
 8007b3a:	e7d1      	b.n	8007ae0 <_printf_float+0x94>
 8007b3c:	6863      	ldr	r3, [r4, #4]
 8007b3e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007b42:	9206      	str	r2, [sp, #24]
 8007b44:	1c5a      	adds	r2, r3, #1
 8007b46:	d13f      	bne.n	8007bc8 <_printf_float+0x17c>
 8007b48:	2306      	movs	r3, #6
 8007b4a:	6063      	str	r3, [r4, #4]
 8007b4c:	9b05      	ldr	r3, [sp, #20]
 8007b4e:	6861      	ldr	r1, [r4, #4]
 8007b50:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007b54:	2300      	movs	r3, #0
 8007b56:	9303      	str	r3, [sp, #12]
 8007b58:	ab0a      	add	r3, sp, #40	; 0x28
 8007b5a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007b5e:	ab09      	add	r3, sp, #36	; 0x24
 8007b60:	ec49 8b10 	vmov	d0, r8, r9
 8007b64:	9300      	str	r3, [sp, #0]
 8007b66:	6022      	str	r2, [r4, #0]
 8007b68:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007b6c:	4628      	mov	r0, r5
 8007b6e:	f7ff fecd 	bl	800790c <__cvt>
 8007b72:	9b06      	ldr	r3, [sp, #24]
 8007b74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b76:	2b47      	cmp	r3, #71	; 0x47
 8007b78:	4680      	mov	r8, r0
 8007b7a:	d108      	bne.n	8007b8e <_printf_float+0x142>
 8007b7c:	1cc8      	adds	r0, r1, #3
 8007b7e:	db02      	blt.n	8007b86 <_printf_float+0x13a>
 8007b80:	6863      	ldr	r3, [r4, #4]
 8007b82:	4299      	cmp	r1, r3
 8007b84:	dd41      	ble.n	8007c0a <_printf_float+0x1be>
 8007b86:	f1ab 0b02 	sub.w	fp, fp, #2
 8007b8a:	fa5f fb8b 	uxtb.w	fp, fp
 8007b8e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007b92:	d820      	bhi.n	8007bd6 <_printf_float+0x18a>
 8007b94:	3901      	subs	r1, #1
 8007b96:	465a      	mov	r2, fp
 8007b98:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007b9c:	9109      	str	r1, [sp, #36]	; 0x24
 8007b9e:	f7ff ff17 	bl	80079d0 <__exponent>
 8007ba2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ba4:	1813      	adds	r3, r2, r0
 8007ba6:	2a01      	cmp	r2, #1
 8007ba8:	4681      	mov	r9, r0
 8007baa:	6123      	str	r3, [r4, #16]
 8007bac:	dc02      	bgt.n	8007bb4 <_printf_float+0x168>
 8007bae:	6822      	ldr	r2, [r4, #0]
 8007bb0:	07d2      	lsls	r2, r2, #31
 8007bb2:	d501      	bpl.n	8007bb8 <_printf_float+0x16c>
 8007bb4:	3301      	adds	r3, #1
 8007bb6:	6123      	str	r3, [r4, #16]
 8007bb8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d09c      	beq.n	8007afa <_printf_float+0xae>
 8007bc0:	232d      	movs	r3, #45	; 0x2d
 8007bc2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bc6:	e798      	b.n	8007afa <_printf_float+0xae>
 8007bc8:	9a06      	ldr	r2, [sp, #24]
 8007bca:	2a47      	cmp	r2, #71	; 0x47
 8007bcc:	d1be      	bne.n	8007b4c <_printf_float+0x100>
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d1bc      	bne.n	8007b4c <_printf_float+0x100>
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e7b9      	b.n	8007b4a <_printf_float+0xfe>
 8007bd6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007bda:	d118      	bne.n	8007c0e <_printf_float+0x1c2>
 8007bdc:	2900      	cmp	r1, #0
 8007bde:	6863      	ldr	r3, [r4, #4]
 8007be0:	dd0b      	ble.n	8007bfa <_printf_float+0x1ae>
 8007be2:	6121      	str	r1, [r4, #16]
 8007be4:	b913      	cbnz	r3, 8007bec <_printf_float+0x1a0>
 8007be6:	6822      	ldr	r2, [r4, #0]
 8007be8:	07d0      	lsls	r0, r2, #31
 8007bea:	d502      	bpl.n	8007bf2 <_printf_float+0x1a6>
 8007bec:	3301      	adds	r3, #1
 8007bee:	440b      	add	r3, r1
 8007bf0:	6123      	str	r3, [r4, #16]
 8007bf2:	65a1      	str	r1, [r4, #88]	; 0x58
 8007bf4:	f04f 0900 	mov.w	r9, #0
 8007bf8:	e7de      	b.n	8007bb8 <_printf_float+0x16c>
 8007bfa:	b913      	cbnz	r3, 8007c02 <_printf_float+0x1b6>
 8007bfc:	6822      	ldr	r2, [r4, #0]
 8007bfe:	07d2      	lsls	r2, r2, #31
 8007c00:	d501      	bpl.n	8007c06 <_printf_float+0x1ba>
 8007c02:	3302      	adds	r3, #2
 8007c04:	e7f4      	b.n	8007bf0 <_printf_float+0x1a4>
 8007c06:	2301      	movs	r3, #1
 8007c08:	e7f2      	b.n	8007bf0 <_printf_float+0x1a4>
 8007c0a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c10:	4299      	cmp	r1, r3
 8007c12:	db05      	blt.n	8007c20 <_printf_float+0x1d4>
 8007c14:	6823      	ldr	r3, [r4, #0]
 8007c16:	6121      	str	r1, [r4, #16]
 8007c18:	07d8      	lsls	r0, r3, #31
 8007c1a:	d5ea      	bpl.n	8007bf2 <_printf_float+0x1a6>
 8007c1c:	1c4b      	adds	r3, r1, #1
 8007c1e:	e7e7      	b.n	8007bf0 <_printf_float+0x1a4>
 8007c20:	2900      	cmp	r1, #0
 8007c22:	bfd4      	ite	le
 8007c24:	f1c1 0202 	rsble	r2, r1, #2
 8007c28:	2201      	movgt	r2, #1
 8007c2a:	4413      	add	r3, r2
 8007c2c:	e7e0      	b.n	8007bf0 <_printf_float+0x1a4>
 8007c2e:	6823      	ldr	r3, [r4, #0]
 8007c30:	055a      	lsls	r2, r3, #21
 8007c32:	d407      	bmi.n	8007c44 <_printf_float+0x1f8>
 8007c34:	6923      	ldr	r3, [r4, #16]
 8007c36:	4642      	mov	r2, r8
 8007c38:	4631      	mov	r1, r6
 8007c3a:	4628      	mov	r0, r5
 8007c3c:	47b8      	blx	r7
 8007c3e:	3001      	adds	r0, #1
 8007c40:	d12c      	bne.n	8007c9c <_printf_float+0x250>
 8007c42:	e764      	b.n	8007b0e <_printf_float+0xc2>
 8007c44:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007c48:	f240 80e0 	bls.w	8007e0c <_printf_float+0x3c0>
 8007c4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c50:	2200      	movs	r2, #0
 8007c52:	2300      	movs	r3, #0
 8007c54:	f7f8 ff38 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c58:	2800      	cmp	r0, #0
 8007c5a:	d034      	beq.n	8007cc6 <_printf_float+0x27a>
 8007c5c:	4a37      	ldr	r2, [pc, #220]	; (8007d3c <_printf_float+0x2f0>)
 8007c5e:	2301      	movs	r3, #1
 8007c60:	4631      	mov	r1, r6
 8007c62:	4628      	mov	r0, r5
 8007c64:	47b8      	blx	r7
 8007c66:	3001      	adds	r0, #1
 8007c68:	f43f af51 	beq.w	8007b0e <_printf_float+0xc2>
 8007c6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c70:	429a      	cmp	r2, r3
 8007c72:	db02      	blt.n	8007c7a <_printf_float+0x22e>
 8007c74:	6823      	ldr	r3, [r4, #0]
 8007c76:	07d8      	lsls	r0, r3, #31
 8007c78:	d510      	bpl.n	8007c9c <_printf_float+0x250>
 8007c7a:	ee18 3a10 	vmov	r3, s16
 8007c7e:	4652      	mov	r2, sl
 8007c80:	4631      	mov	r1, r6
 8007c82:	4628      	mov	r0, r5
 8007c84:	47b8      	blx	r7
 8007c86:	3001      	adds	r0, #1
 8007c88:	f43f af41 	beq.w	8007b0e <_printf_float+0xc2>
 8007c8c:	f04f 0800 	mov.w	r8, #0
 8007c90:	f104 091a 	add.w	r9, r4, #26
 8007c94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c96:	3b01      	subs	r3, #1
 8007c98:	4543      	cmp	r3, r8
 8007c9a:	dc09      	bgt.n	8007cb0 <_printf_float+0x264>
 8007c9c:	6823      	ldr	r3, [r4, #0]
 8007c9e:	079b      	lsls	r3, r3, #30
 8007ca0:	f100 8105 	bmi.w	8007eae <_printf_float+0x462>
 8007ca4:	68e0      	ldr	r0, [r4, #12]
 8007ca6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ca8:	4298      	cmp	r0, r3
 8007caa:	bfb8      	it	lt
 8007cac:	4618      	movlt	r0, r3
 8007cae:	e730      	b.n	8007b12 <_printf_float+0xc6>
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	464a      	mov	r2, r9
 8007cb4:	4631      	mov	r1, r6
 8007cb6:	4628      	mov	r0, r5
 8007cb8:	47b8      	blx	r7
 8007cba:	3001      	adds	r0, #1
 8007cbc:	f43f af27 	beq.w	8007b0e <_printf_float+0xc2>
 8007cc0:	f108 0801 	add.w	r8, r8, #1
 8007cc4:	e7e6      	b.n	8007c94 <_printf_float+0x248>
 8007cc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	dc39      	bgt.n	8007d40 <_printf_float+0x2f4>
 8007ccc:	4a1b      	ldr	r2, [pc, #108]	; (8007d3c <_printf_float+0x2f0>)
 8007cce:	2301      	movs	r3, #1
 8007cd0:	4631      	mov	r1, r6
 8007cd2:	4628      	mov	r0, r5
 8007cd4:	47b8      	blx	r7
 8007cd6:	3001      	adds	r0, #1
 8007cd8:	f43f af19 	beq.w	8007b0e <_printf_float+0xc2>
 8007cdc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	d102      	bne.n	8007cea <_printf_float+0x29e>
 8007ce4:	6823      	ldr	r3, [r4, #0]
 8007ce6:	07d9      	lsls	r1, r3, #31
 8007ce8:	d5d8      	bpl.n	8007c9c <_printf_float+0x250>
 8007cea:	ee18 3a10 	vmov	r3, s16
 8007cee:	4652      	mov	r2, sl
 8007cf0:	4631      	mov	r1, r6
 8007cf2:	4628      	mov	r0, r5
 8007cf4:	47b8      	blx	r7
 8007cf6:	3001      	adds	r0, #1
 8007cf8:	f43f af09 	beq.w	8007b0e <_printf_float+0xc2>
 8007cfc:	f04f 0900 	mov.w	r9, #0
 8007d00:	f104 0a1a 	add.w	sl, r4, #26
 8007d04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d06:	425b      	negs	r3, r3
 8007d08:	454b      	cmp	r3, r9
 8007d0a:	dc01      	bgt.n	8007d10 <_printf_float+0x2c4>
 8007d0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d0e:	e792      	b.n	8007c36 <_printf_float+0x1ea>
 8007d10:	2301      	movs	r3, #1
 8007d12:	4652      	mov	r2, sl
 8007d14:	4631      	mov	r1, r6
 8007d16:	4628      	mov	r0, r5
 8007d18:	47b8      	blx	r7
 8007d1a:	3001      	adds	r0, #1
 8007d1c:	f43f aef7 	beq.w	8007b0e <_printf_float+0xc2>
 8007d20:	f109 0901 	add.w	r9, r9, #1
 8007d24:	e7ee      	b.n	8007d04 <_printf_float+0x2b8>
 8007d26:	bf00      	nop
 8007d28:	7fefffff 	.word	0x7fefffff
 8007d2c:	0800c40c 	.word	0x0800c40c
 8007d30:	0800c410 	.word	0x0800c410
 8007d34:	0800c418 	.word	0x0800c418
 8007d38:	0800c414 	.word	0x0800c414
 8007d3c:	0800c41c 	.word	0x0800c41c
 8007d40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d44:	429a      	cmp	r2, r3
 8007d46:	bfa8      	it	ge
 8007d48:	461a      	movge	r2, r3
 8007d4a:	2a00      	cmp	r2, #0
 8007d4c:	4691      	mov	r9, r2
 8007d4e:	dc37      	bgt.n	8007dc0 <_printf_float+0x374>
 8007d50:	f04f 0b00 	mov.w	fp, #0
 8007d54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d58:	f104 021a 	add.w	r2, r4, #26
 8007d5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d5e:	9305      	str	r3, [sp, #20]
 8007d60:	eba3 0309 	sub.w	r3, r3, r9
 8007d64:	455b      	cmp	r3, fp
 8007d66:	dc33      	bgt.n	8007dd0 <_printf_float+0x384>
 8007d68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	db3b      	blt.n	8007de8 <_printf_float+0x39c>
 8007d70:	6823      	ldr	r3, [r4, #0]
 8007d72:	07da      	lsls	r2, r3, #31
 8007d74:	d438      	bmi.n	8007de8 <_printf_float+0x39c>
 8007d76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d78:	9a05      	ldr	r2, [sp, #20]
 8007d7a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d7c:	1a9a      	subs	r2, r3, r2
 8007d7e:	eba3 0901 	sub.w	r9, r3, r1
 8007d82:	4591      	cmp	r9, r2
 8007d84:	bfa8      	it	ge
 8007d86:	4691      	movge	r9, r2
 8007d88:	f1b9 0f00 	cmp.w	r9, #0
 8007d8c:	dc35      	bgt.n	8007dfa <_printf_float+0x3ae>
 8007d8e:	f04f 0800 	mov.w	r8, #0
 8007d92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d96:	f104 0a1a 	add.w	sl, r4, #26
 8007d9a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d9e:	1a9b      	subs	r3, r3, r2
 8007da0:	eba3 0309 	sub.w	r3, r3, r9
 8007da4:	4543      	cmp	r3, r8
 8007da6:	f77f af79 	ble.w	8007c9c <_printf_float+0x250>
 8007daa:	2301      	movs	r3, #1
 8007dac:	4652      	mov	r2, sl
 8007dae:	4631      	mov	r1, r6
 8007db0:	4628      	mov	r0, r5
 8007db2:	47b8      	blx	r7
 8007db4:	3001      	adds	r0, #1
 8007db6:	f43f aeaa 	beq.w	8007b0e <_printf_float+0xc2>
 8007dba:	f108 0801 	add.w	r8, r8, #1
 8007dbe:	e7ec      	b.n	8007d9a <_printf_float+0x34e>
 8007dc0:	4613      	mov	r3, r2
 8007dc2:	4631      	mov	r1, r6
 8007dc4:	4642      	mov	r2, r8
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	47b8      	blx	r7
 8007dca:	3001      	adds	r0, #1
 8007dcc:	d1c0      	bne.n	8007d50 <_printf_float+0x304>
 8007dce:	e69e      	b.n	8007b0e <_printf_float+0xc2>
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	4631      	mov	r1, r6
 8007dd4:	4628      	mov	r0, r5
 8007dd6:	9205      	str	r2, [sp, #20]
 8007dd8:	47b8      	blx	r7
 8007dda:	3001      	adds	r0, #1
 8007ddc:	f43f ae97 	beq.w	8007b0e <_printf_float+0xc2>
 8007de0:	9a05      	ldr	r2, [sp, #20]
 8007de2:	f10b 0b01 	add.w	fp, fp, #1
 8007de6:	e7b9      	b.n	8007d5c <_printf_float+0x310>
 8007de8:	ee18 3a10 	vmov	r3, s16
 8007dec:	4652      	mov	r2, sl
 8007dee:	4631      	mov	r1, r6
 8007df0:	4628      	mov	r0, r5
 8007df2:	47b8      	blx	r7
 8007df4:	3001      	adds	r0, #1
 8007df6:	d1be      	bne.n	8007d76 <_printf_float+0x32a>
 8007df8:	e689      	b.n	8007b0e <_printf_float+0xc2>
 8007dfa:	9a05      	ldr	r2, [sp, #20]
 8007dfc:	464b      	mov	r3, r9
 8007dfe:	4442      	add	r2, r8
 8007e00:	4631      	mov	r1, r6
 8007e02:	4628      	mov	r0, r5
 8007e04:	47b8      	blx	r7
 8007e06:	3001      	adds	r0, #1
 8007e08:	d1c1      	bne.n	8007d8e <_printf_float+0x342>
 8007e0a:	e680      	b.n	8007b0e <_printf_float+0xc2>
 8007e0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e0e:	2a01      	cmp	r2, #1
 8007e10:	dc01      	bgt.n	8007e16 <_printf_float+0x3ca>
 8007e12:	07db      	lsls	r3, r3, #31
 8007e14:	d538      	bpl.n	8007e88 <_printf_float+0x43c>
 8007e16:	2301      	movs	r3, #1
 8007e18:	4642      	mov	r2, r8
 8007e1a:	4631      	mov	r1, r6
 8007e1c:	4628      	mov	r0, r5
 8007e1e:	47b8      	blx	r7
 8007e20:	3001      	adds	r0, #1
 8007e22:	f43f ae74 	beq.w	8007b0e <_printf_float+0xc2>
 8007e26:	ee18 3a10 	vmov	r3, s16
 8007e2a:	4652      	mov	r2, sl
 8007e2c:	4631      	mov	r1, r6
 8007e2e:	4628      	mov	r0, r5
 8007e30:	47b8      	blx	r7
 8007e32:	3001      	adds	r0, #1
 8007e34:	f43f ae6b 	beq.w	8007b0e <_printf_float+0xc2>
 8007e38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	2300      	movs	r3, #0
 8007e40:	f7f8 fe42 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e44:	b9d8      	cbnz	r0, 8007e7e <_printf_float+0x432>
 8007e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e48:	f108 0201 	add.w	r2, r8, #1
 8007e4c:	3b01      	subs	r3, #1
 8007e4e:	4631      	mov	r1, r6
 8007e50:	4628      	mov	r0, r5
 8007e52:	47b8      	blx	r7
 8007e54:	3001      	adds	r0, #1
 8007e56:	d10e      	bne.n	8007e76 <_printf_float+0x42a>
 8007e58:	e659      	b.n	8007b0e <_printf_float+0xc2>
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	4652      	mov	r2, sl
 8007e5e:	4631      	mov	r1, r6
 8007e60:	4628      	mov	r0, r5
 8007e62:	47b8      	blx	r7
 8007e64:	3001      	adds	r0, #1
 8007e66:	f43f ae52 	beq.w	8007b0e <_printf_float+0xc2>
 8007e6a:	f108 0801 	add.w	r8, r8, #1
 8007e6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e70:	3b01      	subs	r3, #1
 8007e72:	4543      	cmp	r3, r8
 8007e74:	dcf1      	bgt.n	8007e5a <_printf_float+0x40e>
 8007e76:	464b      	mov	r3, r9
 8007e78:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007e7c:	e6dc      	b.n	8007c38 <_printf_float+0x1ec>
 8007e7e:	f04f 0800 	mov.w	r8, #0
 8007e82:	f104 0a1a 	add.w	sl, r4, #26
 8007e86:	e7f2      	b.n	8007e6e <_printf_float+0x422>
 8007e88:	2301      	movs	r3, #1
 8007e8a:	4642      	mov	r2, r8
 8007e8c:	e7df      	b.n	8007e4e <_printf_float+0x402>
 8007e8e:	2301      	movs	r3, #1
 8007e90:	464a      	mov	r2, r9
 8007e92:	4631      	mov	r1, r6
 8007e94:	4628      	mov	r0, r5
 8007e96:	47b8      	blx	r7
 8007e98:	3001      	adds	r0, #1
 8007e9a:	f43f ae38 	beq.w	8007b0e <_printf_float+0xc2>
 8007e9e:	f108 0801 	add.w	r8, r8, #1
 8007ea2:	68e3      	ldr	r3, [r4, #12]
 8007ea4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ea6:	1a5b      	subs	r3, r3, r1
 8007ea8:	4543      	cmp	r3, r8
 8007eaa:	dcf0      	bgt.n	8007e8e <_printf_float+0x442>
 8007eac:	e6fa      	b.n	8007ca4 <_printf_float+0x258>
 8007eae:	f04f 0800 	mov.w	r8, #0
 8007eb2:	f104 0919 	add.w	r9, r4, #25
 8007eb6:	e7f4      	b.n	8007ea2 <_printf_float+0x456>

08007eb8 <_printf_common>:
 8007eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ebc:	4616      	mov	r6, r2
 8007ebe:	4699      	mov	r9, r3
 8007ec0:	688a      	ldr	r2, [r1, #8]
 8007ec2:	690b      	ldr	r3, [r1, #16]
 8007ec4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	bfb8      	it	lt
 8007ecc:	4613      	movlt	r3, r2
 8007ece:	6033      	str	r3, [r6, #0]
 8007ed0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ed4:	4607      	mov	r7, r0
 8007ed6:	460c      	mov	r4, r1
 8007ed8:	b10a      	cbz	r2, 8007ede <_printf_common+0x26>
 8007eda:	3301      	adds	r3, #1
 8007edc:	6033      	str	r3, [r6, #0]
 8007ede:	6823      	ldr	r3, [r4, #0]
 8007ee0:	0699      	lsls	r1, r3, #26
 8007ee2:	bf42      	ittt	mi
 8007ee4:	6833      	ldrmi	r3, [r6, #0]
 8007ee6:	3302      	addmi	r3, #2
 8007ee8:	6033      	strmi	r3, [r6, #0]
 8007eea:	6825      	ldr	r5, [r4, #0]
 8007eec:	f015 0506 	ands.w	r5, r5, #6
 8007ef0:	d106      	bne.n	8007f00 <_printf_common+0x48>
 8007ef2:	f104 0a19 	add.w	sl, r4, #25
 8007ef6:	68e3      	ldr	r3, [r4, #12]
 8007ef8:	6832      	ldr	r2, [r6, #0]
 8007efa:	1a9b      	subs	r3, r3, r2
 8007efc:	42ab      	cmp	r3, r5
 8007efe:	dc26      	bgt.n	8007f4e <_printf_common+0x96>
 8007f00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007f04:	1e13      	subs	r3, r2, #0
 8007f06:	6822      	ldr	r2, [r4, #0]
 8007f08:	bf18      	it	ne
 8007f0a:	2301      	movne	r3, #1
 8007f0c:	0692      	lsls	r2, r2, #26
 8007f0e:	d42b      	bmi.n	8007f68 <_printf_common+0xb0>
 8007f10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f14:	4649      	mov	r1, r9
 8007f16:	4638      	mov	r0, r7
 8007f18:	47c0      	blx	r8
 8007f1a:	3001      	adds	r0, #1
 8007f1c:	d01e      	beq.n	8007f5c <_printf_common+0xa4>
 8007f1e:	6823      	ldr	r3, [r4, #0]
 8007f20:	68e5      	ldr	r5, [r4, #12]
 8007f22:	6832      	ldr	r2, [r6, #0]
 8007f24:	f003 0306 	and.w	r3, r3, #6
 8007f28:	2b04      	cmp	r3, #4
 8007f2a:	bf08      	it	eq
 8007f2c:	1aad      	subeq	r5, r5, r2
 8007f2e:	68a3      	ldr	r3, [r4, #8]
 8007f30:	6922      	ldr	r2, [r4, #16]
 8007f32:	bf0c      	ite	eq
 8007f34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f38:	2500      	movne	r5, #0
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	bfc4      	itt	gt
 8007f3e:	1a9b      	subgt	r3, r3, r2
 8007f40:	18ed      	addgt	r5, r5, r3
 8007f42:	2600      	movs	r6, #0
 8007f44:	341a      	adds	r4, #26
 8007f46:	42b5      	cmp	r5, r6
 8007f48:	d11a      	bne.n	8007f80 <_printf_common+0xc8>
 8007f4a:	2000      	movs	r0, #0
 8007f4c:	e008      	b.n	8007f60 <_printf_common+0xa8>
 8007f4e:	2301      	movs	r3, #1
 8007f50:	4652      	mov	r2, sl
 8007f52:	4649      	mov	r1, r9
 8007f54:	4638      	mov	r0, r7
 8007f56:	47c0      	blx	r8
 8007f58:	3001      	adds	r0, #1
 8007f5a:	d103      	bne.n	8007f64 <_printf_common+0xac>
 8007f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f64:	3501      	adds	r5, #1
 8007f66:	e7c6      	b.n	8007ef6 <_printf_common+0x3e>
 8007f68:	18e1      	adds	r1, r4, r3
 8007f6a:	1c5a      	adds	r2, r3, #1
 8007f6c:	2030      	movs	r0, #48	; 0x30
 8007f6e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007f72:	4422      	add	r2, r4
 8007f74:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f7c:	3302      	adds	r3, #2
 8007f7e:	e7c7      	b.n	8007f10 <_printf_common+0x58>
 8007f80:	2301      	movs	r3, #1
 8007f82:	4622      	mov	r2, r4
 8007f84:	4649      	mov	r1, r9
 8007f86:	4638      	mov	r0, r7
 8007f88:	47c0      	blx	r8
 8007f8a:	3001      	adds	r0, #1
 8007f8c:	d0e6      	beq.n	8007f5c <_printf_common+0xa4>
 8007f8e:	3601      	adds	r6, #1
 8007f90:	e7d9      	b.n	8007f46 <_printf_common+0x8e>
	...

08007f94 <_printf_i>:
 8007f94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f98:	7e0f      	ldrb	r7, [r1, #24]
 8007f9a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007f9c:	2f78      	cmp	r7, #120	; 0x78
 8007f9e:	4691      	mov	r9, r2
 8007fa0:	4680      	mov	r8, r0
 8007fa2:	460c      	mov	r4, r1
 8007fa4:	469a      	mov	sl, r3
 8007fa6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007faa:	d807      	bhi.n	8007fbc <_printf_i+0x28>
 8007fac:	2f62      	cmp	r7, #98	; 0x62
 8007fae:	d80a      	bhi.n	8007fc6 <_printf_i+0x32>
 8007fb0:	2f00      	cmp	r7, #0
 8007fb2:	f000 80d8 	beq.w	8008166 <_printf_i+0x1d2>
 8007fb6:	2f58      	cmp	r7, #88	; 0x58
 8007fb8:	f000 80a3 	beq.w	8008102 <_printf_i+0x16e>
 8007fbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007fc0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007fc4:	e03a      	b.n	800803c <_printf_i+0xa8>
 8007fc6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007fca:	2b15      	cmp	r3, #21
 8007fcc:	d8f6      	bhi.n	8007fbc <_printf_i+0x28>
 8007fce:	a101      	add	r1, pc, #4	; (adr r1, 8007fd4 <_printf_i+0x40>)
 8007fd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007fd4:	0800802d 	.word	0x0800802d
 8007fd8:	08008041 	.word	0x08008041
 8007fdc:	08007fbd 	.word	0x08007fbd
 8007fe0:	08007fbd 	.word	0x08007fbd
 8007fe4:	08007fbd 	.word	0x08007fbd
 8007fe8:	08007fbd 	.word	0x08007fbd
 8007fec:	08008041 	.word	0x08008041
 8007ff0:	08007fbd 	.word	0x08007fbd
 8007ff4:	08007fbd 	.word	0x08007fbd
 8007ff8:	08007fbd 	.word	0x08007fbd
 8007ffc:	08007fbd 	.word	0x08007fbd
 8008000:	0800814d 	.word	0x0800814d
 8008004:	08008071 	.word	0x08008071
 8008008:	0800812f 	.word	0x0800812f
 800800c:	08007fbd 	.word	0x08007fbd
 8008010:	08007fbd 	.word	0x08007fbd
 8008014:	0800816f 	.word	0x0800816f
 8008018:	08007fbd 	.word	0x08007fbd
 800801c:	08008071 	.word	0x08008071
 8008020:	08007fbd 	.word	0x08007fbd
 8008024:	08007fbd 	.word	0x08007fbd
 8008028:	08008137 	.word	0x08008137
 800802c:	682b      	ldr	r3, [r5, #0]
 800802e:	1d1a      	adds	r2, r3, #4
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	602a      	str	r2, [r5, #0]
 8008034:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008038:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800803c:	2301      	movs	r3, #1
 800803e:	e0a3      	b.n	8008188 <_printf_i+0x1f4>
 8008040:	6820      	ldr	r0, [r4, #0]
 8008042:	6829      	ldr	r1, [r5, #0]
 8008044:	0606      	lsls	r6, r0, #24
 8008046:	f101 0304 	add.w	r3, r1, #4
 800804a:	d50a      	bpl.n	8008062 <_printf_i+0xce>
 800804c:	680e      	ldr	r6, [r1, #0]
 800804e:	602b      	str	r3, [r5, #0]
 8008050:	2e00      	cmp	r6, #0
 8008052:	da03      	bge.n	800805c <_printf_i+0xc8>
 8008054:	232d      	movs	r3, #45	; 0x2d
 8008056:	4276      	negs	r6, r6
 8008058:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800805c:	485e      	ldr	r0, [pc, #376]	; (80081d8 <_printf_i+0x244>)
 800805e:	230a      	movs	r3, #10
 8008060:	e019      	b.n	8008096 <_printf_i+0x102>
 8008062:	680e      	ldr	r6, [r1, #0]
 8008064:	602b      	str	r3, [r5, #0]
 8008066:	f010 0f40 	tst.w	r0, #64	; 0x40
 800806a:	bf18      	it	ne
 800806c:	b236      	sxthne	r6, r6
 800806e:	e7ef      	b.n	8008050 <_printf_i+0xbc>
 8008070:	682b      	ldr	r3, [r5, #0]
 8008072:	6820      	ldr	r0, [r4, #0]
 8008074:	1d19      	adds	r1, r3, #4
 8008076:	6029      	str	r1, [r5, #0]
 8008078:	0601      	lsls	r1, r0, #24
 800807a:	d501      	bpl.n	8008080 <_printf_i+0xec>
 800807c:	681e      	ldr	r6, [r3, #0]
 800807e:	e002      	b.n	8008086 <_printf_i+0xf2>
 8008080:	0646      	lsls	r6, r0, #25
 8008082:	d5fb      	bpl.n	800807c <_printf_i+0xe8>
 8008084:	881e      	ldrh	r6, [r3, #0]
 8008086:	4854      	ldr	r0, [pc, #336]	; (80081d8 <_printf_i+0x244>)
 8008088:	2f6f      	cmp	r7, #111	; 0x6f
 800808a:	bf0c      	ite	eq
 800808c:	2308      	moveq	r3, #8
 800808e:	230a      	movne	r3, #10
 8008090:	2100      	movs	r1, #0
 8008092:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008096:	6865      	ldr	r5, [r4, #4]
 8008098:	60a5      	str	r5, [r4, #8]
 800809a:	2d00      	cmp	r5, #0
 800809c:	bfa2      	ittt	ge
 800809e:	6821      	ldrge	r1, [r4, #0]
 80080a0:	f021 0104 	bicge.w	r1, r1, #4
 80080a4:	6021      	strge	r1, [r4, #0]
 80080a6:	b90e      	cbnz	r6, 80080ac <_printf_i+0x118>
 80080a8:	2d00      	cmp	r5, #0
 80080aa:	d04d      	beq.n	8008148 <_printf_i+0x1b4>
 80080ac:	4615      	mov	r5, r2
 80080ae:	fbb6 f1f3 	udiv	r1, r6, r3
 80080b2:	fb03 6711 	mls	r7, r3, r1, r6
 80080b6:	5dc7      	ldrb	r7, [r0, r7]
 80080b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80080bc:	4637      	mov	r7, r6
 80080be:	42bb      	cmp	r3, r7
 80080c0:	460e      	mov	r6, r1
 80080c2:	d9f4      	bls.n	80080ae <_printf_i+0x11a>
 80080c4:	2b08      	cmp	r3, #8
 80080c6:	d10b      	bne.n	80080e0 <_printf_i+0x14c>
 80080c8:	6823      	ldr	r3, [r4, #0]
 80080ca:	07de      	lsls	r6, r3, #31
 80080cc:	d508      	bpl.n	80080e0 <_printf_i+0x14c>
 80080ce:	6923      	ldr	r3, [r4, #16]
 80080d0:	6861      	ldr	r1, [r4, #4]
 80080d2:	4299      	cmp	r1, r3
 80080d4:	bfde      	ittt	le
 80080d6:	2330      	movle	r3, #48	; 0x30
 80080d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80080dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80080e0:	1b52      	subs	r2, r2, r5
 80080e2:	6122      	str	r2, [r4, #16]
 80080e4:	f8cd a000 	str.w	sl, [sp]
 80080e8:	464b      	mov	r3, r9
 80080ea:	aa03      	add	r2, sp, #12
 80080ec:	4621      	mov	r1, r4
 80080ee:	4640      	mov	r0, r8
 80080f0:	f7ff fee2 	bl	8007eb8 <_printf_common>
 80080f4:	3001      	adds	r0, #1
 80080f6:	d14c      	bne.n	8008192 <_printf_i+0x1fe>
 80080f8:	f04f 30ff 	mov.w	r0, #4294967295
 80080fc:	b004      	add	sp, #16
 80080fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008102:	4835      	ldr	r0, [pc, #212]	; (80081d8 <_printf_i+0x244>)
 8008104:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008108:	6829      	ldr	r1, [r5, #0]
 800810a:	6823      	ldr	r3, [r4, #0]
 800810c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008110:	6029      	str	r1, [r5, #0]
 8008112:	061d      	lsls	r5, r3, #24
 8008114:	d514      	bpl.n	8008140 <_printf_i+0x1ac>
 8008116:	07df      	lsls	r7, r3, #31
 8008118:	bf44      	itt	mi
 800811a:	f043 0320 	orrmi.w	r3, r3, #32
 800811e:	6023      	strmi	r3, [r4, #0]
 8008120:	b91e      	cbnz	r6, 800812a <_printf_i+0x196>
 8008122:	6823      	ldr	r3, [r4, #0]
 8008124:	f023 0320 	bic.w	r3, r3, #32
 8008128:	6023      	str	r3, [r4, #0]
 800812a:	2310      	movs	r3, #16
 800812c:	e7b0      	b.n	8008090 <_printf_i+0xfc>
 800812e:	6823      	ldr	r3, [r4, #0]
 8008130:	f043 0320 	orr.w	r3, r3, #32
 8008134:	6023      	str	r3, [r4, #0]
 8008136:	2378      	movs	r3, #120	; 0x78
 8008138:	4828      	ldr	r0, [pc, #160]	; (80081dc <_printf_i+0x248>)
 800813a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800813e:	e7e3      	b.n	8008108 <_printf_i+0x174>
 8008140:	0659      	lsls	r1, r3, #25
 8008142:	bf48      	it	mi
 8008144:	b2b6      	uxthmi	r6, r6
 8008146:	e7e6      	b.n	8008116 <_printf_i+0x182>
 8008148:	4615      	mov	r5, r2
 800814a:	e7bb      	b.n	80080c4 <_printf_i+0x130>
 800814c:	682b      	ldr	r3, [r5, #0]
 800814e:	6826      	ldr	r6, [r4, #0]
 8008150:	6961      	ldr	r1, [r4, #20]
 8008152:	1d18      	adds	r0, r3, #4
 8008154:	6028      	str	r0, [r5, #0]
 8008156:	0635      	lsls	r5, r6, #24
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	d501      	bpl.n	8008160 <_printf_i+0x1cc>
 800815c:	6019      	str	r1, [r3, #0]
 800815e:	e002      	b.n	8008166 <_printf_i+0x1d2>
 8008160:	0670      	lsls	r0, r6, #25
 8008162:	d5fb      	bpl.n	800815c <_printf_i+0x1c8>
 8008164:	8019      	strh	r1, [r3, #0]
 8008166:	2300      	movs	r3, #0
 8008168:	6123      	str	r3, [r4, #16]
 800816a:	4615      	mov	r5, r2
 800816c:	e7ba      	b.n	80080e4 <_printf_i+0x150>
 800816e:	682b      	ldr	r3, [r5, #0]
 8008170:	1d1a      	adds	r2, r3, #4
 8008172:	602a      	str	r2, [r5, #0]
 8008174:	681d      	ldr	r5, [r3, #0]
 8008176:	6862      	ldr	r2, [r4, #4]
 8008178:	2100      	movs	r1, #0
 800817a:	4628      	mov	r0, r5
 800817c:	f7f8 f830 	bl	80001e0 <memchr>
 8008180:	b108      	cbz	r0, 8008186 <_printf_i+0x1f2>
 8008182:	1b40      	subs	r0, r0, r5
 8008184:	6060      	str	r0, [r4, #4]
 8008186:	6863      	ldr	r3, [r4, #4]
 8008188:	6123      	str	r3, [r4, #16]
 800818a:	2300      	movs	r3, #0
 800818c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008190:	e7a8      	b.n	80080e4 <_printf_i+0x150>
 8008192:	6923      	ldr	r3, [r4, #16]
 8008194:	462a      	mov	r2, r5
 8008196:	4649      	mov	r1, r9
 8008198:	4640      	mov	r0, r8
 800819a:	47d0      	blx	sl
 800819c:	3001      	adds	r0, #1
 800819e:	d0ab      	beq.n	80080f8 <_printf_i+0x164>
 80081a0:	6823      	ldr	r3, [r4, #0]
 80081a2:	079b      	lsls	r3, r3, #30
 80081a4:	d413      	bmi.n	80081ce <_printf_i+0x23a>
 80081a6:	68e0      	ldr	r0, [r4, #12]
 80081a8:	9b03      	ldr	r3, [sp, #12]
 80081aa:	4298      	cmp	r0, r3
 80081ac:	bfb8      	it	lt
 80081ae:	4618      	movlt	r0, r3
 80081b0:	e7a4      	b.n	80080fc <_printf_i+0x168>
 80081b2:	2301      	movs	r3, #1
 80081b4:	4632      	mov	r2, r6
 80081b6:	4649      	mov	r1, r9
 80081b8:	4640      	mov	r0, r8
 80081ba:	47d0      	blx	sl
 80081bc:	3001      	adds	r0, #1
 80081be:	d09b      	beq.n	80080f8 <_printf_i+0x164>
 80081c0:	3501      	adds	r5, #1
 80081c2:	68e3      	ldr	r3, [r4, #12]
 80081c4:	9903      	ldr	r1, [sp, #12]
 80081c6:	1a5b      	subs	r3, r3, r1
 80081c8:	42ab      	cmp	r3, r5
 80081ca:	dcf2      	bgt.n	80081b2 <_printf_i+0x21e>
 80081cc:	e7eb      	b.n	80081a6 <_printf_i+0x212>
 80081ce:	2500      	movs	r5, #0
 80081d0:	f104 0619 	add.w	r6, r4, #25
 80081d4:	e7f5      	b.n	80081c2 <_printf_i+0x22e>
 80081d6:	bf00      	nop
 80081d8:	0800c41e 	.word	0x0800c41e
 80081dc:	0800c42f 	.word	0x0800c42f

080081e0 <_scanf_float>:
 80081e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e4:	b087      	sub	sp, #28
 80081e6:	4617      	mov	r7, r2
 80081e8:	9303      	str	r3, [sp, #12]
 80081ea:	688b      	ldr	r3, [r1, #8]
 80081ec:	1e5a      	subs	r2, r3, #1
 80081ee:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80081f2:	bf83      	ittte	hi
 80081f4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80081f8:	195b      	addhi	r3, r3, r5
 80081fa:	9302      	strhi	r3, [sp, #8]
 80081fc:	2300      	movls	r3, #0
 80081fe:	bf86      	itte	hi
 8008200:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008204:	608b      	strhi	r3, [r1, #8]
 8008206:	9302      	strls	r3, [sp, #8]
 8008208:	680b      	ldr	r3, [r1, #0]
 800820a:	468b      	mov	fp, r1
 800820c:	2500      	movs	r5, #0
 800820e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008212:	f84b 3b1c 	str.w	r3, [fp], #28
 8008216:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800821a:	4680      	mov	r8, r0
 800821c:	460c      	mov	r4, r1
 800821e:	465e      	mov	r6, fp
 8008220:	46aa      	mov	sl, r5
 8008222:	46a9      	mov	r9, r5
 8008224:	9501      	str	r5, [sp, #4]
 8008226:	68a2      	ldr	r2, [r4, #8]
 8008228:	b152      	cbz	r2, 8008240 <_scanf_float+0x60>
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	781b      	ldrb	r3, [r3, #0]
 800822e:	2b4e      	cmp	r3, #78	; 0x4e
 8008230:	d864      	bhi.n	80082fc <_scanf_float+0x11c>
 8008232:	2b40      	cmp	r3, #64	; 0x40
 8008234:	d83c      	bhi.n	80082b0 <_scanf_float+0xd0>
 8008236:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800823a:	b2c8      	uxtb	r0, r1
 800823c:	280e      	cmp	r0, #14
 800823e:	d93a      	bls.n	80082b6 <_scanf_float+0xd6>
 8008240:	f1b9 0f00 	cmp.w	r9, #0
 8008244:	d003      	beq.n	800824e <_scanf_float+0x6e>
 8008246:	6823      	ldr	r3, [r4, #0]
 8008248:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800824c:	6023      	str	r3, [r4, #0]
 800824e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008252:	f1ba 0f01 	cmp.w	sl, #1
 8008256:	f200 8113 	bhi.w	8008480 <_scanf_float+0x2a0>
 800825a:	455e      	cmp	r6, fp
 800825c:	f200 8105 	bhi.w	800846a <_scanf_float+0x28a>
 8008260:	2501      	movs	r5, #1
 8008262:	4628      	mov	r0, r5
 8008264:	b007      	add	sp, #28
 8008266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800826a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800826e:	2a0d      	cmp	r2, #13
 8008270:	d8e6      	bhi.n	8008240 <_scanf_float+0x60>
 8008272:	a101      	add	r1, pc, #4	; (adr r1, 8008278 <_scanf_float+0x98>)
 8008274:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008278:	080083b7 	.word	0x080083b7
 800827c:	08008241 	.word	0x08008241
 8008280:	08008241 	.word	0x08008241
 8008284:	08008241 	.word	0x08008241
 8008288:	08008417 	.word	0x08008417
 800828c:	080083ef 	.word	0x080083ef
 8008290:	08008241 	.word	0x08008241
 8008294:	08008241 	.word	0x08008241
 8008298:	080083c5 	.word	0x080083c5
 800829c:	08008241 	.word	0x08008241
 80082a0:	08008241 	.word	0x08008241
 80082a4:	08008241 	.word	0x08008241
 80082a8:	08008241 	.word	0x08008241
 80082ac:	0800837d 	.word	0x0800837d
 80082b0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80082b4:	e7db      	b.n	800826e <_scanf_float+0x8e>
 80082b6:	290e      	cmp	r1, #14
 80082b8:	d8c2      	bhi.n	8008240 <_scanf_float+0x60>
 80082ba:	a001      	add	r0, pc, #4	; (adr r0, 80082c0 <_scanf_float+0xe0>)
 80082bc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80082c0:	0800836f 	.word	0x0800836f
 80082c4:	08008241 	.word	0x08008241
 80082c8:	0800836f 	.word	0x0800836f
 80082cc:	08008403 	.word	0x08008403
 80082d0:	08008241 	.word	0x08008241
 80082d4:	0800831d 	.word	0x0800831d
 80082d8:	08008359 	.word	0x08008359
 80082dc:	08008359 	.word	0x08008359
 80082e0:	08008359 	.word	0x08008359
 80082e4:	08008359 	.word	0x08008359
 80082e8:	08008359 	.word	0x08008359
 80082ec:	08008359 	.word	0x08008359
 80082f0:	08008359 	.word	0x08008359
 80082f4:	08008359 	.word	0x08008359
 80082f8:	08008359 	.word	0x08008359
 80082fc:	2b6e      	cmp	r3, #110	; 0x6e
 80082fe:	d809      	bhi.n	8008314 <_scanf_float+0x134>
 8008300:	2b60      	cmp	r3, #96	; 0x60
 8008302:	d8b2      	bhi.n	800826a <_scanf_float+0x8a>
 8008304:	2b54      	cmp	r3, #84	; 0x54
 8008306:	d077      	beq.n	80083f8 <_scanf_float+0x218>
 8008308:	2b59      	cmp	r3, #89	; 0x59
 800830a:	d199      	bne.n	8008240 <_scanf_float+0x60>
 800830c:	2d07      	cmp	r5, #7
 800830e:	d197      	bne.n	8008240 <_scanf_float+0x60>
 8008310:	2508      	movs	r5, #8
 8008312:	e029      	b.n	8008368 <_scanf_float+0x188>
 8008314:	2b74      	cmp	r3, #116	; 0x74
 8008316:	d06f      	beq.n	80083f8 <_scanf_float+0x218>
 8008318:	2b79      	cmp	r3, #121	; 0x79
 800831a:	e7f6      	b.n	800830a <_scanf_float+0x12a>
 800831c:	6821      	ldr	r1, [r4, #0]
 800831e:	05c8      	lsls	r0, r1, #23
 8008320:	d51a      	bpl.n	8008358 <_scanf_float+0x178>
 8008322:	9b02      	ldr	r3, [sp, #8]
 8008324:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008328:	6021      	str	r1, [r4, #0]
 800832a:	f109 0901 	add.w	r9, r9, #1
 800832e:	b11b      	cbz	r3, 8008338 <_scanf_float+0x158>
 8008330:	3b01      	subs	r3, #1
 8008332:	3201      	adds	r2, #1
 8008334:	9302      	str	r3, [sp, #8]
 8008336:	60a2      	str	r2, [r4, #8]
 8008338:	68a3      	ldr	r3, [r4, #8]
 800833a:	3b01      	subs	r3, #1
 800833c:	60a3      	str	r3, [r4, #8]
 800833e:	6923      	ldr	r3, [r4, #16]
 8008340:	3301      	adds	r3, #1
 8008342:	6123      	str	r3, [r4, #16]
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	3b01      	subs	r3, #1
 8008348:	2b00      	cmp	r3, #0
 800834a:	607b      	str	r3, [r7, #4]
 800834c:	f340 8084 	ble.w	8008458 <_scanf_float+0x278>
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	3301      	adds	r3, #1
 8008354:	603b      	str	r3, [r7, #0]
 8008356:	e766      	b.n	8008226 <_scanf_float+0x46>
 8008358:	eb1a 0f05 	cmn.w	sl, r5
 800835c:	f47f af70 	bne.w	8008240 <_scanf_float+0x60>
 8008360:	6822      	ldr	r2, [r4, #0]
 8008362:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008366:	6022      	str	r2, [r4, #0]
 8008368:	f806 3b01 	strb.w	r3, [r6], #1
 800836c:	e7e4      	b.n	8008338 <_scanf_float+0x158>
 800836e:	6822      	ldr	r2, [r4, #0]
 8008370:	0610      	lsls	r0, r2, #24
 8008372:	f57f af65 	bpl.w	8008240 <_scanf_float+0x60>
 8008376:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800837a:	e7f4      	b.n	8008366 <_scanf_float+0x186>
 800837c:	f1ba 0f00 	cmp.w	sl, #0
 8008380:	d10e      	bne.n	80083a0 <_scanf_float+0x1c0>
 8008382:	f1b9 0f00 	cmp.w	r9, #0
 8008386:	d10e      	bne.n	80083a6 <_scanf_float+0x1c6>
 8008388:	6822      	ldr	r2, [r4, #0]
 800838a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800838e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008392:	d108      	bne.n	80083a6 <_scanf_float+0x1c6>
 8008394:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008398:	6022      	str	r2, [r4, #0]
 800839a:	f04f 0a01 	mov.w	sl, #1
 800839e:	e7e3      	b.n	8008368 <_scanf_float+0x188>
 80083a0:	f1ba 0f02 	cmp.w	sl, #2
 80083a4:	d055      	beq.n	8008452 <_scanf_float+0x272>
 80083a6:	2d01      	cmp	r5, #1
 80083a8:	d002      	beq.n	80083b0 <_scanf_float+0x1d0>
 80083aa:	2d04      	cmp	r5, #4
 80083ac:	f47f af48 	bne.w	8008240 <_scanf_float+0x60>
 80083b0:	3501      	adds	r5, #1
 80083b2:	b2ed      	uxtb	r5, r5
 80083b4:	e7d8      	b.n	8008368 <_scanf_float+0x188>
 80083b6:	f1ba 0f01 	cmp.w	sl, #1
 80083ba:	f47f af41 	bne.w	8008240 <_scanf_float+0x60>
 80083be:	f04f 0a02 	mov.w	sl, #2
 80083c2:	e7d1      	b.n	8008368 <_scanf_float+0x188>
 80083c4:	b97d      	cbnz	r5, 80083e6 <_scanf_float+0x206>
 80083c6:	f1b9 0f00 	cmp.w	r9, #0
 80083ca:	f47f af3c 	bne.w	8008246 <_scanf_float+0x66>
 80083ce:	6822      	ldr	r2, [r4, #0]
 80083d0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80083d4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80083d8:	f47f af39 	bne.w	800824e <_scanf_float+0x6e>
 80083dc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80083e0:	6022      	str	r2, [r4, #0]
 80083e2:	2501      	movs	r5, #1
 80083e4:	e7c0      	b.n	8008368 <_scanf_float+0x188>
 80083e6:	2d03      	cmp	r5, #3
 80083e8:	d0e2      	beq.n	80083b0 <_scanf_float+0x1d0>
 80083ea:	2d05      	cmp	r5, #5
 80083ec:	e7de      	b.n	80083ac <_scanf_float+0x1cc>
 80083ee:	2d02      	cmp	r5, #2
 80083f0:	f47f af26 	bne.w	8008240 <_scanf_float+0x60>
 80083f4:	2503      	movs	r5, #3
 80083f6:	e7b7      	b.n	8008368 <_scanf_float+0x188>
 80083f8:	2d06      	cmp	r5, #6
 80083fa:	f47f af21 	bne.w	8008240 <_scanf_float+0x60>
 80083fe:	2507      	movs	r5, #7
 8008400:	e7b2      	b.n	8008368 <_scanf_float+0x188>
 8008402:	6822      	ldr	r2, [r4, #0]
 8008404:	0591      	lsls	r1, r2, #22
 8008406:	f57f af1b 	bpl.w	8008240 <_scanf_float+0x60>
 800840a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800840e:	6022      	str	r2, [r4, #0]
 8008410:	f8cd 9004 	str.w	r9, [sp, #4]
 8008414:	e7a8      	b.n	8008368 <_scanf_float+0x188>
 8008416:	6822      	ldr	r2, [r4, #0]
 8008418:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800841c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008420:	d006      	beq.n	8008430 <_scanf_float+0x250>
 8008422:	0550      	lsls	r0, r2, #21
 8008424:	f57f af0c 	bpl.w	8008240 <_scanf_float+0x60>
 8008428:	f1b9 0f00 	cmp.w	r9, #0
 800842c:	f43f af0f 	beq.w	800824e <_scanf_float+0x6e>
 8008430:	0591      	lsls	r1, r2, #22
 8008432:	bf58      	it	pl
 8008434:	9901      	ldrpl	r1, [sp, #4]
 8008436:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800843a:	bf58      	it	pl
 800843c:	eba9 0101 	subpl.w	r1, r9, r1
 8008440:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008444:	bf58      	it	pl
 8008446:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800844a:	6022      	str	r2, [r4, #0]
 800844c:	f04f 0900 	mov.w	r9, #0
 8008450:	e78a      	b.n	8008368 <_scanf_float+0x188>
 8008452:	f04f 0a03 	mov.w	sl, #3
 8008456:	e787      	b.n	8008368 <_scanf_float+0x188>
 8008458:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800845c:	4639      	mov	r1, r7
 800845e:	4640      	mov	r0, r8
 8008460:	4798      	blx	r3
 8008462:	2800      	cmp	r0, #0
 8008464:	f43f aedf 	beq.w	8008226 <_scanf_float+0x46>
 8008468:	e6ea      	b.n	8008240 <_scanf_float+0x60>
 800846a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800846e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008472:	463a      	mov	r2, r7
 8008474:	4640      	mov	r0, r8
 8008476:	4798      	blx	r3
 8008478:	6923      	ldr	r3, [r4, #16]
 800847a:	3b01      	subs	r3, #1
 800847c:	6123      	str	r3, [r4, #16]
 800847e:	e6ec      	b.n	800825a <_scanf_float+0x7a>
 8008480:	1e6b      	subs	r3, r5, #1
 8008482:	2b06      	cmp	r3, #6
 8008484:	d825      	bhi.n	80084d2 <_scanf_float+0x2f2>
 8008486:	2d02      	cmp	r5, #2
 8008488:	d836      	bhi.n	80084f8 <_scanf_float+0x318>
 800848a:	455e      	cmp	r6, fp
 800848c:	f67f aee8 	bls.w	8008260 <_scanf_float+0x80>
 8008490:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008494:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008498:	463a      	mov	r2, r7
 800849a:	4640      	mov	r0, r8
 800849c:	4798      	blx	r3
 800849e:	6923      	ldr	r3, [r4, #16]
 80084a0:	3b01      	subs	r3, #1
 80084a2:	6123      	str	r3, [r4, #16]
 80084a4:	e7f1      	b.n	800848a <_scanf_float+0x2aa>
 80084a6:	9802      	ldr	r0, [sp, #8]
 80084a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80084ac:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80084b0:	9002      	str	r0, [sp, #8]
 80084b2:	463a      	mov	r2, r7
 80084b4:	4640      	mov	r0, r8
 80084b6:	4798      	blx	r3
 80084b8:	6923      	ldr	r3, [r4, #16]
 80084ba:	3b01      	subs	r3, #1
 80084bc:	6123      	str	r3, [r4, #16]
 80084be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084c2:	fa5f fa8a 	uxtb.w	sl, sl
 80084c6:	f1ba 0f02 	cmp.w	sl, #2
 80084ca:	d1ec      	bne.n	80084a6 <_scanf_float+0x2c6>
 80084cc:	3d03      	subs	r5, #3
 80084ce:	b2ed      	uxtb	r5, r5
 80084d0:	1b76      	subs	r6, r6, r5
 80084d2:	6823      	ldr	r3, [r4, #0]
 80084d4:	05da      	lsls	r2, r3, #23
 80084d6:	d52f      	bpl.n	8008538 <_scanf_float+0x358>
 80084d8:	055b      	lsls	r3, r3, #21
 80084da:	d510      	bpl.n	80084fe <_scanf_float+0x31e>
 80084dc:	455e      	cmp	r6, fp
 80084de:	f67f aebf 	bls.w	8008260 <_scanf_float+0x80>
 80084e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80084e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80084ea:	463a      	mov	r2, r7
 80084ec:	4640      	mov	r0, r8
 80084ee:	4798      	blx	r3
 80084f0:	6923      	ldr	r3, [r4, #16]
 80084f2:	3b01      	subs	r3, #1
 80084f4:	6123      	str	r3, [r4, #16]
 80084f6:	e7f1      	b.n	80084dc <_scanf_float+0x2fc>
 80084f8:	46aa      	mov	sl, r5
 80084fa:	9602      	str	r6, [sp, #8]
 80084fc:	e7df      	b.n	80084be <_scanf_float+0x2de>
 80084fe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008502:	6923      	ldr	r3, [r4, #16]
 8008504:	2965      	cmp	r1, #101	; 0x65
 8008506:	f103 33ff 	add.w	r3, r3, #4294967295
 800850a:	f106 35ff 	add.w	r5, r6, #4294967295
 800850e:	6123      	str	r3, [r4, #16]
 8008510:	d00c      	beq.n	800852c <_scanf_float+0x34c>
 8008512:	2945      	cmp	r1, #69	; 0x45
 8008514:	d00a      	beq.n	800852c <_scanf_float+0x34c>
 8008516:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800851a:	463a      	mov	r2, r7
 800851c:	4640      	mov	r0, r8
 800851e:	4798      	blx	r3
 8008520:	6923      	ldr	r3, [r4, #16]
 8008522:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008526:	3b01      	subs	r3, #1
 8008528:	1eb5      	subs	r5, r6, #2
 800852a:	6123      	str	r3, [r4, #16]
 800852c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008530:	463a      	mov	r2, r7
 8008532:	4640      	mov	r0, r8
 8008534:	4798      	blx	r3
 8008536:	462e      	mov	r6, r5
 8008538:	6825      	ldr	r5, [r4, #0]
 800853a:	f015 0510 	ands.w	r5, r5, #16
 800853e:	d159      	bne.n	80085f4 <_scanf_float+0x414>
 8008540:	7035      	strb	r5, [r6, #0]
 8008542:	6823      	ldr	r3, [r4, #0]
 8008544:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008548:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800854c:	d11b      	bne.n	8008586 <_scanf_float+0x3a6>
 800854e:	9b01      	ldr	r3, [sp, #4]
 8008550:	454b      	cmp	r3, r9
 8008552:	eba3 0209 	sub.w	r2, r3, r9
 8008556:	d123      	bne.n	80085a0 <_scanf_float+0x3c0>
 8008558:	2200      	movs	r2, #0
 800855a:	4659      	mov	r1, fp
 800855c:	4640      	mov	r0, r8
 800855e:	f000 fe99 	bl	8009294 <_strtod_r>
 8008562:	6822      	ldr	r2, [r4, #0]
 8008564:	9b03      	ldr	r3, [sp, #12]
 8008566:	f012 0f02 	tst.w	r2, #2
 800856a:	ec57 6b10 	vmov	r6, r7, d0
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	d021      	beq.n	80085b6 <_scanf_float+0x3d6>
 8008572:	9903      	ldr	r1, [sp, #12]
 8008574:	1d1a      	adds	r2, r3, #4
 8008576:	600a      	str	r2, [r1, #0]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	e9c3 6700 	strd	r6, r7, [r3]
 800857e:	68e3      	ldr	r3, [r4, #12]
 8008580:	3301      	adds	r3, #1
 8008582:	60e3      	str	r3, [r4, #12]
 8008584:	e66d      	b.n	8008262 <_scanf_float+0x82>
 8008586:	9b04      	ldr	r3, [sp, #16]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d0e5      	beq.n	8008558 <_scanf_float+0x378>
 800858c:	9905      	ldr	r1, [sp, #20]
 800858e:	230a      	movs	r3, #10
 8008590:	462a      	mov	r2, r5
 8008592:	3101      	adds	r1, #1
 8008594:	4640      	mov	r0, r8
 8008596:	f000 ff6d 	bl	8009474 <_strtol_r>
 800859a:	9b04      	ldr	r3, [sp, #16]
 800859c:	9e05      	ldr	r6, [sp, #20]
 800859e:	1ac2      	subs	r2, r0, r3
 80085a0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80085a4:	429e      	cmp	r6, r3
 80085a6:	bf28      	it	cs
 80085a8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80085ac:	4912      	ldr	r1, [pc, #72]	; (80085f8 <_scanf_float+0x418>)
 80085ae:	4630      	mov	r0, r6
 80085b0:	f000 f82c 	bl	800860c <siprintf>
 80085b4:	e7d0      	b.n	8008558 <_scanf_float+0x378>
 80085b6:	9903      	ldr	r1, [sp, #12]
 80085b8:	f012 0f04 	tst.w	r2, #4
 80085bc:	f103 0204 	add.w	r2, r3, #4
 80085c0:	600a      	str	r2, [r1, #0]
 80085c2:	d1d9      	bne.n	8008578 <_scanf_float+0x398>
 80085c4:	f8d3 8000 	ldr.w	r8, [r3]
 80085c8:	ee10 2a10 	vmov	r2, s0
 80085cc:	ee10 0a10 	vmov	r0, s0
 80085d0:	463b      	mov	r3, r7
 80085d2:	4639      	mov	r1, r7
 80085d4:	f7f8 faaa 	bl	8000b2c <__aeabi_dcmpun>
 80085d8:	b128      	cbz	r0, 80085e6 <_scanf_float+0x406>
 80085da:	4808      	ldr	r0, [pc, #32]	; (80085fc <_scanf_float+0x41c>)
 80085dc:	f000 f810 	bl	8008600 <nanf>
 80085e0:	ed88 0a00 	vstr	s0, [r8]
 80085e4:	e7cb      	b.n	800857e <_scanf_float+0x39e>
 80085e6:	4630      	mov	r0, r6
 80085e8:	4639      	mov	r1, r7
 80085ea:	f7f8 fafd 	bl	8000be8 <__aeabi_d2f>
 80085ee:	f8c8 0000 	str.w	r0, [r8]
 80085f2:	e7c4      	b.n	800857e <_scanf_float+0x39e>
 80085f4:	2500      	movs	r5, #0
 80085f6:	e634      	b.n	8008262 <_scanf_float+0x82>
 80085f8:	0800c440 	.word	0x0800c440
 80085fc:	0800c547 	.word	0x0800c547

08008600 <nanf>:
 8008600:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008608 <nanf+0x8>
 8008604:	4770      	bx	lr
 8008606:	bf00      	nop
 8008608:	7fc00000 	.word	0x7fc00000

0800860c <siprintf>:
 800860c:	b40e      	push	{r1, r2, r3}
 800860e:	b500      	push	{lr}
 8008610:	b09c      	sub	sp, #112	; 0x70
 8008612:	ab1d      	add	r3, sp, #116	; 0x74
 8008614:	9002      	str	r0, [sp, #8]
 8008616:	9006      	str	r0, [sp, #24]
 8008618:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800861c:	4809      	ldr	r0, [pc, #36]	; (8008644 <siprintf+0x38>)
 800861e:	9107      	str	r1, [sp, #28]
 8008620:	9104      	str	r1, [sp, #16]
 8008622:	4909      	ldr	r1, [pc, #36]	; (8008648 <siprintf+0x3c>)
 8008624:	f853 2b04 	ldr.w	r2, [r3], #4
 8008628:	9105      	str	r1, [sp, #20]
 800862a:	6800      	ldr	r0, [r0, #0]
 800862c:	9301      	str	r3, [sp, #4]
 800862e:	a902      	add	r1, sp, #8
 8008630:	f002 ff7e 	bl	800b530 <_svfiprintf_r>
 8008634:	9b02      	ldr	r3, [sp, #8]
 8008636:	2200      	movs	r2, #0
 8008638:	701a      	strb	r2, [r3, #0]
 800863a:	b01c      	add	sp, #112	; 0x70
 800863c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008640:	b003      	add	sp, #12
 8008642:	4770      	bx	lr
 8008644:	2000001c 	.word	0x2000001c
 8008648:	ffff0208 	.word	0xffff0208

0800864c <sulp>:
 800864c:	b570      	push	{r4, r5, r6, lr}
 800864e:	4604      	mov	r4, r0
 8008650:	460d      	mov	r5, r1
 8008652:	ec45 4b10 	vmov	d0, r4, r5
 8008656:	4616      	mov	r6, r2
 8008658:	f002 fcc8 	bl	800afec <__ulp>
 800865c:	ec51 0b10 	vmov	r0, r1, d0
 8008660:	b17e      	cbz	r6, 8008682 <sulp+0x36>
 8008662:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008666:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800866a:	2b00      	cmp	r3, #0
 800866c:	dd09      	ble.n	8008682 <sulp+0x36>
 800866e:	051b      	lsls	r3, r3, #20
 8008670:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008674:	2400      	movs	r4, #0
 8008676:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800867a:	4622      	mov	r2, r4
 800867c:	462b      	mov	r3, r5
 800867e:	f7f7 ffbb 	bl	80005f8 <__aeabi_dmul>
 8008682:	bd70      	pop	{r4, r5, r6, pc}
 8008684:	0000      	movs	r0, r0
	...

08008688 <_strtod_l>:
 8008688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800868c:	ed2d 8b02 	vpush	{d8}
 8008690:	b09d      	sub	sp, #116	; 0x74
 8008692:	461f      	mov	r7, r3
 8008694:	2300      	movs	r3, #0
 8008696:	9318      	str	r3, [sp, #96]	; 0x60
 8008698:	4ba2      	ldr	r3, [pc, #648]	; (8008924 <_strtod_l+0x29c>)
 800869a:	9213      	str	r2, [sp, #76]	; 0x4c
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	9305      	str	r3, [sp, #20]
 80086a0:	4604      	mov	r4, r0
 80086a2:	4618      	mov	r0, r3
 80086a4:	4688      	mov	r8, r1
 80086a6:	f7f7 fd93 	bl	80001d0 <strlen>
 80086aa:	f04f 0a00 	mov.w	sl, #0
 80086ae:	4605      	mov	r5, r0
 80086b0:	f04f 0b00 	mov.w	fp, #0
 80086b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80086b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80086ba:	781a      	ldrb	r2, [r3, #0]
 80086bc:	2a2b      	cmp	r2, #43	; 0x2b
 80086be:	d04e      	beq.n	800875e <_strtod_l+0xd6>
 80086c0:	d83b      	bhi.n	800873a <_strtod_l+0xb2>
 80086c2:	2a0d      	cmp	r2, #13
 80086c4:	d834      	bhi.n	8008730 <_strtod_l+0xa8>
 80086c6:	2a08      	cmp	r2, #8
 80086c8:	d834      	bhi.n	8008734 <_strtod_l+0xac>
 80086ca:	2a00      	cmp	r2, #0
 80086cc:	d03e      	beq.n	800874c <_strtod_l+0xc4>
 80086ce:	2300      	movs	r3, #0
 80086d0:	930a      	str	r3, [sp, #40]	; 0x28
 80086d2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80086d4:	7833      	ldrb	r3, [r6, #0]
 80086d6:	2b30      	cmp	r3, #48	; 0x30
 80086d8:	f040 80b0 	bne.w	800883c <_strtod_l+0x1b4>
 80086dc:	7873      	ldrb	r3, [r6, #1]
 80086de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80086e2:	2b58      	cmp	r3, #88	; 0x58
 80086e4:	d168      	bne.n	80087b8 <_strtod_l+0x130>
 80086e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086e8:	9301      	str	r3, [sp, #4]
 80086ea:	ab18      	add	r3, sp, #96	; 0x60
 80086ec:	9702      	str	r7, [sp, #8]
 80086ee:	9300      	str	r3, [sp, #0]
 80086f0:	4a8d      	ldr	r2, [pc, #564]	; (8008928 <_strtod_l+0x2a0>)
 80086f2:	ab19      	add	r3, sp, #100	; 0x64
 80086f4:	a917      	add	r1, sp, #92	; 0x5c
 80086f6:	4620      	mov	r0, r4
 80086f8:	f001 fdd2 	bl	800a2a0 <__gethex>
 80086fc:	f010 0707 	ands.w	r7, r0, #7
 8008700:	4605      	mov	r5, r0
 8008702:	d005      	beq.n	8008710 <_strtod_l+0x88>
 8008704:	2f06      	cmp	r7, #6
 8008706:	d12c      	bne.n	8008762 <_strtod_l+0xda>
 8008708:	3601      	adds	r6, #1
 800870a:	2300      	movs	r3, #0
 800870c:	9617      	str	r6, [sp, #92]	; 0x5c
 800870e:	930a      	str	r3, [sp, #40]	; 0x28
 8008710:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008712:	2b00      	cmp	r3, #0
 8008714:	f040 8590 	bne.w	8009238 <_strtod_l+0xbb0>
 8008718:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800871a:	b1eb      	cbz	r3, 8008758 <_strtod_l+0xd0>
 800871c:	4652      	mov	r2, sl
 800871e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008722:	ec43 2b10 	vmov	d0, r2, r3
 8008726:	b01d      	add	sp, #116	; 0x74
 8008728:	ecbd 8b02 	vpop	{d8}
 800872c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008730:	2a20      	cmp	r2, #32
 8008732:	d1cc      	bne.n	80086ce <_strtod_l+0x46>
 8008734:	3301      	adds	r3, #1
 8008736:	9317      	str	r3, [sp, #92]	; 0x5c
 8008738:	e7be      	b.n	80086b8 <_strtod_l+0x30>
 800873a:	2a2d      	cmp	r2, #45	; 0x2d
 800873c:	d1c7      	bne.n	80086ce <_strtod_l+0x46>
 800873e:	2201      	movs	r2, #1
 8008740:	920a      	str	r2, [sp, #40]	; 0x28
 8008742:	1c5a      	adds	r2, r3, #1
 8008744:	9217      	str	r2, [sp, #92]	; 0x5c
 8008746:	785b      	ldrb	r3, [r3, #1]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d1c2      	bne.n	80086d2 <_strtod_l+0x4a>
 800874c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800874e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008752:	2b00      	cmp	r3, #0
 8008754:	f040 856e 	bne.w	8009234 <_strtod_l+0xbac>
 8008758:	4652      	mov	r2, sl
 800875a:	465b      	mov	r3, fp
 800875c:	e7e1      	b.n	8008722 <_strtod_l+0x9a>
 800875e:	2200      	movs	r2, #0
 8008760:	e7ee      	b.n	8008740 <_strtod_l+0xb8>
 8008762:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008764:	b13a      	cbz	r2, 8008776 <_strtod_l+0xee>
 8008766:	2135      	movs	r1, #53	; 0x35
 8008768:	a81a      	add	r0, sp, #104	; 0x68
 800876a:	f002 fd4a 	bl	800b202 <__copybits>
 800876e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008770:	4620      	mov	r0, r4
 8008772:	f002 f909 	bl	800a988 <_Bfree>
 8008776:	3f01      	subs	r7, #1
 8008778:	2f04      	cmp	r7, #4
 800877a:	d806      	bhi.n	800878a <_strtod_l+0x102>
 800877c:	e8df f007 	tbb	[pc, r7]
 8008780:	1714030a 	.word	0x1714030a
 8008784:	0a          	.byte	0x0a
 8008785:	00          	.byte	0x00
 8008786:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800878a:	0728      	lsls	r0, r5, #28
 800878c:	d5c0      	bpl.n	8008710 <_strtod_l+0x88>
 800878e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008792:	e7bd      	b.n	8008710 <_strtod_l+0x88>
 8008794:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008798:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800879a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800879e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80087a2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80087a6:	e7f0      	b.n	800878a <_strtod_l+0x102>
 80087a8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800892c <_strtod_l+0x2a4>
 80087ac:	e7ed      	b.n	800878a <_strtod_l+0x102>
 80087ae:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80087b2:	f04f 3aff 	mov.w	sl, #4294967295
 80087b6:	e7e8      	b.n	800878a <_strtod_l+0x102>
 80087b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80087ba:	1c5a      	adds	r2, r3, #1
 80087bc:	9217      	str	r2, [sp, #92]	; 0x5c
 80087be:	785b      	ldrb	r3, [r3, #1]
 80087c0:	2b30      	cmp	r3, #48	; 0x30
 80087c2:	d0f9      	beq.n	80087b8 <_strtod_l+0x130>
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d0a3      	beq.n	8008710 <_strtod_l+0x88>
 80087c8:	2301      	movs	r3, #1
 80087ca:	f04f 0900 	mov.w	r9, #0
 80087ce:	9304      	str	r3, [sp, #16]
 80087d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80087d2:	9308      	str	r3, [sp, #32]
 80087d4:	f8cd 901c 	str.w	r9, [sp, #28]
 80087d8:	464f      	mov	r7, r9
 80087da:	220a      	movs	r2, #10
 80087dc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80087de:	7806      	ldrb	r6, [r0, #0]
 80087e0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80087e4:	b2d9      	uxtb	r1, r3
 80087e6:	2909      	cmp	r1, #9
 80087e8:	d92a      	bls.n	8008840 <_strtod_l+0x1b8>
 80087ea:	9905      	ldr	r1, [sp, #20]
 80087ec:	462a      	mov	r2, r5
 80087ee:	f003 f913 	bl	800ba18 <strncmp>
 80087f2:	b398      	cbz	r0, 800885c <_strtod_l+0x1d4>
 80087f4:	2000      	movs	r0, #0
 80087f6:	4632      	mov	r2, r6
 80087f8:	463d      	mov	r5, r7
 80087fa:	9005      	str	r0, [sp, #20]
 80087fc:	4603      	mov	r3, r0
 80087fe:	2a65      	cmp	r2, #101	; 0x65
 8008800:	d001      	beq.n	8008806 <_strtod_l+0x17e>
 8008802:	2a45      	cmp	r2, #69	; 0x45
 8008804:	d118      	bne.n	8008838 <_strtod_l+0x1b0>
 8008806:	b91d      	cbnz	r5, 8008810 <_strtod_l+0x188>
 8008808:	9a04      	ldr	r2, [sp, #16]
 800880a:	4302      	orrs	r2, r0
 800880c:	d09e      	beq.n	800874c <_strtod_l+0xc4>
 800880e:	2500      	movs	r5, #0
 8008810:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8008814:	f108 0201 	add.w	r2, r8, #1
 8008818:	9217      	str	r2, [sp, #92]	; 0x5c
 800881a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800881e:	2a2b      	cmp	r2, #43	; 0x2b
 8008820:	d075      	beq.n	800890e <_strtod_l+0x286>
 8008822:	2a2d      	cmp	r2, #45	; 0x2d
 8008824:	d07b      	beq.n	800891e <_strtod_l+0x296>
 8008826:	f04f 0c00 	mov.w	ip, #0
 800882a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800882e:	2909      	cmp	r1, #9
 8008830:	f240 8082 	bls.w	8008938 <_strtod_l+0x2b0>
 8008834:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008838:	2600      	movs	r6, #0
 800883a:	e09d      	b.n	8008978 <_strtod_l+0x2f0>
 800883c:	2300      	movs	r3, #0
 800883e:	e7c4      	b.n	80087ca <_strtod_l+0x142>
 8008840:	2f08      	cmp	r7, #8
 8008842:	bfd8      	it	le
 8008844:	9907      	ldrle	r1, [sp, #28]
 8008846:	f100 0001 	add.w	r0, r0, #1
 800884a:	bfda      	itte	le
 800884c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008850:	9307      	strle	r3, [sp, #28]
 8008852:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008856:	3701      	adds	r7, #1
 8008858:	9017      	str	r0, [sp, #92]	; 0x5c
 800885a:	e7bf      	b.n	80087dc <_strtod_l+0x154>
 800885c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800885e:	195a      	adds	r2, r3, r5
 8008860:	9217      	str	r2, [sp, #92]	; 0x5c
 8008862:	5d5a      	ldrb	r2, [r3, r5]
 8008864:	2f00      	cmp	r7, #0
 8008866:	d037      	beq.n	80088d8 <_strtod_l+0x250>
 8008868:	9005      	str	r0, [sp, #20]
 800886a:	463d      	mov	r5, r7
 800886c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008870:	2b09      	cmp	r3, #9
 8008872:	d912      	bls.n	800889a <_strtod_l+0x212>
 8008874:	2301      	movs	r3, #1
 8008876:	e7c2      	b.n	80087fe <_strtod_l+0x176>
 8008878:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800887a:	1c5a      	adds	r2, r3, #1
 800887c:	9217      	str	r2, [sp, #92]	; 0x5c
 800887e:	785a      	ldrb	r2, [r3, #1]
 8008880:	3001      	adds	r0, #1
 8008882:	2a30      	cmp	r2, #48	; 0x30
 8008884:	d0f8      	beq.n	8008878 <_strtod_l+0x1f0>
 8008886:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800888a:	2b08      	cmp	r3, #8
 800888c:	f200 84d9 	bhi.w	8009242 <_strtod_l+0xbba>
 8008890:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008892:	9005      	str	r0, [sp, #20]
 8008894:	2000      	movs	r0, #0
 8008896:	9308      	str	r3, [sp, #32]
 8008898:	4605      	mov	r5, r0
 800889a:	3a30      	subs	r2, #48	; 0x30
 800889c:	f100 0301 	add.w	r3, r0, #1
 80088a0:	d014      	beq.n	80088cc <_strtod_l+0x244>
 80088a2:	9905      	ldr	r1, [sp, #20]
 80088a4:	4419      	add	r1, r3
 80088a6:	9105      	str	r1, [sp, #20]
 80088a8:	462b      	mov	r3, r5
 80088aa:	eb00 0e05 	add.w	lr, r0, r5
 80088ae:	210a      	movs	r1, #10
 80088b0:	4573      	cmp	r3, lr
 80088b2:	d113      	bne.n	80088dc <_strtod_l+0x254>
 80088b4:	182b      	adds	r3, r5, r0
 80088b6:	2b08      	cmp	r3, #8
 80088b8:	f105 0501 	add.w	r5, r5, #1
 80088bc:	4405      	add	r5, r0
 80088be:	dc1c      	bgt.n	80088fa <_strtod_l+0x272>
 80088c0:	9907      	ldr	r1, [sp, #28]
 80088c2:	230a      	movs	r3, #10
 80088c4:	fb03 2301 	mla	r3, r3, r1, r2
 80088c8:	9307      	str	r3, [sp, #28]
 80088ca:	2300      	movs	r3, #0
 80088cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80088ce:	1c51      	adds	r1, r2, #1
 80088d0:	9117      	str	r1, [sp, #92]	; 0x5c
 80088d2:	7852      	ldrb	r2, [r2, #1]
 80088d4:	4618      	mov	r0, r3
 80088d6:	e7c9      	b.n	800886c <_strtod_l+0x1e4>
 80088d8:	4638      	mov	r0, r7
 80088da:	e7d2      	b.n	8008882 <_strtod_l+0x1fa>
 80088dc:	2b08      	cmp	r3, #8
 80088de:	dc04      	bgt.n	80088ea <_strtod_l+0x262>
 80088e0:	9e07      	ldr	r6, [sp, #28]
 80088e2:	434e      	muls	r6, r1
 80088e4:	9607      	str	r6, [sp, #28]
 80088e6:	3301      	adds	r3, #1
 80088e8:	e7e2      	b.n	80088b0 <_strtod_l+0x228>
 80088ea:	f103 0c01 	add.w	ip, r3, #1
 80088ee:	f1bc 0f10 	cmp.w	ip, #16
 80088f2:	bfd8      	it	le
 80088f4:	fb01 f909 	mulle.w	r9, r1, r9
 80088f8:	e7f5      	b.n	80088e6 <_strtod_l+0x25e>
 80088fa:	2d10      	cmp	r5, #16
 80088fc:	bfdc      	itt	le
 80088fe:	230a      	movle	r3, #10
 8008900:	fb03 2909 	mlale	r9, r3, r9, r2
 8008904:	e7e1      	b.n	80088ca <_strtod_l+0x242>
 8008906:	2300      	movs	r3, #0
 8008908:	9305      	str	r3, [sp, #20]
 800890a:	2301      	movs	r3, #1
 800890c:	e77c      	b.n	8008808 <_strtod_l+0x180>
 800890e:	f04f 0c00 	mov.w	ip, #0
 8008912:	f108 0202 	add.w	r2, r8, #2
 8008916:	9217      	str	r2, [sp, #92]	; 0x5c
 8008918:	f898 2002 	ldrb.w	r2, [r8, #2]
 800891c:	e785      	b.n	800882a <_strtod_l+0x1a2>
 800891e:	f04f 0c01 	mov.w	ip, #1
 8008922:	e7f6      	b.n	8008912 <_strtod_l+0x28a>
 8008924:	0800c728 	.word	0x0800c728
 8008928:	0800c448 	.word	0x0800c448
 800892c:	7ff00000 	.word	0x7ff00000
 8008930:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008932:	1c51      	adds	r1, r2, #1
 8008934:	9117      	str	r1, [sp, #92]	; 0x5c
 8008936:	7852      	ldrb	r2, [r2, #1]
 8008938:	2a30      	cmp	r2, #48	; 0x30
 800893a:	d0f9      	beq.n	8008930 <_strtod_l+0x2a8>
 800893c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008940:	2908      	cmp	r1, #8
 8008942:	f63f af79 	bhi.w	8008838 <_strtod_l+0x1b0>
 8008946:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800894a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800894c:	9206      	str	r2, [sp, #24]
 800894e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008950:	1c51      	adds	r1, r2, #1
 8008952:	9117      	str	r1, [sp, #92]	; 0x5c
 8008954:	7852      	ldrb	r2, [r2, #1]
 8008956:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800895a:	2e09      	cmp	r6, #9
 800895c:	d937      	bls.n	80089ce <_strtod_l+0x346>
 800895e:	9e06      	ldr	r6, [sp, #24]
 8008960:	1b89      	subs	r1, r1, r6
 8008962:	2908      	cmp	r1, #8
 8008964:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008968:	dc02      	bgt.n	8008970 <_strtod_l+0x2e8>
 800896a:	4576      	cmp	r6, lr
 800896c:	bfa8      	it	ge
 800896e:	4676      	movge	r6, lr
 8008970:	f1bc 0f00 	cmp.w	ip, #0
 8008974:	d000      	beq.n	8008978 <_strtod_l+0x2f0>
 8008976:	4276      	negs	r6, r6
 8008978:	2d00      	cmp	r5, #0
 800897a:	d14d      	bne.n	8008a18 <_strtod_l+0x390>
 800897c:	9904      	ldr	r1, [sp, #16]
 800897e:	4301      	orrs	r1, r0
 8008980:	f47f aec6 	bne.w	8008710 <_strtod_l+0x88>
 8008984:	2b00      	cmp	r3, #0
 8008986:	f47f aee1 	bne.w	800874c <_strtod_l+0xc4>
 800898a:	2a69      	cmp	r2, #105	; 0x69
 800898c:	d027      	beq.n	80089de <_strtod_l+0x356>
 800898e:	dc24      	bgt.n	80089da <_strtod_l+0x352>
 8008990:	2a49      	cmp	r2, #73	; 0x49
 8008992:	d024      	beq.n	80089de <_strtod_l+0x356>
 8008994:	2a4e      	cmp	r2, #78	; 0x4e
 8008996:	f47f aed9 	bne.w	800874c <_strtod_l+0xc4>
 800899a:	499f      	ldr	r1, [pc, #636]	; (8008c18 <_strtod_l+0x590>)
 800899c:	a817      	add	r0, sp, #92	; 0x5c
 800899e:	f001 fed7 	bl	800a750 <__match>
 80089a2:	2800      	cmp	r0, #0
 80089a4:	f43f aed2 	beq.w	800874c <_strtod_l+0xc4>
 80089a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80089aa:	781b      	ldrb	r3, [r3, #0]
 80089ac:	2b28      	cmp	r3, #40	; 0x28
 80089ae:	d12d      	bne.n	8008a0c <_strtod_l+0x384>
 80089b0:	499a      	ldr	r1, [pc, #616]	; (8008c1c <_strtod_l+0x594>)
 80089b2:	aa1a      	add	r2, sp, #104	; 0x68
 80089b4:	a817      	add	r0, sp, #92	; 0x5c
 80089b6:	f001 fedf 	bl	800a778 <__hexnan>
 80089ba:	2805      	cmp	r0, #5
 80089bc:	d126      	bne.n	8008a0c <_strtod_l+0x384>
 80089be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80089c0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80089c4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80089c8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80089cc:	e6a0      	b.n	8008710 <_strtod_l+0x88>
 80089ce:	210a      	movs	r1, #10
 80089d0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80089d4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80089d8:	e7b9      	b.n	800894e <_strtod_l+0x2c6>
 80089da:	2a6e      	cmp	r2, #110	; 0x6e
 80089dc:	e7db      	b.n	8008996 <_strtod_l+0x30e>
 80089de:	4990      	ldr	r1, [pc, #576]	; (8008c20 <_strtod_l+0x598>)
 80089e0:	a817      	add	r0, sp, #92	; 0x5c
 80089e2:	f001 feb5 	bl	800a750 <__match>
 80089e6:	2800      	cmp	r0, #0
 80089e8:	f43f aeb0 	beq.w	800874c <_strtod_l+0xc4>
 80089ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80089ee:	498d      	ldr	r1, [pc, #564]	; (8008c24 <_strtod_l+0x59c>)
 80089f0:	3b01      	subs	r3, #1
 80089f2:	a817      	add	r0, sp, #92	; 0x5c
 80089f4:	9317      	str	r3, [sp, #92]	; 0x5c
 80089f6:	f001 feab 	bl	800a750 <__match>
 80089fa:	b910      	cbnz	r0, 8008a02 <_strtod_l+0x37a>
 80089fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80089fe:	3301      	adds	r3, #1
 8008a00:	9317      	str	r3, [sp, #92]	; 0x5c
 8008a02:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008c34 <_strtod_l+0x5ac>
 8008a06:	f04f 0a00 	mov.w	sl, #0
 8008a0a:	e681      	b.n	8008710 <_strtod_l+0x88>
 8008a0c:	4886      	ldr	r0, [pc, #536]	; (8008c28 <_strtod_l+0x5a0>)
 8008a0e:	f002 ffeb 	bl	800b9e8 <nan>
 8008a12:	ec5b ab10 	vmov	sl, fp, d0
 8008a16:	e67b      	b.n	8008710 <_strtod_l+0x88>
 8008a18:	9b05      	ldr	r3, [sp, #20]
 8008a1a:	9807      	ldr	r0, [sp, #28]
 8008a1c:	1af3      	subs	r3, r6, r3
 8008a1e:	2f00      	cmp	r7, #0
 8008a20:	bf08      	it	eq
 8008a22:	462f      	moveq	r7, r5
 8008a24:	2d10      	cmp	r5, #16
 8008a26:	9306      	str	r3, [sp, #24]
 8008a28:	46a8      	mov	r8, r5
 8008a2a:	bfa8      	it	ge
 8008a2c:	f04f 0810 	movge.w	r8, #16
 8008a30:	f7f7 fd68 	bl	8000504 <__aeabi_ui2d>
 8008a34:	2d09      	cmp	r5, #9
 8008a36:	4682      	mov	sl, r0
 8008a38:	468b      	mov	fp, r1
 8008a3a:	dd13      	ble.n	8008a64 <_strtod_l+0x3dc>
 8008a3c:	4b7b      	ldr	r3, [pc, #492]	; (8008c2c <_strtod_l+0x5a4>)
 8008a3e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008a42:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008a46:	f7f7 fdd7 	bl	80005f8 <__aeabi_dmul>
 8008a4a:	4682      	mov	sl, r0
 8008a4c:	4648      	mov	r0, r9
 8008a4e:	468b      	mov	fp, r1
 8008a50:	f7f7 fd58 	bl	8000504 <__aeabi_ui2d>
 8008a54:	4602      	mov	r2, r0
 8008a56:	460b      	mov	r3, r1
 8008a58:	4650      	mov	r0, sl
 8008a5a:	4659      	mov	r1, fp
 8008a5c:	f7f7 fc16 	bl	800028c <__adddf3>
 8008a60:	4682      	mov	sl, r0
 8008a62:	468b      	mov	fp, r1
 8008a64:	2d0f      	cmp	r5, #15
 8008a66:	dc38      	bgt.n	8008ada <_strtod_l+0x452>
 8008a68:	9b06      	ldr	r3, [sp, #24]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	f43f ae50 	beq.w	8008710 <_strtod_l+0x88>
 8008a70:	dd24      	ble.n	8008abc <_strtod_l+0x434>
 8008a72:	2b16      	cmp	r3, #22
 8008a74:	dc0b      	bgt.n	8008a8e <_strtod_l+0x406>
 8008a76:	496d      	ldr	r1, [pc, #436]	; (8008c2c <_strtod_l+0x5a4>)
 8008a78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008a7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a80:	4652      	mov	r2, sl
 8008a82:	465b      	mov	r3, fp
 8008a84:	f7f7 fdb8 	bl	80005f8 <__aeabi_dmul>
 8008a88:	4682      	mov	sl, r0
 8008a8a:	468b      	mov	fp, r1
 8008a8c:	e640      	b.n	8008710 <_strtod_l+0x88>
 8008a8e:	9a06      	ldr	r2, [sp, #24]
 8008a90:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8008a94:	4293      	cmp	r3, r2
 8008a96:	db20      	blt.n	8008ada <_strtod_l+0x452>
 8008a98:	4c64      	ldr	r4, [pc, #400]	; (8008c2c <_strtod_l+0x5a4>)
 8008a9a:	f1c5 050f 	rsb	r5, r5, #15
 8008a9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008aa2:	4652      	mov	r2, sl
 8008aa4:	465b      	mov	r3, fp
 8008aa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008aaa:	f7f7 fda5 	bl	80005f8 <__aeabi_dmul>
 8008aae:	9b06      	ldr	r3, [sp, #24]
 8008ab0:	1b5d      	subs	r5, r3, r5
 8008ab2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008ab6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008aba:	e7e3      	b.n	8008a84 <_strtod_l+0x3fc>
 8008abc:	9b06      	ldr	r3, [sp, #24]
 8008abe:	3316      	adds	r3, #22
 8008ac0:	db0b      	blt.n	8008ada <_strtod_l+0x452>
 8008ac2:	9b05      	ldr	r3, [sp, #20]
 8008ac4:	1b9e      	subs	r6, r3, r6
 8008ac6:	4b59      	ldr	r3, [pc, #356]	; (8008c2c <_strtod_l+0x5a4>)
 8008ac8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008acc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008ad0:	4650      	mov	r0, sl
 8008ad2:	4659      	mov	r1, fp
 8008ad4:	f7f7 feba 	bl	800084c <__aeabi_ddiv>
 8008ad8:	e7d6      	b.n	8008a88 <_strtod_l+0x400>
 8008ada:	9b06      	ldr	r3, [sp, #24]
 8008adc:	eba5 0808 	sub.w	r8, r5, r8
 8008ae0:	4498      	add	r8, r3
 8008ae2:	f1b8 0f00 	cmp.w	r8, #0
 8008ae6:	dd74      	ble.n	8008bd2 <_strtod_l+0x54a>
 8008ae8:	f018 030f 	ands.w	r3, r8, #15
 8008aec:	d00a      	beq.n	8008b04 <_strtod_l+0x47c>
 8008aee:	494f      	ldr	r1, [pc, #316]	; (8008c2c <_strtod_l+0x5a4>)
 8008af0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008af4:	4652      	mov	r2, sl
 8008af6:	465b      	mov	r3, fp
 8008af8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008afc:	f7f7 fd7c 	bl	80005f8 <__aeabi_dmul>
 8008b00:	4682      	mov	sl, r0
 8008b02:	468b      	mov	fp, r1
 8008b04:	f038 080f 	bics.w	r8, r8, #15
 8008b08:	d04f      	beq.n	8008baa <_strtod_l+0x522>
 8008b0a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008b0e:	dd22      	ble.n	8008b56 <_strtod_l+0x4ce>
 8008b10:	2500      	movs	r5, #0
 8008b12:	462e      	mov	r6, r5
 8008b14:	9507      	str	r5, [sp, #28]
 8008b16:	9505      	str	r5, [sp, #20]
 8008b18:	2322      	movs	r3, #34	; 0x22
 8008b1a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008c34 <_strtod_l+0x5ac>
 8008b1e:	6023      	str	r3, [r4, #0]
 8008b20:	f04f 0a00 	mov.w	sl, #0
 8008b24:	9b07      	ldr	r3, [sp, #28]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	f43f adf2 	beq.w	8008710 <_strtod_l+0x88>
 8008b2c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008b2e:	4620      	mov	r0, r4
 8008b30:	f001 ff2a 	bl	800a988 <_Bfree>
 8008b34:	9905      	ldr	r1, [sp, #20]
 8008b36:	4620      	mov	r0, r4
 8008b38:	f001 ff26 	bl	800a988 <_Bfree>
 8008b3c:	4631      	mov	r1, r6
 8008b3e:	4620      	mov	r0, r4
 8008b40:	f001 ff22 	bl	800a988 <_Bfree>
 8008b44:	9907      	ldr	r1, [sp, #28]
 8008b46:	4620      	mov	r0, r4
 8008b48:	f001 ff1e 	bl	800a988 <_Bfree>
 8008b4c:	4629      	mov	r1, r5
 8008b4e:	4620      	mov	r0, r4
 8008b50:	f001 ff1a 	bl	800a988 <_Bfree>
 8008b54:	e5dc      	b.n	8008710 <_strtod_l+0x88>
 8008b56:	4b36      	ldr	r3, [pc, #216]	; (8008c30 <_strtod_l+0x5a8>)
 8008b58:	9304      	str	r3, [sp, #16]
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008b60:	4650      	mov	r0, sl
 8008b62:	4659      	mov	r1, fp
 8008b64:	4699      	mov	r9, r3
 8008b66:	f1b8 0f01 	cmp.w	r8, #1
 8008b6a:	dc21      	bgt.n	8008bb0 <_strtod_l+0x528>
 8008b6c:	b10b      	cbz	r3, 8008b72 <_strtod_l+0x4ea>
 8008b6e:	4682      	mov	sl, r0
 8008b70:	468b      	mov	fp, r1
 8008b72:	4b2f      	ldr	r3, [pc, #188]	; (8008c30 <_strtod_l+0x5a8>)
 8008b74:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008b78:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008b7c:	4652      	mov	r2, sl
 8008b7e:	465b      	mov	r3, fp
 8008b80:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008b84:	f7f7 fd38 	bl	80005f8 <__aeabi_dmul>
 8008b88:	4b2a      	ldr	r3, [pc, #168]	; (8008c34 <_strtod_l+0x5ac>)
 8008b8a:	460a      	mov	r2, r1
 8008b8c:	400b      	ands	r3, r1
 8008b8e:	492a      	ldr	r1, [pc, #168]	; (8008c38 <_strtod_l+0x5b0>)
 8008b90:	428b      	cmp	r3, r1
 8008b92:	4682      	mov	sl, r0
 8008b94:	d8bc      	bhi.n	8008b10 <_strtod_l+0x488>
 8008b96:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008b9a:	428b      	cmp	r3, r1
 8008b9c:	bf86      	itte	hi
 8008b9e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008c3c <_strtod_l+0x5b4>
 8008ba2:	f04f 3aff 	movhi.w	sl, #4294967295
 8008ba6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008baa:	2300      	movs	r3, #0
 8008bac:	9304      	str	r3, [sp, #16]
 8008bae:	e084      	b.n	8008cba <_strtod_l+0x632>
 8008bb0:	f018 0f01 	tst.w	r8, #1
 8008bb4:	d005      	beq.n	8008bc2 <_strtod_l+0x53a>
 8008bb6:	9b04      	ldr	r3, [sp, #16]
 8008bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bbc:	f7f7 fd1c 	bl	80005f8 <__aeabi_dmul>
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	9a04      	ldr	r2, [sp, #16]
 8008bc4:	3208      	adds	r2, #8
 8008bc6:	f109 0901 	add.w	r9, r9, #1
 8008bca:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008bce:	9204      	str	r2, [sp, #16]
 8008bd0:	e7c9      	b.n	8008b66 <_strtod_l+0x4de>
 8008bd2:	d0ea      	beq.n	8008baa <_strtod_l+0x522>
 8008bd4:	f1c8 0800 	rsb	r8, r8, #0
 8008bd8:	f018 020f 	ands.w	r2, r8, #15
 8008bdc:	d00a      	beq.n	8008bf4 <_strtod_l+0x56c>
 8008bde:	4b13      	ldr	r3, [pc, #76]	; (8008c2c <_strtod_l+0x5a4>)
 8008be0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008be4:	4650      	mov	r0, sl
 8008be6:	4659      	mov	r1, fp
 8008be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bec:	f7f7 fe2e 	bl	800084c <__aeabi_ddiv>
 8008bf0:	4682      	mov	sl, r0
 8008bf2:	468b      	mov	fp, r1
 8008bf4:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008bf8:	d0d7      	beq.n	8008baa <_strtod_l+0x522>
 8008bfa:	f1b8 0f1f 	cmp.w	r8, #31
 8008bfe:	dd1f      	ble.n	8008c40 <_strtod_l+0x5b8>
 8008c00:	2500      	movs	r5, #0
 8008c02:	462e      	mov	r6, r5
 8008c04:	9507      	str	r5, [sp, #28]
 8008c06:	9505      	str	r5, [sp, #20]
 8008c08:	2322      	movs	r3, #34	; 0x22
 8008c0a:	f04f 0a00 	mov.w	sl, #0
 8008c0e:	f04f 0b00 	mov.w	fp, #0
 8008c12:	6023      	str	r3, [r4, #0]
 8008c14:	e786      	b.n	8008b24 <_strtod_l+0x49c>
 8008c16:	bf00      	nop
 8008c18:	0800c419 	.word	0x0800c419
 8008c1c:	0800c45c 	.word	0x0800c45c
 8008c20:	0800c411 	.word	0x0800c411
 8008c24:	0800c64c 	.word	0x0800c64c
 8008c28:	0800c547 	.word	0x0800c547
 8008c2c:	0800c7c0 	.word	0x0800c7c0
 8008c30:	0800c798 	.word	0x0800c798
 8008c34:	7ff00000 	.word	0x7ff00000
 8008c38:	7ca00000 	.word	0x7ca00000
 8008c3c:	7fefffff 	.word	0x7fefffff
 8008c40:	f018 0310 	ands.w	r3, r8, #16
 8008c44:	bf18      	it	ne
 8008c46:	236a      	movne	r3, #106	; 0x6a
 8008c48:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008ff8 <_strtod_l+0x970>
 8008c4c:	9304      	str	r3, [sp, #16]
 8008c4e:	4650      	mov	r0, sl
 8008c50:	4659      	mov	r1, fp
 8008c52:	2300      	movs	r3, #0
 8008c54:	f018 0f01 	tst.w	r8, #1
 8008c58:	d004      	beq.n	8008c64 <_strtod_l+0x5dc>
 8008c5a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008c5e:	f7f7 fccb 	bl	80005f8 <__aeabi_dmul>
 8008c62:	2301      	movs	r3, #1
 8008c64:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008c68:	f109 0908 	add.w	r9, r9, #8
 8008c6c:	d1f2      	bne.n	8008c54 <_strtod_l+0x5cc>
 8008c6e:	b10b      	cbz	r3, 8008c74 <_strtod_l+0x5ec>
 8008c70:	4682      	mov	sl, r0
 8008c72:	468b      	mov	fp, r1
 8008c74:	9b04      	ldr	r3, [sp, #16]
 8008c76:	b1c3      	cbz	r3, 8008caa <_strtod_l+0x622>
 8008c78:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008c7c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	4659      	mov	r1, fp
 8008c84:	dd11      	ble.n	8008caa <_strtod_l+0x622>
 8008c86:	2b1f      	cmp	r3, #31
 8008c88:	f340 8124 	ble.w	8008ed4 <_strtod_l+0x84c>
 8008c8c:	2b34      	cmp	r3, #52	; 0x34
 8008c8e:	bfde      	ittt	le
 8008c90:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008c94:	f04f 33ff 	movle.w	r3, #4294967295
 8008c98:	fa03 f202 	lslle.w	r2, r3, r2
 8008c9c:	f04f 0a00 	mov.w	sl, #0
 8008ca0:	bfcc      	ite	gt
 8008ca2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008ca6:	ea02 0b01 	andle.w	fp, r2, r1
 8008caa:	2200      	movs	r2, #0
 8008cac:	2300      	movs	r3, #0
 8008cae:	4650      	mov	r0, sl
 8008cb0:	4659      	mov	r1, fp
 8008cb2:	f7f7 ff09 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cb6:	2800      	cmp	r0, #0
 8008cb8:	d1a2      	bne.n	8008c00 <_strtod_l+0x578>
 8008cba:	9b07      	ldr	r3, [sp, #28]
 8008cbc:	9300      	str	r3, [sp, #0]
 8008cbe:	9908      	ldr	r1, [sp, #32]
 8008cc0:	462b      	mov	r3, r5
 8008cc2:	463a      	mov	r2, r7
 8008cc4:	4620      	mov	r0, r4
 8008cc6:	f001 fec7 	bl	800aa58 <__s2b>
 8008cca:	9007      	str	r0, [sp, #28]
 8008ccc:	2800      	cmp	r0, #0
 8008cce:	f43f af1f 	beq.w	8008b10 <_strtod_l+0x488>
 8008cd2:	9b05      	ldr	r3, [sp, #20]
 8008cd4:	1b9e      	subs	r6, r3, r6
 8008cd6:	9b06      	ldr	r3, [sp, #24]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	bfb4      	ite	lt
 8008cdc:	4633      	movlt	r3, r6
 8008cde:	2300      	movge	r3, #0
 8008ce0:	930c      	str	r3, [sp, #48]	; 0x30
 8008ce2:	9b06      	ldr	r3, [sp, #24]
 8008ce4:	2500      	movs	r5, #0
 8008ce6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008cea:	9312      	str	r3, [sp, #72]	; 0x48
 8008cec:	462e      	mov	r6, r5
 8008cee:	9b07      	ldr	r3, [sp, #28]
 8008cf0:	4620      	mov	r0, r4
 8008cf2:	6859      	ldr	r1, [r3, #4]
 8008cf4:	f001 fe08 	bl	800a908 <_Balloc>
 8008cf8:	9005      	str	r0, [sp, #20]
 8008cfa:	2800      	cmp	r0, #0
 8008cfc:	f43f af0c 	beq.w	8008b18 <_strtod_l+0x490>
 8008d00:	9b07      	ldr	r3, [sp, #28]
 8008d02:	691a      	ldr	r2, [r3, #16]
 8008d04:	3202      	adds	r2, #2
 8008d06:	f103 010c 	add.w	r1, r3, #12
 8008d0a:	0092      	lsls	r2, r2, #2
 8008d0c:	300c      	adds	r0, #12
 8008d0e:	f001 fded 	bl	800a8ec <memcpy>
 8008d12:	ec4b ab10 	vmov	d0, sl, fp
 8008d16:	aa1a      	add	r2, sp, #104	; 0x68
 8008d18:	a919      	add	r1, sp, #100	; 0x64
 8008d1a:	4620      	mov	r0, r4
 8008d1c:	f002 f9e2 	bl	800b0e4 <__d2b>
 8008d20:	ec4b ab18 	vmov	d8, sl, fp
 8008d24:	9018      	str	r0, [sp, #96]	; 0x60
 8008d26:	2800      	cmp	r0, #0
 8008d28:	f43f aef6 	beq.w	8008b18 <_strtod_l+0x490>
 8008d2c:	2101      	movs	r1, #1
 8008d2e:	4620      	mov	r0, r4
 8008d30:	f001 ff2c 	bl	800ab8c <__i2b>
 8008d34:	4606      	mov	r6, r0
 8008d36:	2800      	cmp	r0, #0
 8008d38:	f43f aeee 	beq.w	8008b18 <_strtod_l+0x490>
 8008d3c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008d3e:	9904      	ldr	r1, [sp, #16]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	bfab      	itete	ge
 8008d44:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008d46:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008d48:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008d4a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008d4e:	bfac      	ite	ge
 8008d50:	eb03 0902 	addge.w	r9, r3, r2
 8008d54:	1ad7      	sublt	r7, r2, r3
 8008d56:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008d58:	eba3 0801 	sub.w	r8, r3, r1
 8008d5c:	4490      	add	r8, r2
 8008d5e:	4ba1      	ldr	r3, [pc, #644]	; (8008fe4 <_strtod_l+0x95c>)
 8008d60:	f108 38ff 	add.w	r8, r8, #4294967295
 8008d64:	4598      	cmp	r8, r3
 8008d66:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008d6a:	f280 80c7 	bge.w	8008efc <_strtod_l+0x874>
 8008d6e:	eba3 0308 	sub.w	r3, r3, r8
 8008d72:	2b1f      	cmp	r3, #31
 8008d74:	eba2 0203 	sub.w	r2, r2, r3
 8008d78:	f04f 0101 	mov.w	r1, #1
 8008d7c:	f300 80b1 	bgt.w	8008ee2 <_strtod_l+0x85a>
 8008d80:	fa01 f303 	lsl.w	r3, r1, r3
 8008d84:	930d      	str	r3, [sp, #52]	; 0x34
 8008d86:	2300      	movs	r3, #0
 8008d88:	9308      	str	r3, [sp, #32]
 8008d8a:	eb09 0802 	add.w	r8, r9, r2
 8008d8e:	9b04      	ldr	r3, [sp, #16]
 8008d90:	45c1      	cmp	r9, r8
 8008d92:	4417      	add	r7, r2
 8008d94:	441f      	add	r7, r3
 8008d96:	464b      	mov	r3, r9
 8008d98:	bfa8      	it	ge
 8008d9a:	4643      	movge	r3, r8
 8008d9c:	42bb      	cmp	r3, r7
 8008d9e:	bfa8      	it	ge
 8008da0:	463b      	movge	r3, r7
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	bfc2      	ittt	gt
 8008da6:	eba8 0803 	subgt.w	r8, r8, r3
 8008daa:	1aff      	subgt	r7, r7, r3
 8008dac:	eba9 0903 	subgt.w	r9, r9, r3
 8008db0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	dd17      	ble.n	8008de6 <_strtod_l+0x75e>
 8008db6:	4631      	mov	r1, r6
 8008db8:	461a      	mov	r2, r3
 8008dba:	4620      	mov	r0, r4
 8008dbc:	f001 ffa6 	bl	800ad0c <__pow5mult>
 8008dc0:	4606      	mov	r6, r0
 8008dc2:	2800      	cmp	r0, #0
 8008dc4:	f43f aea8 	beq.w	8008b18 <_strtod_l+0x490>
 8008dc8:	4601      	mov	r1, r0
 8008dca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008dcc:	4620      	mov	r0, r4
 8008dce:	f001 fef3 	bl	800abb8 <__multiply>
 8008dd2:	900b      	str	r0, [sp, #44]	; 0x2c
 8008dd4:	2800      	cmp	r0, #0
 8008dd6:	f43f ae9f 	beq.w	8008b18 <_strtod_l+0x490>
 8008dda:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008ddc:	4620      	mov	r0, r4
 8008dde:	f001 fdd3 	bl	800a988 <_Bfree>
 8008de2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008de4:	9318      	str	r3, [sp, #96]	; 0x60
 8008de6:	f1b8 0f00 	cmp.w	r8, #0
 8008dea:	f300 808c 	bgt.w	8008f06 <_strtod_l+0x87e>
 8008dee:	9b06      	ldr	r3, [sp, #24]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	dd08      	ble.n	8008e06 <_strtod_l+0x77e>
 8008df4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008df6:	9905      	ldr	r1, [sp, #20]
 8008df8:	4620      	mov	r0, r4
 8008dfa:	f001 ff87 	bl	800ad0c <__pow5mult>
 8008dfe:	9005      	str	r0, [sp, #20]
 8008e00:	2800      	cmp	r0, #0
 8008e02:	f43f ae89 	beq.w	8008b18 <_strtod_l+0x490>
 8008e06:	2f00      	cmp	r7, #0
 8008e08:	dd08      	ble.n	8008e1c <_strtod_l+0x794>
 8008e0a:	9905      	ldr	r1, [sp, #20]
 8008e0c:	463a      	mov	r2, r7
 8008e0e:	4620      	mov	r0, r4
 8008e10:	f001 ffd6 	bl	800adc0 <__lshift>
 8008e14:	9005      	str	r0, [sp, #20]
 8008e16:	2800      	cmp	r0, #0
 8008e18:	f43f ae7e 	beq.w	8008b18 <_strtod_l+0x490>
 8008e1c:	f1b9 0f00 	cmp.w	r9, #0
 8008e20:	dd08      	ble.n	8008e34 <_strtod_l+0x7ac>
 8008e22:	4631      	mov	r1, r6
 8008e24:	464a      	mov	r2, r9
 8008e26:	4620      	mov	r0, r4
 8008e28:	f001 ffca 	bl	800adc0 <__lshift>
 8008e2c:	4606      	mov	r6, r0
 8008e2e:	2800      	cmp	r0, #0
 8008e30:	f43f ae72 	beq.w	8008b18 <_strtod_l+0x490>
 8008e34:	9a05      	ldr	r2, [sp, #20]
 8008e36:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008e38:	4620      	mov	r0, r4
 8008e3a:	f002 f84d 	bl	800aed8 <__mdiff>
 8008e3e:	4605      	mov	r5, r0
 8008e40:	2800      	cmp	r0, #0
 8008e42:	f43f ae69 	beq.w	8008b18 <_strtod_l+0x490>
 8008e46:	68c3      	ldr	r3, [r0, #12]
 8008e48:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	60c3      	str	r3, [r0, #12]
 8008e4e:	4631      	mov	r1, r6
 8008e50:	f002 f826 	bl	800aea0 <__mcmp>
 8008e54:	2800      	cmp	r0, #0
 8008e56:	da60      	bge.n	8008f1a <_strtod_l+0x892>
 8008e58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e5a:	ea53 030a 	orrs.w	r3, r3, sl
 8008e5e:	f040 8082 	bne.w	8008f66 <_strtod_l+0x8de>
 8008e62:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d17d      	bne.n	8008f66 <_strtod_l+0x8de>
 8008e6a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008e6e:	0d1b      	lsrs	r3, r3, #20
 8008e70:	051b      	lsls	r3, r3, #20
 8008e72:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008e76:	d976      	bls.n	8008f66 <_strtod_l+0x8de>
 8008e78:	696b      	ldr	r3, [r5, #20]
 8008e7a:	b913      	cbnz	r3, 8008e82 <_strtod_l+0x7fa>
 8008e7c:	692b      	ldr	r3, [r5, #16]
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	dd71      	ble.n	8008f66 <_strtod_l+0x8de>
 8008e82:	4629      	mov	r1, r5
 8008e84:	2201      	movs	r2, #1
 8008e86:	4620      	mov	r0, r4
 8008e88:	f001 ff9a 	bl	800adc0 <__lshift>
 8008e8c:	4631      	mov	r1, r6
 8008e8e:	4605      	mov	r5, r0
 8008e90:	f002 f806 	bl	800aea0 <__mcmp>
 8008e94:	2800      	cmp	r0, #0
 8008e96:	dd66      	ble.n	8008f66 <_strtod_l+0x8de>
 8008e98:	9904      	ldr	r1, [sp, #16]
 8008e9a:	4a53      	ldr	r2, [pc, #332]	; (8008fe8 <_strtod_l+0x960>)
 8008e9c:	465b      	mov	r3, fp
 8008e9e:	2900      	cmp	r1, #0
 8008ea0:	f000 8081 	beq.w	8008fa6 <_strtod_l+0x91e>
 8008ea4:	ea02 010b 	and.w	r1, r2, fp
 8008ea8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008eac:	dc7b      	bgt.n	8008fa6 <_strtod_l+0x91e>
 8008eae:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008eb2:	f77f aea9 	ble.w	8008c08 <_strtod_l+0x580>
 8008eb6:	4b4d      	ldr	r3, [pc, #308]	; (8008fec <_strtod_l+0x964>)
 8008eb8:	4650      	mov	r0, sl
 8008eba:	4659      	mov	r1, fp
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	f7f7 fb9b 	bl	80005f8 <__aeabi_dmul>
 8008ec2:	460b      	mov	r3, r1
 8008ec4:	4303      	orrs	r3, r0
 8008ec6:	bf08      	it	eq
 8008ec8:	2322      	moveq	r3, #34	; 0x22
 8008eca:	4682      	mov	sl, r0
 8008ecc:	468b      	mov	fp, r1
 8008ece:	bf08      	it	eq
 8008ed0:	6023      	streq	r3, [r4, #0]
 8008ed2:	e62b      	b.n	8008b2c <_strtod_l+0x4a4>
 8008ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8008edc:	ea03 0a0a 	and.w	sl, r3, sl
 8008ee0:	e6e3      	b.n	8008caa <_strtod_l+0x622>
 8008ee2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008ee6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008eea:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008eee:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008ef2:	fa01 f308 	lsl.w	r3, r1, r8
 8008ef6:	9308      	str	r3, [sp, #32]
 8008ef8:	910d      	str	r1, [sp, #52]	; 0x34
 8008efa:	e746      	b.n	8008d8a <_strtod_l+0x702>
 8008efc:	2300      	movs	r3, #0
 8008efe:	9308      	str	r3, [sp, #32]
 8008f00:	2301      	movs	r3, #1
 8008f02:	930d      	str	r3, [sp, #52]	; 0x34
 8008f04:	e741      	b.n	8008d8a <_strtod_l+0x702>
 8008f06:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008f08:	4642      	mov	r2, r8
 8008f0a:	4620      	mov	r0, r4
 8008f0c:	f001 ff58 	bl	800adc0 <__lshift>
 8008f10:	9018      	str	r0, [sp, #96]	; 0x60
 8008f12:	2800      	cmp	r0, #0
 8008f14:	f47f af6b 	bne.w	8008dee <_strtod_l+0x766>
 8008f18:	e5fe      	b.n	8008b18 <_strtod_l+0x490>
 8008f1a:	465f      	mov	r7, fp
 8008f1c:	d16e      	bne.n	8008ffc <_strtod_l+0x974>
 8008f1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008f20:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f24:	b342      	cbz	r2, 8008f78 <_strtod_l+0x8f0>
 8008f26:	4a32      	ldr	r2, [pc, #200]	; (8008ff0 <_strtod_l+0x968>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d128      	bne.n	8008f7e <_strtod_l+0x8f6>
 8008f2c:	9b04      	ldr	r3, [sp, #16]
 8008f2e:	4651      	mov	r1, sl
 8008f30:	b1eb      	cbz	r3, 8008f6e <_strtod_l+0x8e6>
 8008f32:	4b2d      	ldr	r3, [pc, #180]	; (8008fe8 <_strtod_l+0x960>)
 8008f34:	403b      	ands	r3, r7
 8008f36:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008f3a:	f04f 32ff 	mov.w	r2, #4294967295
 8008f3e:	d819      	bhi.n	8008f74 <_strtod_l+0x8ec>
 8008f40:	0d1b      	lsrs	r3, r3, #20
 8008f42:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008f46:	fa02 f303 	lsl.w	r3, r2, r3
 8008f4a:	4299      	cmp	r1, r3
 8008f4c:	d117      	bne.n	8008f7e <_strtod_l+0x8f6>
 8008f4e:	4b29      	ldr	r3, [pc, #164]	; (8008ff4 <_strtod_l+0x96c>)
 8008f50:	429f      	cmp	r7, r3
 8008f52:	d102      	bne.n	8008f5a <_strtod_l+0x8d2>
 8008f54:	3101      	adds	r1, #1
 8008f56:	f43f addf 	beq.w	8008b18 <_strtod_l+0x490>
 8008f5a:	4b23      	ldr	r3, [pc, #140]	; (8008fe8 <_strtod_l+0x960>)
 8008f5c:	403b      	ands	r3, r7
 8008f5e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008f62:	f04f 0a00 	mov.w	sl, #0
 8008f66:	9b04      	ldr	r3, [sp, #16]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d1a4      	bne.n	8008eb6 <_strtod_l+0x82e>
 8008f6c:	e5de      	b.n	8008b2c <_strtod_l+0x4a4>
 8008f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8008f72:	e7ea      	b.n	8008f4a <_strtod_l+0x8c2>
 8008f74:	4613      	mov	r3, r2
 8008f76:	e7e8      	b.n	8008f4a <_strtod_l+0x8c2>
 8008f78:	ea53 030a 	orrs.w	r3, r3, sl
 8008f7c:	d08c      	beq.n	8008e98 <_strtod_l+0x810>
 8008f7e:	9b08      	ldr	r3, [sp, #32]
 8008f80:	b1db      	cbz	r3, 8008fba <_strtod_l+0x932>
 8008f82:	423b      	tst	r3, r7
 8008f84:	d0ef      	beq.n	8008f66 <_strtod_l+0x8de>
 8008f86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f88:	9a04      	ldr	r2, [sp, #16]
 8008f8a:	4650      	mov	r0, sl
 8008f8c:	4659      	mov	r1, fp
 8008f8e:	b1c3      	cbz	r3, 8008fc2 <_strtod_l+0x93a>
 8008f90:	f7ff fb5c 	bl	800864c <sulp>
 8008f94:	4602      	mov	r2, r0
 8008f96:	460b      	mov	r3, r1
 8008f98:	ec51 0b18 	vmov	r0, r1, d8
 8008f9c:	f7f7 f976 	bl	800028c <__adddf3>
 8008fa0:	4682      	mov	sl, r0
 8008fa2:	468b      	mov	fp, r1
 8008fa4:	e7df      	b.n	8008f66 <_strtod_l+0x8de>
 8008fa6:	4013      	ands	r3, r2
 8008fa8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008fac:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008fb0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008fb4:	f04f 3aff 	mov.w	sl, #4294967295
 8008fb8:	e7d5      	b.n	8008f66 <_strtod_l+0x8de>
 8008fba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fbc:	ea13 0f0a 	tst.w	r3, sl
 8008fc0:	e7e0      	b.n	8008f84 <_strtod_l+0x8fc>
 8008fc2:	f7ff fb43 	bl	800864c <sulp>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	460b      	mov	r3, r1
 8008fca:	ec51 0b18 	vmov	r0, r1, d8
 8008fce:	f7f7 f95b 	bl	8000288 <__aeabi_dsub>
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	4682      	mov	sl, r0
 8008fd8:	468b      	mov	fp, r1
 8008fda:	f7f7 fd75 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	d0c1      	beq.n	8008f66 <_strtod_l+0x8de>
 8008fe2:	e611      	b.n	8008c08 <_strtod_l+0x580>
 8008fe4:	fffffc02 	.word	0xfffffc02
 8008fe8:	7ff00000 	.word	0x7ff00000
 8008fec:	39500000 	.word	0x39500000
 8008ff0:	000fffff 	.word	0x000fffff
 8008ff4:	7fefffff 	.word	0x7fefffff
 8008ff8:	0800c470 	.word	0x0800c470
 8008ffc:	4631      	mov	r1, r6
 8008ffe:	4628      	mov	r0, r5
 8009000:	f002 f8cc 	bl	800b19c <__ratio>
 8009004:	ec59 8b10 	vmov	r8, r9, d0
 8009008:	ee10 0a10 	vmov	r0, s0
 800900c:	2200      	movs	r2, #0
 800900e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009012:	4649      	mov	r1, r9
 8009014:	f7f7 fd6c 	bl	8000af0 <__aeabi_dcmple>
 8009018:	2800      	cmp	r0, #0
 800901a:	d07a      	beq.n	8009112 <_strtod_l+0xa8a>
 800901c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800901e:	2b00      	cmp	r3, #0
 8009020:	d04a      	beq.n	80090b8 <_strtod_l+0xa30>
 8009022:	4b95      	ldr	r3, [pc, #596]	; (8009278 <_strtod_l+0xbf0>)
 8009024:	2200      	movs	r2, #0
 8009026:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800902a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009278 <_strtod_l+0xbf0>
 800902e:	f04f 0800 	mov.w	r8, #0
 8009032:	4b92      	ldr	r3, [pc, #584]	; (800927c <_strtod_l+0xbf4>)
 8009034:	403b      	ands	r3, r7
 8009036:	930d      	str	r3, [sp, #52]	; 0x34
 8009038:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800903a:	4b91      	ldr	r3, [pc, #580]	; (8009280 <_strtod_l+0xbf8>)
 800903c:	429a      	cmp	r2, r3
 800903e:	f040 80b0 	bne.w	80091a2 <_strtod_l+0xb1a>
 8009042:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009046:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800904a:	ec4b ab10 	vmov	d0, sl, fp
 800904e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009052:	f001 ffcb 	bl	800afec <__ulp>
 8009056:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800905a:	ec53 2b10 	vmov	r2, r3, d0
 800905e:	f7f7 facb 	bl	80005f8 <__aeabi_dmul>
 8009062:	4652      	mov	r2, sl
 8009064:	465b      	mov	r3, fp
 8009066:	f7f7 f911 	bl	800028c <__adddf3>
 800906a:	460b      	mov	r3, r1
 800906c:	4983      	ldr	r1, [pc, #524]	; (800927c <_strtod_l+0xbf4>)
 800906e:	4a85      	ldr	r2, [pc, #532]	; (8009284 <_strtod_l+0xbfc>)
 8009070:	4019      	ands	r1, r3
 8009072:	4291      	cmp	r1, r2
 8009074:	4682      	mov	sl, r0
 8009076:	d960      	bls.n	800913a <_strtod_l+0xab2>
 8009078:	ee18 3a90 	vmov	r3, s17
 800907c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009080:	4293      	cmp	r3, r2
 8009082:	d104      	bne.n	800908e <_strtod_l+0xa06>
 8009084:	ee18 3a10 	vmov	r3, s16
 8009088:	3301      	adds	r3, #1
 800908a:	f43f ad45 	beq.w	8008b18 <_strtod_l+0x490>
 800908e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009290 <_strtod_l+0xc08>
 8009092:	f04f 3aff 	mov.w	sl, #4294967295
 8009096:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009098:	4620      	mov	r0, r4
 800909a:	f001 fc75 	bl	800a988 <_Bfree>
 800909e:	9905      	ldr	r1, [sp, #20]
 80090a0:	4620      	mov	r0, r4
 80090a2:	f001 fc71 	bl	800a988 <_Bfree>
 80090a6:	4631      	mov	r1, r6
 80090a8:	4620      	mov	r0, r4
 80090aa:	f001 fc6d 	bl	800a988 <_Bfree>
 80090ae:	4629      	mov	r1, r5
 80090b0:	4620      	mov	r0, r4
 80090b2:	f001 fc69 	bl	800a988 <_Bfree>
 80090b6:	e61a      	b.n	8008cee <_strtod_l+0x666>
 80090b8:	f1ba 0f00 	cmp.w	sl, #0
 80090bc:	d11b      	bne.n	80090f6 <_strtod_l+0xa6e>
 80090be:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80090c2:	b9f3      	cbnz	r3, 8009102 <_strtod_l+0xa7a>
 80090c4:	4b6c      	ldr	r3, [pc, #432]	; (8009278 <_strtod_l+0xbf0>)
 80090c6:	2200      	movs	r2, #0
 80090c8:	4640      	mov	r0, r8
 80090ca:	4649      	mov	r1, r9
 80090cc:	f7f7 fd06 	bl	8000adc <__aeabi_dcmplt>
 80090d0:	b9d0      	cbnz	r0, 8009108 <_strtod_l+0xa80>
 80090d2:	4640      	mov	r0, r8
 80090d4:	4649      	mov	r1, r9
 80090d6:	4b6c      	ldr	r3, [pc, #432]	; (8009288 <_strtod_l+0xc00>)
 80090d8:	2200      	movs	r2, #0
 80090da:	f7f7 fa8d 	bl	80005f8 <__aeabi_dmul>
 80090de:	4680      	mov	r8, r0
 80090e0:	4689      	mov	r9, r1
 80090e2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80090e6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80090ea:	9315      	str	r3, [sp, #84]	; 0x54
 80090ec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80090f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80090f4:	e79d      	b.n	8009032 <_strtod_l+0x9aa>
 80090f6:	f1ba 0f01 	cmp.w	sl, #1
 80090fa:	d102      	bne.n	8009102 <_strtod_l+0xa7a>
 80090fc:	2f00      	cmp	r7, #0
 80090fe:	f43f ad83 	beq.w	8008c08 <_strtod_l+0x580>
 8009102:	4b62      	ldr	r3, [pc, #392]	; (800928c <_strtod_l+0xc04>)
 8009104:	2200      	movs	r2, #0
 8009106:	e78e      	b.n	8009026 <_strtod_l+0x99e>
 8009108:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009288 <_strtod_l+0xc00>
 800910c:	f04f 0800 	mov.w	r8, #0
 8009110:	e7e7      	b.n	80090e2 <_strtod_l+0xa5a>
 8009112:	4b5d      	ldr	r3, [pc, #372]	; (8009288 <_strtod_l+0xc00>)
 8009114:	4640      	mov	r0, r8
 8009116:	4649      	mov	r1, r9
 8009118:	2200      	movs	r2, #0
 800911a:	f7f7 fa6d 	bl	80005f8 <__aeabi_dmul>
 800911e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009120:	4680      	mov	r8, r0
 8009122:	4689      	mov	r9, r1
 8009124:	b933      	cbnz	r3, 8009134 <_strtod_l+0xaac>
 8009126:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800912a:	900e      	str	r0, [sp, #56]	; 0x38
 800912c:	930f      	str	r3, [sp, #60]	; 0x3c
 800912e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009132:	e7dd      	b.n	80090f0 <_strtod_l+0xa68>
 8009134:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009138:	e7f9      	b.n	800912e <_strtod_l+0xaa6>
 800913a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800913e:	9b04      	ldr	r3, [sp, #16]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d1a8      	bne.n	8009096 <_strtod_l+0xa0e>
 8009144:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009148:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800914a:	0d1b      	lsrs	r3, r3, #20
 800914c:	051b      	lsls	r3, r3, #20
 800914e:	429a      	cmp	r2, r3
 8009150:	d1a1      	bne.n	8009096 <_strtod_l+0xa0e>
 8009152:	4640      	mov	r0, r8
 8009154:	4649      	mov	r1, r9
 8009156:	f7f7 fdaf 	bl	8000cb8 <__aeabi_d2lz>
 800915a:	f7f7 fa1f 	bl	800059c <__aeabi_l2d>
 800915e:	4602      	mov	r2, r0
 8009160:	460b      	mov	r3, r1
 8009162:	4640      	mov	r0, r8
 8009164:	4649      	mov	r1, r9
 8009166:	f7f7 f88f 	bl	8000288 <__aeabi_dsub>
 800916a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800916c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009170:	ea43 030a 	orr.w	r3, r3, sl
 8009174:	4313      	orrs	r3, r2
 8009176:	4680      	mov	r8, r0
 8009178:	4689      	mov	r9, r1
 800917a:	d055      	beq.n	8009228 <_strtod_l+0xba0>
 800917c:	a336      	add	r3, pc, #216	; (adr r3, 8009258 <_strtod_l+0xbd0>)
 800917e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009182:	f7f7 fcab 	bl	8000adc <__aeabi_dcmplt>
 8009186:	2800      	cmp	r0, #0
 8009188:	f47f acd0 	bne.w	8008b2c <_strtod_l+0x4a4>
 800918c:	a334      	add	r3, pc, #208	; (adr r3, 8009260 <_strtod_l+0xbd8>)
 800918e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009192:	4640      	mov	r0, r8
 8009194:	4649      	mov	r1, r9
 8009196:	f7f7 fcbf 	bl	8000b18 <__aeabi_dcmpgt>
 800919a:	2800      	cmp	r0, #0
 800919c:	f43f af7b 	beq.w	8009096 <_strtod_l+0xa0e>
 80091a0:	e4c4      	b.n	8008b2c <_strtod_l+0x4a4>
 80091a2:	9b04      	ldr	r3, [sp, #16]
 80091a4:	b333      	cbz	r3, 80091f4 <_strtod_l+0xb6c>
 80091a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091a8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80091ac:	d822      	bhi.n	80091f4 <_strtod_l+0xb6c>
 80091ae:	a32e      	add	r3, pc, #184	; (adr r3, 8009268 <_strtod_l+0xbe0>)
 80091b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b4:	4640      	mov	r0, r8
 80091b6:	4649      	mov	r1, r9
 80091b8:	f7f7 fc9a 	bl	8000af0 <__aeabi_dcmple>
 80091bc:	b1a0      	cbz	r0, 80091e8 <_strtod_l+0xb60>
 80091be:	4649      	mov	r1, r9
 80091c0:	4640      	mov	r0, r8
 80091c2:	f7f7 fcf1 	bl	8000ba8 <__aeabi_d2uiz>
 80091c6:	2801      	cmp	r0, #1
 80091c8:	bf38      	it	cc
 80091ca:	2001      	movcc	r0, #1
 80091cc:	f7f7 f99a 	bl	8000504 <__aeabi_ui2d>
 80091d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091d2:	4680      	mov	r8, r0
 80091d4:	4689      	mov	r9, r1
 80091d6:	bb23      	cbnz	r3, 8009222 <_strtod_l+0xb9a>
 80091d8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80091dc:	9010      	str	r0, [sp, #64]	; 0x40
 80091de:	9311      	str	r3, [sp, #68]	; 0x44
 80091e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80091e4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80091e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091ec:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80091f0:	1a9b      	subs	r3, r3, r2
 80091f2:	9309      	str	r3, [sp, #36]	; 0x24
 80091f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80091f8:	eeb0 0a48 	vmov.f32	s0, s16
 80091fc:	eef0 0a68 	vmov.f32	s1, s17
 8009200:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009204:	f001 fef2 	bl	800afec <__ulp>
 8009208:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800920c:	ec53 2b10 	vmov	r2, r3, d0
 8009210:	f7f7 f9f2 	bl	80005f8 <__aeabi_dmul>
 8009214:	ec53 2b18 	vmov	r2, r3, d8
 8009218:	f7f7 f838 	bl	800028c <__adddf3>
 800921c:	4682      	mov	sl, r0
 800921e:	468b      	mov	fp, r1
 8009220:	e78d      	b.n	800913e <_strtod_l+0xab6>
 8009222:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009226:	e7db      	b.n	80091e0 <_strtod_l+0xb58>
 8009228:	a311      	add	r3, pc, #68	; (adr r3, 8009270 <_strtod_l+0xbe8>)
 800922a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800922e:	f7f7 fc55 	bl	8000adc <__aeabi_dcmplt>
 8009232:	e7b2      	b.n	800919a <_strtod_l+0xb12>
 8009234:	2300      	movs	r3, #0
 8009236:	930a      	str	r3, [sp, #40]	; 0x28
 8009238:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800923a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800923c:	6013      	str	r3, [r2, #0]
 800923e:	f7ff ba6b 	b.w	8008718 <_strtod_l+0x90>
 8009242:	2a65      	cmp	r2, #101	; 0x65
 8009244:	f43f ab5f 	beq.w	8008906 <_strtod_l+0x27e>
 8009248:	2a45      	cmp	r2, #69	; 0x45
 800924a:	f43f ab5c 	beq.w	8008906 <_strtod_l+0x27e>
 800924e:	2301      	movs	r3, #1
 8009250:	f7ff bb94 	b.w	800897c <_strtod_l+0x2f4>
 8009254:	f3af 8000 	nop.w
 8009258:	94a03595 	.word	0x94a03595
 800925c:	3fdfffff 	.word	0x3fdfffff
 8009260:	35afe535 	.word	0x35afe535
 8009264:	3fe00000 	.word	0x3fe00000
 8009268:	ffc00000 	.word	0xffc00000
 800926c:	41dfffff 	.word	0x41dfffff
 8009270:	94a03595 	.word	0x94a03595
 8009274:	3fcfffff 	.word	0x3fcfffff
 8009278:	3ff00000 	.word	0x3ff00000
 800927c:	7ff00000 	.word	0x7ff00000
 8009280:	7fe00000 	.word	0x7fe00000
 8009284:	7c9fffff 	.word	0x7c9fffff
 8009288:	3fe00000 	.word	0x3fe00000
 800928c:	bff00000 	.word	0xbff00000
 8009290:	7fefffff 	.word	0x7fefffff

08009294 <_strtod_r>:
 8009294:	4b01      	ldr	r3, [pc, #4]	; (800929c <_strtod_r+0x8>)
 8009296:	f7ff b9f7 	b.w	8008688 <_strtod_l>
 800929a:	bf00      	nop
 800929c:	20000084 	.word	0x20000084

080092a0 <strtod>:
 80092a0:	460a      	mov	r2, r1
 80092a2:	4601      	mov	r1, r0
 80092a4:	4802      	ldr	r0, [pc, #8]	; (80092b0 <strtod+0x10>)
 80092a6:	4b03      	ldr	r3, [pc, #12]	; (80092b4 <strtod+0x14>)
 80092a8:	6800      	ldr	r0, [r0, #0]
 80092aa:	f7ff b9ed 	b.w	8008688 <_strtod_l>
 80092ae:	bf00      	nop
 80092b0:	2000001c 	.word	0x2000001c
 80092b4:	20000084 	.word	0x20000084

080092b8 <strtok>:
 80092b8:	4b16      	ldr	r3, [pc, #88]	; (8009314 <strtok+0x5c>)
 80092ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80092bc:	681e      	ldr	r6, [r3, #0]
 80092be:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80092c0:	4605      	mov	r5, r0
 80092c2:	b9fc      	cbnz	r4, 8009304 <strtok+0x4c>
 80092c4:	2050      	movs	r0, #80	; 0x50
 80092c6:	9101      	str	r1, [sp, #4]
 80092c8:	f001 faf6 	bl	800a8b8 <malloc>
 80092cc:	9901      	ldr	r1, [sp, #4]
 80092ce:	65b0      	str	r0, [r6, #88]	; 0x58
 80092d0:	4602      	mov	r2, r0
 80092d2:	b920      	cbnz	r0, 80092de <strtok+0x26>
 80092d4:	4b10      	ldr	r3, [pc, #64]	; (8009318 <strtok+0x60>)
 80092d6:	4811      	ldr	r0, [pc, #68]	; (800931c <strtok+0x64>)
 80092d8:	2157      	movs	r1, #87	; 0x57
 80092da:	f000 f8cd 	bl	8009478 <__assert_func>
 80092de:	e9c0 4400 	strd	r4, r4, [r0]
 80092e2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80092e6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80092ea:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80092ee:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80092f2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80092f6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80092fa:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80092fe:	6184      	str	r4, [r0, #24]
 8009300:	7704      	strb	r4, [r0, #28]
 8009302:	6244      	str	r4, [r0, #36]	; 0x24
 8009304:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8009306:	2301      	movs	r3, #1
 8009308:	4628      	mov	r0, r5
 800930a:	b002      	add	sp, #8
 800930c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009310:	f000 b806 	b.w	8009320 <__strtok_r>
 8009314:	2000001c 	.word	0x2000001c
 8009318:	0800c498 	.word	0x0800c498
 800931c:	0800c4af 	.word	0x0800c4af

08009320 <__strtok_r>:
 8009320:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009322:	b908      	cbnz	r0, 8009328 <__strtok_r+0x8>
 8009324:	6810      	ldr	r0, [r2, #0]
 8009326:	b188      	cbz	r0, 800934c <__strtok_r+0x2c>
 8009328:	4604      	mov	r4, r0
 800932a:	4620      	mov	r0, r4
 800932c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009330:	460f      	mov	r7, r1
 8009332:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009336:	b91e      	cbnz	r6, 8009340 <__strtok_r+0x20>
 8009338:	b965      	cbnz	r5, 8009354 <__strtok_r+0x34>
 800933a:	6015      	str	r5, [r2, #0]
 800933c:	4628      	mov	r0, r5
 800933e:	e005      	b.n	800934c <__strtok_r+0x2c>
 8009340:	42b5      	cmp	r5, r6
 8009342:	d1f6      	bne.n	8009332 <__strtok_r+0x12>
 8009344:	2b00      	cmp	r3, #0
 8009346:	d1f0      	bne.n	800932a <__strtok_r+0xa>
 8009348:	6014      	str	r4, [r2, #0]
 800934a:	7003      	strb	r3, [r0, #0]
 800934c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800934e:	461c      	mov	r4, r3
 8009350:	e00c      	b.n	800936c <__strtok_r+0x4c>
 8009352:	b915      	cbnz	r5, 800935a <__strtok_r+0x3a>
 8009354:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009358:	460e      	mov	r6, r1
 800935a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800935e:	42ab      	cmp	r3, r5
 8009360:	d1f7      	bne.n	8009352 <__strtok_r+0x32>
 8009362:	2b00      	cmp	r3, #0
 8009364:	d0f3      	beq.n	800934e <__strtok_r+0x2e>
 8009366:	2300      	movs	r3, #0
 8009368:	f804 3c01 	strb.w	r3, [r4, #-1]
 800936c:	6014      	str	r4, [r2, #0]
 800936e:	e7ed      	b.n	800934c <__strtok_r+0x2c>

08009370 <_strtol_l.constprop.0>:
 8009370:	2b01      	cmp	r3, #1
 8009372:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009376:	d001      	beq.n	800937c <_strtol_l.constprop.0+0xc>
 8009378:	2b24      	cmp	r3, #36	; 0x24
 800937a:	d906      	bls.n	800938a <_strtol_l.constprop.0+0x1a>
 800937c:	f7fe fa94 	bl	80078a8 <__errno>
 8009380:	2316      	movs	r3, #22
 8009382:	6003      	str	r3, [r0, #0]
 8009384:	2000      	movs	r0, #0
 8009386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800938a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009470 <_strtol_l.constprop.0+0x100>
 800938e:	460d      	mov	r5, r1
 8009390:	462e      	mov	r6, r5
 8009392:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009396:	f814 700c 	ldrb.w	r7, [r4, ip]
 800939a:	f017 0708 	ands.w	r7, r7, #8
 800939e:	d1f7      	bne.n	8009390 <_strtol_l.constprop.0+0x20>
 80093a0:	2c2d      	cmp	r4, #45	; 0x2d
 80093a2:	d132      	bne.n	800940a <_strtol_l.constprop.0+0x9a>
 80093a4:	782c      	ldrb	r4, [r5, #0]
 80093a6:	2701      	movs	r7, #1
 80093a8:	1cb5      	adds	r5, r6, #2
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d05b      	beq.n	8009466 <_strtol_l.constprop.0+0xf6>
 80093ae:	2b10      	cmp	r3, #16
 80093b0:	d109      	bne.n	80093c6 <_strtol_l.constprop.0+0x56>
 80093b2:	2c30      	cmp	r4, #48	; 0x30
 80093b4:	d107      	bne.n	80093c6 <_strtol_l.constprop.0+0x56>
 80093b6:	782c      	ldrb	r4, [r5, #0]
 80093b8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80093bc:	2c58      	cmp	r4, #88	; 0x58
 80093be:	d14d      	bne.n	800945c <_strtol_l.constprop.0+0xec>
 80093c0:	786c      	ldrb	r4, [r5, #1]
 80093c2:	2310      	movs	r3, #16
 80093c4:	3502      	adds	r5, #2
 80093c6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80093ca:	f108 38ff 	add.w	r8, r8, #4294967295
 80093ce:	f04f 0c00 	mov.w	ip, #0
 80093d2:	fbb8 f9f3 	udiv	r9, r8, r3
 80093d6:	4666      	mov	r6, ip
 80093d8:	fb03 8a19 	mls	sl, r3, r9, r8
 80093dc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80093e0:	f1be 0f09 	cmp.w	lr, #9
 80093e4:	d816      	bhi.n	8009414 <_strtol_l.constprop.0+0xa4>
 80093e6:	4674      	mov	r4, lr
 80093e8:	42a3      	cmp	r3, r4
 80093ea:	dd24      	ble.n	8009436 <_strtol_l.constprop.0+0xc6>
 80093ec:	f1bc 0f00 	cmp.w	ip, #0
 80093f0:	db1e      	blt.n	8009430 <_strtol_l.constprop.0+0xc0>
 80093f2:	45b1      	cmp	r9, r6
 80093f4:	d31c      	bcc.n	8009430 <_strtol_l.constprop.0+0xc0>
 80093f6:	d101      	bne.n	80093fc <_strtol_l.constprop.0+0x8c>
 80093f8:	45a2      	cmp	sl, r4
 80093fa:	db19      	blt.n	8009430 <_strtol_l.constprop.0+0xc0>
 80093fc:	fb06 4603 	mla	r6, r6, r3, r4
 8009400:	f04f 0c01 	mov.w	ip, #1
 8009404:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009408:	e7e8      	b.n	80093dc <_strtol_l.constprop.0+0x6c>
 800940a:	2c2b      	cmp	r4, #43	; 0x2b
 800940c:	bf04      	itt	eq
 800940e:	782c      	ldrbeq	r4, [r5, #0]
 8009410:	1cb5      	addeq	r5, r6, #2
 8009412:	e7ca      	b.n	80093aa <_strtol_l.constprop.0+0x3a>
 8009414:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009418:	f1be 0f19 	cmp.w	lr, #25
 800941c:	d801      	bhi.n	8009422 <_strtol_l.constprop.0+0xb2>
 800941e:	3c37      	subs	r4, #55	; 0x37
 8009420:	e7e2      	b.n	80093e8 <_strtol_l.constprop.0+0x78>
 8009422:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009426:	f1be 0f19 	cmp.w	lr, #25
 800942a:	d804      	bhi.n	8009436 <_strtol_l.constprop.0+0xc6>
 800942c:	3c57      	subs	r4, #87	; 0x57
 800942e:	e7db      	b.n	80093e8 <_strtol_l.constprop.0+0x78>
 8009430:	f04f 3cff 	mov.w	ip, #4294967295
 8009434:	e7e6      	b.n	8009404 <_strtol_l.constprop.0+0x94>
 8009436:	f1bc 0f00 	cmp.w	ip, #0
 800943a:	da05      	bge.n	8009448 <_strtol_l.constprop.0+0xd8>
 800943c:	2322      	movs	r3, #34	; 0x22
 800943e:	6003      	str	r3, [r0, #0]
 8009440:	4646      	mov	r6, r8
 8009442:	b942      	cbnz	r2, 8009456 <_strtol_l.constprop.0+0xe6>
 8009444:	4630      	mov	r0, r6
 8009446:	e79e      	b.n	8009386 <_strtol_l.constprop.0+0x16>
 8009448:	b107      	cbz	r7, 800944c <_strtol_l.constprop.0+0xdc>
 800944a:	4276      	negs	r6, r6
 800944c:	2a00      	cmp	r2, #0
 800944e:	d0f9      	beq.n	8009444 <_strtol_l.constprop.0+0xd4>
 8009450:	f1bc 0f00 	cmp.w	ip, #0
 8009454:	d000      	beq.n	8009458 <_strtol_l.constprop.0+0xe8>
 8009456:	1e69      	subs	r1, r5, #1
 8009458:	6011      	str	r1, [r2, #0]
 800945a:	e7f3      	b.n	8009444 <_strtol_l.constprop.0+0xd4>
 800945c:	2430      	movs	r4, #48	; 0x30
 800945e:	2b00      	cmp	r3, #0
 8009460:	d1b1      	bne.n	80093c6 <_strtol_l.constprop.0+0x56>
 8009462:	2308      	movs	r3, #8
 8009464:	e7af      	b.n	80093c6 <_strtol_l.constprop.0+0x56>
 8009466:	2c30      	cmp	r4, #48	; 0x30
 8009468:	d0a5      	beq.n	80093b6 <_strtol_l.constprop.0+0x46>
 800946a:	230a      	movs	r3, #10
 800946c:	e7ab      	b.n	80093c6 <_strtol_l.constprop.0+0x56>
 800946e:	bf00      	nop
 8009470:	0800c549 	.word	0x0800c549

08009474 <_strtol_r>:
 8009474:	f7ff bf7c 	b.w	8009370 <_strtol_l.constprop.0>

08009478 <__assert_func>:
 8009478:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800947a:	4614      	mov	r4, r2
 800947c:	461a      	mov	r2, r3
 800947e:	4b09      	ldr	r3, [pc, #36]	; (80094a4 <__assert_func+0x2c>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4605      	mov	r5, r0
 8009484:	68d8      	ldr	r0, [r3, #12]
 8009486:	b14c      	cbz	r4, 800949c <__assert_func+0x24>
 8009488:	4b07      	ldr	r3, [pc, #28]	; (80094a8 <__assert_func+0x30>)
 800948a:	9100      	str	r1, [sp, #0]
 800948c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009490:	4906      	ldr	r1, [pc, #24]	; (80094ac <__assert_func+0x34>)
 8009492:	462b      	mov	r3, r5
 8009494:	f000 fe8a 	bl	800a1ac <fiprintf>
 8009498:	f002 fba0 	bl	800bbdc <abort>
 800949c:	4b04      	ldr	r3, [pc, #16]	; (80094b0 <__assert_func+0x38>)
 800949e:	461c      	mov	r4, r3
 80094a0:	e7f3      	b.n	800948a <__assert_func+0x12>
 80094a2:	bf00      	nop
 80094a4:	2000001c 	.word	0x2000001c
 80094a8:	0800c50c 	.word	0x0800c50c
 80094ac:	0800c519 	.word	0x0800c519
 80094b0:	0800c547 	.word	0x0800c547

080094b4 <quorem>:
 80094b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094b8:	6903      	ldr	r3, [r0, #16]
 80094ba:	690c      	ldr	r4, [r1, #16]
 80094bc:	42a3      	cmp	r3, r4
 80094be:	4607      	mov	r7, r0
 80094c0:	f2c0 8081 	blt.w	80095c6 <quorem+0x112>
 80094c4:	3c01      	subs	r4, #1
 80094c6:	f101 0814 	add.w	r8, r1, #20
 80094ca:	f100 0514 	add.w	r5, r0, #20
 80094ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80094d2:	9301      	str	r3, [sp, #4]
 80094d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80094d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094dc:	3301      	adds	r3, #1
 80094de:	429a      	cmp	r2, r3
 80094e0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80094e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80094e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80094ec:	d331      	bcc.n	8009552 <quorem+0x9e>
 80094ee:	f04f 0e00 	mov.w	lr, #0
 80094f2:	4640      	mov	r0, r8
 80094f4:	46ac      	mov	ip, r5
 80094f6:	46f2      	mov	sl, lr
 80094f8:	f850 2b04 	ldr.w	r2, [r0], #4
 80094fc:	b293      	uxth	r3, r2
 80094fe:	fb06 e303 	mla	r3, r6, r3, lr
 8009502:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009506:	b29b      	uxth	r3, r3
 8009508:	ebaa 0303 	sub.w	r3, sl, r3
 800950c:	f8dc a000 	ldr.w	sl, [ip]
 8009510:	0c12      	lsrs	r2, r2, #16
 8009512:	fa13 f38a 	uxtah	r3, r3, sl
 8009516:	fb06 e202 	mla	r2, r6, r2, lr
 800951a:	9300      	str	r3, [sp, #0]
 800951c:	9b00      	ldr	r3, [sp, #0]
 800951e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009522:	b292      	uxth	r2, r2
 8009524:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009528:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800952c:	f8bd 3000 	ldrh.w	r3, [sp]
 8009530:	4581      	cmp	r9, r0
 8009532:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009536:	f84c 3b04 	str.w	r3, [ip], #4
 800953a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800953e:	d2db      	bcs.n	80094f8 <quorem+0x44>
 8009540:	f855 300b 	ldr.w	r3, [r5, fp]
 8009544:	b92b      	cbnz	r3, 8009552 <quorem+0x9e>
 8009546:	9b01      	ldr	r3, [sp, #4]
 8009548:	3b04      	subs	r3, #4
 800954a:	429d      	cmp	r5, r3
 800954c:	461a      	mov	r2, r3
 800954e:	d32e      	bcc.n	80095ae <quorem+0xfa>
 8009550:	613c      	str	r4, [r7, #16]
 8009552:	4638      	mov	r0, r7
 8009554:	f001 fca4 	bl	800aea0 <__mcmp>
 8009558:	2800      	cmp	r0, #0
 800955a:	db24      	blt.n	80095a6 <quorem+0xf2>
 800955c:	3601      	adds	r6, #1
 800955e:	4628      	mov	r0, r5
 8009560:	f04f 0c00 	mov.w	ip, #0
 8009564:	f858 2b04 	ldr.w	r2, [r8], #4
 8009568:	f8d0 e000 	ldr.w	lr, [r0]
 800956c:	b293      	uxth	r3, r2
 800956e:	ebac 0303 	sub.w	r3, ip, r3
 8009572:	0c12      	lsrs	r2, r2, #16
 8009574:	fa13 f38e 	uxtah	r3, r3, lr
 8009578:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800957c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009580:	b29b      	uxth	r3, r3
 8009582:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009586:	45c1      	cmp	r9, r8
 8009588:	f840 3b04 	str.w	r3, [r0], #4
 800958c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009590:	d2e8      	bcs.n	8009564 <quorem+0xb0>
 8009592:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009596:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800959a:	b922      	cbnz	r2, 80095a6 <quorem+0xf2>
 800959c:	3b04      	subs	r3, #4
 800959e:	429d      	cmp	r5, r3
 80095a0:	461a      	mov	r2, r3
 80095a2:	d30a      	bcc.n	80095ba <quorem+0x106>
 80095a4:	613c      	str	r4, [r7, #16]
 80095a6:	4630      	mov	r0, r6
 80095a8:	b003      	add	sp, #12
 80095aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ae:	6812      	ldr	r2, [r2, #0]
 80095b0:	3b04      	subs	r3, #4
 80095b2:	2a00      	cmp	r2, #0
 80095b4:	d1cc      	bne.n	8009550 <quorem+0x9c>
 80095b6:	3c01      	subs	r4, #1
 80095b8:	e7c7      	b.n	800954a <quorem+0x96>
 80095ba:	6812      	ldr	r2, [r2, #0]
 80095bc:	3b04      	subs	r3, #4
 80095be:	2a00      	cmp	r2, #0
 80095c0:	d1f0      	bne.n	80095a4 <quorem+0xf0>
 80095c2:	3c01      	subs	r4, #1
 80095c4:	e7eb      	b.n	800959e <quorem+0xea>
 80095c6:	2000      	movs	r0, #0
 80095c8:	e7ee      	b.n	80095a8 <quorem+0xf4>
 80095ca:	0000      	movs	r0, r0
 80095cc:	0000      	movs	r0, r0
	...

080095d0 <_dtoa_r>:
 80095d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095d4:	ed2d 8b04 	vpush	{d8-d9}
 80095d8:	ec57 6b10 	vmov	r6, r7, d0
 80095dc:	b093      	sub	sp, #76	; 0x4c
 80095de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80095e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80095e4:	9106      	str	r1, [sp, #24]
 80095e6:	ee10 aa10 	vmov	sl, s0
 80095ea:	4604      	mov	r4, r0
 80095ec:	9209      	str	r2, [sp, #36]	; 0x24
 80095ee:	930c      	str	r3, [sp, #48]	; 0x30
 80095f0:	46bb      	mov	fp, r7
 80095f2:	b975      	cbnz	r5, 8009612 <_dtoa_r+0x42>
 80095f4:	2010      	movs	r0, #16
 80095f6:	f001 f95f 	bl	800a8b8 <malloc>
 80095fa:	4602      	mov	r2, r0
 80095fc:	6260      	str	r0, [r4, #36]	; 0x24
 80095fe:	b920      	cbnz	r0, 800960a <_dtoa_r+0x3a>
 8009600:	4ba7      	ldr	r3, [pc, #668]	; (80098a0 <_dtoa_r+0x2d0>)
 8009602:	21ea      	movs	r1, #234	; 0xea
 8009604:	48a7      	ldr	r0, [pc, #668]	; (80098a4 <_dtoa_r+0x2d4>)
 8009606:	f7ff ff37 	bl	8009478 <__assert_func>
 800960a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800960e:	6005      	str	r5, [r0, #0]
 8009610:	60c5      	str	r5, [r0, #12]
 8009612:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009614:	6819      	ldr	r1, [r3, #0]
 8009616:	b151      	cbz	r1, 800962e <_dtoa_r+0x5e>
 8009618:	685a      	ldr	r2, [r3, #4]
 800961a:	604a      	str	r2, [r1, #4]
 800961c:	2301      	movs	r3, #1
 800961e:	4093      	lsls	r3, r2
 8009620:	608b      	str	r3, [r1, #8]
 8009622:	4620      	mov	r0, r4
 8009624:	f001 f9b0 	bl	800a988 <_Bfree>
 8009628:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800962a:	2200      	movs	r2, #0
 800962c:	601a      	str	r2, [r3, #0]
 800962e:	1e3b      	subs	r3, r7, #0
 8009630:	bfaa      	itet	ge
 8009632:	2300      	movge	r3, #0
 8009634:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009638:	f8c8 3000 	strge.w	r3, [r8]
 800963c:	4b9a      	ldr	r3, [pc, #616]	; (80098a8 <_dtoa_r+0x2d8>)
 800963e:	bfbc      	itt	lt
 8009640:	2201      	movlt	r2, #1
 8009642:	f8c8 2000 	strlt.w	r2, [r8]
 8009646:	ea33 030b 	bics.w	r3, r3, fp
 800964a:	d11b      	bne.n	8009684 <_dtoa_r+0xb4>
 800964c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800964e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009652:	6013      	str	r3, [r2, #0]
 8009654:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009658:	4333      	orrs	r3, r6
 800965a:	f000 8592 	beq.w	800a182 <_dtoa_r+0xbb2>
 800965e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009660:	b963      	cbnz	r3, 800967c <_dtoa_r+0xac>
 8009662:	4b92      	ldr	r3, [pc, #584]	; (80098ac <_dtoa_r+0x2dc>)
 8009664:	e022      	b.n	80096ac <_dtoa_r+0xdc>
 8009666:	4b92      	ldr	r3, [pc, #584]	; (80098b0 <_dtoa_r+0x2e0>)
 8009668:	9301      	str	r3, [sp, #4]
 800966a:	3308      	adds	r3, #8
 800966c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800966e:	6013      	str	r3, [r2, #0]
 8009670:	9801      	ldr	r0, [sp, #4]
 8009672:	b013      	add	sp, #76	; 0x4c
 8009674:	ecbd 8b04 	vpop	{d8-d9}
 8009678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800967c:	4b8b      	ldr	r3, [pc, #556]	; (80098ac <_dtoa_r+0x2dc>)
 800967e:	9301      	str	r3, [sp, #4]
 8009680:	3303      	adds	r3, #3
 8009682:	e7f3      	b.n	800966c <_dtoa_r+0x9c>
 8009684:	2200      	movs	r2, #0
 8009686:	2300      	movs	r3, #0
 8009688:	4650      	mov	r0, sl
 800968a:	4659      	mov	r1, fp
 800968c:	f7f7 fa1c 	bl	8000ac8 <__aeabi_dcmpeq>
 8009690:	ec4b ab19 	vmov	d9, sl, fp
 8009694:	4680      	mov	r8, r0
 8009696:	b158      	cbz	r0, 80096b0 <_dtoa_r+0xe0>
 8009698:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800969a:	2301      	movs	r3, #1
 800969c:	6013      	str	r3, [r2, #0]
 800969e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	f000 856b 	beq.w	800a17c <_dtoa_r+0xbac>
 80096a6:	4883      	ldr	r0, [pc, #524]	; (80098b4 <_dtoa_r+0x2e4>)
 80096a8:	6018      	str	r0, [r3, #0]
 80096aa:	1e43      	subs	r3, r0, #1
 80096ac:	9301      	str	r3, [sp, #4]
 80096ae:	e7df      	b.n	8009670 <_dtoa_r+0xa0>
 80096b0:	ec4b ab10 	vmov	d0, sl, fp
 80096b4:	aa10      	add	r2, sp, #64	; 0x40
 80096b6:	a911      	add	r1, sp, #68	; 0x44
 80096b8:	4620      	mov	r0, r4
 80096ba:	f001 fd13 	bl	800b0e4 <__d2b>
 80096be:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80096c2:	ee08 0a10 	vmov	s16, r0
 80096c6:	2d00      	cmp	r5, #0
 80096c8:	f000 8084 	beq.w	80097d4 <_dtoa_r+0x204>
 80096cc:	ee19 3a90 	vmov	r3, s19
 80096d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096d4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80096d8:	4656      	mov	r6, sl
 80096da:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80096de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80096e2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80096e6:	4b74      	ldr	r3, [pc, #464]	; (80098b8 <_dtoa_r+0x2e8>)
 80096e8:	2200      	movs	r2, #0
 80096ea:	4630      	mov	r0, r6
 80096ec:	4639      	mov	r1, r7
 80096ee:	f7f6 fdcb 	bl	8000288 <__aeabi_dsub>
 80096f2:	a365      	add	r3, pc, #404	; (adr r3, 8009888 <_dtoa_r+0x2b8>)
 80096f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f8:	f7f6 ff7e 	bl	80005f8 <__aeabi_dmul>
 80096fc:	a364      	add	r3, pc, #400	; (adr r3, 8009890 <_dtoa_r+0x2c0>)
 80096fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009702:	f7f6 fdc3 	bl	800028c <__adddf3>
 8009706:	4606      	mov	r6, r0
 8009708:	4628      	mov	r0, r5
 800970a:	460f      	mov	r7, r1
 800970c:	f7f6 ff0a 	bl	8000524 <__aeabi_i2d>
 8009710:	a361      	add	r3, pc, #388	; (adr r3, 8009898 <_dtoa_r+0x2c8>)
 8009712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009716:	f7f6 ff6f 	bl	80005f8 <__aeabi_dmul>
 800971a:	4602      	mov	r2, r0
 800971c:	460b      	mov	r3, r1
 800971e:	4630      	mov	r0, r6
 8009720:	4639      	mov	r1, r7
 8009722:	f7f6 fdb3 	bl	800028c <__adddf3>
 8009726:	4606      	mov	r6, r0
 8009728:	460f      	mov	r7, r1
 800972a:	f7f7 fa15 	bl	8000b58 <__aeabi_d2iz>
 800972e:	2200      	movs	r2, #0
 8009730:	9000      	str	r0, [sp, #0]
 8009732:	2300      	movs	r3, #0
 8009734:	4630      	mov	r0, r6
 8009736:	4639      	mov	r1, r7
 8009738:	f7f7 f9d0 	bl	8000adc <__aeabi_dcmplt>
 800973c:	b150      	cbz	r0, 8009754 <_dtoa_r+0x184>
 800973e:	9800      	ldr	r0, [sp, #0]
 8009740:	f7f6 fef0 	bl	8000524 <__aeabi_i2d>
 8009744:	4632      	mov	r2, r6
 8009746:	463b      	mov	r3, r7
 8009748:	f7f7 f9be 	bl	8000ac8 <__aeabi_dcmpeq>
 800974c:	b910      	cbnz	r0, 8009754 <_dtoa_r+0x184>
 800974e:	9b00      	ldr	r3, [sp, #0]
 8009750:	3b01      	subs	r3, #1
 8009752:	9300      	str	r3, [sp, #0]
 8009754:	9b00      	ldr	r3, [sp, #0]
 8009756:	2b16      	cmp	r3, #22
 8009758:	d85a      	bhi.n	8009810 <_dtoa_r+0x240>
 800975a:	9a00      	ldr	r2, [sp, #0]
 800975c:	4b57      	ldr	r3, [pc, #348]	; (80098bc <_dtoa_r+0x2ec>)
 800975e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009766:	ec51 0b19 	vmov	r0, r1, d9
 800976a:	f7f7 f9b7 	bl	8000adc <__aeabi_dcmplt>
 800976e:	2800      	cmp	r0, #0
 8009770:	d050      	beq.n	8009814 <_dtoa_r+0x244>
 8009772:	9b00      	ldr	r3, [sp, #0]
 8009774:	3b01      	subs	r3, #1
 8009776:	9300      	str	r3, [sp, #0]
 8009778:	2300      	movs	r3, #0
 800977a:	930b      	str	r3, [sp, #44]	; 0x2c
 800977c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800977e:	1b5d      	subs	r5, r3, r5
 8009780:	1e6b      	subs	r3, r5, #1
 8009782:	9305      	str	r3, [sp, #20]
 8009784:	bf45      	ittet	mi
 8009786:	f1c5 0301 	rsbmi	r3, r5, #1
 800978a:	9304      	strmi	r3, [sp, #16]
 800978c:	2300      	movpl	r3, #0
 800978e:	2300      	movmi	r3, #0
 8009790:	bf4c      	ite	mi
 8009792:	9305      	strmi	r3, [sp, #20]
 8009794:	9304      	strpl	r3, [sp, #16]
 8009796:	9b00      	ldr	r3, [sp, #0]
 8009798:	2b00      	cmp	r3, #0
 800979a:	db3d      	blt.n	8009818 <_dtoa_r+0x248>
 800979c:	9b05      	ldr	r3, [sp, #20]
 800979e:	9a00      	ldr	r2, [sp, #0]
 80097a0:	920a      	str	r2, [sp, #40]	; 0x28
 80097a2:	4413      	add	r3, r2
 80097a4:	9305      	str	r3, [sp, #20]
 80097a6:	2300      	movs	r3, #0
 80097a8:	9307      	str	r3, [sp, #28]
 80097aa:	9b06      	ldr	r3, [sp, #24]
 80097ac:	2b09      	cmp	r3, #9
 80097ae:	f200 8089 	bhi.w	80098c4 <_dtoa_r+0x2f4>
 80097b2:	2b05      	cmp	r3, #5
 80097b4:	bfc4      	itt	gt
 80097b6:	3b04      	subgt	r3, #4
 80097b8:	9306      	strgt	r3, [sp, #24]
 80097ba:	9b06      	ldr	r3, [sp, #24]
 80097bc:	f1a3 0302 	sub.w	r3, r3, #2
 80097c0:	bfcc      	ite	gt
 80097c2:	2500      	movgt	r5, #0
 80097c4:	2501      	movle	r5, #1
 80097c6:	2b03      	cmp	r3, #3
 80097c8:	f200 8087 	bhi.w	80098da <_dtoa_r+0x30a>
 80097cc:	e8df f003 	tbb	[pc, r3]
 80097d0:	59383a2d 	.word	0x59383a2d
 80097d4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80097d8:	441d      	add	r5, r3
 80097da:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80097de:	2b20      	cmp	r3, #32
 80097e0:	bfc1      	itttt	gt
 80097e2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80097e6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80097ea:	fa0b f303 	lslgt.w	r3, fp, r3
 80097ee:	fa26 f000 	lsrgt.w	r0, r6, r0
 80097f2:	bfda      	itte	le
 80097f4:	f1c3 0320 	rsble	r3, r3, #32
 80097f8:	fa06 f003 	lslle.w	r0, r6, r3
 80097fc:	4318      	orrgt	r0, r3
 80097fe:	f7f6 fe81 	bl	8000504 <__aeabi_ui2d>
 8009802:	2301      	movs	r3, #1
 8009804:	4606      	mov	r6, r0
 8009806:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800980a:	3d01      	subs	r5, #1
 800980c:	930e      	str	r3, [sp, #56]	; 0x38
 800980e:	e76a      	b.n	80096e6 <_dtoa_r+0x116>
 8009810:	2301      	movs	r3, #1
 8009812:	e7b2      	b.n	800977a <_dtoa_r+0x1aa>
 8009814:	900b      	str	r0, [sp, #44]	; 0x2c
 8009816:	e7b1      	b.n	800977c <_dtoa_r+0x1ac>
 8009818:	9b04      	ldr	r3, [sp, #16]
 800981a:	9a00      	ldr	r2, [sp, #0]
 800981c:	1a9b      	subs	r3, r3, r2
 800981e:	9304      	str	r3, [sp, #16]
 8009820:	4253      	negs	r3, r2
 8009822:	9307      	str	r3, [sp, #28]
 8009824:	2300      	movs	r3, #0
 8009826:	930a      	str	r3, [sp, #40]	; 0x28
 8009828:	e7bf      	b.n	80097aa <_dtoa_r+0x1da>
 800982a:	2300      	movs	r3, #0
 800982c:	9308      	str	r3, [sp, #32]
 800982e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009830:	2b00      	cmp	r3, #0
 8009832:	dc55      	bgt.n	80098e0 <_dtoa_r+0x310>
 8009834:	2301      	movs	r3, #1
 8009836:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800983a:	461a      	mov	r2, r3
 800983c:	9209      	str	r2, [sp, #36]	; 0x24
 800983e:	e00c      	b.n	800985a <_dtoa_r+0x28a>
 8009840:	2301      	movs	r3, #1
 8009842:	e7f3      	b.n	800982c <_dtoa_r+0x25c>
 8009844:	2300      	movs	r3, #0
 8009846:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009848:	9308      	str	r3, [sp, #32]
 800984a:	9b00      	ldr	r3, [sp, #0]
 800984c:	4413      	add	r3, r2
 800984e:	9302      	str	r3, [sp, #8]
 8009850:	3301      	adds	r3, #1
 8009852:	2b01      	cmp	r3, #1
 8009854:	9303      	str	r3, [sp, #12]
 8009856:	bfb8      	it	lt
 8009858:	2301      	movlt	r3, #1
 800985a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800985c:	2200      	movs	r2, #0
 800985e:	6042      	str	r2, [r0, #4]
 8009860:	2204      	movs	r2, #4
 8009862:	f102 0614 	add.w	r6, r2, #20
 8009866:	429e      	cmp	r6, r3
 8009868:	6841      	ldr	r1, [r0, #4]
 800986a:	d93d      	bls.n	80098e8 <_dtoa_r+0x318>
 800986c:	4620      	mov	r0, r4
 800986e:	f001 f84b 	bl	800a908 <_Balloc>
 8009872:	9001      	str	r0, [sp, #4]
 8009874:	2800      	cmp	r0, #0
 8009876:	d13b      	bne.n	80098f0 <_dtoa_r+0x320>
 8009878:	4b11      	ldr	r3, [pc, #68]	; (80098c0 <_dtoa_r+0x2f0>)
 800987a:	4602      	mov	r2, r0
 800987c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009880:	e6c0      	b.n	8009604 <_dtoa_r+0x34>
 8009882:	2301      	movs	r3, #1
 8009884:	e7df      	b.n	8009846 <_dtoa_r+0x276>
 8009886:	bf00      	nop
 8009888:	636f4361 	.word	0x636f4361
 800988c:	3fd287a7 	.word	0x3fd287a7
 8009890:	8b60c8b3 	.word	0x8b60c8b3
 8009894:	3fc68a28 	.word	0x3fc68a28
 8009898:	509f79fb 	.word	0x509f79fb
 800989c:	3fd34413 	.word	0x3fd34413
 80098a0:	0800c498 	.word	0x0800c498
 80098a4:	0800c656 	.word	0x0800c656
 80098a8:	7ff00000 	.word	0x7ff00000
 80098ac:	0800c652 	.word	0x0800c652
 80098b0:	0800c649 	.word	0x0800c649
 80098b4:	0800c41d 	.word	0x0800c41d
 80098b8:	3ff80000 	.word	0x3ff80000
 80098bc:	0800c7c0 	.word	0x0800c7c0
 80098c0:	0800c6b1 	.word	0x0800c6b1
 80098c4:	2501      	movs	r5, #1
 80098c6:	2300      	movs	r3, #0
 80098c8:	9306      	str	r3, [sp, #24]
 80098ca:	9508      	str	r5, [sp, #32]
 80098cc:	f04f 33ff 	mov.w	r3, #4294967295
 80098d0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80098d4:	2200      	movs	r2, #0
 80098d6:	2312      	movs	r3, #18
 80098d8:	e7b0      	b.n	800983c <_dtoa_r+0x26c>
 80098da:	2301      	movs	r3, #1
 80098dc:	9308      	str	r3, [sp, #32]
 80098de:	e7f5      	b.n	80098cc <_dtoa_r+0x2fc>
 80098e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098e2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80098e6:	e7b8      	b.n	800985a <_dtoa_r+0x28a>
 80098e8:	3101      	adds	r1, #1
 80098ea:	6041      	str	r1, [r0, #4]
 80098ec:	0052      	lsls	r2, r2, #1
 80098ee:	e7b8      	b.n	8009862 <_dtoa_r+0x292>
 80098f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80098f2:	9a01      	ldr	r2, [sp, #4]
 80098f4:	601a      	str	r2, [r3, #0]
 80098f6:	9b03      	ldr	r3, [sp, #12]
 80098f8:	2b0e      	cmp	r3, #14
 80098fa:	f200 809d 	bhi.w	8009a38 <_dtoa_r+0x468>
 80098fe:	2d00      	cmp	r5, #0
 8009900:	f000 809a 	beq.w	8009a38 <_dtoa_r+0x468>
 8009904:	9b00      	ldr	r3, [sp, #0]
 8009906:	2b00      	cmp	r3, #0
 8009908:	dd32      	ble.n	8009970 <_dtoa_r+0x3a0>
 800990a:	4ab7      	ldr	r2, [pc, #732]	; (8009be8 <_dtoa_r+0x618>)
 800990c:	f003 030f 	and.w	r3, r3, #15
 8009910:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009914:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009918:	9b00      	ldr	r3, [sp, #0]
 800991a:	05d8      	lsls	r0, r3, #23
 800991c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009920:	d516      	bpl.n	8009950 <_dtoa_r+0x380>
 8009922:	4bb2      	ldr	r3, [pc, #712]	; (8009bec <_dtoa_r+0x61c>)
 8009924:	ec51 0b19 	vmov	r0, r1, d9
 8009928:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800992c:	f7f6 ff8e 	bl	800084c <__aeabi_ddiv>
 8009930:	f007 070f 	and.w	r7, r7, #15
 8009934:	4682      	mov	sl, r0
 8009936:	468b      	mov	fp, r1
 8009938:	2503      	movs	r5, #3
 800993a:	4eac      	ldr	r6, [pc, #688]	; (8009bec <_dtoa_r+0x61c>)
 800993c:	b957      	cbnz	r7, 8009954 <_dtoa_r+0x384>
 800993e:	4642      	mov	r2, r8
 8009940:	464b      	mov	r3, r9
 8009942:	4650      	mov	r0, sl
 8009944:	4659      	mov	r1, fp
 8009946:	f7f6 ff81 	bl	800084c <__aeabi_ddiv>
 800994a:	4682      	mov	sl, r0
 800994c:	468b      	mov	fp, r1
 800994e:	e028      	b.n	80099a2 <_dtoa_r+0x3d2>
 8009950:	2502      	movs	r5, #2
 8009952:	e7f2      	b.n	800993a <_dtoa_r+0x36a>
 8009954:	07f9      	lsls	r1, r7, #31
 8009956:	d508      	bpl.n	800996a <_dtoa_r+0x39a>
 8009958:	4640      	mov	r0, r8
 800995a:	4649      	mov	r1, r9
 800995c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009960:	f7f6 fe4a 	bl	80005f8 <__aeabi_dmul>
 8009964:	3501      	adds	r5, #1
 8009966:	4680      	mov	r8, r0
 8009968:	4689      	mov	r9, r1
 800996a:	107f      	asrs	r7, r7, #1
 800996c:	3608      	adds	r6, #8
 800996e:	e7e5      	b.n	800993c <_dtoa_r+0x36c>
 8009970:	f000 809b 	beq.w	8009aaa <_dtoa_r+0x4da>
 8009974:	9b00      	ldr	r3, [sp, #0]
 8009976:	4f9d      	ldr	r7, [pc, #628]	; (8009bec <_dtoa_r+0x61c>)
 8009978:	425e      	negs	r6, r3
 800997a:	4b9b      	ldr	r3, [pc, #620]	; (8009be8 <_dtoa_r+0x618>)
 800997c:	f006 020f 	and.w	r2, r6, #15
 8009980:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009988:	ec51 0b19 	vmov	r0, r1, d9
 800998c:	f7f6 fe34 	bl	80005f8 <__aeabi_dmul>
 8009990:	1136      	asrs	r6, r6, #4
 8009992:	4682      	mov	sl, r0
 8009994:	468b      	mov	fp, r1
 8009996:	2300      	movs	r3, #0
 8009998:	2502      	movs	r5, #2
 800999a:	2e00      	cmp	r6, #0
 800999c:	d17a      	bne.n	8009a94 <_dtoa_r+0x4c4>
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d1d3      	bne.n	800994a <_dtoa_r+0x37a>
 80099a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	f000 8082 	beq.w	8009aae <_dtoa_r+0x4de>
 80099aa:	4b91      	ldr	r3, [pc, #580]	; (8009bf0 <_dtoa_r+0x620>)
 80099ac:	2200      	movs	r2, #0
 80099ae:	4650      	mov	r0, sl
 80099b0:	4659      	mov	r1, fp
 80099b2:	f7f7 f893 	bl	8000adc <__aeabi_dcmplt>
 80099b6:	2800      	cmp	r0, #0
 80099b8:	d079      	beq.n	8009aae <_dtoa_r+0x4de>
 80099ba:	9b03      	ldr	r3, [sp, #12]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d076      	beq.n	8009aae <_dtoa_r+0x4de>
 80099c0:	9b02      	ldr	r3, [sp, #8]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	dd36      	ble.n	8009a34 <_dtoa_r+0x464>
 80099c6:	9b00      	ldr	r3, [sp, #0]
 80099c8:	4650      	mov	r0, sl
 80099ca:	4659      	mov	r1, fp
 80099cc:	1e5f      	subs	r7, r3, #1
 80099ce:	2200      	movs	r2, #0
 80099d0:	4b88      	ldr	r3, [pc, #544]	; (8009bf4 <_dtoa_r+0x624>)
 80099d2:	f7f6 fe11 	bl	80005f8 <__aeabi_dmul>
 80099d6:	9e02      	ldr	r6, [sp, #8]
 80099d8:	4682      	mov	sl, r0
 80099da:	468b      	mov	fp, r1
 80099dc:	3501      	adds	r5, #1
 80099de:	4628      	mov	r0, r5
 80099e0:	f7f6 fda0 	bl	8000524 <__aeabi_i2d>
 80099e4:	4652      	mov	r2, sl
 80099e6:	465b      	mov	r3, fp
 80099e8:	f7f6 fe06 	bl	80005f8 <__aeabi_dmul>
 80099ec:	4b82      	ldr	r3, [pc, #520]	; (8009bf8 <_dtoa_r+0x628>)
 80099ee:	2200      	movs	r2, #0
 80099f0:	f7f6 fc4c 	bl	800028c <__adddf3>
 80099f4:	46d0      	mov	r8, sl
 80099f6:	46d9      	mov	r9, fp
 80099f8:	4682      	mov	sl, r0
 80099fa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80099fe:	2e00      	cmp	r6, #0
 8009a00:	d158      	bne.n	8009ab4 <_dtoa_r+0x4e4>
 8009a02:	4b7e      	ldr	r3, [pc, #504]	; (8009bfc <_dtoa_r+0x62c>)
 8009a04:	2200      	movs	r2, #0
 8009a06:	4640      	mov	r0, r8
 8009a08:	4649      	mov	r1, r9
 8009a0a:	f7f6 fc3d 	bl	8000288 <__aeabi_dsub>
 8009a0e:	4652      	mov	r2, sl
 8009a10:	465b      	mov	r3, fp
 8009a12:	4680      	mov	r8, r0
 8009a14:	4689      	mov	r9, r1
 8009a16:	f7f7 f87f 	bl	8000b18 <__aeabi_dcmpgt>
 8009a1a:	2800      	cmp	r0, #0
 8009a1c:	f040 8295 	bne.w	8009f4a <_dtoa_r+0x97a>
 8009a20:	4652      	mov	r2, sl
 8009a22:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009a26:	4640      	mov	r0, r8
 8009a28:	4649      	mov	r1, r9
 8009a2a:	f7f7 f857 	bl	8000adc <__aeabi_dcmplt>
 8009a2e:	2800      	cmp	r0, #0
 8009a30:	f040 8289 	bne.w	8009f46 <_dtoa_r+0x976>
 8009a34:	ec5b ab19 	vmov	sl, fp, d9
 8009a38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	f2c0 8148 	blt.w	8009cd0 <_dtoa_r+0x700>
 8009a40:	9a00      	ldr	r2, [sp, #0]
 8009a42:	2a0e      	cmp	r2, #14
 8009a44:	f300 8144 	bgt.w	8009cd0 <_dtoa_r+0x700>
 8009a48:	4b67      	ldr	r3, [pc, #412]	; (8009be8 <_dtoa_r+0x618>)
 8009a4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a4e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	f280 80d5 	bge.w	8009c04 <_dtoa_r+0x634>
 8009a5a:	9b03      	ldr	r3, [sp, #12]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	f300 80d1 	bgt.w	8009c04 <_dtoa_r+0x634>
 8009a62:	f040 826f 	bne.w	8009f44 <_dtoa_r+0x974>
 8009a66:	4b65      	ldr	r3, [pc, #404]	; (8009bfc <_dtoa_r+0x62c>)
 8009a68:	2200      	movs	r2, #0
 8009a6a:	4640      	mov	r0, r8
 8009a6c:	4649      	mov	r1, r9
 8009a6e:	f7f6 fdc3 	bl	80005f8 <__aeabi_dmul>
 8009a72:	4652      	mov	r2, sl
 8009a74:	465b      	mov	r3, fp
 8009a76:	f7f7 f845 	bl	8000b04 <__aeabi_dcmpge>
 8009a7a:	9e03      	ldr	r6, [sp, #12]
 8009a7c:	4637      	mov	r7, r6
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	f040 8245 	bne.w	8009f0e <_dtoa_r+0x93e>
 8009a84:	9d01      	ldr	r5, [sp, #4]
 8009a86:	2331      	movs	r3, #49	; 0x31
 8009a88:	f805 3b01 	strb.w	r3, [r5], #1
 8009a8c:	9b00      	ldr	r3, [sp, #0]
 8009a8e:	3301      	adds	r3, #1
 8009a90:	9300      	str	r3, [sp, #0]
 8009a92:	e240      	b.n	8009f16 <_dtoa_r+0x946>
 8009a94:	07f2      	lsls	r2, r6, #31
 8009a96:	d505      	bpl.n	8009aa4 <_dtoa_r+0x4d4>
 8009a98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a9c:	f7f6 fdac 	bl	80005f8 <__aeabi_dmul>
 8009aa0:	3501      	adds	r5, #1
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	1076      	asrs	r6, r6, #1
 8009aa6:	3708      	adds	r7, #8
 8009aa8:	e777      	b.n	800999a <_dtoa_r+0x3ca>
 8009aaa:	2502      	movs	r5, #2
 8009aac:	e779      	b.n	80099a2 <_dtoa_r+0x3d2>
 8009aae:	9f00      	ldr	r7, [sp, #0]
 8009ab0:	9e03      	ldr	r6, [sp, #12]
 8009ab2:	e794      	b.n	80099de <_dtoa_r+0x40e>
 8009ab4:	9901      	ldr	r1, [sp, #4]
 8009ab6:	4b4c      	ldr	r3, [pc, #304]	; (8009be8 <_dtoa_r+0x618>)
 8009ab8:	4431      	add	r1, r6
 8009aba:	910d      	str	r1, [sp, #52]	; 0x34
 8009abc:	9908      	ldr	r1, [sp, #32]
 8009abe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009ac2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009ac6:	2900      	cmp	r1, #0
 8009ac8:	d043      	beq.n	8009b52 <_dtoa_r+0x582>
 8009aca:	494d      	ldr	r1, [pc, #308]	; (8009c00 <_dtoa_r+0x630>)
 8009acc:	2000      	movs	r0, #0
 8009ace:	f7f6 febd 	bl	800084c <__aeabi_ddiv>
 8009ad2:	4652      	mov	r2, sl
 8009ad4:	465b      	mov	r3, fp
 8009ad6:	f7f6 fbd7 	bl	8000288 <__aeabi_dsub>
 8009ada:	9d01      	ldr	r5, [sp, #4]
 8009adc:	4682      	mov	sl, r0
 8009ade:	468b      	mov	fp, r1
 8009ae0:	4649      	mov	r1, r9
 8009ae2:	4640      	mov	r0, r8
 8009ae4:	f7f7 f838 	bl	8000b58 <__aeabi_d2iz>
 8009ae8:	4606      	mov	r6, r0
 8009aea:	f7f6 fd1b 	bl	8000524 <__aeabi_i2d>
 8009aee:	4602      	mov	r2, r0
 8009af0:	460b      	mov	r3, r1
 8009af2:	4640      	mov	r0, r8
 8009af4:	4649      	mov	r1, r9
 8009af6:	f7f6 fbc7 	bl	8000288 <__aeabi_dsub>
 8009afa:	3630      	adds	r6, #48	; 0x30
 8009afc:	f805 6b01 	strb.w	r6, [r5], #1
 8009b00:	4652      	mov	r2, sl
 8009b02:	465b      	mov	r3, fp
 8009b04:	4680      	mov	r8, r0
 8009b06:	4689      	mov	r9, r1
 8009b08:	f7f6 ffe8 	bl	8000adc <__aeabi_dcmplt>
 8009b0c:	2800      	cmp	r0, #0
 8009b0e:	d163      	bne.n	8009bd8 <_dtoa_r+0x608>
 8009b10:	4642      	mov	r2, r8
 8009b12:	464b      	mov	r3, r9
 8009b14:	4936      	ldr	r1, [pc, #216]	; (8009bf0 <_dtoa_r+0x620>)
 8009b16:	2000      	movs	r0, #0
 8009b18:	f7f6 fbb6 	bl	8000288 <__aeabi_dsub>
 8009b1c:	4652      	mov	r2, sl
 8009b1e:	465b      	mov	r3, fp
 8009b20:	f7f6 ffdc 	bl	8000adc <__aeabi_dcmplt>
 8009b24:	2800      	cmp	r0, #0
 8009b26:	f040 80b5 	bne.w	8009c94 <_dtoa_r+0x6c4>
 8009b2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b2c:	429d      	cmp	r5, r3
 8009b2e:	d081      	beq.n	8009a34 <_dtoa_r+0x464>
 8009b30:	4b30      	ldr	r3, [pc, #192]	; (8009bf4 <_dtoa_r+0x624>)
 8009b32:	2200      	movs	r2, #0
 8009b34:	4650      	mov	r0, sl
 8009b36:	4659      	mov	r1, fp
 8009b38:	f7f6 fd5e 	bl	80005f8 <__aeabi_dmul>
 8009b3c:	4b2d      	ldr	r3, [pc, #180]	; (8009bf4 <_dtoa_r+0x624>)
 8009b3e:	4682      	mov	sl, r0
 8009b40:	468b      	mov	fp, r1
 8009b42:	4640      	mov	r0, r8
 8009b44:	4649      	mov	r1, r9
 8009b46:	2200      	movs	r2, #0
 8009b48:	f7f6 fd56 	bl	80005f8 <__aeabi_dmul>
 8009b4c:	4680      	mov	r8, r0
 8009b4e:	4689      	mov	r9, r1
 8009b50:	e7c6      	b.n	8009ae0 <_dtoa_r+0x510>
 8009b52:	4650      	mov	r0, sl
 8009b54:	4659      	mov	r1, fp
 8009b56:	f7f6 fd4f 	bl	80005f8 <__aeabi_dmul>
 8009b5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b5c:	9d01      	ldr	r5, [sp, #4]
 8009b5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b60:	4682      	mov	sl, r0
 8009b62:	468b      	mov	fp, r1
 8009b64:	4649      	mov	r1, r9
 8009b66:	4640      	mov	r0, r8
 8009b68:	f7f6 fff6 	bl	8000b58 <__aeabi_d2iz>
 8009b6c:	4606      	mov	r6, r0
 8009b6e:	f7f6 fcd9 	bl	8000524 <__aeabi_i2d>
 8009b72:	3630      	adds	r6, #48	; 0x30
 8009b74:	4602      	mov	r2, r0
 8009b76:	460b      	mov	r3, r1
 8009b78:	4640      	mov	r0, r8
 8009b7a:	4649      	mov	r1, r9
 8009b7c:	f7f6 fb84 	bl	8000288 <__aeabi_dsub>
 8009b80:	f805 6b01 	strb.w	r6, [r5], #1
 8009b84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b86:	429d      	cmp	r5, r3
 8009b88:	4680      	mov	r8, r0
 8009b8a:	4689      	mov	r9, r1
 8009b8c:	f04f 0200 	mov.w	r2, #0
 8009b90:	d124      	bne.n	8009bdc <_dtoa_r+0x60c>
 8009b92:	4b1b      	ldr	r3, [pc, #108]	; (8009c00 <_dtoa_r+0x630>)
 8009b94:	4650      	mov	r0, sl
 8009b96:	4659      	mov	r1, fp
 8009b98:	f7f6 fb78 	bl	800028c <__adddf3>
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	460b      	mov	r3, r1
 8009ba0:	4640      	mov	r0, r8
 8009ba2:	4649      	mov	r1, r9
 8009ba4:	f7f6 ffb8 	bl	8000b18 <__aeabi_dcmpgt>
 8009ba8:	2800      	cmp	r0, #0
 8009baa:	d173      	bne.n	8009c94 <_dtoa_r+0x6c4>
 8009bac:	4652      	mov	r2, sl
 8009bae:	465b      	mov	r3, fp
 8009bb0:	4913      	ldr	r1, [pc, #76]	; (8009c00 <_dtoa_r+0x630>)
 8009bb2:	2000      	movs	r0, #0
 8009bb4:	f7f6 fb68 	bl	8000288 <__aeabi_dsub>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	460b      	mov	r3, r1
 8009bbc:	4640      	mov	r0, r8
 8009bbe:	4649      	mov	r1, r9
 8009bc0:	f7f6 ff8c 	bl	8000adc <__aeabi_dcmplt>
 8009bc4:	2800      	cmp	r0, #0
 8009bc6:	f43f af35 	beq.w	8009a34 <_dtoa_r+0x464>
 8009bca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009bcc:	1e6b      	subs	r3, r5, #1
 8009bce:	930f      	str	r3, [sp, #60]	; 0x3c
 8009bd0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009bd4:	2b30      	cmp	r3, #48	; 0x30
 8009bd6:	d0f8      	beq.n	8009bca <_dtoa_r+0x5fa>
 8009bd8:	9700      	str	r7, [sp, #0]
 8009bda:	e049      	b.n	8009c70 <_dtoa_r+0x6a0>
 8009bdc:	4b05      	ldr	r3, [pc, #20]	; (8009bf4 <_dtoa_r+0x624>)
 8009bde:	f7f6 fd0b 	bl	80005f8 <__aeabi_dmul>
 8009be2:	4680      	mov	r8, r0
 8009be4:	4689      	mov	r9, r1
 8009be6:	e7bd      	b.n	8009b64 <_dtoa_r+0x594>
 8009be8:	0800c7c0 	.word	0x0800c7c0
 8009bec:	0800c798 	.word	0x0800c798
 8009bf0:	3ff00000 	.word	0x3ff00000
 8009bf4:	40240000 	.word	0x40240000
 8009bf8:	401c0000 	.word	0x401c0000
 8009bfc:	40140000 	.word	0x40140000
 8009c00:	3fe00000 	.word	0x3fe00000
 8009c04:	9d01      	ldr	r5, [sp, #4]
 8009c06:	4656      	mov	r6, sl
 8009c08:	465f      	mov	r7, fp
 8009c0a:	4642      	mov	r2, r8
 8009c0c:	464b      	mov	r3, r9
 8009c0e:	4630      	mov	r0, r6
 8009c10:	4639      	mov	r1, r7
 8009c12:	f7f6 fe1b 	bl	800084c <__aeabi_ddiv>
 8009c16:	f7f6 ff9f 	bl	8000b58 <__aeabi_d2iz>
 8009c1a:	4682      	mov	sl, r0
 8009c1c:	f7f6 fc82 	bl	8000524 <__aeabi_i2d>
 8009c20:	4642      	mov	r2, r8
 8009c22:	464b      	mov	r3, r9
 8009c24:	f7f6 fce8 	bl	80005f8 <__aeabi_dmul>
 8009c28:	4602      	mov	r2, r0
 8009c2a:	460b      	mov	r3, r1
 8009c2c:	4630      	mov	r0, r6
 8009c2e:	4639      	mov	r1, r7
 8009c30:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009c34:	f7f6 fb28 	bl	8000288 <__aeabi_dsub>
 8009c38:	f805 6b01 	strb.w	r6, [r5], #1
 8009c3c:	9e01      	ldr	r6, [sp, #4]
 8009c3e:	9f03      	ldr	r7, [sp, #12]
 8009c40:	1bae      	subs	r6, r5, r6
 8009c42:	42b7      	cmp	r7, r6
 8009c44:	4602      	mov	r2, r0
 8009c46:	460b      	mov	r3, r1
 8009c48:	d135      	bne.n	8009cb6 <_dtoa_r+0x6e6>
 8009c4a:	f7f6 fb1f 	bl	800028c <__adddf3>
 8009c4e:	4642      	mov	r2, r8
 8009c50:	464b      	mov	r3, r9
 8009c52:	4606      	mov	r6, r0
 8009c54:	460f      	mov	r7, r1
 8009c56:	f7f6 ff5f 	bl	8000b18 <__aeabi_dcmpgt>
 8009c5a:	b9d0      	cbnz	r0, 8009c92 <_dtoa_r+0x6c2>
 8009c5c:	4642      	mov	r2, r8
 8009c5e:	464b      	mov	r3, r9
 8009c60:	4630      	mov	r0, r6
 8009c62:	4639      	mov	r1, r7
 8009c64:	f7f6 ff30 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c68:	b110      	cbz	r0, 8009c70 <_dtoa_r+0x6a0>
 8009c6a:	f01a 0f01 	tst.w	sl, #1
 8009c6e:	d110      	bne.n	8009c92 <_dtoa_r+0x6c2>
 8009c70:	4620      	mov	r0, r4
 8009c72:	ee18 1a10 	vmov	r1, s16
 8009c76:	f000 fe87 	bl	800a988 <_Bfree>
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	9800      	ldr	r0, [sp, #0]
 8009c7e:	702b      	strb	r3, [r5, #0]
 8009c80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c82:	3001      	adds	r0, #1
 8009c84:	6018      	str	r0, [r3, #0]
 8009c86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	f43f acf1 	beq.w	8009670 <_dtoa_r+0xa0>
 8009c8e:	601d      	str	r5, [r3, #0]
 8009c90:	e4ee      	b.n	8009670 <_dtoa_r+0xa0>
 8009c92:	9f00      	ldr	r7, [sp, #0]
 8009c94:	462b      	mov	r3, r5
 8009c96:	461d      	mov	r5, r3
 8009c98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c9c:	2a39      	cmp	r2, #57	; 0x39
 8009c9e:	d106      	bne.n	8009cae <_dtoa_r+0x6de>
 8009ca0:	9a01      	ldr	r2, [sp, #4]
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	d1f7      	bne.n	8009c96 <_dtoa_r+0x6c6>
 8009ca6:	9901      	ldr	r1, [sp, #4]
 8009ca8:	2230      	movs	r2, #48	; 0x30
 8009caa:	3701      	adds	r7, #1
 8009cac:	700a      	strb	r2, [r1, #0]
 8009cae:	781a      	ldrb	r2, [r3, #0]
 8009cb0:	3201      	adds	r2, #1
 8009cb2:	701a      	strb	r2, [r3, #0]
 8009cb4:	e790      	b.n	8009bd8 <_dtoa_r+0x608>
 8009cb6:	4ba6      	ldr	r3, [pc, #664]	; (8009f50 <_dtoa_r+0x980>)
 8009cb8:	2200      	movs	r2, #0
 8009cba:	f7f6 fc9d 	bl	80005f8 <__aeabi_dmul>
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	4606      	mov	r6, r0
 8009cc4:	460f      	mov	r7, r1
 8009cc6:	f7f6 feff 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cca:	2800      	cmp	r0, #0
 8009ccc:	d09d      	beq.n	8009c0a <_dtoa_r+0x63a>
 8009cce:	e7cf      	b.n	8009c70 <_dtoa_r+0x6a0>
 8009cd0:	9a08      	ldr	r2, [sp, #32]
 8009cd2:	2a00      	cmp	r2, #0
 8009cd4:	f000 80d7 	beq.w	8009e86 <_dtoa_r+0x8b6>
 8009cd8:	9a06      	ldr	r2, [sp, #24]
 8009cda:	2a01      	cmp	r2, #1
 8009cdc:	f300 80ba 	bgt.w	8009e54 <_dtoa_r+0x884>
 8009ce0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ce2:	2a00      	cmp	r2, #0
 8009ce4:	f000 80b2 	beq.w	8009e4c <_dtoa_r+0x87c>
 8009ce8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009cec:	9e07      	ldr	r6, [sp, #28]
 8009cee:	9d04      	ldr	r5, [sp, #16]
 8009cf0:	9a04      	ldr	r2, [sp, #16]
 8009cf2:	441a      	add	r2, r3
 8009cf4:	9204      	str	r2, [sp, #16]
 8009cf6:	9a05      	ldr	r2, [sp, #20]
 8009cf8:	2101      	movs	r1, #1
 8009cfa:	441a      	add	r2, r3
 8009cfc:	4620      	mov	r0, r4
 8009cfe:	9205      	str	r2, [sp, #20]
 8009d00:	f000 ff44 	bl	800ab8c <__i2b>
 8009d04:	4607      	mov	r7, r0
 8009d06:	2d00      	cmp	r5, #0
 8009d08:	dd0c      	ble.n	8009d24 <_dtoa_r+0x754>
 8009d0a:	9b05      	ldr	r3, [sp, #20]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	dd09      	ble.n	8009d24 <_dtoa_r+0x754>
 8009d10:	42ab      	cmp	r3, r5
 8009d12:	9a04      	ldr	r2, [sp, #16]
 8009d14:	bfa8      	it	ge
 8009d16:	462b      	movge	r3, r5
 8009d18:	1ad2      	subs	r2, r2, r3
 8009d1a:	9204      	str	r2, [sp, #16]
 8009d1c:	9a05      	ldr	r2, [sp, #20]
 8009d1e:	1aed      	subs	r5, r5, r3
 8009d20:	1ad3      	subs	r3, r2, r3
 8009d22:	9305      	str	r3, [sp, #20]
 8009d24:	9b07      	ldr	r3, [sp, #28]
 8009d26:	b31b      	cbz	r3, 8009d70 <_dtoa_r+0x7a0>
 8009d28:	9b08      	ldr	r3, [sp, #32]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	f000 80af 	beq.w	8009e8e <_dtoa_r+0x8be>
 8009d30:	2e00      	cmp	r6, #0
 8009d32:	dd13      	ble.n	8009d5c <_dtoa_r+0x78c>
 8009d34:	4639      	mov	r1, r7
 8009d36:	4632      	mov	r2, r6
 8009d38:	4620      	mov	r0, r4
 8009d3a:	f000 ffe7 	bl	800ad0c <__pow5mult>
 8009d3e:	ee18 2a10 	vmov	r2, s16
 8009d42:	4601      	mov	r1, r0
 8009d44:	4607      	mov	r7, r0
 8009d46:	4620      	mov	r0, r4
 8009d48:	f000 ff36 	bl	800abb8 <__multiply>
 8009d4c:	ee18 1a10 	vmov	r1, s16
 8009d50:	4680      	mov	r8, r0
 8009d52:	4620      	mov	r0, r4
 8009d54:	f000 fe18 	bl	800a988 <_Bfree>
 8009d58:	ee08 8a10 	vmov	s16, r8
 8009d5c:	9b07      	ldr	r3, [sp, #28]
 8009d5e:	1b9a      	subs	r2, r3, r6
 8009d60:	d006      	beq.n	8009d70 <_dtoa_r+0x7a0>
 8009d62:	ee18 1a10 	vmov	r1, s16
 8009d66:	4620      	mov	r0, r4
 8009d68:	f000 ffd0 	bl	800ad0c <__pow5mult>
 8009d6c:	ee08 0a10 	vmov	s16, r0
 8009d70:	2101      	movs	r1, #1
 8009d72:	4620      	mov	r0, r4
 8009d74:	f000 ff0a 	bl	800ab8c <__i2b>
 8009d78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	4606      	mov	r6, r0
 8009d7e:	f340 8088 	ble.w	8009e92 <_dtoa_r+0x8c2>
 8009d82:	461a      	mov	r2, r3
 8009d84:	4601      	mov	r1, r0
 8009d86:	4620      	mov	r0, r4
 8009d88:	f000 ffc0 	bl	800ad0c <__pow5mult>
 8009d8c:	9b06      	ldr	r3, [sp, #24]
 8009d8e:	2b01      	cmp	r3, #1
 8009d90:	4606      	mov	r6, r0
 8009d92:	f340 8081 	ble.w	8009e98 <_dtoa_r+0x8c8>
 8009d96:	f04f 0800 	mov.w	r8, #0
 8009d9a:	6933      	ldr	r3, [r6, #16]
 8009d9c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009da0:	6918      	ldr	r0, [r3, #16]
 8009da2:	f000 fea3 	bl	800aaec <__hi0bits>
 8009da6:	f1c0 0020 	rsb	r0, r0, #32
 8009daa:	9b05      	ldr	r3, [sp, #20]
 8009dac:	4418      	add	r0, r3
 8009dae:	f010 001f 	ands.w	r0, r0, #31
 8009db2:	f000 8092 	beq.w	8009eda <_dtoa_r+0x90a>
 8009db6:	f1c0 0320 	rsb	r3, r0, #32
 8009dba:	2b04      	cmp	r3, #4
 8009dbc:	f340 808a 	ble.w	8009ed4 <_dtoa_r+0x904>
 8009dc0:	f1c0 001c 	rsb	r0, r0, #28
 8009dc4:	9b04      	ldr	r3, [sp, #16]
 8009dc6:	4403      	add	r3, r0
 8009dc8:	9304      	str	r3, [sp, #16]
 8009dca:	9b05      	ldr	r3, [sp, #20]
 8009dcc:	4403      	add	r3, r0
 8009dce:	4405      	add	r5, r0
 8009dd0:	9305      	str	r3, [sp, #20]
 8009dd2:	9b04      	ldr	r3, [sp, #16]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	dd07      	ble.n	8009de8 <_dtoa_r+0x818>
 8009dd8:	ee18 1a10 	vmov	r1, s16
 8009ddc:	461a      	mov	r2, r3
 8009dde:	4620      	mov	r0, r4
 8009de0:	f000 ffee 	bl	800adc0 <__lshift>
 8009de4:	ee08 0a10 	vmov	s16, r0
 8009de8:	9b05      	ldr	r3, [sp, #20]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	dd05      	ble.n	8009dfa <_dtoa_r+0x82a>
 8009dee:	4631      	mov	r1, r6
 8009df0:	461a      	mov	r2, r3
 8009df2:	4620      	mov	r0, r4
 8009df4:	f000 ffe4 	bl	800adc0 <__lshift>
 8009df8:	4606      	mov	r6, r0
 8009dfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d06e      	beq.n	8009ede <_dtoa_r+0x90e>
 8009e00:	ee18 0a10 	vmov	r0, s16
 8009e04:	4631      	mov	r1, r6
 8009e06:	f001 f84b 	bl	800aea0 <__mcmp>
 8009e0a:	2800      	cmp	r0, #0
 8009e0c:	da67      	bge.n	8009ede <_dtoa_r+0x90e>
 8009e0e:	9b00      	ldr	r3, [sp, #0]
 8009e10:	3b01      	subs	r3, #1
 8009e12:	ee18 1a10 	vmov	r1, s16
 8009e16:	9300      	str	r3, [sp, #0]
 8009e18:	220a      	movs	r2, #10
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	4620      	mov	r0, r4
 8009e1e:	f000 fdd5 	bl	800a9cc <__multadd>
 8009e22:	9b08      	ldr	r3, [sp, #32]
 8009e24:	ee08 0a10 	vmov	s16, r0
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	f000 81b1 	beq.w	800a190 <_dtoa_r+0xbc0>
 8009e2e:	2300      	movs	r3, #0
 8009e30:	4639      	mov	r1, r7
 8009e32:	220a      	movs	r2, #10
 8009e34:	4620      	mov	r0, r4
 8009e36:	f000 fdc9 	bl	800a9cc <__multadd>
 8009e3a:	9b02      	ldr	r3, [sp, #8]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	4607      	mov	r7, r0
 8009e40:	f300 808e 	bgt.w	8009f60 <_dtoa_r+0x990>
 8009e44:	9b06      	ldr	r3, [sp, #24]
 8009e46:	2b02      	cmp	r3, #2
 8009e48:	dc51      	bgt.n	8009eee <_dtoa_r+0x91e>
 8009e4a:	e089      	b.n	8009f60 <_dtoa_r+0x990>
 8009e4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e4e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009e52:	e74b      	b.n	8009cec <_dtoa_r+0x71c>
 8009e54:	9b03      	ldr	r3, [sp, #12]
 8009e56:	1e5e      	subs	r6, r3, #1
 8009e58:	9b07      	ldr	r3, [sp, #28]
 8009e5a:	42b3      	cmp	r3, r6
 8009e5c:	bfbf      	itttt	lt
 8009e5e:	9b07      	ldrlt	r3, [sp, #28]
 8009e60:	9607      	strlt	r6, [sp, #28]
 8009e62:	1af2      	sublt	r2, r6, r3
 8009e64:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009e66:	bfb6      	itet	lt
 8009e68:	189b      	addlt	r3, r3, r2
 8009e6a:	1b9e      	subge	r6, r3, r6
 8009e6c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009e6e:	9b03      	ldr	r3, [sp, #12]
 8009e70:	bfb8      	it	lt
 8009e72:	2600      	movlt	r6, #0
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	bfb7      	itett	lt
 8009e78:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009e7c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009e80:	1a9d      	sublt	r5, r3, r2
 8009e82:	2300      	movlt	r3, #0
 8009e84:	e734      	b.n	8009cf0 <_dtoa_r+0x720>
 8009e86:	9e07      	ldr	r6, [sp, #28]
 8009e88:	9d04      	ldr	r5, [sp, #16]
 8009e8a:	9f08      	ldr	r7, [sp, #32]
 8009e8c:	e73b      	b.n	8009d06 <_dtoa_r+0x736>
 8009e8e:	9a07      	ldr	r2, [sp, #28]
 8009e90:	e767      	b.n	8009d62 <_dtoa_r+0x792>
 8009e92:	9b06      	ldr	r3, [sp, #24]
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	dc18      	bgt.n	8009eca <_dtoa_r+0x8fa>
 8009e98:	f1ba 0f00 	cmp.w	sl, #0
 8009e9c:	d115      	bne.n	8009eca <_dtoa_r+0x8fa>
 8009e9e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ea2:	b993      	cbnz	r3, 8009eca <_dtoa_r+0x8fa>
 8009ea4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009ea8:	0d1b      	lsrs	r3, r3, #20
 8009eaa:	051b      	lsls	r3, r3, #20
 8009eac:	b183      	cbz	r3, 8009ed0 <_dtoa_r+0x900>
 8009eae:	9b04      	ldr	r3, [sp, #16]
 8009eb0:	3301      	adds	r3, #1
 8009eb2:	9304      	str	r3, [sp, #16]
 8009eb4:	9b05      	ldr	r3, [sp, #20]
 8009eb6:	3301      	adds	r3, #1
 8009eb8:	9305      	str	r3, [sp, #20]
 8009eba:	f04f 0801 	mov.w	r8, #1
 8009ebe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	f47f af6a 	bne.w	8009d9a <_dtoa_r+0x7ca>
 8009ec6:	2001      	movs	r0, #1
 8009ec8:	e76f      	b.n	8009daa <_dtoa_r+0x7da>
 8009eca:	f04f 0800 	mov.w	r8, #0
 8009ece:	e7f6      	b.n	8009ebe <_dtoa_r+0x8ee>
 8009ed0:	4698      	mov	r8, r3
 8009ed2:	e7f4      	b.n	8009ebe <_dtoa_r+0x8ee>
 8009ed4:	f43f af7d 	beq.w	8009dd2 <_dtoa_r+0x802>
 8009ed8:	4618      	mov	r0, r3
 8009eda:	301c      	adds	r0, #28
 8009edc:	e772      	b.n	8009dc4 <_dtoa_r+0x7f4>
 8009ede:	9b03      	ldr	r3, [sp, #12]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	dc37      	bgt.n	8009f54 <_dtoa_r+0x984>
 8009ee4:	9b06      	ldr	r3, [sp, #24]
 8009ee6:	2b02      	cmp	r3, #2
 8009ee8:	dd34      	ble.n	8009f54 <_dtoa_r+0x984>
 8009eea:	9b03      	ldr	r3, [sp, #12]
 8009eec:	9302      	str	r3, [sp, #8]
 8009eee:	9b02      	ldr	r3, [sp, #8]
 8009ef0:	b96b      	cbnz	r3, 8009f0e <_dtoa_r+0x93e>
 8009ef2:	4631      	mov	r1, r6
 8009ef4:	2205      	movs	r2, #5
 8009ef6:	4620      	mov	r0, r4
 8009ef8:	f000 fd68 	bl	800a9cc <__multadd>
 8009efc:	4601      	mov	r1, r0
 8009efe:	4606      	mov	r6, r0
 8009f00:	ee18 0a10 	vmov	r0, s16
 8009f04:	f000 ffcc 	bl	800aea0 <__mcmp>
 8009f08:	2800      	cmp	r0, #0
 8009f0a:	f73f adbb 	bgt.w	8009a84 <_dtoa_r+0x4b4>
 8009f0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f10:	9d01      	ldr	r5, [sp, #4]
 8009f12:	43db      	mvns	r3, r3
 8009f14:	9300      	str	r3, [sp, #0]
 8009f16:	f04f 0800 	mov.w	r8, #0
 8009f1a:	4631      	mov	r1, r6
 8009f1c:	4620      	mov	r0, r4
 8009f1e:	f000 fd33 	bl	800a988 <_Bfree>
 8009f22:	2f00      	cmp	r7, #0
 8009f24:	f43f aea4 	beq.w	8009c70 <_dtoa_r+0x6a0>
 8009f28:	f1b8 0f00 	cmp.w	r8, #0
 8009f2c:	d005      	beq.n	8009f3a <_dtoa_r+0x96a>
 8009f2e:	45b8      	cmp	r8, r7
 8009f30:	d003      	beq.n	8009f3a <_dtoa_r+0x96a>
 8009f32:	4641      	mov	r1, r8
 8009f34:	4620      	mov	r0, r4
 8009f36:	f000 fd27 	bl	800a988 <_Bfree>
 8009f3a:	4639      	mov	r1, r7
 8009f3c:	4620      	mov	r0, r4
 8009f3e:	f000 fd23 	bl	800a988 <_Bfree>
 8009f42:	e695      	b.n	8009c70 <_dtoa_r+0x6a0>
 8009f44:	2600      	movs	r6, #0
 8009f46:	4637      	mov	r7, r6
 8009f48:	e7e1      	b.n	8009f0e <_dtoa_r+0x93e>
 8009f4a:	9700      	str	r7, [sp, #0]
 8009f4c:	4637      	mov	r7, r6
 8009f4e:	e599      	b.n	8009a84 <_dtoa_r+0x4b4>
 8009f50:	40240000 	.word	0x40240000
 8009f54:	9b08      	ldr	r3, [sp, #32]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	f000 80ca 	beq.w	800a0f0 <_dtoa_r+0xb20>
 8009f5c:	9b03      	ldr	r3, [sp, #12]
 8009f5e:	9302      	str	r3, [sp, #8]
 8009f60:	2d00      	cmp	r5, #0
 8009f62:	dd05      	ble.n	8009f70 <_dtoa_r+0x9a0>
 8009f64:	4639      	mov	r1, r7
 8009f66:	462a      	mov	r2, r5
 8009f68:	4620      	mov	r0, r4
 8009f6a:	f000 ff29 	bl	800adc0 <__lshift>
 8009f6e:	4607      	mov	r7, r0
 8009f70:	f1b8 0f00 	cmp.w	r8, #0
 8009f74:	d05b      	beq.n	800a02e <_dtoa_r+0xa5e>
 8009f76:	6879      	ldr	r1, [r7, #4]
 8009f78:	4620      	mov	r0, r4
 8009f7a:	f000 fcc5 	bl	800a908 <_Balloc>
 8009f7e:	4605      	mov	r5, r0
 8009f80:	b928      	cbnz	r0, 8009f8e <_dtoa_r+0x9be>
 8009f82:	4b87      	ldr	r3, [pc, #540]	; (800a1a0 <_dtoa_r+0xbd0>)
 8009f84:	4602      	mov	r2, r0
 8009f86:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009f8a:	f7ff bb3b 	b.w	8009604 <_dtoa_r+0x34>
 8009f8e:	693a      	ldr	r2, [r7, #16]
 8009f90:	3202      	adds	r2, #2
 8009f92:	0092      	lsls	r2, r2, #2
 8009f94:	f107 010c 	add.w	r1, r7, #12
 8009f98:	300c      	adds	r0, #12
 8009f9a:	f000 fca7 	bl	800a8ec <memcpy>
 8009f9e:	2201      	movs	r2, #1
 8009fa0:	4629      	mov	r1, r5
 8009fa2:	4620      	mov	r0, r4
 8009fa4:	f000 ff0c 	bl	800adc0 <__lshift>
 8009fa8:	9b01      	ldr	r3, [sp, #4]
 8009faa:	f103 0901 	add.w	r9, r3, #1
 8009fae:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009fb2:	4413      	add	r3, r2
 8009fb4:	9305      	str	r3, [sp, #20]
 8009fb6:	f00a 0301 	and.w	r3, sl, #1
 8009fba:	46b8      	mov	r8, r7
 8009fbc:	9304      	str	r3, [sp, #16]
 8009fbe:	4607      	mov	r7, r0
 8009fc0:	4631      	mov	r1, r6
 8009fc2:	ee18 0a10 	vmov	r0, s16
 8009fc6:	f7ff fa75 	bl	80094b4 <quorem>
 8009fca:	4641      	mov	r1, r8
 8009fcc:	9002      	str	r0, [sp, #8]
 8009fce:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009fd2:	ee18 0a10 	vmov	r0, s16
 8009fd6:	f000 ff63 	bl	800aea0 <__mcmp>
 8009fda:	463a      	mov	r2, r7
 8009fdc:	9003      	str	r0, [sp, #12]
 8009fde:	4631      	mov	r1, r6
 8009fe0:	4620      	mov	r0, r4
 8009fe2:	f000 ff79 	bl	800aed8 <__mdiff>
 8009fe6:	68c2      	ldr	r2, [r0, #12]
 8009fe8:	f109 3bff 	add.w	fp, r9, #4294967295
 8009fec:	4605      	mov	r5, r0
 8009fee:	bb02      	cbnz	r2, 800a032 <_dtoa_r+0xa62>
 8009ff0:	4601      	mov	r1, r0
 8009ff2:	ee18 0a10 	vmov	r0, s16
 8009ff6:	f000 ff53 	bl	800aea0 <__mcmp>
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	4629      	mov	r1, r5
 8009ffe:	4620      	mov	r0, r4
 800a000:	9207      	str	r2, [sp, #28]
 800a002:	f000 fcc1 	bl	800a988 <_Bfree>
 800a006:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a00a:	ea43 0102 	orr.w	r1, r3, r2
 800a00e:	9b04      	ldr	r3, [sp, #16]
 800a010:	430b      	orrs	r3, r1
 800a012:	464d      	mov	r5, r9
 800a014:	d10f      	bne.n	800a036 <_dtoa_r+0xa66>
 800a016:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a01a:	d02a      	beq.n	800a072 <_dtoa_r+0xaa2>
 800a01c:	9b03      	ldr	r3, [sp, #12]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	dd02      	ble.n	800a028 <_dtoa_r+0xa58>
 800a022:	9b02      	ldr	r3, [sp, #8]
 800a024:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a028:	f88b a000 	strb.w	sl, [fp]
 800a02c:	e775      	b.n	8009f1a <_dtoa_r+0x94a>
 800a02e:	4638      	mov	r0, r7
 800a030:	e7ba      	b.n	8009fa8 <_dtoa_r+0x9d8>
 800a032:	2201      	movs	r2, #1
 800a034:	e7e2      	b.n	8009ffc <_dtoa_r+0xa2c>
 800a036:	9b03      	ldr	r3, [sp, #12]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	db04      	blt.n	800a046 <_dtoa_r+0xa76>
 800a03c:	9906      	ldr	r1, [sp, #24]
 800a03e:	430b      	orrs	r3, r1
 800a040:	9904      	ldr	r1, [sp, #16]
 800a042:	430b      	orrs	r3, r1
 800a044:	d122      	bne.n	800a08c <_dtoa_r+0xabc>
 800a046:	2a00      	cmp	r2, #0
 800a048:	ddee      	ble.n	800a028 <_dtoa_r+0xa58>
 800a04a:	ee18 1a10 	vmov	r1, s16
 800a04e:	2201      	movs	r2, #1
 800a050:	4620      	mov	r0, r4
 800a052:	f000 feb5 	bl	800adc0 <__lshift>
 800a056:	4631      	mov	r1, r6
 800a058:	ee08 0a10 	vmov	s16, r0
 800a05c:	f000 ff20 	bl	800aea0 <__mcmp>
 800a060:	2800      	cmp	r0, #0
 800a062:	dc03      	bgt.n	800a06c <_dtoa_r+0xa9c>
 800a064:	d1e0      	bne.n	800a028 <_dtoa_r+0xa58>
 800a066:	f01a 0f01 	tst.w	sl, #1
 800a06a:	d0dd      	beq.n	800a028 <_dtoa_r+0xa58>
 800a06c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a070:	d1d7      	bne.n	800a022 <_dtoa_r+0xa52>
 800a072:	2339      	movs	r3, #57	; 0x39
 800a074:	f88b 3000 	strb.w	r3, [fp]
 800a078:	462b      	mov	r3, r5
 800a07a:	461d      	mov	r5, r3
 800a07c:	3b01      	subs	r3, #1
 800a07e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a082:	2a39      	cmp	r2, #57	; 0x39
 800a084:	d071      	beq.n	800a16a <_dtoa_r+0xb9a>
 800a086:	3201      	adds	r2, #1
 800a088:	701a      	strb	r2, [r3, #0]
 800a08a:	e746      	b.n	8009f1a <_dtoa_r+0x94a>
 800a08c:	2a00      	cmp	r2, #0
 800a08e:	dd07      	ble.n	800a0a0 <_dtoa_r+0xad0>
 800a090:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a094:	d0ed      	beq.n	800a072 <_dtoa_r+0xaa2>
 800a096:	f10a 0301 	add.w	r3, sl, #1
 800a09a:	f88b 3000 	strb.w	r3, [fp]
 800a09e:	e73c      	b.n	8009f1a <_dtoa_r+0x94a>
 800a0a0:	9b05      	ldr	r3, [sp, #20]
 800a0a2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a0a6:	4599      	cmp	r9, r3
 800a0a8:	d047      	beq.n	800a13a <_dtoa_r+0xb6a>
 800a0aa:	ee18 1a10 	vmov	r1, s16
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	220a      	movs	r2, #10
 800a0b2:	4620      	mov	r0, r4
 800a0b4:	f000 fc8a 	bl	800a9cc <__multadd>
 800a0b8:	45b8      	cmp	r8, r7
 800a0ba:	ee08 0a10 	vmov	s16, r0
 800a0be:	f04f 0300 	mov.w	r3, #0
 800a0c2:	f04f 020a 	mov.w	r2, #10
 800a0c6:	4641      	mov	r1, r8
 800a0c8:	4620      	mov	r0, r4
 800a0ca:	d106      	bne.n	800a0da <_dtoa_r+0xb0a>
 800a0cc:	f000 fc7e 	bl	800a9cc <__multadd>
 800a0d0:	4680      	mov	r8, r0
 800a0d2:	4607      	mov	r7, r0
 800a0d4:	f109 0901 	add.w	r9, r9, #1
 800a0d8:	e772      	b.n	8009fc0 <_dtoa_r+0x9f0>
 800a0da:	f000 fc77 	bl	800a9cc <__multadd>
 800a0de:	4639      	mov	r1, r7
 800a0e0:	4680      	mov	r8, r0
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	220a      	movs	r2, #10
 800a0e6:	4620      	mov	r0, r4
 800a0e8:	f000 fc70 	bl	800a9cc <__multadd>
 800a0ec:	4607      	mov	r7, r0
 800a0ee:	e7f1      	b.n	800a0d4 <_dtoa_r+0xb04>
 800a0f0:	9b03      	ldr	r3, [sp, #12]
 800a0f2:	9302      	str	r3, [sp, #8]
 800a0f4:	9d01      	ldr	r5, [sp, #4]
 800a0f6:	ee18 0a10 	vmov	r0, s16
 800a0fa:	4631      	mov	r1, r6
 800a0fc:	f7ff f9da 	bl	80094b4 <quorem>
 800a100:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a104:	9b01      	ldr	r3, [sp, #4]
 800a106:	f805 ab01 	strb.w	sl, [r5], #1
 800a10a:	1aea      	subs	r2, r5, r3
 800a10c:	9b02      	ldr	r3, [sp, #8]
 800a10e:	4293      	cmp	r3, r2
 800a110:	dd09      	ble.n	800a126 <_dtoa_r+0xb56>
 800a112:	ee18 1a10 	vmov	r1, s16
 800a116:	2300      	movs	r3, #0
 800a118:	220a      	movs	r2, #10
 800a11a:	4620      	mov	r0, r4
 800a11c:	f000 fc56 	bl	800a9cc <__multadd>
 800a120:	ee08 0a10 	vmov	s16, r0
 800a124:	e7e7      	b.n	800a0f6 <_dtoa_r+0xb26>
 800a126:	9b02      	ldr	r3, [sp, #8]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	bfc8      	it	gt
 800a12c:	461d      	movgt	r5, r3
 800a12e:	9b01      	ldr	r3, [sp, #4]
 800a130:	bfd8      	it	le
 800a132:	2501      	movle	r5, #1
 800a134:	441d      	add	r5, r3
 800a136:	f04f 0800 	mov.w	r8, #0
 800a13a:	ee18 1a10 	vmov	r1, s16
 800a13e:	2201      	movs	r2, #1
 800a140:	4620      	mov	r0, r4
 800a142:	f000 fe3d 	bl	800adc0 <__lshift>
 800a146:	4631      	mov	r1, r6
 800a148:	ee08 0a10 	vmov	s16, r0
 800a14c:	f000 fea8 	bl	800aea0 <__mcmp>
 800a150:	2800      	cmp	r0, #0
 800a152:	dc91      	bgt.n	800a078 <_dtoa_r+0xaa8>
 800a154:	d102      	bne.n	800a15c <_dtoa_r+0xb8c>
 800a156:	f01a 0f01 	tst.w	sl, #1
 800a15a:	d18d      	bne.n	800a078 <_dtoa_r+0xaa8>
 800a15c:	462b      	mov	r3, r5
 800a15e:	461d      	mov	r5, r3
 800a160:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a164:	2a30      	cmp	r2, #48	; 0x30
 800a166:	d0fa      	beq.n	800a15e <_dtoa_r+0xb8e>
 800a168:	e6d7      	b.n	8009f1a <_dtoa_r+0x94a>
 800a16a:	9a01      	ldr	r2, [sp, #4]
 800a16c:	429a      	cmp	r2, r3
 800a16e:	d184      	bne.n	800a07a <_dtoa_r+0xaaa>
 800a170:	9b00      	ldr	r3, [sp, #0]
 800a172:	3301      	adds	r3, #1
 800a174:	9300      	str	r3, [sp, #0]
 800a176:	2331      	movs	r3, #49	; 0x31
 800a178:	7013      	strb	r3, [r2, #0]
 800a17a:	e6ce      	b.n	8009f1a <_dtoa_r+0x94a>
 800a17c:	4b09      	ldr	r3, [pc, #36]	; (800a1a4 <_dtoa_r+0xbd4>)
 800a17e:	f7ff ba95 	b.w	80096ac <_dtoa_r+0xdc>
 800a182:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a184:	2b00      	cmp	r3, #0
 800a186:	f47f aa6e 	bne.w	8009666 <_dtoa_r+0x96>
 800a18a:	4b07      	ldr	r3, [pc, #28]	; (800a1a8 <_dtoa_r+0xbd8>)
 800a18c:	f7ff ba8e 	b.w	80096ac <_dtoa_r+0xdc>
 800a190:	9b02      	ldr	r3, [sp, #8]
 800a192:	2b00      	cmp	r3, #0
 800a194:	dcae      	bgt.n	800a0f4 <_dtoa_r+0xb24>
 800a196:	9b06      	ldr	r3, [sp, #24]
 800a198:	2b02      	cmp	r3, #2
 800a19a:	f73f aea8 	bgt.w	8009eee <_dtoa_r+0x91e>
 800a19e:	e7a9      	b.n	800a0f4 <_dtoa_r+0xb24>
 800a1a0:	0800c6b1 	.word	0x0800c6b1
 800a1a4:	0800c41c 	.word	0x0800c41c
 800a1a8:	0800c649 	.word	0x0800c649

0800a1ac <fiprintf>:
 800a1ac:	b40e      	push	{r1, r2, r3}
 800a1ae:	b503      	push	{r0, r1, lr}
 800a1b0:	4601      	mov	r1, r0
 800a1b2:	ab03      	add	r3, sp, #12
 800a1b4:	4805      	ldr	r0, [pc, #20]	; (800a1cc <fiprintf+0x20>)
 800a1b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1ba:	6800      	ldr	r0, [r0, #0]
 800a1bc:	9301      	str	r3, [sp, #4]
 800a1be:	f001 fae1 	bl	800b784 <_vfiprintf_r>
 800a1c2:	b002      	add	sp, #8
 800a1c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a1c8:	b003      	add	sp, #12
 800a1ca:	4770      	bx	lr
 800a1cc:	2000001c 	.word	0x2000001c

0800a1d0 <rshift>:
 800a1d0:	6903      	ldr	r3, [r0, #16]
 800a1d2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a1d6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a1da:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a1de:	f100 0414 	add.w	r4, r0, #20
 800a1e2:	dd45      	ble.n	800a270 <rshift+0xa0>
 800a1e4:	f011 011f 	ands.w	r1, r1, #31
 800a1e8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a1ec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a1f0:	d10c      	bne.n	800a20c <rshift+0x3c>
 800a1f2:	f100 0710 	add.w	r7, r0, #16
 800a1f6:	4629      	mov	r1, r5
 800a1f8:	42b1      	cmp	r1, r6
 800a1fa:	d334      	bcc.n	800a266 <rshift+0x96>
 800a1fc:	1a9b      	subs	r3, r3, r2
 800a1fe:	009b      	lsls	r3, r3, #2
 800a200:	1eea      	subs	r2, r5, #3
 800a202:	4296      	cmp	r6, r2
 800a204:	bf38      	it	cc
 800a206:	2300      	movcc	r3, #0
 800a208:	4423      	add	r3, r4
 800a20a:	e015      	b.n	800a238 <rshift+0x68>
 800a20c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a210:	f1c1 0820 	rsb	r8, r1, #32
 800a214:	40cf      	lsrs	r7, r1
 800a216:	f105 0e04 	add.w	lr, r5, #4
 800a21a:	46a1      	mov	r9, r4
 800a21c:	4576      	cmp	r6, lr
 800a21e:	46f4      	mov	ip, lr
 800a220:	d815      	bhi.n	800a24e <rshift+0x7e>
 800a222:	1a9a      	subs	r2, r3, r2
 800a224:	0092      	lsls	r2, r2, #2
 800a226:	3a04      	subs	r2, #4
 800a228:	3501      	adds	r5, #1
 800a22a:	42ae      	cmp	r6, r5
 800a22c:	bf38      	it	cc
 800a22e:	2200      	movcc	r2, #0
 800a230:	18a3      	adds	r3, r4, r2
 800a232:	50a7      	str	r7, [r4, r2]
 800a234:	b107      	cbz	r7, 800a238 <rshift+0x68>
 800a236:	3304      	adds	r3, #4
 800a238:	1b1a      	subs	r2, r3, r4
 800a23a:	42a3      	cmp	r3, r4
 800a23c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a240:	bf08      	it	eq
 800a242:	2300      	moveq	r3, #0
 800a244:	6102      	str	r2, [r0, #16]
 800a246:	bf08      	it	eq
 800a248:	6143      	streq	r3, [r0, #20]
 800a24a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a24e:	f8dc c000 	ldr.w	ip, [ip]
 800a252:	fa0c fc08 	lsl.w	ip, ip, r8
 800a256:	ea4c 0707 	orr.w	r7, ip, r7
 800a25a:	f849 7b04 	str.w	r7, [r9], #4
 800a25e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a262:	40cf      	lsrs	r7, r1
 800a264:	e7da      	b.n	800a21c <rshift+0x4c>
 800a266:	f851 cb04 	ldr.w	ip, [r1], #4
 800a26a:	f847 cf04 	str.w	ip, [r7, #4]!
 800a26e:	e7c3      	b.n	800a1f8 <rshift+0x28>
 800a270:	4623      	mov	r3, r4
 800a272:	e7e1      	b.n	800a238 <rshift+0x68>

0800a274 <__hexdig_fun>:
 800a274:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a278:	2b09      	cmp	r3, #9
 800a27a:	d802      	bhi.n	800a282 <__hexdig_fun+0xe>
 800a27c:	3820      	subs	r0, #32
 800a27e:	b2c0      	uxtb	r0, r0
 800a280:	4770      	bx	lr
 800a282:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a286:	2b05      	cmp	r3, #5
 800a288:	d801      	bhi.n	800a28e <__hexdig_fun+0x1a>
 800a28a:	3847      	subs	r0, #71	; 0x47
 800a28c:	e7f7      	b.n	800a27e <__hexdig_fun+0xa>
 800a28e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a292:	2b05      	cmp	r3, #5
 800a294:	d801      	bhi.n	800a29a <__hexdig_fun+0x26>
 800a296:	3827      	subs	r0, #39	; 0x27
 800a298:	e7f1      	b.n	800a27e <__hexdig_fun+0xa>
 800a29a:	2000      	movs	r0, #0
 800a29c:	4770      	bx	lr
	...

0800a2a0 <__gethex>:
 800a2a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a4:	ed2d 8b02 	vpush	{d8}
 800a2a8:	b089      	sub	sp, #36	; 0x24
 800a2aa:	ee08 0a10 	vmov	s16, r0
 800a2ae:	9304      	str	r3, [sp, #16]
 800a2b0:	4bb4      	ldr	r3, [pc, #720]	; (800a584 <__gethex+0x2e4>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	9301      	str	r3, [sp, #4]
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	468b      	mov	fp, r1
 800a2ba:	4690      	mov	r8, r2
 800a2bc:	f7f5 ff88 	bl	80001d0 <strlen>
 800a2c0:	9b01      	ldr	r3, [sp, #4]
 800a2c2:	f8db 2000 	ldr.w	r2, [fp]
 800a2c6:	4403      	add	r3, r0
 800a2c8:	4682      	mov	sl, r0
 800a2ca:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a2ce:	9305      	str	r3, [sp, #20]
 800a2d0:	1c93      	adds	r3, r2, #2
 800a2d2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a2d6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a2da:	32fe      	adds	r2, #254	; 0xfe
 800a2dc:	18d1      	adds	r1, r2, r3
 800a2de:	461f      	mov	r7, r3
 800a2e0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a2e4:	9100      	str	r1, [sp, #0]
 800a2e6:	2830      	cmp	r0, #48	; 0x30
 800a2e8:	d0f8      	beq.n	800a2dc <__gethex+0x3c>
 800a2ea:	f7ff ffc3 	bl	800a274 <__hexdig_fun>
 800a2ee:	4604      	mov	r4, r0
 800a2f0:	2800      	cmp	r0, #0
 800a2f2:	d13a      	bne.n	800a36a <__gethex+0xca>
 800a2f4:	9901      	ldr	r1, [sp, #4]
 800a2f6:	4652      	mov	r2, sl
 800a2f8:	4638      	mov	r0, r7
 800a2fa:	f001 fb8d 	bl	800ba18 <strncmp>
 800a2fe:	4605      	mov	r5, r0
 800a300:	2800      	cmp	r0, #0
 800a302:	d168      	bne.n	800a3d6 <__gethex+0x136>
 800a304:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a308:	eb07 060a 	add.w	r6, r7, sl
 800a30c:	f7ff ffb2 	bl	800a274 <__hexdig_fun>
 800a310:	2800      	cmp	r0, #0
 800a312:	d062      	beq.n	800a3da <__gethex+0x13a>
 800a314:	4633      	mov	r3, r6
 800a316:	7818      	ldrb	r0, [r3, #0]
 800a318:	2830      	cmp	r0, #48	; 0x30
 800a31a:	461f      	mov	r7, r3
 800a31c:	f103 0301 	add.w	r3, r3, #1
 800a320:	d0f9      	beq.n	800a316 <__gethex+0x76>
 800a322:	f7ff ffa7 	bl	800a274 <__hexdig_fun>
 800a326:	2301      	movs	r3, #1
 800a328:	fab0 f480 	clz	r4, r0
 800a32c:	0964      	lsrs	r4, r4, #5
 800a32e:	4635      	mov	r5, r6
 800a330:	9300      	str	r3, [sp, #0]
 800a332:	463a      	mov	r2, r7
 800a334:	4616      	mov	r6, r2
 800a336:	3201      	adds	r2, #1
 800a338:	7830      	ldrb	r0, [r6, #0]
 800a33a:	f7ff ff9b 	bl	800a274 <__hexdig_fun>
 800a33e:	2800      	cmp	r0, #0
 800a340:	d1f8      	bne.n	800a334 <__gethex+0x94>
 800a342:	9901      	ldr	r1, [sp, #4]
 800a344:	4652      	mov	r2, sl
 800a346:	4630      	mov	r0, r6
 800a348:	f001 fb66 	bl	800ba18 <strncmp>
 800a34c:	b980      	cbnz	r0, 800a370 <__gethex+0xd0>
 800a34e:	b94d      	cbnz	r5, 800a364 <__gethex+0xc4>
 800a350:	eb06 050a 	add.w	r5, r6, sl
 800a354:	462a      	mov	r2, r5
 800a356:	4616      	mov	r6, r2
 800a358:	3201      	adds	r2, #1
 800a35a:	7830      	ldrb	r0, [r6, #0]
 800a35c:	f7ff ff8a 	bl	800a274 <__hexdig_fun>
 800a360:	2800      	cmp	r0, #0
 800a362:	d1f8      	bne.n	800a356 <__gethex+0xb6>
 800a364:	1bad      	subs	r5, r5, r6
 800a366:	00ad      	lsls	r5, r5, #2
 800a368:	e004      	b.n	800a374 <__gethex+0xd4>
 800a36a:	2400      	movs	r4, #0
 800a36c:	4625      	mov	r5, r4
 800a36e:	e7e0      	b.n	800a332 <__gethex+0x92>
 800a370:	2d00      	cmp	r5, #0
 800a372:	d1f7      	bne.n	800a364 <__gethex+0xc4>
 800a374:	7833      	ldrb	r3, [r6, #0]
 800a376:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a37a:	2b50      	cmp	r3, #80	; 0x50
 800a37c:	d13b      	bne.n	800a3f6 <__gethex+0x156>
 800a37e:	7873      	ldrb	r3, [r6, #1]
 800a380:	2b2b      	cmp	r3, #43	; 0x2b
 800a382:	d02c      	beq.n	800a3de <__gethex+0x13e>
 800a384:	2b2d      	cmp	r3, #45	; 0x2d
 800a386:	d02e      	beq.n	800a3e6 <__gethex+0x146>
 800a388:	1c71      	adds	r1, r6, #1
 800a38a:	f04f 0900 	mov.w	r9, #0
 800a38e:	7808      	ldrb	r0, [r1, #0]
 800a390:	f7ff ff70 	bl	800a274 <__hexdig_fun>
 800a394:	1e43      	subs	r3, r0, #1
 800a396:	b2db      	uxtb	r3, r3
 800a398:	2b18      	cmp	r3, #24
 800a39a:	d82c      	bhi.n	800a3f6 <__gethex+0x156>
 800a39c:	f1a0 0210 	sub.w	r2, r0, #16
 800a3a0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a3a4:	f7ff ff66 	bl	800a274 <__hexdig_fun>
 800a3a8:	1e43      	subs	r3, r0, #1
 800a3aa:	b2db      	uxtb	r3, r3
 800a3ac:	2b18      	cmp	r3, #24
 800a3ae:	d91d      	bls.n	800a3ec <__gethex+0x14c>
 800a3b0:	f1b9 0f00 	cmp.w	r9, #0
 800a3b4:	d000      	beq.n	800a3b8 <__gethex+0x118>
 800a3b6:	4252      	negs	r2, r2
 800a3b8:	4415      	add	r5, r2
 800a3ba:	f8cb 1000 	str.w	r1, [fp]
 800a3be:	b1e4      	cbz	r4, 800a3fa <__gethex+0x15a>
 800a3c0:	9b00      	ldr	r3, [sp, #0]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	bf14      	ite	ne
 800a3c6:	2700      	movne	r7, #0
 800a3c8:	2706      	moveq	r7, #6
 800a3ca:	4638      	mov	r0, r7
 800a3cc:	b009      	add	sp, #36	; 0x24
 800a3ce:	ecbd 8b02 	vpop	{d8}
 800a3d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3d6:	463e      	mov	r6, r7
 800a3d8:	4625      	mov	r5, r4
 800a3da:	2401      	movs	r4, #1
 800a3dc:	e7ca      	b.n	800a374 <__gethex+0xd4>
 800a3de:	f04f 0900 	mov.w	r9, #0
 800a3e2:	1cb1      	adds	r1, r6, #2
 800a3e4:	e7d3      	b.n	800a38e <__gethex+0xee>
 800a3e6:	f04f 0901 	mov.w	r9, #1
 800a3ea:	e7fa      	b.n	800a3e2 <__gethex+0x142>
 800a3ec:	230a      	movs	r3, #10
 800a3ee:	fb03 0202 	mla	r2, r3, r2, r0
 800a3f2:	3a10      	subs	r2, #16
 800a3f4:	e7d4      	b.n	800a3a0 <__gethex+0x100>
 800a3f6:	4631      	mov	r1, r6
 800a3f8:	e7df      	b.n	800a3ba <__gethex+0x11a>
 800a3fa:	1bf3      	subs	r3, r6, r7
 800a3fc:	3b01      	subs	r3, #1
 800a3fe:	4621      	mov	r1, r4
 800a400:	2b07      	cmp	r3, #7
 800a402:	dc0b      	bgt.n	800a41c <__gethex+0x17c>
 800a404:	ee18 0a10 	vmov	r0, s16
 800a408:	f000 fa7e 	bl	800a908 <_Balloc>
 800a40c:	4604      	mov	r4, r0
 800a40e:	b940      	cbnz	r0, 800a422 <__gethex+0x182>
 800a410:	4b5d      	ldr	r3, [pc, #372]	; (800a588 <__gethex+0x2e8>)
 800a412:	4602      	mov	r2, r0
 800a414:	21de      	movs	r1, #222	; 0xde
 800a416:	485d      	ldr	r0, [pc, #372]	; (800a58c <__gethex+0x2ec>)
 800a418:	f7ff f82e 	bl	8009478 <__assert_func>
 800a41c:	3101      	adds	r1, #1
 800a41e:	105b      	asrs	r3, r3, #1
 800a420:	e7ee      	b.n	800a400 <__gethex+0x160>
 800a422:	f100 0914 	add.w	r9, r0, #20
 800a426:	f04f 0b00 	mov.w	fp, #0
 800a42a:	f1ca 0301 	rsb	r3, sl, #1
 800a42e:	f8cd 9008 	str.w	r9, [sp, #8]
 800a432:	f8cd b000 	str.w	fp, [sp]
 800a436:	9306      	str	r3, [sp, #24]
 800a438:	42b7      	cmp	r7, r6
 800a43a:	d340      	bcc.n	800a4be <__gethex+0x21e>
 800a43c:	9802      	ldr	r0, [sp, #8]
 800a43e:	9b00      	ldr	r3, [sp, #0]
 800a440:	f840 3b04 	str.w	r3, [r0], #4
 800a444:	eba0 0009 	sub.w	r0, r0, r9
 800a448:	1080      	asrs	r0, r0, #2
 800a44a:	0146      	lsls	r6, r0, #5
 800a44c:	6120      	str	r0, [r4, #16]
 800a44e:	4618      	mov	r0, r3
 800a450:	f000 fb4c 	bl	800aaec <__hi0bits>
 800a454:	1a30      	subs	r0, r6, r0
 800a456:	f8d8 6000 	ldr.w	r6, [r8]
 800a45a:	42b0      	cmp	r0, r6
 800a45c:	dd63      	ble.n	800a526 <__gethex+0x286>
 800a45e:	1b87      	subs	r7, r0, r6
 800a460:	4639      	mov	r1, r7
 800a462:	4620      	mov	r0, r4
 800a464:	f000 fef0 	bl	800b248 <__any_on>
 800a468:	4682      	mov	sl, r0
 800a46a:	b1a8      	cbz	r0, 800a498 <__gethex+0x1f8>
 800a46c:	1e7b      	subs	r3, r7, #1
 800a46e:	1159      	asrs	r1, r3, #5
 800a470:	f003 021f 	and.w	r2, r3, #31
 800a474:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a478:	f04f 0a01 	mov.w	sl, #1
 800a47c:	fa0a f202 	lsl.w	r2, sl, r2
 800a480:	420a      	tst	r2, r1
 800a482:	d009      	beq.n	800a498 <__gethex+0x1f8>
 800a484:	4553      	cmp	r3, sl
 800a486:	dd05      	ble.n	800a494 <__gethex+0x1f4>
 800a488:	1eb9      	subs	r1, r7, #2
 800a48a:	4620      	mov	r0, r4
 800a48c:	f000 fedc 	bl	800b248 <__any_on>
 800a490:	2800      	cmp	r0, #0
 800a492:	d145      	bne.n	800a520 <__gethex+0x280>
 800a494:	f04f 0a02 	mov.w	sl, #2
 800a498:	4639      	mov	r1, r7
 800a49a:	4620      	mov	r0, r4
 800a49c:	f7ff fe98 	bl	800a1d0 <rshift>
 800a4a0:	443d      	add	r5, r7
 800a4a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a4a6:	42ab      	cmp	r3, r5
 800a4a8:	da4c      	bge.n	800a544 <__gethex+0x2a4>
 800a4aa:	ee18 0a10 	vmov	r0, s16
 800a4ae:	4621      	mov	r1, r4
 800a4b0:	f000 fa6a 	bl	800a988 <_Bfree>
 800a4b4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	6013      	str	r3, [r2, #0]
 800a4ba:	27a3      	movs	r7, #163	; 0xa3
 800a4bc:	e785      	b.n	800a3ca <__gethex+0x12a>
 800a4be:	1e73      	subs	r3, r6, #1
 800a4c0:	9a05      	ldr	r2, [sp, #20]
 800a4c2:	9303      	str	r3, [sp, #12]
 800a4c4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d019      	beq.n	800a500 <__gethex+0x260>
 800a4cc:	f1bb 0f20 	cmp.w	fp, #32
 800a4d0:	d107      	bne.n	800a4e2 <__gethex+0x242>
 800a4d2:	9b02      	ldr	r3, [sp, #8]
 800a4d4:	9a00      	ldr	r2, [sp, #0]
 800a4d6:	f843 2b04 	str.w	r2, [r3], #4
 800a4da:	9302      	str	r3, [sp, #8]
 800a4dc:	2300      	movs	r3, #0
 800a4de:	9300      	str	r3, [sp, #0]
 800a4e0:	469b      	mov	fp, r3
 800a4e2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a4e6:	f7ff fec5 	bl	800a274 <__hexdig_fun>
 800a4ea:	9b00      	ldr	r3, [sp, #0]
 800a4ec:	f000 000f 	and.w	r0, r0, #15
 800a4f0:	fa00 f00b 	lsl.w	r0, r0, fp
 800a4f4:	4303      	orrs	r3, r0
 800a4f6:	9300      	str	r3, [sp, #0]
 800a4f8:	f10b 0b04 	add.w	fp, fp, #4
 800a4fc:	9b03      	ldr	r3, [sp, #12]
 800a4fe:	e00d      	b.n	800a51c <__gethex+0x27c>
 800a500:	9b03      	ldr	r3, [sp, #12]
 800a502:	9a06      	ldr	r2, [sp, #24]
 800a504:	4413      	add	r3, r2
 800a506:	42bb      	cmp	r3, r7
 800a508:	d3e0      	bcc.n	800a4cc <__gethex+0x22c>
 800a50a:	4618      	mov	r0, r3
 800a50c:	9901      	ldr	r1, [sp, #4]
 800a50e:	9307      	str	r3, [sp, #28]
 800a510:	4652      	mov	r2, sl
 800a512:	f001 fa81 	bl	800ba18 <strncmp>
 800a516:	9b07      	ldr	r3, [sp, #28]
 800a518:	2800      	cmp	r0, #0
 800a51a:	d1d7      	bne.n	800a4cc <__gethex+0x22c>
 800a51c:	461e      	mov	r6, r3
 800a51e:	e78b      	b.n	800a438 <__gethex+0x198>
 800a520:	f04f 0a03 	mov.w	sl, #3
 800a524:	e7b8      	b.n	800a498 <__gethex+0x1f8>
 800a526:	da0a      	bge.n	800a53e <__gethex+0x29e>
 800a528:	1a37      	subs	r7, r6, r0
 800a52a:	4621      	mov	r1, r4
 800a52c:	ee18 0a10 	vmov	r0, s16
 800a530:	463a      	mov	r2, r7
 800a532:	f000 fc45 	bl	800adc0 <__lshift>
 800a536:	1bed      	subs	r5, r5, r7
 800a538:	4604      	mov	r4, r0
 800a53a:	f100 0914 	add.w	r9, r0, #20
 800a53e:	f04f 0a00 	mov.w	sl, #0
 800a542:	e7ae      	b.n	800a4a2 <__gethex+0x202>
 800a544:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a548:	42a8      	cmp	r0, r5
 800a54a:	dd72      	ble.n	800a632 <__gethex+0x392>
 800a54c:	1b45      	subs	r5, r0, r5
 800a54e:	42ae      	cmp	r6, r5
 800a550:	dc36      	bgt.n	800a5c0 <__gethex+0x320>
 800a552:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a556:	2b02      	cmp	r3, #2
 800a558:	d02a      	beq.n	800a5b0 <__gethex+0x310>
 800a55a:	2b03      	cmp	r3, #3
 800a55c:	d02c      	beq.n	800a5b8 <__gethex+0x318>
 800a55e:	2b01      	cmp	r3, #1
 800a560:	d11c      	bne.n	800a59c <__gethex+0x2fc>
 800a562:	42ae      	cmp	r6, r5
 800a564:	d11a      	bne.n	800a59c <__gethex+0x2fc>
 800a566:	2e01      	cmp	r6, #1
 800a568:	d112      	bne.n	800a590 <__gethex+0x2f0>
 800a56a:	9a04      	ldr	r2, [sp, #16]
 800a56c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a570:	6013      	str	r3, [r2, #0]
 800a572:	2301      	movs	r3, #1
 800a574:	6123      	str	r3, [r4, #16]
 800a576:	f8c9 3000 	str.w	r3, [r9]
 800a57a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a57c:	2762      	movs	r7, #98	; 0x62
 800a57e:	601c      	str	r4, [r3, #0]
 800a580:	e723      	b.n	800a3ca <__gethex+0x12a>
 800a582:	bf00      	nop
 800a584:	0800c728 	.word	0x0800c728
 800a588:	0800c6b1 	.word	0x0800c6b1
 800a58c:	0800c6c2 	.word	0x0800c6c2
 800a590:	1e71      	subs	r1, r6, #1
 800a592:	4620      	mov	r0, r4
 800a594:	f000 fe58 	bl	800b248 <__any_on>
 800a598:	2800      	cmp	r0, #0
 800a59a:	d1e6      	bne.n	800a56a <__gethex+0x2ca>
 800a59c:	ee18 0a10 	vmov	r0, s16
 800a5a0:	4621      	mov	r1, r4
 800a5a2:	f000 f9f1 	bl	800a988 <_Bfree>
 800a5a6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	6013      	str	r3, [r2, #0]
 800a5ac:	2750      	movs	r7, #80	; 0x50
 800a5ae:	e70c      	b.n	800a3ca <__gethex+0x12a>
 800a5b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d1f2      	bne.n	800a59c <__gethex+0x2fc>
 800a5b6:	e7d8      	b.n	800a56a <__gethex+0x2ca>
 800a5b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d1d5      	bne.n	800a56a <__gethex+0x2ca>
 800a5be:	e7ed      	b.n	800a59c <__gethex+0x2fc>
 800a5c0:	1e6f      	subs	r7, r5, #1
 800a5c2:	f1ba 0f00 	cmp.w	sl, #0
 800a5c6:	d131      	bne.n	800a62c <__gethex+0x38c>
 800a5c8:	b127      	cbz	r7, 800a5d4 <__gethex+0x334>
 800a5ca:	4639      	mov	r1, r7
 800a5cc:	4620      	mov	r0, r4
 800a5ce:	f000 fe3b 	bl	800b248 <__any_on>
 800a5d2:	4682      	mov	sl, r0
 800a5d4:	117b      	asrs	r3, r7, #5
 800a5d6:	2101      	movs	r1, #1
 800a5d8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a5dc:	f007 071f 	and.w	r7, r7, #31
 800a5e0:	fa01 f707 	lsl.w	r7, r1, r7
 800a5e4:	421f      	tst	r7, r3
 800a5e6:	4629      	mov	r1, r5
 800a5e8:	4620      	mov	r0, r4
 800a5ea:	bf18      	it	ne
 800a5ec:	f04a 0a02 	orrne.w	sl, sl, #2
 800a5f0:	1b76      	subs	r6, r6, r5
 800a5f2:	f7ff fded 	bl	800a1d0 <rshift>
 800a5f6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a5fa:	2702      	movs	r7, #2
 800a5fc:	f1ba 0f00 	cmp.w	sl, #0
 800a600:	d048      	beq.n	800a694 <__gethex+0x3f4>
 800a602:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a606:	2b02      	cmp	r3, #2
 800a608:	d015      	beq.n	800a636 <__gethex+0x396>
 800a60a:	2b03      	cmp	r3, #3
 800a60c:	d017      	beq.n	800a63e <__gethex+0x39e>
 800a60e:	2b01      	cmp	r3, #1
 800a610:	d109      	bne.n	800a626 <__gethex+0x386>
 800a612:	f01a 0f02 	tst.w	sl, #2
 800a616:	d006      	beq.n	800a626 <__gethex+0x386>
 800a618:	f8d9 0000 	ldr.w	r0, [r9]
 800a61c:	ea4a 0a00 	orr.w	sl, sl, r0
 800a620:	f01a 0f01 	tst.w	sl, #1
 800a624:	d10e      	bne.n	800a644 <__gethex+0x3a4>
 800a626:	f047 0710 	orr.w	r7, r7, #16
 800a62a:	e033      	b.n	800a694 <__gethex+0x3f4>
 800a62c:	f04f 0a01 	mov.w	sl, #1
 800a630:	e7d0      	b.n	800a5d4 <__gethex+0x334>
 800a632:	2701      	movs	r7, #1
 800a634:	e7e2      	b.n	800a5fc <__gethex+0x35c>
 800a636:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a638:	f1c3 0301 	rsb	r3, r3, #1
 800a63c:	9315      	str	r3, [sp, #84]	; 0x54
 800a63e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a640:	2b00      	cmp	r3, #0
 800a642:	d0f0      	beq.n	800a626 <__gethex+0x386>
 800a644:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a648:	f104 0314 	add.w	r3, r4, #20
 800a64c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a650:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a654:	f04f 0c00 	mov.w	ip, #0
 800a658:	4618      	mov	r0, r3
 800a65a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a65e:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a662:	d01c      	beq.n	800a69e <__gethex+0x3fe>
 800a664:	3201      	adds	r2, #1
 800a666:	6002      	str	r2, [r0, #0]
 800a668:	2f02      	cmp	r7, #2
 800a66a:	f104 0314 	add.w	r3, r4, #20
 800a66e:	d13f      	bne.n	800a6f0 <__gethex+0x450>
 800a670:	f8d8 2000 	ldr.w	r2, [r8]
 800a674:	3a01      	subs	r2, #1
 800a676:	42b2      	cmp	r2, r6
 800a678:	d10a      	bne.n	800a690 <__gethex+0x3f0>
 800a67a:	1171      	asrs	r1, r6, #5
 800a67c:	2201      	movs	r2, #1
 800a67e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a682:	f006 061f 	and.w	r6, r6, #31
 800a686:	fa02 f606 	lsl.w	r6, r2, r6
 800a68a:	421e      	tst	r6, r3
 800a68c:	bf18      	it	ne
 800a68e:	4617      	movne	r7, r2
 800a690:	f047 0720 	orr.w	r7, r7, #32
 800a694:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a696:	601c      	str	r4, [r3, #0]
 800a698:	9b04      	ldr	r3, [sp, #16]
 800a69a:	601d      	str	r5, [r3, #0]
 800a69c:	e695      	b.n	800a3ca <__gethex+0x12a>
 800a69e:	4299      	cmp	r1, r3
 800a6a0:	f843 cc04 	str.w	ip, [r3, #-4]
 800a6a4:	d8d8      	bhi.n	800a658 <__gethex+0x3b8>
 800a6a6:	68a3      	ldr	r3, [r4, #8]
 800a6a8:	459b      	cmp	fp, r3
 800a6aa:	db19      	blt.n	800a6e0 <__gethex+0x440>
 800a6ac:	6861      	ldr	r1, [r4, #4]
 800a6ae:	ee18 0a10 	vmov	r0, s16
 800a6b2:	3101      	adds	r1, #1
 800a6b4:	f000 f928 	bl	800a908 <_Balloc>
 800a6b8:	4681      	mov	r9, r0
 800a6ba:	b918      	cbnz	r0, 800a6c4 <__gethex+0x424>
 800a6bc:	4b1a      	ldr	r3, [pc, #104]	; (800a728 <__gethex+0x488>)
 800a6be:	4602      	mov	r2, r0
 800a6c0:	2184      	movs	r1, #132	; 0x84
 800a6c2:	e6a8      	b.n	800a416 <__gethex+0x176>
 800a6c4:	6922      	ldr	r2, [r4, #16]
 800a6c6:	3202      	adds	r2, #2
 800a6c8:	f104 010c 	add.w	r1, r4, #12
 800a6cc:	0092      	lsls	r2, r2, #2
 800a6ce:	300c      	adds	r0, #12
 800a6d0:	f000 f90c 	bl	800a8ec <memcpy>
 800a6d4:	4621      	mov	r1, r4
 800a6d6:	ee18 0a10 	vmov	r0, s16
 800a6da:	f000 f955 	bl	800a988 <_Bfree>
 800a6de:	464c      	mov	r4, r9
 800a6e0:	6923      	ldr	r3, [r4, #16]
 800a6e2:	1c5a      	adds	r2, r3, #1
 800a6e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a6e8:	6122      	str	r2, [r4, #16]
 800a6ea:	2201      	movs	r2, #1
 800a6ec:	615a      	str	r2, [r3, #20]
 800a6ee:	e7bb      	b.n	800a668 <__gethex+0x3c8>
 800a6f0:	6922      	ldr	r2, [r4, #16]
 800a6f2:	455a      	cmp	r2, fp
 800a6f4:	dd0b      	ble.n	800a70e <__gethex+0x46e>
 800a6f6:	2101      	movs	r1, #1
 800a6f8:	4620      	mov	r0, r4
 800a6fa:	f7ff fd69 	bl	800a1d0 <rshift>
 800a6fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a702:	3501      	adds	r5, #1
 800a704:	42ab      	cmp	r3, r5
 800a706:	f6ff aed0 	blt.w	800a4aa <__gethex+0x20a>
 800a70a:	2701      	movs	r7, #1
 800a70c:	e7c0      	b.n	800a690 <__gethex+0x3f0>
 800a70e:	f016 061f 	ands.w	r6, r6, #31
 800a712:	d0fa      	beq.n	800a70a <__gethex+0x46a>
 800a714:	4453      	add	r3, sl
 800a716:	f1c6 0620 	rsb	r6, r6, #32
 800a71a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a71e:	f000 f9e5 	bl	800aaec <__hi0bits>
 800a722:	42b0      	cmp	r0, r6
 800a724:	dbe7      	blt.n	800a6f6 <__gethex+0x456>
 800a726:	e7f0      	b.n	800a70a <__gethex+0x46a>
 800a728:	0800c6b1 	.word	0x0800c6b1

0800a72c <L_shift>:
 800a72c:	f1c2 0208 	rsb	r2, r2, #8
 800a730:	0092      	lsls	r2, r2, #2
 800a732:	b570      	push	{r4, r5, r6, lr}
 800a734:	f1c2 0620 	rsb	r6, r2, #32
 800a738:	6843      	ldr	r3, [r0, #4]
 800a73a:	6804      	ldr	r4, [r0, #0]
 800a73c:	fa03 f506 	lsl.w	r5, r3, r6
 800a740:	432c      	orrs	r4, r5
 800a742:	40d3      	lsrs	r3, r2
 800a744:	6004      	str	r4, [r0, #0]
 800a746:	f840 3f04 	str.w	r3, [r0, #4]!
 800a74a:	4288      	cmp	r0, r1
 800a74c:	d3f4      	bcc.n	800a738 <L_shift+0xc>
 800a74e:	bd70      	pop	{r4, r5, r6, pc}

0800a750 <__match>:
 800a750:	b530      	push	{r4, r5, lr}
 800a752:	6803      	ldr	r3, [r0, #0]
 800a754:	3301      	adds	r3, #1
 800a756:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a75a:	b914      	cbnz	r4, 800a762 <__match+0x12>
 800a75c:	6003      	str	r3, [r0, #0]
 800a75e:	2001      	movs	r0, #1
 800a760:	bd30      	pop	{r4, r5, pc}
 800a762:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a766:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a76a:	2d19      	cmp	r5, #25
 800a76c:	bf98      	it	ls
 800a76e:	3220      	addls	r2, #32
 800a770:	42a2      	cmp	r2, r4
 800a772:	d0f0      	beq.n	800a756 <__match+0x6>
 800a774:	2000      	movs	r0, #0
 800a776:	e7f3      	b.n	800a760 <__match+0x10>

0800a778 <__hexnan>:
 800a778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a77c:	680b      	ldr	r3, [r1, #0]
 800a77e:	115e      	asrs	r6, r3, #5
 800a780:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a784:	f013 031f 	ands.w	r3, r3, #31
 800a788:	b087      	sub	sp, #28
 800a78a:	bf18      	it	ne
 800a78c:	3604      	addne	r6, #4
 800a78e:	2500      	movs	r5, #0
 800a790:	1f37      	subs	r7, r6, #4
 800a792:	4690      	mov	r8, r2
 800a794:	6802      	ldr	r2, [r0, #0]
 800a796:	9301      	str	r3, [sp, #4]
 800a798:	4682      	mov	sl, r0
 800a79a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a79e:	46b9      	mov	r9, r7
 800a7a0:	463c      	mov	r4, r7
 800a7a2:	9502      	str	r5, [sp, #8]
 800a7a4:	46ab      	mov	fp, r5
 800a7a6:	7851      	ldrb	r1, [r2, #1]
 800a7a8:	1c53      	adds	r3, r2, #1
 800a7aa:	9303      	str	r3, [sp, #12]
 800a7ac:	b341      	cbz	r1, 800a800 <__hexnan+0x88>
 800a7ae:	4608      	mov	r0, r1
 800a7b0:	9205      	str	r2, [sp, #20]
 800a7b2:	9104      	str	r1, [sp, #16]
 800a7b4:	f7ff fd5e 	bl	800a274 <__hexdig_fun>
 800a7b8:	2800      	cmp	r0, #0
 800a7ba:	d14f      	bne.n	800a85c <__hexnan+0xe4>
 800a7bc:	9904      	ldr	r1, [sp, #16]
 800a7be:	9a05      	ldr	r2, [sp, #20]
 800a7c0:	2920      	cmp	r1, #32
 800a7c2:	d818      	bhi.n	800a7f6 <__hexnan+0x7e>
 800a7c4:	9b02      	ldr	r3, [sp, #8]
 800a7c6:	459b      	cmp	fp, r3
 800a7c8:	dd13      	ble.n	800a7f2 <__hexnan+0x7a>
 800a7ca:	454c      	cmp	r4, r9
 800a7cc:	d206      	bcs.n	800a7dc <__hexnan+0x64>
 800a7ce:	2d07      	cmp	r5, #7
 800a7d0:	dc04      	bgt.n	800a7dc <__hexnan+0x64>
 800a7d2:	462a      	mov	r2, r5
 800a7d4:	4649      	mov	r1, r9
 800a7d6:	4620      	mov	r0, r4
 800a7d8:	f7ff ffa8 	bl	800a72c <L_shift>
 800a7dc:	4544      	cmp	r4, r8
 800a7de:	d950      	bls.n	800a882 <__hexnan+0x10a>
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	f1a4 0904 	sub.w	r9, r4, #4
 800a7e6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a7ea:	f8cd b008 	str.w	fp, [sp, #8]
 800a7ee:	464c      	mov	r4, r9
 800a7f0:	461d      	mov	r5, r3
 800a7f2:	9a03      	ldr	r2, [sp, #12]
 800a7f4:	e7d7      	b.n	800a7a6 <__hexnan+0x2e>
 800a7f6:	2929      	cmp	r1, #41	; 0x29
 800a7f8:	d156      	bne.n	800a8a8 <__hexnan+0x130>
 800a7fa:	3202      	adds	r2, #2
 800a7fc:	f8ca 2000 	str.w	r2, [sl]
 800a800:	f1bb 0f00 	cmp.w	fp, #0
 800a804:	d050      	beq.n	800a8a8 <__hexnan+0x130>
 800a806:	454c      	cmp	r4, r9
 800a808:	d206      	bcs.n	800a818 <__hexnan+0xa0>
 800a80a:	2d07      	cmp	r5, #7
 800a80c:	dc04      	bgt.n	800a818 <__hexnan+0xa0>
 800a80e:	462a      	mov	r2, r5
 800a810:	4649      	mov	r1, r9
 800a812:	4620      	mov	r0, r4
 800a814:	f7ff ff8a 	bl	800a72c <L_shift>
 800a818:	4544      	cmp	r4, r8
 800a81a:	d934      	bls.n	800a886 <__hexnan+0x10e>
 800a81c:	f1a8 0204 	sub.w	r2, r8, #4
 800a820:	4623      	mov	r3, r4
 800a822:	f853 1b04 	ldr.w	r1, [r3], #4
 800a826:	f842 1f04 	str.w	r1, [r2, #4]!
 800a82a:	429f      	cmp	r7, r3
 800a82c:	d2f9      	bcs.n	800a822 <__hexnan+0xaa>
 800a82e:	1b3b      	subs	r3, r7, r4
 800a830:	f023 0303 	bic.w	r3, r3, #3
 800a834:	3304      	adds	r3, #4
 800a836:	3401      	adds	r4, #1
 800a838:	3e03      	subs	r6, #3
 800a83a:	42b4      	cmp	r4, r6
 800a83c:	bf88      	it	hi
 800a83e:	2304      	movhi	r3, #4
 800a840:	4443      	add	r3, r8
 800a842:	2200      	movs	r2, #0
 800a844:	f843 2b04 	str.w	r2, [r3], #4
 800a848:	429f      	cmp	r7, r3
 800a84a:	d2fb      	bcs.n	800a844 <__hexnan+0xcc>
 800a84c:	683b      	ldr	r3, [r7, #0]
 800a84e:	b91b      	cbnz	r3, 800a858 <__hexnan+0xe0>
 800a850:	4547      	cmp	r7, r8
 800a852:	d127      	bne.n	800a8a4 <__hexnan+0x12c>
 800a854:	2301      	movs	r3, #1
 800a856:	603b      	str	r3, [r7, #0]
 800a858:	2005      	movs	r0, #5
 800a85a:	e026      	b.n	800a8aa <__hexnan+0x132>
 800a85c:	3501      	adds	r5, #1
 800a85e:	2d08      	cmp	r5, #8
 800a860:	f10b 0b01 	add.w	fp, fp, #1
 800a864:	dd06      	ble.n	800a874 <__hexnan+0xfc>
 800a866:	4544      	cmp	r4, r8
 800a868:	d9c3      	bls.n	800a7f2 <__hexnan+0x7a>
 800a86a:	2300      	movs	r3, #0
 800a86c:	f844 3c04 	str.w	r3, [r4, #-4]
 800a870:	2501      	movs	r5, #1
 800a872:	3c04      	subs	r4, #4
 800a874:	6822      	ldr	r2, [r4, #0]
 800a876:	f000 000f 	and.w	r0, r0, #15
 800a87a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a87e:	6022      	str	r2, [r4, #0]
 800a880:	e7b7      	b.n	800a7f2 <__hexnan+0x7a>
 800a882:	2508      	movs	r5, #8
 800a884:	e7b5      	b.n	800a7f2 <__hexnan+0x7a>
 800a886:	9b01      	ldr	r3, [sp, #4]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d0df      	beq.n	800a84c <__hexnan+0xd4>
 800a88c:	f04f 32ff 	mov.w	r2, #4294967295
 800a890:	f1c3 0320 	rsb	r3, r3, #32
 800a894:	fa22 f303 	lsr.w	r3, r2, r3
 800a898:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a89c:	401a      	ands	r2, r3
 800a89e:	f846 2c04 	str.w	r2, [r6, #-4]
 800a8a2:	e7d3      	b.n	800a84c <__hexnan+0xd4>
 800a8a4:	3f04      	subs	r7, #4
 800a8a6:	e7d1      	b.n	800a84c <__hexnan+0xd4>
 800a8a8:	2004      	movs	r0, #4
 800a8aa:	b007      	add	sp, #28
 800a8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a8b0 <_localeconv_r>:
 800a8b0:	4800      	ldr	r0, [pc, #0]	; (800a8b4 <_localeconv_r+0x4>)
 800a8b2:	4770      	bx	lr
 800a8b4:	20000174 	.word	0x20000174

0800a8b8 <malloc>:
 800a8b8:	4b02      	ldr	r3, [pc, #8]	; (800a8c4 <malloc+0xc>)
 800a8ba:	4601      	mov	r1, r0
 800a8bc:	6818      	ldr	r0, [r3, #0]
 800a8be:	f000 bd67 	b.w	800b390 <_malloc_r>
 800a8c2:	bf00      	nop
 800a8c4:	2000001c 	.word	0x2000001c

0800a8c8 <__ascii_mbtowc>:
 800a8c8:	b082      	sub	sp, #8
 800a8ca:	b901      	cbnz	r1, 800a8ce <__ascii_mbtowc+0x6>
 800a8cc:	a901      	add	r1, sp, #4
 800a8ce:	b142      	cbz	r2, 800a8e2 <__ascii_mbtowc+0x1a>
 800a8d0:	b14b      	cbz	r3, 800a8e6 <__ascii_mbtowc+0x1e>
 800a8d2:	7813      	ldrb	r3, [r2, #0]
 800a8d4:	600b      	str	r3, [r1, #0]
 800a8d6:	7812      	ldrb	r2, [r2, #0]
 800a8d8:	1e10      	subs	r0, r2, #0
 800a8da:	bf18      	it	ne
 800a8dc:	2001      	movne	r0, #1
 800a8de:	b002      	add	sp, #8
 800a8e0:	4770      	bx	lr
 800a8e2:	4610      	mov	r0, r2
 800a8e4:	e7fb      	b.n	800a8de <__ascii_mbtowc+0x16>
 800a8e6:	f06f 0001 	mvn.w	r0, #1
 800a8ea:	e7f8      	b.n	800a8de <__ascii_mbtowc+0x16>

0800a8ec <memcpy>:
 800a8ec:	440a      	add	r2, r1
 800a8ee:	4291      	cmp	r1, r2
 800a8f0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a8f4:	d100      	bne.n	800a8f8 <memcpy+0xc>
 800a8f6:	4770      	bx	lr
 800a8f8:	b510      	push	{r4, lr}
 800a8fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a902:	4291      	cmp	r1, r2
 800a904:	d1f9      	bne.n	800a8fa <memcpy+0xe>
 800a906:	bd10      	pop	{r4, pc}

0800a908 <_Balloc>:
 800a908:	b570      	push	{r4, r5, r6, lr}
 800a90a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a90c:	4604      	mov	r4, r0
 800a90e:	460d      	mov	r5, r1
 800a910:	b976      	cbnz	r6, 800a930 <_Balloc+0x28>
 800a912:	2010      	movs	r0, #16
 800a914:	f7ff ffd0 	bl	800a8b8 <malloc>
 800a918:	4602      	mov	r2, r0
 800a91a:	6260      	str	r0, [r4, #36]	; 0x24
 800a91c:	b920      	cbnz	r0, 800a928 <_Balloc+0x20>
 800a91e:	4b18      	ldr	r3, [pc, #96]	; (800a980 <_Balloc+0x78>)
 800a920:	4818      	ldr	r0, [pc, #96]	; (800a984 <_Balloc+0x7c>)
 800a922:	2166      	movs	r1, #102	; 0x66
 800a924:	f7fe fda8 	bl	8009478 <__assert_func>
 800a928:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a92c:	6006      	str	r6, [r0, #0]
 800a92e:	60c6      	str	r6, [r0, #12]
 800a930:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a932:	68f3      	ldr	r3, [r6, #12]
 800a934:	b183      	cbz	r3, 800a958 <_Balloc+0x50>
 800a936:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a938:	68db      	ldr	r3, [r3, #12]
 800a93a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a93e:	b9b8      	cbnz	r0, 800a970 <_Balloc+0x68>
 800a940:	2101      	movs	r1, #1
 800a942:	fa01 f605 	lsl.w	r6, r1, r5
 800a946:	1d72      	adds	r2, r6, #5
 800a948:	0092      	lsls	r2, r2, #2
 800a94a:	4620      	mov	r0, r4
 800a94c:	f000 fc9d 	bl	800b28a <_calloc_r>
 800a950:	b160      	cbz	r0, 800a96c <_Balloc+0x64>
 800a952:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a956:	e00e      	b.n	800a976 <_Balloc+0x6e>
 800a958:	2221      	movs	r2, #33	; 0x21
 800a95a:	2104      	movs	r1, #4
 800a95c:	4620      	mov	r0, r4
 800a95e:	f000 fc94 	bl	800b28a <_calloc_r>
 800a962:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a964:	60f0      	str	r0, [r6, #12]
 800a966:	68db      	ldr	r3, [r3, #12]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d1e4      	bne.n	800a936 <_Balloc+0x2e>
 800a96c:	2000      	movs	r0, #0
 800a96e:	bd70      	pop	{r4, r5, r6, pc}
 800a970:	6802      	ldr	r2, [r0, #0]
 800a972:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a976:	2300      	movs	r3, #0
 800a978:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a97c:	e7f7      	b.n	800a96e <_Balloc+0x66>
 800a97e:	bf00      	nop
 800a980:	0800c498 	.word	0x0800c498
 800a984:	0800c73c 	.word	0x0800c73c

0800a988 <_Bfree>:
 800a988:	b570      	push	{r4, r5, r6, lr}
 800a98a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a98c:	4605      	mov	r5, r0
 800a98e:	460c      	mov	r4, r1
 800a990:	b976      	cbnz	r6, 800a9b0 <_Bfree+0x28>
 800a992:	2010      	movs	r0, #16
 800a994:	f7ff ff90 	bl	800a8b8 <malloc>
 800a998:	4602      	mov	r2, r0
 800a99a:	6268      	str	r0, [r5, #36]	; 0x24
 800a99c:	b920      	cbnz	r0, 800a9a8 <_Bfree+0x20>
 800a99e:	4b09      	ldr	r3, [pc, #36]	; (800a9c4 <_Bfree+0x3c>)
 800a9a0:	4809      	ldr	r0, [pc, #36]	; (800a9c8 <_Bfree+0x40>)
 800a9a2:	218a      	movs	r1, #138	; 0x8a
 800a9a4:	f7fe fd68 	bl	8009478 <__assert_func>
 800a9a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a9ac:	6006      	str	r6, [r0, #0]
 800a9ae:	60c6      	str	r6, [r0, #12]
 800a9b0:	b13c      	cbz	r4, 800a9c2 <_Bfree+0x3a>
 800a9b2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a9b4:	6862      	ldr	r2, [r4, #4]
 800a9b6:	68db      	ldr	r3, [r3, #12]
 800a9b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a9bc:	6021      	str	r1, [r4, #0]
 800a9be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a9c2:	bd70      	pop	{r4, r5, r6, pc}
 800a9c4:	0800c498 	.word	0x0800c498
 800a9c8:	0800c73c 	.word	0x0800c73c

0800a9cc <__multadd>:
 800a9cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9d0:	690d      	ldr	r5, [r1, #16]
 800a9d2:	4607      	mov	r7, r0
 800a9d4:	460c      	mov	r4, r1
 800a9d6:	461e      	mov	r6, r3
 800a9d8:	f101 0c14 	add.w	ip, r1, #20
 800a9dc:	2000      	movs	r0, #0
 800a9de:	f8dc 3000 	ldr.w	r3, [ip]
 800a9e2:	b299      	uxth	r1, r3
 800a9e4:	fb02 6101 	mla	r1, r2, r1, r6
 800a9e8:	0c1e      	lsrs	r6, r3, #16
 800a9ea:	0c0b      	lsrs	r3, r1, #16
 800a9ec:	fb02 3306 	mla	r3, r2, r6, r3
 800a9f0:	b289      	uxth	r1, r1
 800a9f2:	3001      	adds	r0, #1
 800a9f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a9f8:	4285      	cmp	r5, r0
 800a9fa:	f84c 1b04 	str.w	r1, [ip], #4
 800a9fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aa02:	dcec      	bgt.n	800a9de <__multadd+0x12>
 800aa04:	b30e      	cbz	r6, 800aa4a <__multadd+0x7e>
 800aa06:	68a3      	ldr	r3, [r4, #8]
 800aa08:	42ab      	cmp	r3, r5
 800aa0a:	dc19      	bgt.n	800aa40 <__multadd+0x74>
 800aa0c:	6861      	ldr	r1, [r4, #4]
 800aa0e:	4638      	mov	r0, r7
 800aa10:	3101      	adds	r1, #1
 800aa12:	f7ff ff79 	bl	800a908 <_Balloc>
 800aa16:	4680      	mov	r8, r0
 800aa18:	b928      	cbnz	r0, 800aa26 <__multadd+0x5a>
 800aa1a:	4602      	mov	r2, r0
 800aa1c:	4b0c      	ldr	r3, [pc, #48]	; (800aa50 <__multadd+0x84>)
 800aa1e:	480d      	ldr	r0, [pc, #52]	; (800aa54 <__multadd+0x88>)
 800aa20:	21b5      	movs	r1, #181	; 0xb5
 800aa22:	f7fe fd29 	bl	8009478 <__assert_func>
 800aa26:	6922      	ldr	r2, [r4, #16]
 800aa28:	3202      	adds	r2, #2
 800aa2a:	f104 010c 	add.w	r1, r4, #12
 800aa2e:	0092      	lsls	r2, r2, #2
 800aa30:	300c      	adds	r0, #12
 800aa32:	f7ff ff5b 	bl	800a8ec <memcpy>
 800aa36:	4621      	mov	r1, r4
 800aa38:	4638      	mov	r0, r7
 800aa3a:	f7ff ffa5 	bl	800a988 <_Bfree>
 800aa3e:	4644      	mov	r4, r8
 800aa40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800aa44:	3501      	adds	r5, #1
 800aa46:	615e      	str	r6, [r3, #20]
 800aa48:	6125      	str	r5, [r4, #16]
 800aa4a:	4620      	mov	r0, r4
 800aa4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa50:	0800c6b1 	.word	0x0800c6b1
 800aa54:	0800c73c 	.word	0x0800c73c

0800aa58 <__s2b>:
 800aa58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa5c:	460c      	mov	r4, r1
 800aa5e:	4615      	mov	r5, r2
 800aa60:	461f      	mov	r7, r3
 800aa62:	2209      	movs	r2, #9
 800aa64:	3308      	adds	r3, #8
 800aa66:	4606      	mov	r6, r0
 800aa68:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa6c:	2100      	movs	r1, #0
 800aa6e:	2201      	movs	r2, #1
 800aa70:	429a      	cmp	r2, r3
 800aa72:	db09      	blt.n	800aa88 <__s2b+0x30>
 800aa74:	4630      	mov	r0, r6
 800aa76:	f7ff ff47 	bl	800a908 <_Balloc>
 800aa7a:	b940      	cbnz	r0, 800aa8e <__s2b+0x36>
 800aa7c:	4602      	mov	r2, r0
 800aa7e:	4b19      	ldr	r3, [pc, #100]	; (800aae4 <__s2b+0x8c>)
 800aa80:	4819      	ldr	r0, [pc, #100]	; (800aae8 <__s2b+0x90>)
 800aa82:	21ce      	movs	r1, #206	; 0xce
 800aa84:	f7fe fcf8 	bl	8009478 <__assert_func>
 800aa88:	0052      	lsls	r2, r2, #1
 800aa8a:	3101      	adds	r1, #1
 800aa8c:	e7f0      	b.n	800aa70 <__s2b+0x18>
 800aa8e:	9b08      	ldr	r3, [sp, #32]
 800aa90:	6143      	str	r3, [r0, #20]
 800aa92:	2d09      	cmp	r5, #9
 800aa94:	f04f 0301 	mov.w	r3, #1
 800aa98:	6103      	str	r3, [r0, #16]
 800aa9a:	dd16      	ble.n	800aaca <__s2b+0x72>
 800aa9c:	f104 0909 	add.w	r9, r4, #9
 800aaa0:	46c8      	mov	r8, r9
 800aaa2:	442c      	add	r4, r5
 800aaa4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800aaa8:	4601      	mov	r1, r0
 800aaaa:	3b30      	subs	r3, #48	; 0x30
 800aaac:	220a      	movs	r2, #10
 800aaae:	4630      	mov	r0, r6
 800aab0:	f7ff ff8c 	bl	800a9cc <__multadd>
 800aab4:	45a0      	cmp	r8, r4
 800aab6:	d1f5      	bne.n	800aaa4 <__s2b+0x4c>
 800aab8:	f1a5 0408 	sub.w	r4, r5, #8
 800aabc:	444c      	add	r4, r9
 800aabe:	1b2d      	subs	r5, r5, r4
 800aac0:	1963      	adds	r3, r4, r5
 800aac2:	42bb      	cmp	r3, r7
 800aac4:	db04      	blt.n	800aad0 <__s2b+0x78>
 800aac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaca:	340a      	adds	r4, #10
 800aacc:	2509      	movs	r5, #9
 800aace:	e7f6      	b.n	800aabe <__s2b+0x66>
 800aad0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800aad4:	4601      	mov	r1, r0
 800aad6:	3b30      	subs	r3, #48	; 0x30
 800aad8:	220a      	movs	r2, #10
 800aada:	4630      	mov	r0, r6
 800aadc:	f7ff ff76 	bl	800a9cc <__multadd>
 800aae0:	e7ee      	b.n	800aac0 <__s2b+0x68>
 800aae2:	bf00      	nop
 800aae4:	0800c6b1 	.word	0x0800c6b1
 800aae8:	0800c73c 	.word	0x0800c73c

0800aaec <__hi0bits>:
 800aaec:	0c03      	lsrs	r3, r0, #16
 800aaee:	041b      	lsls	r3, r3, #16
 800aaf0:	b9d3      	cbnz	r3, 800ab28 <__hi0bits+0x3c>
 800aaf2:	0400      	lsls	r0, r0, #16
 800aaf4:	2310      	movs	r3, #16
 800aaf6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800aafa:	bf04      	itt	eq
 800aafc:	0200      	lsleq	r0, r0, #8
 800aafe:	3308      	addeq	r3, #8
 800ab00:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ab04:	bf04      	itt	eq
 800ab06:	0100      	lsleq	r0, r0, #4
 800ab08:	3304      	addeq	r3, #4
 800ab0a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ab0e:	bf04      	itt	eq
 800ab10:	0080      	lsleq	r0, r0, #2
 800ab12:	3302      	addeq	r3, #2
 800ab14:	2800      	cmp	r0, #0
 800ab16:	db05      	blt.n	800ab24 <__hi0bits+0x38>
 800ab18:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ab1c:	f103 0301 	add.w	r3, r3, #1
 800ab20:	bf08      	it	eq
 800ab22:	2320      	moveq	r3, #32
 800ab24:	4618      	mov	r0, r3
 800ab26:	4770      	bx	lr
 800ab28:	2300      	movs	r3, #0
 800ab2a:	e7e4      	b.n	800aaf6 <__hi0bits+0xa>

0800ab2c <__lo0bits>:
 800ab2c:	6803      	ldr	r3, [r0, #0]
 800ab2e:	f013 0207 	ands.w	r2, r3, #7
 800ab32:	4601      	mov	r1, r0
 800ab34:	d00b      	beq.n	800ab4e <__lo0bits+0x22>
 800ab36:	07da      	lsls	r2, r3, #31
 800ab38:	d423      	bmi.n	800ab82 <__lo0bits+0x56>
 800ab3a:	0798      	lsls	r0, r3, #30
 800ab3c:	bf49      	itett	mi
 800ab3e:	085b      	lsrmi	r3, r3, #1
 800ab40:	089b      	lsrpl	r3, r3, #2
 800ab42:	2001      	movmi	r0, #1
 800ab44:	600b      	strmi	r3, [r1, #0]
 800ab46:	bf5c      	itt	pl
 800ab48:	600b      	strpl	r3, [r1, #0]
 800ab4a:	2002      	movpl	r0, #2
 800ab4c:	4770      	bx	lr
 800ab4e:	b298      	uxth	r0, r3
 800ab50:	b9a8      	cbnz	r0, 800ab7e <__lo0bits+0x52>
 800ab52:	0c1b      	lsrs	r3, r3, #16
 800ab54:	2010      	movs	r0, #16
 800ab56:	b2da      	uxtb	r2, r3
 800ab58:	b90a      	cbnz	r2, 800ab5e <__lo0bits+0x32>
 800ab5a:	3008      	adds	r0, #8
 800ab5c:	0a1b      	lsrs	r3, r3, #8
 800ab5e:	071a      	lsls	r2, r3, #28
 800ab60:	bf04      	itt	eq
 800ab62:	091b      	lsreq	r3, r3, #4
 800ab64:	3004      	addeq	r0, #4
 800ab66:	079a      	lsls	r2, r3, #30
 800ab68:	bf04      	itt	eq
 800ab6a:	089b      	lsreq	r3, r3, #2
 800ab6c:	3002      	addeq	r0, #2
 800ab6e:	07da      	lsls	r2, r3, #31
 800ab70:	d403      	bmi.n	800ab7a <__lo0bits+0x4e>
 800ab72:	085b      	lsrs	r3, r3, #1
 800ab74:	f100 0001 	add.w	r0, r0, #1
 800ab78:	d005      	beq.n	800ab86 <__lo0bits+0x5a>
 800ab7a:	600b      	str	r3, [r1, #0]
 800ab7c:	4770      	bx	lr
 800ab7e:	4610      	mov	r0, r2
 800ab80:	e7e9      	b.n	800ab56 <__lo0bits+0x2a>
 800ab82:	2000      	movs	r0, #0
 800ab84:	4770      	bx	lr
 800ab86:	2020      	movs	r0, #32
 800ab88:	4770      	bx	lr
	...

0800ab8c <__i2b>:
 800ab8c:	b510      	push	{r4, lr}
 800ab8e:	460c      	mov	r4, r1
 800ab90:	2101      	movs	r1, #1
 800ab92:	f7ff feb9 	bl	800a908 <_Balloc>
 800ab96:	4602      	mov	r2, r0
 800ab98:	b928      	cbnz	r0, 800aba6 <__i2b+0x1a>
 800ab9a:	4b05      	ldr	r3, [pc, #20]	; (800abb0 <__i2b+0x24>)
 800ab9c:	4805      	ldr	r0, [pc, #20]	; (800abb4 <__i2b+0x28>)
 800ab9e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800aba2:	f7fe fc69 	bl	8009478 <__assert_func>
 800aba6:	2301      	movs	r3, #1
 800aba8:	6144      	str	r4, [r0, #20]
 800abaa:	6103      	str	r3, [r0, #16]
 800abac:	bd10      	pop	{r4, pc}
 800abae:	bf00      	nop
 800abb0:	0800c6b1 	.word	0x0800c6b1
 800abb4:	0800c73c 	.word	0x0800c73c

0800abb8 <__multiply>:
 800abb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abbc:	4691      	mov	r9, r2
 800abbe:	690a      	ldr	r2, [r1, #16]
 800abc0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800abc4:	429a      	cmp	r2, r3
 800abc6:	bfb8      	it	lt
 800abc8:	460b      	movlt	r3, r1
 800abca:	460c      	mov	r4, r1
 800abcc:	bfbc      	itt	lt
 800abce:	464c      	movlt	r4, r9
 800abd0:	4699      	movlt	r9, r3
 800abd2:	6927      	ldr	r7, [r4, #16]
 800abd4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800abd8:	68a3      	ldr	r3, [r4, #8]
 800abda:	6861      	ldr	r1, [r4, #4]
 800abdc:	eb07 060a 	add.w	r6, r7, sl
 800abe0:	42b3      	cmp	r3, r6
 800abe2:	b085      	sub	sp, #20
 800abe4:	bfb8      	it	lt
 800abe6:	3101      	addlt	r1, #1
 800abe8:	f7ff fe8e 	bl	800a908 <_Balloc>
 800abec:	b930      	cbnz	r0, 800abfc <__multiply+0x44>
 800abee:	4602      	mov	r2, r0
 800abf0:	4b44      	ldr	r3, [pc, #272]	; (800ad04 <__multiply+0x14c>)
 800abf2:	4845      	ldr	r0, [pc, #276]	; (800ad08 <__multiply+0x150>)
 800abf4:	f240 115d 	movw	r1, #349	; 0x15d
 800abf8:	f7fe fc3e 	bl	8009478 <__assert_func>
 800abfc:	f100 0514 	add.w	r5, r0, #20
 800ac00:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ac04:	462b      	mov	r3, r5
 800ac06:	2200      	movs	r2, #0
 800ac08:	4543      	cmp	r3, r8
 800ac0a:	d321      	bcc.n	800ac50 <__multiply+0x98>
 800ac0c:	f104 0314 	add.w	r3, r4, #20
 800ac10:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ac14:	f109 0314 	add.w	r3, r9, #20
 800ac18:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ac1c:	9202      	str	r2, [sp, #8]
 800ac1e:	1b3a      	subs	r2, r7, r4
 800ac20:	3a15      	subs	r2, #21
 800ac22:	f022 0203 	bic.w	r2, r2, #3
 800ac26:	3204      	adds	r2, #4
 800ac28:	f104 0115 	add.w	r1, r4, #21
 800ac2c:	428f      	cmp	r7, r1
 800ac2e:	bf38      	it	cc
 800ac30:	2204      	movcc	r2, #4
 800ac32:	9201      	str	r2, [sp, #4]
 800ac34:	9a02      	ldr	r2, [sp, #8]
 800ac36:	9303      	str	r3, [sp, #12]
 800ac38:	429a      	cmp	r2, r3
 800ac3a:	d80c      	bhi.n	800ac56 <__multiply+0x9e>
 800ac3c:	2e00      	cmp	r6, #0
 800ac3e:	dd03      	ble.n	800ac48 <__multiply+0x90>
 800ac40:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d05a      	beq.n	800acfe <__multiply+0x146>
 800ac48:	6106      	str	r6, [r0, #16]
 800ac4a:	b005      	add	sp, #20
 800ac4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac50:	f843 2b04 	str.w	r2, [r3], #4
 800ac54:	e7d8      	b.n	800ac08 <__multiply+0x50>
 800ac56:	f8b3 a000 	ldrh.w	sl, [r3]
 800ac5a:	f1ba 0f00 	cmp.w	sl, #0
 800ac5e:	d024      	beq.n	800acaa <__multiply+0xf2>
 800ac60:	f104 0e14 	add.w	lr, r4, #20
 800ac64:	46a9      	mov	r9, r5
 800ac66:	f04f 0c00 	mov.w	ip, #0
 800ac6a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ac6e:	f8d9 1000 	ldr.w	r1, [r9]
 800ac72:	fa1f fb82 	uxth.w	fp, r2
 800ac76:	b289      	uxth	r1, r1
 800ac78:	fb0a 110b 	mla	r1, sl, fp, r1
 800ac7c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ac80:	f8d9 2000 	ldr.w	r2, [r9]
 800ac84:	4461      	add	r1, ip
 800ac86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ac8a:	fb0a c20b 	mla	r2, sl, fp, ip
 800ac8e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ac92:	b289      	uxth	r1, r1
 800ac94:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ac98:	4577      	cmp	r7, lr
 800ac9a:	f849 1b04 	str.w	r1, [r9], #4
 800ac9e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aca2:	d8e2      	bhi.n	800ac6a <__multiply+0xb2>
 800aca4:	9a01      	ldr	r2, [sp, #4]
 800aca6:	f845 c002 	str.w	ip, [r5, r2]
 800acaa:	9a03      	ldr	r2, [sp, #12]
 800acac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800acb0:	3304      	adds	r3, #4
 800acb2:	f1b9 0f00 	cmp.w	r9, #0
 800acb6:	d020      	beq.n	800acfa <__multiply+0x142>
 800acb8:	6829      	ldr	r1, [r5, #0]
 800acba:	f104 0c14 	add.w	ip, r4, #20
 800acbe:	46ae      	mov	lr, r5
 800acc0:	f04f 0a00 	mov.w	sl, #0
 800acc4:	f8bc b000 	ldrh.w	fp, [ip]
 800acc8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800accc:	fb09 220b 	mla	r2, r9, fp, r2
 800acd0:	4492      	add	sl, r2
 800acd2:	b289      	uxth	r1, r1
 800acd4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800acd8:	f84e 1b04 	str.w	r1, [lr], #4
 800acdc:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ace0:	f8be 1000 	ldrh.w	r1, [lr]
 800ace4:	0c12      	lsrs	r2, r2, #16
 800ace6:	fb09 1102 	mla	r1, r9, r2, r1
 800acea:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800acee:	4567      	cmp	r7, ip
 800acf0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800acf4:	d8e6      	bhi.n	800acc4 <__multiply+0x10c>
 800acf6:	9a01      	ldr	r2, [sp, #4]
 800acf8:	50a9      	str	r1, [r5, r2]
 800acfa:	3504      	adds	r5, #4
 800acfc:	e79a      	b.n	800ac34 <__multiply+0x7c>
 800acfe:	3e01      	subs	r6, #1
 800ad00:	e79c      	b.n	800ac3c <__multiply+0x84>
 800ad02:	bf00      	nop
 800ad04:	0800c6b1 	.word	0x0800c6b1
 800ad08:	0800c73c 	.word	0x0800c73c

0800ad0c <__pow5mult>:
 800ad0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad10:	4615      	mov	r5, r2
 800ad12:	f012 0203 	ands.w	r2, r2, #3
 800ad16:	4606      	mov	r6, r0
 800ad18:	460f      	mov	r7, r1
 800ad1a:	d007      	beq.n	800ad2c <__pow5mult+0x20>
 800ad1c:	4c25      	ldr	r4, [pc, #148]	; (800adb4 <__pow5mult+0xa8>)
 800ad1e:	3a01      	subs	r2, #1
 800ad20:	2300      	movs	r3, #0
 800ad22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ad26:	f7ff fe51 	bl	800a9cc <__multadd>
 800ad2a:	4607      	mov	r7, r0
 800ad2c:	10ad      	asrs	r5, r5, #2
 800ad2e:	d03d      	beq.n	800adac <__pow5mult+0xa0>
 800ad30:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ad32:	b97c      	cbnz	r4, 800ad54 <__pow5mult+0x48>
 800ad34:	2010      	movs	r0, #16
 800ad36:	f7ff fdbf 	bl	800a8b8 <malloc>
 800ad3a:	4602      	mov	r2, r0
 800ad3c:	6270      	str	r0, [r6, #36]	; 0x24
 800ad3e:	b928      	cbnz	r0, 800ad4c <__pow5mult+0x40>
 800ad40:	4b1d      	ldr	r3, [pc, #116]	; (800adb8 <__pow5mult+0xac>)
 800ad42:	481e      	ldr	r0, [pc, #120]	; (800adbc <__pow5mult+0xb0>)
 800ad44:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ad48:	f7fe fb96 	bl	8009478 <__assert_func>
 800ad4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ad50:	6004      	str	r4, [r0, #0]
 800ad52:	60c4      	str	r4, [r0, #12]
 800ad54:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ad58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ad5c:	b94c      	cbnz	r4, 800ad72 <__pow5mult+0x66>
 800ad5e:	f240 2171 	movw	r1, #625	; 0x271
 800ad62:	4630      	mov	r0, r6
 800ad64:	f7ff ff12 	bl	800ab8c <__i2b>
 800ad68:	2300      	movs	r3, #0
 800ad6a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ad6e:	4604      	mov	r4, r0
 800ad70:	6003      	str	r3, [r0, #0]
 800ad72:	f04f 0900 	mov.w	r9, #0
 800ad76:	07eb      	lsls	r3, r5, #31
 800ad78:	d50a      	bpl.n	800ad90 <__pow5mult+0x84>
 800ad7a:	4639      	mov	r1, r7
 800ad7c:	4622      	mov	r2, r4
 800ad7e:	4630      	mov	r0, r6
 800ad80:	f7ff ff1a 	bl	800abb8 <__multiply>
 800ad84:	4639      	mov	r1, r7
 800ad86:	4680      	mov	r8, r0
 800ad88:	4630      	mov	r0, r6
 800ad8a:	f7ff fdfd 	bl	800a988 <_Bfree>
 800ad8e:	4647      	mov	r7, r8
 800ad90:	106d      	asrs	r5, r5, #1
 800ad92:	d00b      	beq.n	800adac <__pow5mult+0xa0>
 800ad94:	6820      	ldr	r0, [r4, #0]
 800ad96:	b938      	cbnz	r0, 800ada8 <__pow5mult+0x9c>
 800ad98:	4622      	mov	r2, r4
 800ad9a:	4621      	mov	r1, r4
 800ad9c:	4630      	mov	r0, r6
 800ad9e:	f7ff ff0b 	bl	800abb8 <__multiply>
 800ada2:	6020      	str	r0, [r4, #0]
 800ada4:	f8c0 9000 	str.w	r9, [r0]
 800ada8:	4604      	mov	r4, r0
 800adaa:	e7e4      	b.n	800ad76 <__pow5mult+0x6a>
 800adac:	4638      	mov	r0, r7
 800adae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adb2:	bf00      	nop
 800adb4:	0800c888 	.word	0x0800c888
 800adb8:	0800c498 	.word	0x0800c498
 800adbc:	0800c73c 	.word	0x0800c73c

0800adc0 <__lshift>:
 800adc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adc4:	460c      	mov	r4, r1
 800adc6:	6849      	ldr	r1, [r1, #4]
 800adc8:	6923      	ldr	r3, [r4, #16]
 800adca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800adce:	68a3      	ldr	r3, [r4, #8]
 800add0:	4607      	mov	r7, r0
 800add2:	4691      	mov	r9, r2
 800add4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800add8:	f108 0601 	add.w	r6, r8, #1
 800addc:	42b3      	cmp	r3, r6
 800adde:	db0b      	blt.n	800adf8 <__lshift+0x38>
 800ade0:	4638      	mov	r0, r7
 800ade2:	f7ff fd91 	bl	800a908 <_Balloc>
 800ade6:	4605      	mov	r5, r0
 800ade8:	b948      	cbnz	r0, 800adfe <__lshift+0x3e>
 800adea:	4602      	mov	r2, r0
 800adec:	4b2a      	ldr	r3, [pc, #168]	; (800ae98 <__lshift+0xd8>)
 800adee:	482b      	ldr	r0, [pc, #172]	; (800ae9c <__lshift+0xdc>)
 800adf0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800adf4:	f7fe fb40 	bl	8009478 <__assert_func>
 800adf8:	3101      	adds	r1, #1
 800adfa:	005b      	lsls	r3, r3, #1
 800adfc:	e7ee      	b.n	800addc <__lshift+0x1c>
 800adfe:	2300      	movs	r3, #0
 800ae00:	f100 0114 	add.w	r1, r0, #20
 800ae04:	f100 0210 	add.w	r2, r0, #16
 800ae08:	4618      	mov	r0, r3
 800ae0a:	4553      	cmp	r3, sl
 800ae0c:	db37      	blt.n	800ae7e <__lshift+0xbe>
 800ae0e:	6920      	ldr	r0, [r4, #16]
 800ae10:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ae14:	f104 0314 	add.w	r3, r4, #20
 800ae18:	f019 091f 	ands.w	r9, r9, #31
 800ae1c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ae20:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ae24:	d02f      	beq.n	800ae86 <__lshift+0xc6>
 800ae26:	f1c9 0e20 	rsb	lr, r9, #32
 800ae2a:	468a      	mov	sl, r1
 800ae2c:	f04f 0c00 	mov.w	ip, #0
 800ae30:	681a      	ldr	r2, [r3, #0]
 800ae32:	fa02 f209 	lsl.w	r2, r2, r9
 800ae36:	ea42 020c 	orr.w	r2, r2, ip
 800ae3a:	f84a 2b04 	str.w	r2, [sl], #4
 800ae3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae42:	4298      	cmp	r0, r3
 800ae44:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ae48:	d8f2      	bhi.n	800ae30 <__lshift+0x70>
 800ae4a:	1b03      	subs	r3, r0, r4
 800ae4c:	3b15      	subs	r3, #21
 800ae4e:	f023 0303 	bic.w	r3, r3, #3
 800ae52:	3304      	adds	r3, #4
 800ae54:	f104 0215 	add.w	r2, r4, #21
 800ae58:	4290      	cmp	r0, r2
 800ae5a:	bf38      	it	cc
 800ae5c:	2304      	movcc	r3, #4
 800ae5e:	f841 c003 	str.w	ip, [r1, r3]
 800ae62:	f1bc 0f00 	cmp.w	ip, #0
 800ae66:	d001      	beq.n	800ae6c <__lshift+0xac>
 800ae68:	f108 0602 	add.w	r6, r8, #2
 800ae6c:	3e01      	subs	r6, #1
 800ae6e:	4638      	mov	r0, r7
 800ae70:	612e      	str	r6, [r5, #16]
 800ae72:	4621      	mov	r1, r4
 800ae74:	f7ff fd88 	bl	800a988 <_Bfree>
 800ae78:	4628      	mov	r0, r5
 800ae7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae7e:	f842 0f04 	str.w	r0, [r2, #4]!
 800ae82:	3301      	adds	r3, #1
 800ae84:	e7c1      	b.n	800ae0a <__lshift+0x4a>
 800ae86:	3904      	subs	r1, #4
 800ae88:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae8c:	f841 2f04 	str.w	r2, [r1, #4]!
 800ae90:	4298      	cmp	r0, r3
 800ae92:	d8f9      	bhi.n	800ae88 <__lshift+0xc8>
 800ae94:	e7ea      	b.n	800ae6c <__lshift+0xac>
 800ae96:	bf00      	nop
 800ae98:	0800c6b1 	.word	0x0800c6b1
 800ae9c:	0800c73c 	.word	0x0800c73c

0800aea0 <__mcmp>:
 800aea0:	b530      	push	{r4, r5, lr}
 800aea2:	6902      	ldr	r2, [r0, #16]
 800aea4:	690c      	ldr	r4, [r1, #16]
 800aea6:	1b12      	subs	r2, r2, r4
 800aea8:	d10e      	bne.n	800aec8 <__mcmp+0x28>
 800aeaa:	f100 0314 	add.w	r3, r0, #20
 800aeae:	3114      	adds	r1, #20
 800aeb0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800aeb4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800aeb8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800aebc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800aec0:	42a5      	cmp	r5, r4
 800aec2:	d003      	beq.n	800aecc <__mcmp+0x2c>
 800aec4:	d305      	bcc.n	800aed2 <__mcmp+0x32>
 800aec6:	2201      	movs	r2, #1
 800aec8:	4610      	mov	r0, r2
 800aeca:	bd30      	pop	{r4, r5, pc}
 800aecc:	4283      	cmp	r3, r0
 800aece:	d3f3      	bcc.n	800aeb8 <__mcmp+0x18>
 800aed0:	e7fa      	b.n	800aec8 <__mcmp+0x28>
 800aed2:	f04f 32ff 	mov.w	r2, #4294967295
 800aed6:	e7f7      	b.n	800aec8 <__mcmp+0x28>

0800aed8 <__mdiff>:
 800aed8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aedc:	460c      	mov	r4, r1
 800aede:	4606      	mov	r6, r0
 800aee0:	4611      	mov	r1, r2
 800aee2:	4620      	mov	r0, r4
 800aee4:	4690      	mov	r8, r2
 800aee6:	f7ff ffdb 	bl	800aea0 <__mcmp>
 800aeea:	1e05      	subs	r5, r0, #0
 800aeec:	d110      	bne.n	800af10 <__mdiff+0x38>
 800aeee:	4629      	mov	r1, r5
 800aef0:	4630      	mov	r0, r6
 800aef2:	f7ff fd09 	bl	800a908 <_Balloc>
 800aef6:	b930      	cbnz	r0, 800af06 <__mdiff+0x2e>
 800aef8:	4b3a      	ldr	r3, [pc, #232]	; (800afe4 <__mdiff+0x10c>)
 800aefa:	4602      	mov	r2, r0
 800aefc:	f240 2132 	movw	r1, #562	; 0x232
 800af00:	4839      	ldr	r0, [pc, #228]	; (800afe8 <__mdiff+0x110>)
 800af02:	f7fe fab9 	bl	8009478 <__assert_func>
 800af06:	2301      	movs	r3, #1
 800af08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800af0c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af10:	bfa4      	itt	ge
 800af12:	4643      	movge	r3, r8
 800af14:	46a0      	movge	r8, r4
 800af16:	4630      	mov	r0, r6
 800af18:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800af1c:	bfa6      	itte	ge
 800af1e:	461c      	movge	r4, r3
 800af20:	2500      	movge	r5, #0
 800af22:	2501      	movlt	r5, #1
 800af24:	f7ff fcf0 	bl	800a908 <_Balloc>
 800af28:	b920      	cbnz	r0, 800af34 <__mdiff+0x5c>
 800af2a:	4b2e      	ldr	r3, [pc, #184]	; (800afe4 <__mdiff+0x10c>)
 800af2c:	4602      	mov	r2, r0
 800af2e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800af32:	e7e5      	b.n	800af00 <__mdiff+0x28>
 800af34:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800af38:	6926      	ldr	r6, [r4, #16]
 800af3a:	60c5      	str	r5, [r0, #12]
 800af3c:	f104 0914 	add.w	r9, r4, #20
 800af40:	f108 0514 	add.w	r5, r8, #20
 800af44:	f100 0e14 	add.w	lr, r0, #20
 800af48:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800af4c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800af50:	f108 0210 	add.w	r2, r8, #16
 800af54:	46f2      	mov	sl, lr
 800af56:	2100      	movs	r1, #0
 800af58:	f859 3b04 	ldr.w	r3, [r9], #4
 800af5c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800af60:	fa1f f883 	uxth.w	r8, r3
 800af64:	fa11 f18b 	uxtah	r1, r1, fp
 800af68:	0c1b      	lsrs	r3, r3, #16
 800af6a:	eba1 0808 	sub.w	r8, r1, r8
 800af6e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800af72:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800af76:	fa1f f888 	uxth.w	r8, r8
 800af7a:	1419      	asrs	r1, r3, #16
 800af7c:	454e      	cmp	r6, r9
 800af7e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800af82:	f84a 3b04 	str.w	r3, [sl], #4
 800af86:	d8e7      	bhi.n	800af58 <__mdiff+0x80>
 800af88:	1b33      	subs	r3, r6, r4
 800af8a:	3b15      	subs	r3, #21
 800af8c:	f023 0303 	bic.w	r3, r3, #3
 800af90:	3304      	adds	r3, #4
 800af92:	3415      	adds	r4, #21
 800af94:	42a6      	cmp	r6, r4
 800af96:	bf38      	it	cc
 800af98:	2304      	movcc	r3, #4
 800af9a:	441d      	add	r5, r3
 800af9c:	4473      	add	r3, lr
 800af9e:	469e      	mov	lr, r3
 800afa0:	462e      	mov	r6, r5
 800afa2:	4566      	cmp	r6, ip
 800afa4:	d30e      	bcc.n	800afc4 <__mdiff+0xec>
 800afa6:	f10c 0203 	add.w	r2, ip, #3
 800afaa:	1b52      	subs	r2, r2, r5
 800afac:	f022 0203 	bic.w	r2, r2, #3
 800afb0:	3d03      	subs	r5, #3
 800afb2:	45ac      	cmp	ip, r5
 800afb4:	bf38      	it	cc
 800afb6:	2200      	movcc	r2, #0
 800afb8:	441a      	add	r2, r3
 800afba:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800afbe:	b17b      	cbz	r3, 800afe0 <__mdiff+0x108>
 800afc0:	6107      	str	r7, [r0, #16]
 800afc2:	e7a3      	b.n	800af0c <__mdiff+0x34>
 800afc4:	f856 8b04 	ldr.w	r8, [r6], #4
 800afc8:	fa11 f288 	uxtah	r2, r1, r8
 800afcc:	1414      	asrs	r4, r2, #16
 800afce:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800afd2:	b292      	uxth	r2, r2
 800afd4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800afd8:	f84e 2b04 	str.w	r2, [lr], #4
 800afdc:	1421      	asrs	r1, r4, #16
 800afde:	e7e0      	b.n	800afa2 <__mdiff+0xca>
 800afe0:	3f01      	subs	r7, #1
 800afe2:	e7ea      	b.n	800afba <__mdiff+0xe2>
 800afe4:	0800c6b1 	.word	0x0800c6b1
 800afe8:	0800c73c 	.word	0x0800c73c

0800afec <__ulp>:
 800afec:	b082      	sub	sp, #8
 800afee:	ed8d 0b00 	vstr	d0, [sp]
 800aff2:	9b01      	ldr	r3, [sp, #4]
 800aff4:	4912      	ldr	r1, [pc, #72]	; (800b040 <__ulp+0x54>)
 800aff6:	4019      	ands	r1, r3
 800aff8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800affc:	2900      	cmp	r1, #0
 800affe:	dd05      	ble.n	800b00c <__ulp+0x20>
 800b000:	2200      	movs	r2, #0
 800b002:	460b      	mov	r3, r1
 800b004:	ec43 2b10 	vmov	d0, r2, r3
 800b008:	b002      	add	sp, #8
 800b00a:	4770      	bx	lr
 800b00c:	4249      	negs	r1, r1
 800b00e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b012:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b016:	f04f 0200 	mov.w	r2, #0
 800b01a:	f04f 0300 	mov.w	r3, #0
 800b01e:	da04      	bge.n	800b02a <__ulp+0x3e>
 800b020:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b024:	fa41 f300 	asr.w	r3, r1, r0
 800b028:	e7ec      	b.n	800b004 <__ulp+0x18>
 800b02a:	f1a0 0114 	sub.w	r1, r0, #20
 800b02e:	291e      	cmp	r1, #30
 800b030:	bfda      	itte	le
 800b032:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b036:	fa20 f101 	lsrle.w	r1, r0, r1
 800b03a:	2101      	movgt	r1, #1
 800b03c:	460a      	mov	r2, r1
 800b03e:	e7e1      	b.n	800b004 <__ulp+0x18>
 800b040:	7ff00000 	.word	0x7ff00000

0800b044 <__b2d>:
 800b044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b046:	6905      	ldr	r5, [r0, #16]
 800b048:	f100 0714 	add.w	r7, r0, #20
 800b04c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b050:	1f2e      	subs	r6, r5, #4
 800b052:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b056:	4620      	mov	r0, r4
 800b058:	f7ff fd48 	bl	800aaec <__hi0bits>
 800b05c:	f1c0 0320 	rsb	r3, r0, #32
 800b060:	280a      	cmp	r0, #10
 800b062:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b0e0 <__b2d+0x9c>
 800b066:	600b      	str	r3, [r1, #0]
 800b068:	dc14      	bgt.n	800b094 <__b2d+0x50>
 800b06a:	f1c0 0e0b 	rsb	lr, r0, #11
 800b06e:	fa24 f10e 	lsr.w	r1, r4, lr
 800b072:	42b7      	cmp	r7, r6
 800b074:	ea41 030c 	orr.w	r3, r1, ip
 800b078:	bf34      	ite	cc
 800b07a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b07e:	2100      	movcs	r1, #0
 800b080:	3015      	adds	r0, #21
 800b082:	fa04 f000 	lsl.w	r0, r4, r0
 800b086:	fa21 f10e 	lsr.w	r1, r1, lr
 800b08a:	ea40 0201 	orr.w	r2, r0, r1
 800b08e:	ec43 2b10 	vmov	d0, r2, r3
 800b092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b094:	42b7      	cmp	r7, r6
 800b096:	bf3a      	itte	cc
 800b098:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b09c:	f1a5 0608 	subcc.w	r6, r5, #8
 800b0a0:	2100      	movcs	r1, #0
 800b0a2:	380b      	subs	r0, #11
 800b0a4:	d017      	beq.n	800b0d6 <__b2d+0x92>
 800b0a6:	f1c0 0c20 	rsb	ip, r0, #32
 800b0aa:	fa04 f500 	lsl.w	r5, r4, r0
 800b0ae:	42be      	cmp	r6, r7
 800b0b0:	fa21 f40c 	lsr.w	r4, r1, ip
 800b0b4:	ea45 0504 	orr.w	r5, r5, r4
 800b0b8:	bf8c      	ite	hi
 800b0ba:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b0be:	2400      	movls	r4, #0
 800b0c0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b0c4:	fa01 f000 	lsl.w	r0, r1, r0
 800b0c8:	fa24 f40c 	lsr.w	r4, r4, ip
 800b0cc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b0d0:	ea40 0204 	orr.w	r2, r0, r4
 800b0d4:	e7db      	b.n	800b08e <__b2d+0x4a>
 800b0d6:	ea44 030c 	orr.w	r3, r4, ip
 800b0da:	460a      	mov	r2, r1
 800b0dc:	e7d7      	b.n	800b08e <__b2d+0x4a>
 800b0de:	bf00      	nop
 800b0e0:	3ff00000 	.word	0x3ff00000

0800b0e4 <__d2b>:
 800b0e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b0e8:	4689      	mov	r9, r1
 800b0ea:	2101      	movs	r1, #1
 800b0ec:	ec57 6b10 	vmov	r6, r7, d0
 800b0f0:	4690      	mov	r8, r2
 800b0f2:	f7ff fc09 	bl	800a908 <_Balloc>
 800b0f6:	4604      	mov	r4, r0
 800b0f8:	b930      	cbnz	r0, 800b108 <__d2b+0x24>
 800b0fa:	4602      	mov	r2, r0
 800b0fc:	4b25      	ldr	r3, [pc, #148]	; (800b194 <__d2b+0xb0>)
 800b0fe:	4826      	ldr	r0, [pc, #152]	; (800b198 <__d2b+0xb4>)
 800b100:	f240 310a 	movw	r1, #778	; 0x30a
 800b104:	f7fe f9b8 	bl	8009478 <__assert_func>
 800b108:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b10c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b110:	bb35      	cbnz	r5, 800b160 <__d2b+0x7c>
 800b112:	2e00      	cmp	r6, #0
 800b114:	9301      	str	r3, [sp, #4]
 800b116:	d028      	beq.n	800b16a <__d2b+0x86>
 800b118:	4668      	mov	r0, sp
 800b11a:	9600      	str	r6, [sp, #0]
 800b11c:	f7ff fd06 	bl	800ab2c <__lo0bits>
 800b120:	9900      	ldr	r1, [sp, #0]
 800b122:	b300      	cbz	r0, 800b166 <__d2b+0x82>
 800b124:	9a01      	ldr	r2, [sp, #4]
 800b126:	f1c0 0320 	rsb	r3, r0, #32
 800b12a:	fa02 f303 	lsl.w	r3, r2, r3
 800b12e:	430b      	orrs	r3, r1
 800b130:	40c2      	lsrs	r2, r0
 800b132:	6163      	str	r3, [r4, #20]
 800b134:	9201      	str	r2, [sp, #4]
 800b136:	9b01      	ldr	r3, [sp, #4]
 800b138:	61a3      	str	r3, [r4, #24]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	bf14      	ite	ne
 800b13e:	2202      	movne	r2, #2
 800b140:	2201      	moveq	r2, #1
 800b142:	6122      	str	r2, [r4, #16]
 800b144:	b1d5      	cbz	r5, 800b17c <__d2b+0x98>
 800b146:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b14a:	4405      	add	r5, r0
 800b14c:	f8c9 5000 	str.w	r5, [r9]
 800b150:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b154:	f8c8 0000 	str.w	r0, [r8]
 800b158:	4620      	mov	r0, r4
 800b15a:	b003      	add	sp, #12
 800b15c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b160:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b164:	e7d5      	b.n	800b112 <__d2b+0x2e>
 800b166:	6161      	str	r1, [r4, #20]
 800b168:	e7e5      	b.n	800b136 <__d2b+0x52>
 800b16a:	a801      	add	r0, sp, #4
 800b16c:	f7ff fcde 	bl	800ab2c <__lo0bits>
 800b170:	9b01      	ldr	r3, [sp, #4]
 800b172:	6163      	str	r3, [r4, #20]
 800b174:	2201      	movs	r2, #1
 800b176:	6122      	str	r2, [r4, #16]
 800b178:	3020      	adds	r0, #32
 800b17a:	e7e3      	b.n	800b144 <__d2b+0x60>
 800b17c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b180:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b184:	f8c9 0000 	str.w	r0, [r9]
 800b188:	6918      	ldr	r0, [r3, #16]
 800b18a:	f7ff fcaf 	bl	800aaec <__hi0bits>
 800b18e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b192:	e7df      	b.n	800b154 <__d2b+0x70>
 800b194:	0800c6b1 	.word	0x0800c6b1
 800b198:	0800c73c 	.word	0x0800c73c

0800b19c <__ratio>:
 800b19c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1a0:	4688      	mov	r8, r1
 800b1a2:	4669      	mov	r1, sp
 800b1a4:	4681      	mov	r9, r0
 800b1a6:	f7ff ff4d 	bl	800b044 <__b2d>
 800b1aa:	a901      	add	r1, sp, #4
 800b1ac:	4640      	mov	r0, r8
 800b1ae:	ec55 4b10 	vmov	r4, r5, d0
 800b1b2:	f7ff ff47 	bl	800b044 <__b2d>
 800b1b6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b1ba:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b1be:	eba3 0c02 	sub.w	ip, r3, r2
 800b1c2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b1c6:	1a9b      	subs	r3, r3, r2
 800b1c8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b1cc:	ec51 0b10 	vmov	r0, r1, d0
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	bfd6      	itet	le
 800b1d4:	460a      	movle	r2, r1
 800b1d6:	462a      	movgt	r2, r5
 800b1d8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b1dc:	468b      	mov	fp, r1
 800b1de:	462f      	mov	r7, r5
 800b1e0:	bfd4      	ite	le
 800b1e2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b1e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b1ea:	4620      	mov	r0, r4
 800b1ec:	ee10 2a10 	vmov	r2, s0
 800b1f0:	465b      	mov	r3, fp
 800b1f2:	4639      	mov	r1, r7
 800b1f4:	f7f5 fb2a 	bl	800084c <__aeabi_ddiv>
 800b1f8:	ec41 0b10 	vmov	d0, r0, r1
 800b1fc:	b003      	add	sp, #12
 800b1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b202 <__copybits>:
 800b202:	3901      	subs	r1, #1
 800b204:	b570      	push	{r4, r5, r6, lr}
 800b206:	1149      	asrs	r1, r1, #5
 800b208:	6914      	ldr	r4, [r2, #16]
 800b20a:	3101      	adds	r1, #1
 800b20c:	f102 0314 	add.w	r3, r2, #20
 800b210:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b214:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b218:	1f05      	subs	r5, r0, #4
 800b21a:	42a3      	cmp	r3, r4
 800b21c:	d30c      	bcc.n	800b238 <__copybits+0x36>
 800b21e:	1aa3      	subs	r3, r4, r2
 800b220:	3b11      	subs	r3, #17
 800b222:	f023 0303 	bic.w	r3, r3, #3
 800b226:	3211      	adds	r2, #17
 800b228:	42a2      	cmp	r2, r4
 800b22a:	bf88      	it	hi
 800b22c:	2300      	movhi	r3, #0
 800b22e:	4418      	add	r0, r3
 800b230:	2300      	movs	r3, #0
 800b232:	4288      	cmp	r0, r1
 800b234:	d305      	bcc.n	800b242 <__copybits+0x40>
 800b236:	bd70      	pop	{r4, r5, r6, pc}
 800b238:	f853 6b04 	ldr.w	r6, [r3], #4
 800b23c:	f845 6f04 	str.w	r6, [r5, #4]!
 800b240:	e7eb      	b.n	800b21a <__copybits+0x18>
 800b242:	f840 3b04 	str.w	r3, [r0], #4
 800b246:	e7f4      	b.n	800b232 <__copybits+0x30>

0800b248 <__any_on>:
 800b248:	f100 0214 	add.w	r2, r0, #20
 800b24c:	6900      	ldr	r0, [r0, #16]
 800b24e:	114b      	asrs	r3, r1, #5
 800b250:	4298      	cmp	r0, r3
 800b252:	b510      	push	{r4, lr}
 800b254:	db11      	blt.n	800b27a <__any_on+0x32>
 800b256:	dd0a      	ble.n	800b26e <__any_on+0x26>
 800b258:	f011 011f 	ands.w	r1, r1, #31
 800b25c:	d007      	beq.n	800b26e <__any_on+0x26>
 800b25e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b262:	fa24 f001 	lsr.w	r0, r4, r1
 800b266:	fa00 f101 	lsl.w	r1, r0, r1
 800b26a:	428c      	cmp	r4, r1
 800b26c:	d10b      	bne.n	800b286 <__any_on+0x3e>
 800b26e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b272:	4293      	cmp	r3, r2
 800b274:	d803      	bhi.n	800b27e <__any_on+0x36>
 800b276:	2000      	movs	r0, #0
 800b278:	bd10      	pop	{r4, pc}
 800b27a:	4603      	mov	r3, r0
 800b27c:	e7f7      	b.n	800b26e <__any_on+0x26>
 800b27e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b282:	2900      	cmp	r1, #0
 800b284:	d0f5      	beq.n	800b272 <__any_on+0x2a>
 800b286:	2001      	movs	r0, #1
 800b288:	e7f6      	b.n	800b278 <__any_on+0x30>

0800b28a <_calloc_r>:
 800b28a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b28c:	fba1 2402 	umull	r2, r4, r1, r2
 800b290:	b94c      	cbnz	r4, 800b2a6 <_calloc_r+0x1c>
 800b292:	4611      	mov	r1, r2
 800b294:	9201      	str	r2, [sp, #4]
 800b296:	f000 f87b 	bl	800b390 <_malloc_r>
 800b29a:	9a01      	ldr	r2, [sp, #4]
 800b29c:	4605      	mov	r5, r0
 800b29e:	b930      	cbnz	r0, 800b2ae <_calloc_r+0x24>
 800b2a0:	4628      	mov	r0, r5
 800b2a2:	b003      	add	sp, #12
 800b2a4:	bd30      	pop	{r4, r5, pc}
 800b2a6:	220c      	movs	r2, #12
 800b2a8:	6002      	str	r2, [r0, #0]
 800b2aa:	2500      	movs	r5, #0
 800b2ac:	e7f8      	b.n	800b2a0 <_calloc_r+0x16>
 800b2ae:	4621      	mov	r1, r4
 800b2b0:	f7fc fb24 	bl	80078fc <memset>
 800b2b4:	e7f4      	b.n	800b2a0 <_calloc_r+0x16>
	...

0800b2b8 <_free_r>:
 800b2b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b2ba:	2900      	cmp	r1, #0
 800b2bc:	d044      	beq.n	800b348 <_free_r+0x90>
 800b2be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2c2:	9001      	str	r0, [sp, #4]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	f1a1 0404 	sub.w	r4, r1, #4
 800b2ca:	bfb8      	it	lt
 800b2cc:	18e4      	addlt	r4, r4, r3
 800b2ce:	f000 fec7 	bl	800c060 <__malloc_lock>
 800b2d2:	4a1e      	ldr	r2, [pc, #120]	; (800b34c <_free_r+0x94>)
 800b2d4:	9801      	ldr	r0, [sp, #4]
 800b2d6:	6813      	ldr	r3, [r2, #0]
 800b2d8:	b933      	cbnz	r3, 800b2e8 <_free_r+0x30>
 800b2da:	6063      	str	r3, [r4, #4]
 800b2dc:	6014      	str	r4, [r2, #0]
 800b2de:	b003      	add	sp, #12
 800b2e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b2e4:	f000 bec2 	b.w	800c06c <__malloc_unlock>
 800b2e8:	42a3      	cmp	r3, r4
 800b2ea:	d908      	bls.n	800b2fe <_free_r+0x46>
 800b2ec:	6825      	ldr	r5, [r4, #0]
 800b2ee:	1961      	adds	r1, r4, r5
 800b2f0:	428b      	cmp	r3, r1
 800b2f2:	bf01      	itttt	eq
 800b2f4:	6819      	ldreq	r1, [r3, #0]
 800b2f6:	685b      	ldreq	r3, [r3, #4]
 800b2f8:	1949      	addeq	r1, r1, r5
 800b2fa:	6021      	streq	r1, [r4, #0]
 800b2fc:	e7ed      	b.n	800b2da <_free_r+0x22>
 800b2fe:	461a      	mov	r2, r3
 800b300:	685b      	ldr	r3, [r3, #4]
 800b302:	b10b      	cbz	r3, 800b308 <_free_r+0x50>
 800b304:	42a3      	cmp	r3, r4
 800b306:	d9fa      	bls.n	800b2fe <_free_r+0x46>
 800b308:	6811      	ldr	r1, [r2, #0]
 800b30a:	1855      	adds	r5, r2, r1
 800b30c:	42a5      	cmp	r5, r4
 800b30e:	d10b      	bne.n	800b328 <_free_r+0x70>
 800b310:	6824      	ldr	r4, [r4, #0]
 800b312:	4421      	add	r1, r4
 800b314:	1854      	adds	r4, r2, r1
 800b316:	42a3      	cmp	r3, r4
 800b318:	6011      	str	r1, [r2, #0]
 800b31a:	d1e0      	bne.n	800b2de <_free_r+0x26>
 800b31c:	681c      	ldr	r4, [r3, #0]
 800b31e:	685b      	ldr	r3, [r3, #4]
 800b320:	6053      	str	r3, [r2, #4]
 800b322:	4421      	add	r1, r4
 800b324:	6011      	str	r1, [r2, #0]
 800b326:	e7da      	b.n	800b2de <_free_r+0x26>
 800b328:	d902      	bls.n	800b330 <_free_r+0x78>
 800b32a:	230c      	movs	r3, #12
 800b32c:	6003      	str	r3, [r0, #0]
 800b32e:	e7d6      	b.n	800b2de <_free_r+0x26>
 800b330:	6825      	ldr	r5, [r4, #0]
 800b332:	1961      	adds	r1, r4, r5
 800b334:	428b      	cmp	r3, r1
 800b336:	bf04      	itt	eq
 800b338:	6819      	ldreq	r1, [r3, #0]
 800b33a:	685b      	ldreq	r3, [r3, #4]
 800b33c:	6063      	str	r3, [r4, #4]
 800b33e:	bf04      	itt	eq
 800b340:	1949      	addeq	r1, r1, r5
 800b342:	6021      	streq	r1, [r4, #0]
 800b344:	6054      	str	r4, [r2, #4]
 800b346:	e7ca      	b.n	800b2de <_free_r+0x26>
 800b348:	b003      	add	sp, #12
 800b34a:	bd30      	pop	{r4, r5, pc}
 800b34c:	20003408 	.word	0x20003408

0800b350 <sbrk_aligned>:
 800b350:	b570      	push	{r4, r5, r6, lr}
 800b352:	4e0e      	ldr	r6, [pc, #56]	; (800b38c <sbrk_aligned+0x3c>)
 800b354:	460c      	mov	r4, r1
 800b356:	6831      	ldr	r1, [r6, #0]
 800b358:	4605      	mov	r5, r0
 800b35a:	b911      	cbnz	r1, 800b362 <sbrk_aligned+0x12>
 800b35c:	f000 fb4c 	bl	800b9f8 <_sbrk_r>
 800b360:	6030      	str	r0, [r6, #0]
 800b362:	4621      	mov	r1, r4
 800b364:	4628      	mov	r0, r5
 800b366:	f000 fb47 	bl	800b9f8 <_sbrk_r>
 800b36a:	1c43      	adds	r3, r0, #1
 800b36c:	d00a      	beq.n	800b384 <sbrk_aligned+0x34>
 800b36e:	1cc4      	adds	r4, r0, #3
 800b370:	f024 0403 	bic.w	r4, r4, #3
 800b374:	42a0      	cmp	r0, r4
 800b376:	d007      	beq.n	800b388 <sbrk_aligned+0x38>
 800b378:	1a21      	subs	r1, r4, r0
 800b37a:	4628      	mov	r0, r5
 800b37c:	f000 fb3c 	bl	800b9f8 <_sbrk_r>
 800b380:	3001      	adds	r0, #1
 800b382:	d101      	bne.n	800b388 <sbrk_aligned+0x38>
 800b384:	f04f 34ff 	mov.w	r4, #4294967295
 800b388:	4620      	mov	r0, r4
 800b38a:	bd70      	pop	{r4, r5, r6, pc}
 800b38c:	2000340c 	.word	0x2000340c

0800b390 <_malloc_r>:
 800b390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b394:	1ccd      	adds	r5, r1, #3
 800b396:	f025 0503 	bic.w	r5, r5, #3
 800b39a:	3508      	adds	r5, #8
 800b39c:	2d0c      	cmp	r5, #12
 800b39e:	bf38      	it	cc
 800b3a0:	250c      	movcc	r5, #12
 800b3a2:	2d00      	cmp	r5, #0
 800b3a4:	4607      	mov	r7, r0
 800b3a6:	db01      	blt.n	800b3ac <_malloc_r+0x1c>
 800b3a8:	42a9      	cmp	r1, r5
 800b3aa:	d905      	bls.n	800b3b8 <_malloc_r+0x28>
 800b3ac:	230c      	movs	r3, #12
 800b3ae:	603b      	str	r3, [r7, #0]
 800b3b0:	2600      	movs	r6, #0
 800b3b2:	4630      	mov	r0, r6
 800b3b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3b8:	4e2e      	ldr	r6, [pc, #184]	; (800b474 <_malloc_r+0xe4>)
 800b3ba:	f000 fe51 	bl	800c060 <__malloc_lock>
 800b3be:	6833      	ldr	r3, [r6, #0]
 800b3c0:	461c      	mov	r4, r3
 800b3c2:	bb34      	cbnz	r4, 800b412 <_malloc_r+0x82>
 800b3c4:	4629      	mov	r1, r5
 800b3c6:	4638      	mov	r0, r7
 800b3c8:	f7ff ffc2 	bl	800b350 <sbrk_aligned>
 800b3cc:	1c43      	adds	r3, r0, #1
 800b3ce:	4604      	mov	r4, r0
 800b3d0:	d14d      	bne.n	800b46e <_malloc_r+0xde>
 800b3d2:	6834      	ldr	r4, [r6, #0]
 800b3d4:	4626      	mov	r6, r4
 800b3d6:	2e00      	cmp	r6, #0
 800b3d8:	d140      	bne.n	800b45c <_malloc_r+0xcc>
 800b3da:	6823      	ldr	r3, [r4, #0]
 800b3dc:	4631      	mov	r1, r6
 800b3de:	4638      	mov	r0, r7
 800b3e0:	eb04 0803 	add.w	r8, r4, r3
 800b3e4:	f000 fb08 	bl	800b9f8 <_sbrk_r>
 800b3e8:	4580      	cmp	r8, r0
 800b3ea:	d13a      	bne.n	800b462 <_malloc_r+0xd2>
 800b3ec:	6821      	ldr	r1, [r4, #0]
 800b3ee:	3503      	adds	r5, #3
 800b3f0:	1a6d      	subs	r5, r5, r1
 800b3f2:	f025 0503 	bic.w	r5, r5, #3
 800b3f6:	3508      	adds	r5, #8
 800b3f8:	2d0c      	cmp	r5, #12
 800b3fa:	bf38      	it	cc
 800b3fc:	250c      	movcc	r5, #12
 800b3fe:	4629      	mov	r1, r5
 800b400:	4638      	mov	r0, r7
 800b402:	f7ff ffa5 	bl	800b350 <sbrk_aligned>
 800b406:	3001      	adds	r0, #1
 800b408:	d02b      	beq.n	800b462 <_malloc_r+0xd2>
 800b40a:	6823      	ldr	r3, [r4, #0]
 800b40c:	442b      	add	r3, r5
 800b40e:	6023      	str	r3, [r4, #0]
 800b410:	e00e      	b.n	800b430 <_malloc_r+0xa0>
 800b412:	6822      	ldr	r2, [r4, #0]
 800b414:	1b52      	subs	r2, r2, r5
 800b416:	d41e      	bmi.n	800b456 <_malloc_r+0xc6>
 800b418:	2a0b      	cmp	r2, #11
 800b41a:	d916      	bls.n	800b44a <_malloc_r+0xba>
 800b41c:	1961      	adds	r1, r4, r5
 800b41e:	42a3      	cmp	r3, r4
 800b420:	6025      	str	r5, [r4, #0]
 800b422:	bf18      	it	ne
 800b424:	6059      	strne	r1, [r3, #4]
 800b426:	6863      	ldr	r3, [r4, #4]
 800b428:	bf08      	it	eq
 800b42a:	6031      	streq	r1, [r6, #0]
 800b42c:	5162      	str	r2, [r4, r5]
 800b42e:	604b      	str	r3, [r1, #4]
 800b430:	4638      	mov	r0, r7
 800b432:	f104 060b 	add.w	r6, r4, #11
 800b436:	f000 fe19 	bl	800c06c <__malloc_unlock>
 800b43a:	f026 0607 	bic.w	r6, r6, #7
 800b43e:	1d23      	adds	r3, r4, #4
 800b440:	1af2      	subs	r2, r6, r3
 800b442:	d0b6      	beq.n	800b3b2 <_malloc_r+0x22>
 800b444:	1b9b      	subs	r3, r3, r6
 800b446:	50a3      	str	r3, [r4, r2]
 800b448:	e7b3      	b.n	800b3b2 <_malloc_r+0x22>
 800b44a:	6862      	ldr	r2, [r4, #4]
 800b44c:	42a3      	cmp	r3, r4
 800b44e:	bf0c      	ite	eq
 800b450:	6032      	streq	r2, [r6, #0]
 800b452:	605a      	strne	r2, [r3, #4]
 800b454:	e7ec      	b.n	800b430 <_malloc_r+0xa0>
 800b456:	4623      	mov	r3, r4
 800b458:	6864      	ldr	r4, [r4, #4]
 800b45a:	e7b2      	b.n	800b3c2 <_malloc_r+0x32>
 800b45c:	4634      	mov	r4, r6
 800b45e:	6876      	ldr	r6, [r6, #4]
 800b460:	e7b9      	b.n	800b3d6 <_malloc_r+0x46>
 800b462:	230c      	movs	r3, #12
 800b464:	603b      	str	r3, [r7, #0]
 800b466:	4638      	mov	r0, r7
 800b468:	f000 fe00 	bl	800c06c <__malloc_unlock>
 800b46c:	e7a1      	b.n	800b3b2 <_malloc_r+0x22>
 800b46e:	6025      	str	r5, [r4, #0]
 800b470:	e7de      	b.n	800b430 <_malloc_r+0xa0>
 800b472:	bf00      	nop
 800b474:	20003408 	.word	0x20003408

0800b478 <__ssputs_r>:
 800b478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b47c:	688e      	ldr	r6, [r1, #8]
 800b47e:	429e      	cmp	r6, r3
 800b480:	4682      	mov	sl, r0
 800b482:	460c      	mov	r4, r1
 800b484:	4690      	mov	r8, r2
 800b486:	461f      	mov	r7, r3
 800b488:	d838      	bhi.n	800b4fc <__ssputs_r+0x84>
 800b48a:	898a      	ldrh	r2, [r1, #12]
 800b48c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b490:	d032      	beq.n	800b4f8 <__ssputs_r+0x80>
 800b492:	6825      	ldr	r5, [r4, #0]
 800b494:	6909      	ldr	r1, [r1, #16]
 800b496:	eba5 0901 	sub.w	r9, r5, r1
 800b49a:	6965      	ldr	r5, [r4, #20]
 800b49c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b4a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b4a4:	3301      	adds	r3, #1
 800b4a6:	444b      	add	r3, r9
 800b4a8:	106d      	asrs	r5, r5, #1
 800b4aa:	429d      	cmp	r5, r3
 800b4ac:	bf38      	it	cc
 800b4ae:	461d      	movcc	r5, r3
 800b4b0:	0553      	lsls	r3, r2, #21
 800b4b2:	d531      	bpl.n	800b518 <__ssputs_r+0xa0>
 800b4b4:	4629      	mov	r1, r5
 800b4b6:	f7ff ff6b 	bl	800b390 <_malloc_r>
 800b4ba:	4606      	mov	r6, r0
 800b4bc:	b950      	cbnz	r0, 800b4d4 <__ssputs_r+0x5c>
 800b4be:	230c      	movs	r3, #12
 800b4c0:	f8ca 3000 	str.w	r3, [sl]
 800b4c4:	89a3      	ldrh	r3, [r4, #12]
 800b4c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4ca:	81a3      	strh	r3, [r4, #12]
 800b4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b4d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4d4:	6921      	ldr	r1, [r4, #16]
 800b4d6:	464a      	mov	r2, r9
 800b4d8:	f7ff fa08 	bl	800a8ec <memcpy>
 800b4dc:	89a3      	ldrh	r3, [r4, #12]
 800b4de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b4e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4e6:	81a3      	strh	r3, [r4, #12]
 800b4e8:	6126      	str	r6, [r4, #16]
 800b4ea:	6165      	str	r5, [r4, #20]
 800b4ec:	444e      	add	r6, r9
 800b4ee:	eba5 0509 	sub.w	r5, r5, r9
 800b4f2:	6026      	str	r6, [r4, #0]
 800b4f4:	60a5      	str	r5, [r4, #8]
 800b4f6:	463e      	mov	r6, r7
 800b4f8:	42be      	cmp	r6, r7
 800b4fa:	d900      	bls.n	800b4fe <__ssputs_r+0x86>
 800b4fc:	463e      	mov	r6, r7
 800b4fe:	6820      	ldr	r0, [r4, #0]
 800b500:	4632      	mov	r2, r6
 800b502:	4641      	mov	r1, r8
 800b504:	f000 fd92 	bl	800c02c <memmove>
 800b508:	68a3      	ldr	r3, [r4, #8]
 800b50a:	1b9b      	subs	r3, r3, r6
 800b50c:	60a3      	str	r3, [r4, #8]
 800b50e:	6823      	ldr	r3, [r4, #0]
 800b510:	4433      	add	r3, r6
 800b512:	6023      	str	r3, [r4, #0]
 800b514:	2000      	movs	r0, #0
 800b516:	e7db      	b.n	800b4d0 <__ssputs_r+0x58>
 800b518:	462a      	mov	r2, r5
 800b51a:	f000 fdad 	bl	800c078 <_realloc_r>
 800b51e:	4606      	mov	r6, r0
 800b520:	2800      	cmp	r0, #0
 800b522:	d1e1      	bne.n	800b4e8 <__ssputs_r+0x70>
 800b524:	6921      	ldr	r1, [r4, #16]
 800b526:	4650      	mov	r0, sl
 800b528:	f7ff fec6 	bl	800b2b8 <_free_r>
 800b52c:	e7c7      	b.n	800b4be <__ssputs_r+0x46>
	...

0800b530 <_svfiprintf_r>:
 800b530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b534:	4698      	mov	r8, r3
 800b536:	898b      	ldrh	r3, [r1, #12]
 800b538:	061b      	lsls	r3, r3, #24
 800b53a:	b09d      	sub	sp, #116	; 0x74
 800b53c:	4607      	mov	r7, r0
 800b53e:	460d      	mov	r5, r1
 800b540:	4614      	mov	r4, r2
 800b542:	d50e      	bpl.n	800b562 <_svfiprintf_r+0x32>
 800b544:	690b      	ldr	r3, [r1, #16]
 800b546:	b963      	cbnz	r3, 800b562 <_svfiprintf_r+0x32>
 800b548:	2140      	movs	r1, #64	; 0x40
 800b54a:	f7ff ff21 	bl	800b390 <_malloc_r>
 800b54e:	6028      	str	r0, [r5, #0]
 800b550:	6128      	str	r0, [r5, #16]
 800b552:	b920      	cbnz	r0, 800b55e <_svfiprintf_r+0x2e>
 800b554:	230c      	movs	r3, #12
 800b556:	603b      	str	r3, [r7, #0]
 800b558:	f04f 30ff 	mov.w	r0, #4294967295
 800b55c:	e0d1      	b.n	800b702 <_svfiprintf_r+0x1d2>
 800b55e:	2340      	movs	r3, #64	; 0x40
 800b560:	616b      	str	r3, [r5, #20]
 800b562:	2300      	movs	r3, #0
 800b564:	9309      	str	r3, [sp, #36]	; 0x24
 800b566:	2320      	movs	r3, #32
 800b568:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b56c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b570:	2330      	movs	r3, #48	; 0x30
 800b572:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b71c <_svfiprintf_r+0x1ec>
 800b576:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b57a:	f04f 0901 	mov.w	r9, #1
 800b57e:	4623      	mov	r3, r4
 800b580:	469a      	mov	sl, r3
 800b582:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b586:	b10a      	cbz	r2, 800b58c <_svfiprintf_r+0x5c>
 800b588:	2a25      	cmp	r2, #37	; 0x25
 800b58a:	d1f9      	bne.n	800b580 <_svfiprintf_r+0x50>
 800b58c:	ebba 0b04 	subs.w	fp, sl, r4
 800b590:	d00b      	beq.n	800b5aa <_svfiprintf_r+0x7a>
 800b592:	465b      	mov	r3, fp
 800b594:	4622      	mov	r2, r4
 800b596:	4629      	mov	r1, r5
 800b598:	4638      	mov	r0, r7
 800b59a:	f7ff ff6d 	bl	800b478 <__ssputs_r>
 800b59e:	3001      	adds	r0, #1
 800b5a0:	f000 80aa 	beq.w	800b6f8 <_svfiprintf_r+0x1c8>
 800b5a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b5a6:	445a      	add	r2, fp
 800b5a8:	9209      	str	r2, [sp, #36]	; 0x24
 800b5aa:	f89a 3000 	ldrb.w	r3, [sl]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	f000 80a2 	beq.w	800b6f8 <_svfiprintf_r+0x1c8>
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	f04f 32ff 	mov.w	r2, #4294967295
 800b5ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5be:	f10a 0a01 	add.w	sl, sl, #1
 800b5c2:	9304      	str	r3, [sp, #16]
 800b5c4:	9307      	str	r3, [sp, #28]
 800b5c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b5ca:	931a      	str	r3, [sp, #104]	; 0x68
 800b5cc:	4654      	mov	r4, sl
 800b5ce:	2205      	movs	r2, #5
 800b5d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5d4:	4851      	ldr	r0, [pc, #324]	; (800b71c <_svfiprintf_r+0x1ec>)
 800b5d6:	f7f4 fe03 	bl	80001e0 <memchr>
 800b5da:	9a04      	ldr	r2, [sp, #16]
 800b5dc:	b9d8      	cbnz	r0, 800b616 <_svfiprintf_r+0xe6>
 800b5de:	06d0      	lsls	r0, r2, #27
 800b5e0:	bf44      	itt	mi
 800b5e2:	2320      	movmi	r3, #32
 800b5e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b5e8:	0711      	lsls	r1, r2, #28
 800b5ea:	bf44      	itt	mi
 800b5ec:	232b      	movmi	r3, #43	; 0x2b
 800b5ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b5f2:	f89a 3000 	ldrb.w	r3, [sl]
 800b5f6:	2b2a      	cmp	r3, #42	; 0x2a
 800b5f8:	d015      	beq.n	800b626 <_svfiprintf_r+0xf6>
 800b5fa:	9a07      	ldr	r2, [sp, #28]
 800b5fc:	4654      	mov	r4, sl
 800b5fe:	2000      	movs	r0, #0
 800b600:	f04f 0c0a 	mov.w	ip, #10
 800b604:	4621      	mov	r1, r4
 800b606:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b60a:	3b30      	subs	r3, #48	; 0x30
 800b60c:	2b09      	cmp	r3, #9
 800b60e:	d94e      	bls.n	800b6ae <_svfiprintf_r+0x17e>
 800b610:	b1b0      	cbz	r0, 800b640 <_svfiprintf_r+0x110>
 800b612:	9207      	str	r2, [sp, #28]
 800b614:	e014      	b.n	800b640 <_svfiprintf_r+0x110>
 800b616:	eba0 0308 	sub.w	r3, r0, r8
 800b61a:	fa09 f303 	lsl.w	r3, r9, r3
 800b61e:	4313      	orrs	r3, r2
 800b620:	9304      	str	r3, [sp, #16]
 800b622:	46a2      	mov	sl, r4
 800b624:	e7d2      	b.n	800b5cc <_svfiprintf_r+0x9c>
 800b626:	9b03      	ldr	r3, [sp, #12]
 800b628:	1d19      	adds	r1, r3, #4
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	9103      	str	r1, [sp, #12]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	bfbb      	ittet	lt
 800b632:	425b      	neglt	r3, r3
 800b634:	f042 0202 	orrlt.w	r2, r2, #2
 800b638:	9307      	strge	r3, [sp, #28]
 800b63a:	9307      	strlt	r3, [sp, #28]
 800b63c:	bfb8      	it	lt
 800b63e:	9204      	strlt	r2, [sp, #16]
 800b640:	7823      	ldrb	r3, [r4, #0]
 800b642:	2b2e      	cmp	r3, #46	; 0x2e
 800b644:	d10c      	bne.n	800b660 <_svfiprintf_r+0x130>
 800b646:	7863      	ldrb	r3, [r4, #1]
 800b648:	2b2a      	cmp	r3, #42	; 0x2a
 800b64a:	d135      	bne.n	800b6b8 <_svfiprintf_r+0x188>
 800b64c:	9b03      	ldr	r3, [sp, #12]
 800b64e:	1d1a      	adds	r2, r3, #4
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	9203      	str	r2, [sp, #12]
 800b654:	2b00      	cmp	r3, #0
 800b656:	bfb8      	it	lt
 800b658:	f04f 33ff 	movlt.w	r3, #4294967295
 800b65c:	3402      	adds	r4, #2
 800b65e:	9305      	str	r3, [sp, #20]
 800b660:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b72c <_svfiprintf_r+0x1fc>
 800b664:	7821      	ldrb	r1, [r4, #0]
 800b666:	2203      	movs	r2, #3
 800b668:	4650      	mov	r0, sl
 800b66a:	f7f4 fdb9 	bl	80001e0 <memchr>
 800b66e:	b140      	cbz	r0, 800b682 <_svfiprintf_r+0x152>
 800b670:	2340      	movs	r3, #64	; 0x40
 800b672:	eba0 000a 	sub.w	r0, r0, sl
 800b676:	fa03 f000 	lsl.w	r0, r3, r0
 800b67a:	9b04      	ldr	r3, [sp, #16]
 800b67c:	4303      	orrs	r3, r0
 800b67e:	3401      	adds	r4, #1
 800b680:	9304      	str	r3, [sp, #16]
 800b682:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b686:	4826      	ldr	r0, [pc, #152]	; (800b720 <_svfiprintf_r+0x1f0>)
 800b688:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b68c:	2206      	movs	r2, #6
 800b68e:	f7f4 fda7 	bl	80001e0 <memchr>
 800b692:	2800      	cmp	r0, #0
 800b694:	d038      	beq.n	800b708 <_svfiprintf_r+0x1d8>
 800b696:	4b23      	ldr	r3, [pc, #140]	; (800b724 <_svfiprintf_r+0x1f4>)
 800b698:	bb1b      	cbnz	r3, 800b6e2 <_svfiprintf_r+0x1b2>
 800b69a:	9b03      	ldr	r3, [sp, #12]
 800b69c:	3307      	adds	r3, #7
 800b69e:	f023 0307 	bic.w	r3, r3, #7
 800b6a2:	3308      	adds	r3, #8
 800b6a4:	9303      	str	r3, [sp, #12]
 800b6a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6a8:	4433      	add	r3, r6
 800b6aa:	9309      	str	r3, [sp, #36]	; 0x24
 800b6ac:	e767      	b.n	800b57e <_svfiprintf_r+0x4e>
 800b6ae:	fb0c 3202 	mla	r2, ip, r2, r3
 800b6b2:	460c      	mov	r4, r1
 800b6b4:	2001      	movs	r0, #1
 800b6b6:	e7a5      	b.n	800b604 <_svfiprintf_r+0xd4>
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	3401      	adds	r4, #1
 800b6bc:	9305      	str	r3, [sp, #20]
 800b6be:	4619      	mov	r1, r3
 800b6c0:	f04f 0c0a 	mov.w	ip, #10
 800b6c4:	4620      	mov	r0, r4
 800b6c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6ca:	3a30      	subs	r2, #48	; 0x30
 800b6cc:	2a09      	cmp	r2, #9
 800b6ce:	d903      	bls.n	800b6d8 <_svfiprintf_r+0x1a8>
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d0c5      	beq.n	800b660 <_svfiprintf_r+0x130>
 800b6d4:	9105      	str	r1, [sp, #20]
 800b6d6:	e7c3      	b.n	800b660 <_svfiprintf_r+0x130>
 800b6d8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6dc:	4604      	mov	r4, r0
 800b6de:	2301      	movs	r3, #1
 800b6e0:	e7f0      	b.n	800b6c4 <_svfiprintf_r+0x194>
 800b6e2:	ab03      	add	r3, sp, #12
 800b6e4:	9300      	str	r3, [sp, #0]
 800b6e6:	462a      	mov	r2, r5
 800b6e8:	4b0f      	ldr	r3, [pc, #60]	; (800b728 <_svfiprintf_r+0x1f8>)
 800b6ea:	a904      	add	r1, sp, #16
 800b6ec:	4638      	mov	r0, r7
 800b6ee:	f7fc f9ad 	bl	8007a4c <_printf_float>
 800b6f2:	1c42      	adds	r2, r0, #1
 800b6f4:	4606      	mov	r6, r0
 800b6f6:	d1d6      	bne.n	800b6a6 <_svfiprintf_r+0x176>
 800b6f8:	89ab      	ldrh	r3, [r5, #12]
 800b6fa:	065b      	lsls	r3, r3, #25
 800b6fc:	f53f af2c 	bmi.w	800b558 <_svfiprintf_r+0x28>
 800b700:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b702:	b01d      	add	sp, #116	; 0x74
 800b704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b708:	ab03      	add	r3, sp, #12
 800b70a:	9300      	str	r3, [sp, #0]
 800b70c:	462a      	mov	r2, r5
 800b70e:	4b06      	ldr	r3, [pc, #24]	; (800b728 <_svfiprintf_r+0x1f8>)
 800b710:	a904      	add	r1, sp, #16
 800b712:	4638      	mov	r0, r7
 800b714:	f7fc fc3e 	bl	8007f94 <_printf_i>
 800b718:	e7eb      	b.n	800b6f2 <_svfiprintf_r+0x1c2>
 800b71a:	bf00      	nop
 800b71c:	0800c894 	.word	0x0800c894
 800b720:	0800c89e 	.word	0x0800c89e
 800b724:	08007a4d 	.word	0x08007a4d
 800b728:	0800b479 	.word	0x0800b479
 800b72c:	0800c89a 	.word	0x0800c89a

0800b730 <__sfputc_r>:
 800b730:	6893      	ldr	r3, [r2, #8]
 800b732:	3b01      	subs	r3, #1
 800b734:	2b00      	cmp	r3, #0
 800b736:	b410      	push	{r4}
 800b738:	6093      	str	r3, [r2, #8]
 800b73a:	da08      	bge.n	800b74e <__sfputc_r+0x1e>
 800b73c:	6994      	ldr	r4, [r2, #24]
 800b73e:	42a3      	cmp	r3, r4
 800b740:	db01      	blt.n	800b746 <__sfputc_r+0x16>
 800b742:	290a      	cmp	r1, #10
 800b744:	d103      	bne.n	800b74e <__sfputc_r+0x1e>
 800b746:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b74a:	f000 b979 	b.w	800ba40 <__swbuf_r>
 800b74e:	6813      	ldr	r3, [r2, #0]
 800b750:	1c58      	adds	r0, r3, #1
 800b752:	6010      	str	r0, [r2, #0]
 800b754:	7019      	strb	r1, [r3, #0]
 800b756:	4608      	mov	r0, r1
 800b758:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b75c:	4770      	bx	lr

0800b75e <__sfputs_r>:
 800b75e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b760:	4606      	mov	r6, r0
 800b762:	460f      	mov	r7, r1
 800b764:	4614      	mov	r4, r2
 800b766:	18d5      	adds	r5, r2, r3
 800b768:	42ac      	cmp	r4, r5
 800b76a:	d101      	bne.n	800b770 <__sfputs_r+0x12>
 800b76c:	2000      	movs	r0, #0
 800b76e:	e007      	b.n	800b780 <__sfputs_r+0x22>
 800b770:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b774:	463a      	mov	r2, r7
 800b776:	4630      	mov	r0, r6
 800b778:	f7ff ffda 	bl	800b730 <__sfputc_r>
 800b77c:	1c43      	adds	r3, r0, #1
 800b77e:	d1f3      	bne.n	800b768 <__sfputs_r+0xa>
 800b780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b784 <_vfiprintf_r>:
 800b784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b788:	460d      	mov	r5, r1
 800b78a:	b09d      	sub	sp, #116	; 0x74
 800b78c:	4614      	mov	r4, r2
 800b78e:	4698      	mov	r8, r3
 800b790:	4606      	mov	r6, r0
 800b792:	b118      	cbz	r0, 800b79c <_vfiprintf_r+0x18>
 800b794:	6983      	ldr	r3, [r0, #24]
 800b796:	b90b      	cbnz	r3, 800b79c <_vfiprintf_r+0x18>
 800b798:	f000 fb42 	bl	800be20 <__sinit>
 800b79c:	4b89      	ldr	r3, [pc, #548]	; (800b9c4 <_vfiprintf_r+0x240>)
 800b79e:	429d      	cmp	r5, r3
 800b7a0:	d11b      	bne.n	800b7da <_vfiprintf_r+0x56>
 800b7a2:	6875      	ldr	r5, [r6, #4]
 800b7a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b7a6:	07d9      	lsls	r1, r3, #31
 800b7a8:	d405      	bmi.n	800b7b6 <_vfiprintf_r+0x32>
 800b7aa:	89ab      	ldrh	r3, [r5, #12]
 800b7ac:	059a      	lsls	r2, r3, #22
 800b7ae:	d402      	bmi.n	800b7b6 <_vfiprintf_r+0x32>
 800b7b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b7b2:	f000 fbd3 	bl	800bf5c <__retarget_lock_acquire_recursive>
 800b7b6:	89ab      	ldrh	r3, [r5, #12]
 800b7b8:	071b      	lsls	r3, r3, #28
 800b7ba:	d501      	bpl.n	800b7c0 <_vfiprintf_r+0x3c>
 800b7bc:	692b      	ldr	r3, [r5, #16]
 800b7be:	b9eb      	cbnz	r3, 800b7fc <_vfiprintf_r+0x78>
 800b7c0:	4629      	mov	r1, r5
 800b7c2:	4630      	mov	r0, r6
 800b7c4:	f000 f99c 	bl	800bb00 <__swsetup_r>
 800b7c8:	b1c0      	cbz	r0, 800b7fc <_vfiprintf_r+0x78>
 800b7ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b7cc:	07dc      	lsls	r4, r3, #31
 800b7ce:	d50e      	bpl.n	800b7ee <_vfiprintf_r+0x6a>
 800b7d0:	f04f 30ff 	mov.w	r0, #4294967295
 800b7d4:	b01d      	add	sp, #116	; 0x74
 800b7d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7da:	4b7b      	ldr	r3, [pc, #492]	; (800b9c8 <_vfiprintf_r+0x244>)
 800b7dc:	429d      	cmp	r5, r3
 800b7de:	d101      	bne.n	800b7e4 <_vfiprintf_r+0x60>
 800b7e0:	68b5      	ldr	r5, [r6, #8]
 800b7e2:	e7df      	b.n	800b7a4 <_vfiprintf_r+0x20>
 800b7e4:	4b79      	ldr	r3, [pc, #484]	; (800b9cc <_vfiprintf_r+0x248>)
 800b7e6:	429d      	cmp	r5, r3
 800b7e8:	bf08      	it	eq
 800b7ea:	68f5      	ldreq	r5, [r6, #12]
 800b7ec:	e7da      	b.n	800b7a4 <_vfiprintf_r+0x20>
 800b7ee:	89ab      	ldrh	r3, [r5, #12]
 800b7f0:	0598      	lsls	r0, r3, #22
 800b7f2:	d4ed      	bmi.n	800b7d0 <_vfiprintf_r+0x4c>
 800b7f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b7f6:	f000 fbb2 	bl	800bf5e <__retarget_lock_release_recursive>
 800b7fa:	e7e9      	b.n	800b7d0 <_vfiprintf_r+0x4c>
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	9309      	str	r3, [sp, #36]	; 0x24
 800b800:	2320      	movs	r3, #32
 800b802:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b806:	f8cd 800c 	str.w	r8, [sp, #12]
 800b80a:	2330      	movs	r3, #48	; 0x30
 800b80c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b9d0 <_vfiprintf_r+0x24c>
 800b810:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b814:	f04f 0901 	mov.w	r9, #1
 800b818:	4623      	mov	r3, r4
 800b81a:	469a      	mov	sl, r3
 800b81c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b820:	b10a      	cbz	r2, 800b826 <_vfiprintf_r+0xa2>
 800b822:	2a25      	cmp	r2, #37	; 0x25
 800b824:	d1f9      	bne.n	800b81a <_vfiprintf_r+0x96>
 800b826:	ebba 0b04 	subs.w	fp, sl, r4
 800b82a:	d00b      	beq.n	800b844 <_vfiprintf_r+0xc0>
 800b82c:	465b      	mov	r3, fp
 800b82e:	4622      	mov	r2, r4
 800b830:	4629      	mov	r1, r5
 800b832:	4630      	mov	r0, r6
 800b834:	f7ff ff93 	bl	800b75e <__sfputs_r>
 800b838:	3001      	adds	r0, #1
 800b83a:	f000 80aa 	beq.w	800b992 <_vfiprintf_r+0x20e>
 800b83e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b840:	445a      	add	r2, fp
 800b842:	9209      	str	r2, [sp, #36]	; 0x24
 800b844:	f89a 3000 	ldrb.w	r3, [sl]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	f000 80a2 	beq.w	800b992 <_vfiprintf_r+0x20e>
 800b84e:	2300      	movs	r3, #0
 800b850:	f04f 32ff 	mov.w	r2, #4294967295
 800b854:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b858:	f10a 0a01 	add.w	sl, sl, #1
 800b85c:	9304      	str	r3, [sp, #16]
 800b85e:	9307      	str	r3, [sp, #28]
 800b860:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b864:	931a      	str	r3, [sp, #104]	; 0x68
 800b866:	4654      	mov	r4, sl
 800b868:	2205      	movs	r2, #5
 800b86a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b86e:	4858      	ldr	r0, [pc, #352]	; (800b9d0 <_vfiprintf_r+0x24c>)
 800b870:	f7f4 fcb6 	bl	80001e0 <memchr>
 800b874:	9a04      	ldr	r2, [sp, #16]
 800b876:	b9d8      	cbnz	r0, 800b8b0 <_vfiprintf_r+0x12c>
 800b878:	06d1      	lsls	r1, r2, #27
 800b87a:	bf44      	itt	mi
 800b87c:	2320      	movmi	r3, #32
 800b87e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b882:	0713      	lsls	r3, r2, #28
 800b884:	bf44      	itt	mi
 800b886:	232b      	movmi	r3, #43	; 0x2b
 800b888:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b88c:	f89a 3000 	ldrb.w	r3, [sl]
 800b890:	2b2a      	cmp	r3, #42	; 0x2a
 800b892:	d015      	beq.n	800b8c0 <_vfiprintf_r+0x13c>
 800b894:	9a07      	ldr	r2, [sp, #28]
 800b896:	4654      	mov	r4, sl
 800b898:	2000      	movs	r0, #0
 800b89a:	f04f 0c0a 	mov.w	ip, #10
 800b89e:	4621      	mov	r1, r4
 800b8a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b8a4:	3b30      	subs	r3, #48	; 0x30
 800b8a6:	2b09      	cmp	r3, #9
 800b8a8:	d94e      	bls.n	800b948 <_vfiprintf_r+0x1c4>
 800b8aa:	b1b0      	cbz	r0, 800b8da <_vfiprintf_r+0x156>
 800b8ac:	9207      	str	r2, [sp, #28]
 800b8ae:	e014      	b.n	800b8da <_vfiprintf_r+0x156>
 800b8b0:	eba0 0308 	sub.w	r3, r0, r8
 800b8b4:	fa09 f303 	lsl.w	r3, r9, r3
 800b8b8:	4313      	orrs	r3, r2
 800b8ba:	9304      	str	r3, [sp, #16]
 800b8bc:	46a2      	mov	sl, r4
 800b8be:	e7d2      	b.n	800b866 <_vfiprintf_r+0xe2>
 800b8c0:	9b03      	ldr	r3, [sp, #12]
 800b8c2:	1d19      	adds	r1, r3, #4
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	9103      	str	r1, [sp, #12]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	bfbb      	ittet	lt
 800b8cc:	425b      	neglt	r3, r3
 800b8ce:	f042 0202 	orrlt.w	r2, r2, #2
 800b8d2:	9307      	strge	r3, [sp, #28]
 800b8d4:	9307      	strlt	r3, [sp, #28]
 800b8d6:	bfb8      	it	lt
 800b8d8:	9204      	strlt	r2, [sp, #16]
 800b8da:	7823      	ldrb	r3, [r4, #0]
 800b8dc:	2b2e      	cmp	r3, #46	; 0x2e
 800b8de:	d10c      	bne.n	800b8fa <_vfiprintf_r+0x176>
 800b8e0:	7863      	ldrb	r3, [r4, #1]
 800b8e2:	2b2a      	cmp	r3, #42	; 0x2a
 800b8e4:	d135      	bne.n	800b952 <_vfiprintf_r+0x1ce>
 800b8e6:	9b03      	ldr	r3, [sp, #12]
 800b8e8:	1d1a      	adds	r2, r3, #4
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	9203      	str	r2, [sp, #12]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	bfb8      	it	lt
 800b8f2:	f04f 33ff 	movlt.w	r3, #4294967295
 800b8f6:	3402      	adds	r4, #2
 800b8f8:	9305      	str	r3, [sp, #20]
 800b8fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b9e0 <_vfiprintf_r+0x25c>
 800b8fe:	7821      	ldrb	r1, [r4, #0]
 800b900:	2203      	movs	r2, #3
 800b902:	4650      	mov	r0, sl
 800b904:	f7f4 fc6c 	bl	80001e0 <memchr>
 800b908:	b140      	cbz	r0, 800b91c <_vfiprintf_r+0x198>
 800b90a:	2340      	movs	r3, #64	; 0x40
 800b90c:	eba0 000a 	sub.w	r0, r0, sl
 800b910:	fa03 f000 	lsl.w	r0, r3, r0
 800b914:	9b04      	ldr	r3, [sp, #16]
 800b916:	4303      	orrs	r3, r0
 800b918:	3401      	adds	r4, #1
 800b91a:	9304      	str	r3, [sp, #16]
 800b91c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b920:	482c      	ldr	r0, [pc, #176]	; (800b9d4 <_vfiprintf_r+0x250>)
 800b922:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b926:	2206      	movs	r2, #6
 800b928:	f7f4 fc5a 	bl	80001e0 <memchr>
 800b92c:	2800      	cmp	r0, #0
 800b92e:	d03f      	beq.n	800b9b0 <_vfiprintf_r+0x22c>
 800b930:	4b29      	ldr	r3, [pc, #164]	; (800b9d8 <_vfiprintf_r+0x254>)
 800b932:	bb1b      	cbnz	r3, 800b97c <_vfiprintf_r+0x1f8>
 800b934:	9b03      	ldr	r3, [sp, #12]
 800b936:	3307      	adds	r3, #7
 800b938:	f023 0307 	bic.w	r3, r3, #7
 800b93c:	3308      	adds	r3, #8
 800b93e:	9303      	str	r3, [sp, #12]
 800b940:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b942:	443b      	add	r3, r7
 800b944:	9309      	str	r3, [sp, #36]	; 0x24
 800b946:	e767      	b.n	800b818 <_vfiprintf_r+0x94>
 800b948:	fb0c 3202 	mla	r2, ip, r2, r3
 800b94c:	460c      	mov	r4, r1
 800b94e:	2001      	movs	r0, #1
 800b950:	e7a5      	b.n	800b89e <_vfiprintf_r+0x11a>
 800b952:	2300      	movs	r3, #0
 800b954:	3401      	adds	r4, #1
 800b956:	9305      	str	r3, [sp, #20]
 800b958:	4619      	mov	r1, r3
 800b95a:	f04f 0c0a 	mov.w	ip, #10
 800b95e:	4620      	mov	r0, r4
 800b960:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b964:	3a30      	subs	r2, #48	; 0x30
 800b966:	2a09      	cmp	r2, #9
 800b968:	d903      	bls.n	800b972 <_vfiprintf_r+0x1ee>
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d0c5      	beq.n	800b8fa <_vfiprintf_r+0x176>
 800b96e:	9105      	str	r1, [sp, #20]
 800b970:	e7c3      	b.n	800b8fa <_vfiprintf_r+0x176>
 800b972:	fb0c 2101 	mla	r1, ip, r1, r2
 800b976:	4604      	mov	r4, r0
 800b978:	2301      	movs	r3, #1
 800b97a:	e7f0      	b.n	800b95e <_vfiprintf_r+0x1da>
 800b97c:	ab03      	add	r3, sp, #12
 800b97e:	9300      	str	r3, [sp, #0]
 800b980:	462a      	mov	r2, r5
 800b982:	4b16      	ldr	r3, [pc, #88]	; (800b9dc <_vfiprintf_r+0x258>)
 800b984:	a904      	add	r1, sp, #16
 800b986:	4630      	mov	r0, r6
 800b988:	f7fc f860 	bl	8007a4c <_printf_float>
 800b98c:	4607      	mov	r7, r0
 800b98e:	1c78      	adds	r0, r7, #1
 800b990:	d1d6      	bne.n	800b940 <_vfiprintf_r+0x1bc>
 800b992:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b994:	07d9      	lsls	r1, r3, #31
 800b996:	d405      	bmi.n	800b9a4 <_vfiprintf_r+0x220>
 800b998:	89ab      	ldrh	r3, [r5, #12]
 800b99a:	059a      	lsls	r2, r3, #22
 800b99c:	d402      	bmi.n	800b9a4 <_vfiprintf_r+0x220>
 800b99e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b9a0:	f000 fadd 	bl	800bf5e <__retarget_lock_release_recursive>
 800b9a4:	89ab      	ldrh	r3, [r5, #12]
 800b9a6:	065b      	lsls	r3, r3, #25
 800b9a8:	f53f af12 	bmi.w	800b7d0 <_vfiprintf_r+0x4c>
 800b9ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b9ae:	e711      	b.n	800b7d4 <_vfiprintf_r+0x50>
 800b9b0:	ab03      	add	r3, sp, #12
 800b9b2:	9300      	str	r3, [sp, #0]
 800b9b4:	462a      	mov	r2, r5
 800b9b6:	4b09      	ldr	r3, [pc, #36]	; (800b9dc <_vfiprintf_r+0x258>)
 800b9b8:	a904      	add	r1, sp, #16
 800b9ba:	4630      	mov	r0, r6
 800b9bc:	f7fc faea 	bl	8007f94 <_printf_i>
 800b9c0:	e7e4      	b.n	800b98c <_vfiprintf_r+0x208>
 800b9c2:	bf00      	nop
 800b9c4:	0800c8c8 	.word	0x0800c8c8
 800b9c8:	0800c8e8 	.word	0x0800c8e8
 800b9cc:	0800c8a8 	.word	0x0800c8a8
 800b9d0:	0800c894 	.word	0x0800c894
 800b9d4:	0800c89e 	.word	0x0800c89e
 800b9d8:	08007a4d 	.word	0x08007a4d
 800b9dc:	0800b75f 	.word	0x0800b75f
 800b9e0:	0800c89a 	.word	0x0800c89a
 800b9e4:	00000000 	.word	0x00000000

0800b9e8 <nan>:
 800b9e8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b9f0 <nan+0x8>
 800b9ec:	4770      	bx	lr
 800b9ee:	bf00      	nop
 800b9f0:	00000000 	.word	0x00000000
 800b9f4:	7ff80000 	.word	0x7ff80000

0800b9f8 <_sbrk_r>:
 800b9f8:	b538      	push	{r3, r4, r5, lr}
 800b9fa:	4d06      	ldr	r5, [pc, #24]	; (800ba14 <_sbrk_r+0x1c>)
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	4604      	mov	r4, r0
 800ba00:	4608      	mov	r0, r1
 800ba02:	602b      	str	r3, [r5, #0]
 800ba04:	f7f8 fc1a 	bl	800423c <_sbrk>
 800ba08:	1c43      	adds	r3, r0, #1
 800ba0a:	d102      	bne.n	800ba12 <_sbrk_r+0x1a>
 800ba0c:	682b      	ldr	r3, [r5, #0]
 800ba0e:	b103      	cbz	r3, 800ba12 <_sbrk_r+0x1a>
 800ba10:	6023      	str	r3, [r4, #0]
 800ba12:	bd38      	pop	{r3, r4, r5, pc}
 800ba14:	20003414 	.word	0x20003414

0800ba18 <strncmp>:
 800ba18:	b510      	push	{r4, lr}
 800ba1a:	b17a      	cbz	r2, 800ba3c <strncmp+0x24>
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	3901      	subs	r1, #1
 800ba20:	1884      	adds	r4, r0, r2
 800ba22:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ba26:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ba2a:	4290      	cmp	r0, r2
 800ba2c:	d101      	bne.n	800ba32 <strncmp+0x1a>
 800ba2e:	42a3      	cmp	r3, r4
 800ba30:	d101      	bne.n	800ba36 <strncmp+0x1e>
 800ba32:	1a80      	subs	r0, r0, r2
 800ba34:	bd10      	pop	{r4, pc}
 800ba36:	2800      	cmp	r0, #0
 800ba38:	d1f3      	bne.n	800ba22 <strncmp+0xa>
 800ba3a:	e7fa      	b.n	800ba32 <strncmp+0x1a>
 800ba3c:	4610      	mov	r0, r2
 800ba3e:	e7f9      	b.n	800ba34 <strncmp+0x1c>

0800ba40 <__swbuf_r>:
 800ba40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba42:	460e      	mov	r6, r1
 800ba44:	4614      	mov	r4, r2
 800ba46:	4605      	mov	r5, r0
 800ba48:	b118      	cbz	r0, 800ba52 <__swbuf_r+0x12>
 800ba4a:	6983      	ldr	r3, [r0, #24]
 800ba4c:	b90b      	cbnz	r3, 800ba52 <__swbuf_r+0x12>
 800ba4e:	f000 f9e7 	bl	800be20 <__sinit>
 800ba52:	4b21      	ldr	r3, [pc, #132]	; (800bad8 <__swbuf_r+0x98>)
 800ba54:	429c      	cmp	r4, r3
 800ba56:	d12b      	bne.n	800bab0 <__swbuf_r+0x70>
 800ba58:	686c      	ldr	r4, [r5, #4]
 800ba5a:	69a3      	ldr	r3, [r4, #24]
 800ba5c:	60a3      	str	r3, [r4, #8]
 800ba5e:	89a3      	ldrh	r3, [r4, #12]
 800ba60:	071a      	lsls	r2, r3, #28
 800ba62:	d52f      	bpl.n	800bac4 <__swbuf_r+0x84>
 800ba64:	6923      	ldr	r3, [r4, #16]
 800ba66:	b36b      	cbz	r3, 800bac4 <__swbuf_r+0x84>
 800ba68:	6923      	ldr	r3, [r4, #16]
 800ba6a:	6820      	ldr	r0, [r4, #0]
 800ba6c:	1ac0      	subs	r0, r0, r3
 800ba6e:	6963      	ldr	r3, [r4, #20]
 800ba70:	b2f6      	uxtb	r6, r6
 800ba72:	4283      	cmp	r3, r0
 800ba74:	4637      	mov	r7, r6
 800ba76:	dc04      	bgt.n	800ba82 <__swbuf_r+0x42>
 800ba78:	4621      	mov	r1, r4
 800ba7a:	4628      	mov	r0, r5
 800ba7c:	f000 f93c 	bl	800bcf8 <_fflush_r>
 800ba80:	bb30      	cbnz	r0, 800bad0 <__swbuf_r+0x90>
 800ba82:	68a3      	ldr	r3, [r4, #8]
 800ba84:	3b01      	subs	r3, #1
 800ba86:	60a3      	str	r3, [r4, #8]
 800ba88:	6823      	ldr	r3, [r4, #0]
 800ba8a:	1c5a      	adds	r2, r3, #1
 800ba8c:	6022      	str	r2, [r4, #0]
 800ba8e:	701e      	strb	r6, [r3, #0]
 800ba90:	6963      	ldr	r3, [r4, #20]
 800ba92:	3001      	adds	r0, #1
 800ba94:	4283      	cmp	r3, r0
 800ba96:	d004      	beq.n	800baa2 <__swbuf_r+0x62>
 800ba98:	89a3      	ldrh	r3, [r4, #12]
 800ba9a:	07db      	lsls	r3, r3, #31
 800ba9c:	d506      	bpl.n	800baac <__swbuf_r+0x6c>
 800ba9e:	2e0a      	cmp	r6, #10
 800baa0:	d104      	bne.n	800baac <__swbuf_r+0x6c>
 800baa2:	4621      	mov	r1, r4
 800baa4:	4628      	mov	r0, r5
 800baa6:	f000 f927 	bl	800bcf8 <_fflush_r>
 800baaa:	b988      	cbnz	r0, 800bad0 <__swbuf_r+0x90>
 800baac:	4638      	mov	r0, r7
 800baae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bab0:	4b0a      	ldr	r3, [pc, #40]	; (800badc <__swbuf_r+0x9c>)
 800bab2:	429c      	cmp	r4, r3
 800bab4:	d101      	bne.n	800baba <__swbuf_r+0x7a>
 800bab6:	68ac      	ldr	r4, [r5, #8]
 800bab8:	e7cf      	b.n	800ba5a <__swbuf_r+0x1a>
 800baba:	4b09      	ldr	r3, [pc, #36]	; (800bae0 <__swbuf_r+0xa0>)
 800babc:	429c      	cmp	r4, r3
 800babe:	bf08      	it	eq
 800bac0:	68ec      	ldreq	r4, [r5, #12]
 800bac2:	e7ca      	b.n	800ba5a <__swbuf_r+0x1a>
 800bac4:	4621      	mov	r1, r4
 800bac6:	4628      	mov	r0, r5
 800bac8:	f000 f81a 	bl	800bb00 <__swsetup_r>
 800bacc:	2800      	cmp	r0, #0
 800bace:	d0cb      	beq.n	800ba68 <__swbuf_r+0x28>
 800bad0:	f04f 37ff 	mov.w	r7, #4294967295
 800bad4:	e7ea      	b.n	800baac <__swbuf_r+0x6c>
 800bad6:	bf00      	nop
 800bad8:	0800c8c8 	.word	0x0800c8c8
 800badc:	0800c8e8 	.word	0x0800c8e8
 800bae0:	0800c8a8 	.word	0x0800c8a8

0800bae4 <__ascii_wctomb>:
 800bae4:	b149      	cbz	r1, 800bafa <__ascii_wctomb+0x16>
 800bae6:	2aff      	cmp	r2, #255	; 0xff
 800bae8:	bf85      	ittet	hi
 800baea:	238a      	movhi	r3, #138	; 0x8a
 800baec:	6003      	strhi	r3, [r0, #0]
 800baee:	700a      	strbls	r2, [r1, #0]
 800baf0:	f04f 30ff 	movhi.w	r0, #4294967295
 800baf4:	bf98      	it	ls
 800baf6:	2001      	movls	r0, #1
 800baf8:	4770      	bx	lr
 800bafa:	4608      	mov	r0, r1
 800bafc:	4770      	bx	lr
	...

0800bb00 <__swsetup_r>:
 800bb00:	4b32      	ldr	r3, [pc, #200]	; (800bbcc <__swsetup_r+0xcc>)
 800bb02:	b570      	push	{r4, r5, r6, lr}
 800bb04:	681d      	ldr	r5, [r3, #0]
 800bb06:	4606      	mov	r6, r0
 800bb08:	460c      	mov	r4, r1
 800bb0a:	b125      	cbz	r5, 800bb16 <__swsetup_r+0x16>
 800bb0c:	69ab      	ldr	r3, [r5, #24]
 800bb0e:	b913      	cbnz	r3, 800bb16 <__swsetup_r+0x16>
 800bb10:	4628      	mov	r0, r5
 800bb12:	f000 f985 	bl	800be20 <__sinit>
 800bb16:	4b2e      	ldr	r3, [pc, #184]	; (800bbd0 <__swsetup_r+0xd0>)
 800bb18:	429c      	cmp	r4, r3
 800bb1a:	d10f      	bne.n	800bb3c <__swsetup_r+0x3c>
 800bb1c:	686c      	ldr	r4, [r5, #4]
 800bb1e:	89a3      	ldrh	r3, [r4, #12]
 800bb20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bb24:	0719      	lsls	r1, r3, #28
 800bb26:	d42c      	bmi.n	800bb82 <__swsetup_r+0x82>
 800bb28:	06dd      	lsls	r5, r3, #27
 800bb2a:	d411      	bmi.n	800bb50 <__swsetup_r+0x50>
 800bb2c:	2309      	movs	r3, #9
 800bb2e:	6033      	str	r3, [r6, #0]
 800bb30:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bb34:	81a3      	strh	r3, [r4, #12]
 800bb36:	f04f 30ff 	mov.w	r0, #4294967295
 800bb3a:	e03e      	b.n	800bbba <__swsetup_r+0xba>
 800bb3c:	4b25      	ldr	r3, [pc, #148]	; (800bbd4 <__swsetup_r+0xd4>)
 800bb3e:	429c      	cmp	r4, r3
 800bb40:	d101      	bne.n	800bb46 <__swsetup_r+0x46>
 800bb42:	68ac      	ldr	r4, [r5, #8]
 800bb44:	e7eb      	b.n	800bb1e <__swsetup_r+0x1e>
 800bb46:	4b24      	ldr	r3, [pc, #144]	; (800bbd8 <__swsetup_r+0xd8>)
 800bb48:	429c      	cmp	r4, r3
 800bb4a:	bf08      	it	eq
 800bb4c:	68ec      	ldreq	r4, [r5, #12]
 800bb4e:	e7e6      	b.n	800bb1e <__swsetup_r+0x1e>
 800bb50:	0758      	lsls	r0, r3, #29
 800bb52:	d512      	bpl.n	800bb7a <__swsetup_r+0x7a>
 800bb54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bb56:	b141      	cbz	r1, 800bb6a <__swsetup_r+0x6a>
 800bb58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bb5c:	4299      	cmp	r1, r3
 800bb5e:	d002      	beq.n	800bb66 <__swsetup_r+0x66>
 800bb60:	4630      	mov	r0, r6
 800bb62:	f7ff fba9 	bl	800b2b8 <_free_r>
 800bb66:	2300      	movs	r3, #0
 800bb68:	6363      	str	r3, [r4, #52]	; 0x34
 800bb6a:	89a3      	ldrh	r3, [r4, #12]
 800bb6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bb70:	81a3      	strh	r3, [r4, #12]
 800bb72:	2300      	movs	r3, #0
 800bb74:	6063      	str	r3, [r4, #4]
 800bb76:	6923      	ldr	r3, [r4, #16]
 800bb78:	6023      	str	r3, [r4, #0]
 800bb7a:	89a3      	ldrh	r3, [r4, #12]
 800bb7c:	f043 0308 	orr.w	r3, r3, #8
 800bb80:	81a3      	strh	r3, [r4, #12]
 800bb82:	6923      	ldr	r3, [r4, #16]
 800bb84:	b94b      	cbnz	r3, 800bb9a <__swsetup_r+0x9a>
 800bb86:	89a3      	ldrh	r3, [r4, #12]
 800bb88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bb8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bb90:	d003      	beq.n	800bb9a <__swsetup_r+0x9a>
 800bb92:	4621      	mov	r1, r4
 800bb94:	4630      	mov	r0, r6
 800bb96:	f000 fa09 	bl	800bfac <__smakebuf_r>
 800bb9a:	89a0      	ldrh	r0, [r4, #12]
 800bb9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bba0:	f010 0301 	ands.w	r3, r0, #1
 800bba4:	d00a      	beq.n	800bbbc <__swsetup_r+0xbc>
 800bba6:	2300      	movs	r3, #0
 800bba8:	60a3      	str	r3, [r4, #8]
 800bbaa:	6963      	ldr	r3, [r4, #20]
 800bbac:	425b      	negs	r3, r3
 800bbae:	61a3      	str	r3, [r4, #24]
 800bbb0:	6923      	ldr	r3, [r4, #16]
 800bbb2:	b943      	cbnz	r3, 800bbc6 <__swsetup_r+0xc6>
 800bbb4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bbb8:	d1ba      	bne.n	800bb30 <__swsetup_r+0x30>
 800bbba:	bd70      	pop	{r4, r5, r6, pc}
 800bbbc:	0781      	lsls	r1, r0, #30
 800bbbe:	bf58      	it	pl
 800bbc0:	6963      	ldrpl	r3, [r4, #20]
 800bbc2:	60a3      	str	r3, [r4, #8]
 800bbc4:	e7f4      	b.n	800bbb0 <__swsetup_r+0xb0>
 800bbc6:	2000      	movs	r0, #0
 800bbc8:	e7f7      	b.n	800bbba <__swsetup_r+0xba>
 800bbca:	bf00      	nop
 800bbcc:	2000001c 	.word	0x2000001c
 800bbd0:	0800c8c8 	.word	0x0800c8c8
 800bbd4:	0800c8e8 	.word	0x0800c8e8
 800bbd8:	0800c8a8 	.word	0x0800c8a8

0800bbdc <abort>:
 800bbdc:	b508      	push	{r3, lr}
 800bbde:	2006      	movs	r0, #6
 800bbe0:	f000 faa2 	bl	800c128 <raise>
 800bbe4:	2001      	movs	r0, #1
 800bbe6:	f7f8 fab1 	bl	800414c <_exit>
	...

0800bbec <__sflush_r>:
 800bbec:	898a      	ldrh	r2, [r1, #12]
 800bbee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbf2:	4605      	mov	r5, r0
 800bbf4:	0710      	lsls	r0, r2, #28
 800bbf6:	460c      	mov	r4, r1
 800bbf8:	d458      	bmi.n	800bcac <__sflush_r+0xc0>
 800bbfa:	684b      	ldr	r3, [r1, #4]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	dc05      	bgt.n	800bc0c <__sflush_r+0x20>
 800bc00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	dc02      	bgt.n	800bc0c <__sflush_r+0x20>
 800bc06:	2000      	movs	r0, #0
 800bc08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bc0e:	2e00      	cmp	r6, #0
 800bc10:	d0f9      	beq.n	800bc06 <__sflush_r+0x1a>
 800bc12:	2300      	movs	r3, #0
 800bc14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bc18:	682f      	ldr	r7, [r5, #0]
 800bc1a:	602b      	str	r3, [r5, #0]
 800bc1c:	d032      	beq.n	800bc84 <__sflush_r+0x98>
 800bc1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bc20:	89a3      	ldrh	r3, [r4, #12]
 800bc22:	075a      	lsls	r2, r3, #29
 800bc24:	d505      	bpl.n	800bc32 <__sflush_r+0x46>
 800bc26:	6863      	ldr	r3, [r4, #4]
 800bc28:	1ac0      	subs	r0, r0, r3
 800bc2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bc2c:	b10b      	cbz	r3, 800bc32 <__sflush_r+0x46>
 800bc2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bc30:	1ac0      	subs	r0, r0, r3
 800bc32:	2300      	movs	r3, #0
 800bc34:	4602      	mov	r2, r0
 800bc36:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bc38:	6a21      	ldr	r1, [r4, #32]
 800bc3a:	4628      	mov	r0, r5
 800bc3c:	47b0      	blx	r6
 800bc3e:	1c43      	adds	r3, r0, #1
 800bc40:	89a3      	ldrh	r3, [r4, #12]
 800bc42:	d106      	bne.n	800bc52 <__sflush_r+0x66>
 800bc44:	6829      	ldr	r1, [r5, #0]
 800bc46:	291d      	cmp	r1, #29
 800bc48:	d82c      	bhi.n	800bca4 <__sflush_r+0xb8>
 800bc4a:	4a2a      	ldr	r2, [pc, #168]	; (800bcf4 <__sflush_r+0x108>)
 800bc4c:	40ca      	lsrs	r2, r1
 800bc4e:	07d6      	lsls	r6, r2, #31
 800bc50:	d528      	bpl.n	800bca4 <__sflush_r+0xb8>
 800bc52:	2200      	movs	r2, #0
 800bc54:	6062      	str	r2, [r4, #4]
 800bc56:	04d9      	lsls	r1, r3, #19
 800bc58:	6922      	ldr	r2, [r4, #16]
 800bc5a:	6022      	str	r2, [r4, #0]
 800bc5c:	d504      	bpl.n	800bc68 <__sflush_r+0x7c>
 800bc5e:	1c42      	adds	r2, r0, #1
 800bc60:	d101      	bne.n	800bc66 <__sflush_r+0x7a>
 800bc62:	682b      	ldr	r3, [r5, #0]
 800bc64:	b903      	cbnz	r3, 800bc68 <__sflush_r+0x7c>
 800bc66:	6560      	str	r0, [r4, #84]	; 0x54
 800bc68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bc6a:	602f      	str	r7, [r5, #0]
 800bc6c:	2900      	cmp	r1, #0
 800bc6e:	d0ca      	beq.n	800bc06 <__sflush_r+0x1a>
 800bc70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bc74:	4299      	cmp	r1, r3
 800bc76:	d002      	beq.n	800bc7e <__sflush_r+0x92>
 800bc78:	4628      	mov	r0, r5
 800bc7a:	f7ff fb1d 	bl	800b2b8 <_free_r>
 800bc7e:	2000      	movs	r0, #0
 800bc80:	6360      	str	r0, [r4, #52]	; 0x34
 800bc82:	e7c1      	b.n	800bc08 <__sflush_r+0x1c>
 800bc84:	6a21      	ldr	r1, [r4, #32]
 800bc86:	2301      	movs	r3, #1
 800bc88:	4628      	mov	r0, r5
 800bc8a:	47b0      	blx	r6
 800bc8c:	1c41      	adds	r1, r0, #1
 800bc8e:	d1c7      	bne.n	800bc20 <__sflush_r+0x34>
 800bc90:	682b      	ldr	r3, [r5, #0]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d0c4      	beq.n	800bc20 <__sflush_r+0x34>
 800bc96:	2b1d      	cmp	r3, #29
 800bc98:	d001      	beq.n	800bc9e <__sflush_r+0xb2>
 800bc9a:	2b16      	cmp	r3, #22
 800bc9c:	d101      	bne.n	800bca2 <__sflush_r+0xb6>
 800bc9e:	602f      	str	r7, [r5, #0]
 800bca0:	e7b1      	b.n	800bc06 <__sflush_r+0x1a>
 800bca2:	89a3      	ldrh	r3, [r4, #12]
 800bca4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bca8:	81a3      	strh	r3, [r4, #12]
 800bcaa:	e7ad      	b.n	800bc08 <__sflush_r+0x1c>
 800bcac:	690f      	ldr	r7, [r1, #16]
 800bcae:	2f00      	cmp	r7, #0
 800bcb0:	d0a9      	beq.n	800bc06 <__sflush_r+0x1a>
 800bcb2:	0793      	lsls	r3, r2, #30
 800bcb4:	680e      	ldr	r6, [r1, #0]
 800bcb6:	bf08      	it	eq
 800bcb8:	694b      	ldreq	r3, [r1, #20]
 800bcba:	600f      	str	r7, [r1, #0]
 800bcbc:	bf18      	it	ne
 800bcbe:	2300      	movne	r3, #0
 800bcc0:	eba6 0807 	sub.w	r8, r6, r7
 800bcc4:	608b      	str	r3, [r1, #8]
 800bcc6:	f1b8 0f00 	cmp.w	r8, #0
 800bcca:	dd9c      	ble.n	800bc06 <__sflush_r+0x1a>
 800bccc:	6a21      	ldr	r1, [r4, #32]
 800bcce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bcd0:	4643      	mov	r3, r8
 800bcd2:	463a      	mov	r2, r7
 800bcd4:	4628      	mov	r0, r5
 800bcd6:	47b0      	blx	r6
 800bcd8:	2800      	cmp	r0, #0
 800bcda:	dc06      	bgt.n	800bcea <__sflush_r+0xfe>
 800bcdc:	89a3      	ldrh	r3, [r4, #12]
 800bcde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bce2:	81a3      	strh	r3, [r4, #12]
 800bce4:	f04f 30ff 	mov.w	r0, #4294967295
 800bce8:	e78e      	b.n	800bc08 <__sflush_r+0x1c>
 800bcea:	4407      	add	r7, r0
 800bcec:	eba8 0800 	sub.w	r8, r8, r0
 800bcf0:	e7e9      	b.n	800bcc6 <__sflush_r+0xda>
 800bcf2:	bf00      	nop
 800bcf4:	20400001 	.word	0x20400001

0800bcf8 <_fflush_r>:
 800bcf8:	b538      	push	{r3, r4, r5, lr}
 800bcfa:	690b      	ldr	r3, [r1, #16]
 800bcfc:	4605      	mov	r5, r0
 800bcfe:	460c      	mov	r4, r1
 800bd00:	b913      	cbnz	r3, 800bd08 <_fflush_r+0x10>
 800bd02:	2500      	movs	r5, #0
 800bd04:	4628      	mov	r0, r5
 800bd06:	bd38      	pop	{r3, r4, r5, pc}
 800bd08:	b118      	cbz	r0, 800bd12 <_fflush_r+0x1a>
 800bd0a:	6983      	ldr	r3, [r0, #24]
 800bd0c:	b90b      	cbnz	r3, 800bd12 <_fflush_r+0x1a>
 800bd0e:	f000 f887 	bl	800be20 <__sinit>
 800bd12:	4b14      	ldr	r3, [pc, #80]	; (800bd64 <_fflush_r+0x6c>)
 800bd14:	429c      	cmp	r4, r3
 800bd16:	d11b      	bne.n	800bd50 <_fflush_r+0x58>
 800bd18:	686c      	ldr	r4, [r5, #4]
 800bd1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d0ef      	beq.n	800bd02 <_fflush_r+0xa>
 800bd22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bd24:	07d0      	lsls	r0, r2, #31
 800bd26:	d404      	bmi.n	800bd32 <_fflush_r+0x3a>
 800bd28:	0599      	lsls	r1, r3, #22
 800bd2a:	d402      	bmi.n	800bd32 <_fflush_r+0x3a>
 800bd2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd2e:	f000 f915 	bl	800bf5c <__retarget_lock_acquire_recursive>
 800bd32:	4628      	mov	r0, r5
 800bd34:	4621      	mov	r1, r4
 800bd36:	f7ff ff59 	bl	800bbec <__sflush_r>
 800bd3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd3c:	07da      	lsls	r2, r3, #31
 800bd3e:	4605      	mov	r5, r0
 800bd40:	d4e0      	bmi.n	800bd04 <_fflush_r+0xc>
 800bd42:	89a3      	ldrh	r3, [r4, #12]
 800bd44:	059b      	lsls	r3, r3, #22
 800bd46:	d4dd      	bmi.n	800bd04 <_fflush_r+0xc>
 800bd48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd4a:	f000 f908 	bl	800bf5e <__retarget_lock_release_recursive>
 800bd4e:	e7d9      	b.n	800bd04 <_fflush_r+0xc>
 800bd50:	4b05      	ldr	r3, [pc, #20]	; (800bd68 <_fflush_r+0x70>)
 800bd52:	429c      	cmp	r4, r3
 800bd54:	d101      	bne.n	800bd5a <_fflush_r+0x62>
 800bd56:	68ac      	ldr	r4, [r5, #8]
 800bd58:	e7df      	b.n	800bd1a <_fflush_r+0x22>
 800bd5a:	4b04      	ldr	r3, [pc, #16]	; (800bd6c <_fflush_r+0x74>)
 800bd5c:	429c      	cmp	r4, r3
 800bd5e:	bf08      	it	eq
 800bd60:	68ec      	ldreq	r4, [r5, #12]
 800bd62:	e7da      	b.n	800bd1a <_fflush_r+0x22>
 800bd64:	0800c8c8 	.word	0x0800c8c8
 800bd68:	0800c8e8 	.word	0x0800c8e8
 800bd6c:	0800c8a8 	.word	0x0800c8a8

0800bd70 <std>:
 800bd70:	2300      	movs	r3, #0
 800bd72:	b510      	push	{r4, lr}
 800bd74:	4604      	mov	r4, r0
 800bd76:	e9c0 3300 	strd	r3, r3, [r0]
 800bd7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bd7e:	6083      	str	r3, [r0, #8]
 800bd80:	8181      	strh	r1, [r0, #12]
 800bd82:	6643      	str	r3, [r0, #100]	; 0x64
 800bd84:	81c2      	strh	r2, [r0, #14]
 800bd86:	6183      	str	r3, [r0, #24]
 800bd88:	4619      	mov	r1, r3
 800bd8a:	2208      	movs	r2, #8
 800bd8c:	305c      	adds	r0, #92	; 0x5c
 800bd8e:	f7fb fdb5 	bl	80078fc <memset>
 800bd92:	4b05      	ldr	r3, [pc, #20]	; (800bda8 <std+0x38>)
 800bd94:	6263      	str	r3, [r4, #36]	; 0x24
 800bd96:	4b05      	ldr	r3, [pc, #20]	; (800bdac <std+0x3c>)
 800bd98:	62a3      	str	r3, [r4, #40]	; 0x28
 800bd9a:	4b05      	ldr	r3, [pc, #20]	; (800bdb0 <std+0x40>)
 800bd9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bd9e:	4b05      	ldr	r3, [pc, #20]	; (800bdb4 <std+0x44>)
 800bda0:	6224      	str	r4, [r4, #32]
 800bda2:	6323      	str	r3, [r4, #48]	; 0x30
 800bda4:	bd10      	pop	{r4, pc}
 800bda6:	bf00      	nop
 800bda8:	0800c161 	.word	0x0800c161
 800bdac:	0800c183 	.word	0x0800c183
 800bdb0:	0800c1bb 	.word	0x0800c1bb
 800bdb4:	0800c1df 	.word	0x0800c1df

0800bdb8 <_cleanup_r>:
 800bdb8:	4901      	ldr	r1, [pc, #4]	; (800bdc0 <_cleanup_r+0x8>)
 800bdba:	f000 b8af 	b.w	800bf1c <_fwalk_reent>
 800bdbe:	bf00      	nop
 800bdc0:	0800bcf9 	.word	0x0800bcf9

0800bdc4 <__sfmoreglue>:
 800bdc4:	b570      	push	{r4, r5, r6, lr}
 800bdc6:	2268      	movs	r2, #104	; 0x68
 800bdc8:	1e4d      	subs	r5, r1, #1
 800bdca:	4355      	muls	r5, r2
 800bdcc:	460e      	mov	r6, r1
 800bdce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bdd2:	f7ff fadd 	bl	800b390 <_malloc_r>
 800bdd6:	4604      	mov	r4, r0
 800bdd8:	b140      	cbz	r0, 800bdec <__sfmoreglue+0x28>
 800bdda:	2100      	movs	r1, #0
 800bddc:	e9c0 1600 	strd	r1, r6, [r0]
 800bde0:	300c      	adds	r0, #12
 800bde2:	60a0      	str	r0, [r4, #8]
 800bde4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bde8:	f7fb fd88 	bl	80078fc <memset>
 800bdec:	4620      	mov	r0, r4
 800bdee:	bd70      	pop	{r4, r5, r6, pc}

0800bdf0 <__sfp_lock_acquire>:
 800bdf0:	4801      	ldr	r0, [pc, #4]	; (800bdf8 <__sfp_lock_acquire+0x8>)
 800bdf2:	f000 b8b3 	b.w	800bf5c <__retarget_lock_acquire_recursive>
 800bdf6:	bf00      	nop
 800bdf8:	20003411 	.word	0x20003411

0800bdfc <__sfp_lock_release>:
 800bdfc:	4801      	ldr	r0, [pc, #4]	; (800be04 <__sfp_lock_release+0x8>)
 800bdfe:	f000 b8ae 	b.w	800bf5e <__retarget_lock_release_recursive>
 800be02:	bf00      	nop
 800be04:	20003411 	.word	0x20003411

0800be08 <__sinit_lock_acquire>:
 800be08:	4801      	ldr	r0, [pc, #4]	; (800be10 <__sinit_lock_acquire+0x8>)
 800be0a:	f000 b8a7 	b.w	800bf5c <__retarget_lock_acquire_recursive>
 800be0e:	bf00      	nop
 800be10:	20003412 	.word	0x20003412

0800be14 <__sinit_lock_release>:
 800be14:	4801      	ldr	r0, [pc, #4]	; (800be1c <__sinit_lock_release+0x8>)
 800be16:	f000 b8a2 	b.w	800bf5e <__retarget_lock_release_recursive>
 800be1a:	bf00      	nop
 800be1c:	20003412 	.word	0x20003412

0800be20 <__sinit>:
 800be20:	b510      	push	{r4, lr}
 800be22:	4604      	mov	r4, r0
 800be24:	f7ff fff0 	bl	800be08 <__sinit_lock_acquire>
 800be28:	69a3      	ldr	r3, [r4, #24]
 800be2a:	b11b      	cbz	r3, 800be34 <__sinit+0x14>
 800be2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be30:	f7ff bff0 	b.w	800be14 <__sinit_lock_release>
 800be34:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800be38:	6523      	str	r3, [r4, #80]	; 0x50
 800be3a:	4b13      	ldr	r3, [pc, #76]	; (800be88 <__sinit+0x68>)
 800be3c:	4a13      	ldr	r2, [pc, #76]	; (800be8c <__sinit+0x6c>)
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	62a2      	str	r2, [r4, #40]	; 0x28
 800be42:	42a3      	cmp	r3, r4
 800be44:	bf04      	itt	eq
 800be46:	2301      	moveq	r3, #1
 800be48:	61a3      	streq	r3, [r4, #24]
 800be4a:	4620      	mov	r0, r4
 800be4c:	f000 f820 	bl	800be90 <__sfp>
 800be50:	6060      	str	r0, [r4, #4]
 800be52:	4620      	mov	r0, r4
 800be54:	f000 f81c 	bl	800be90 <__sfp>
 800be58:	60a0      	str	r0, [r4, #8]
 800be5a:	4620      	mov	r0, r4
 800be5c:	f000 f818 	bl	800be90 <__sfp>
 800be60:	2200      	movs	r2, #0
 800be62:	60e0      	str	r0, [r4, #12]
 800be64:	2104      	movs	r1, #4
 800be66:	6860      	ldr	r0, [r4, #4]
 800be68:	f7ff ff82 	bl	800bd70 <std>
 800be6c:	68a0      	ldr	r0, [r4, #8]
 800be6e:	2201      	movs	r2, #1
 800be70:	2109      	movs	r1, #9
 800be72:	f7ff ff7d 	bl	800bd70 <std>
 800be76:	68e0      	ldr	r0, [r4, #12]
 800be78:	2202      	movs	r2, #2
 800be7a:	2112      	movs	r1, #18
 800be7c:	f7ff ff78 	bl	800bd70 <std>
 800be80:	2301      	movs	r3, #1
 800be82:	61a3      	str	r3, [r4, #24]
 800be84:	e7d2      	b.n	800be2c <__sinit+0xc>
 800be86:	bf00      	nop
 800be88:	0800c408 	.word	0x0800c408
 800be8c:	0800bdb9 	.word	0x0800bdb9

0800be90 <__sfp>:
 800be90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be92:	4607      	mov	r7, r0
 800be94:	f7ff ffac 	bl	800bdf0 <__sfp_lock_acquire>
 800be98:	4b1e      	ldr	r3, [pc, #120]	; (800bf14 <__sfp+0x84>)
 800be9a:	681e      	ldr	r6, [r3, #0]
 800be9c:	69b3      	ldr	r3, [r6, #24]
 800be9e:	b913      	cbnz	r3, 800bea6 <__sfp+0x16>
 800bea0:	4630      	mov	r0, r6
 800bea2:	f7ff ffbd 	bl	800be20 <__sinit>
 800bea6:	3648      	adds	r6, #72	; 0x48
 800bea8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800beac:	3b01      	subs	r3, #1
 800beae:	d503      	bpl.n	800beb8 <__sfp+0x28>
 800beb0:	6833      	ldr	r3, [r6, #0]
 800beb2:	b30b      	cbz	r3, 800bef8 <__sfp+0x68>
 800beb4:	6836      	ldr	r6, [r6, #0]
 800beb6:	e7f7      	b.n	800bea8 <__sfp+0x18>
 800beb8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bebc:	b9d5      	cbnz	r5, 800bef4 <__sfp+0x64>
 800bebe:	4b16      	ldr	r3, [pc, #88]	; (800bf18 <__sfp+0x88>)
 800bec0:	60e3      	str	r3, [r4, #12]
 800bec2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bec6:	6665      	str	r5, [r4, #100]	; 0x64
 800bec8:	f000 f847 	bl	800bf5a <__retarget_lock_init_recursive>
 800becc:	f7ff ff96 	bl	800bdfc <__sfp_lock_release>
 800bed0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bed4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bed8:	6025      	str	r5, [r4, #0]
 800beda:	61a5      	str	r5, [r4, #24]
 800bedc:	2208      	movs	r2, #8
 800bede:	4629      	mov	r1, r5
 800bee0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bee4:	f7fb fd0a 	bl	80078fc <memset>
 800bee8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800beec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bef0:	4620      	mov	r0, r4
 800bef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bef4:	3468      	adds	r4, #104	; 0x68
 800bef6:	e7d9      	b.n	800beac <__sfp+0x1c>
 800bef8:	2104      	movs	r1, #4
 800befa:	4638      	mov	r0, r7
 800befc:	f7ff ff62 	bl	800bdc4 <__sfmoreglue>
 800bf00:	4604      	mov	r4, r0
 800bf02:	6030      	str	r0, [r6, #0]
 800bf04:	2800      	cmp	r0, #0
 800bf06:	d1d5      	bne.n	800beb4 <__sfp+0x24>
 800bf08:	f7ff ff78 	bl	800bdfc <__sfp_lock_release>
 800bf0c:	230c      	movs	r3, #12
 800bf0e:	603b      	str	r3, [r7, #0]
 800bf10:	e7ee      	b.n	800bef0 <__sfp+0x60>
 800bf12:	bf00      	nop
 800bf14:	0800c408 	.word	0x0800c408
 800bf18:	ffff0001 	.word	0xffff0001

0800bf1c <_fwalk_reent>:
 800bf1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf20:	4606      	mov	r6, r0
 800bf22:	4688      	mov	r8, r1
 800bf24:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bf28:	2700      	movs	r7, #0
 800bf2a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bf2e:	f1b9 0901 	subs.w	r9, r9, #1
 800bf32:	d505      	bpl.n	800bf40 <_fwalk_reent+0x24>
 800bf34:	6824      	ldr	r4, [r4, #0]
 800bf36:	2c00      	cmp	r4, #0
 800bf38:	d1f7      	bne.n	800bf2a <_fwalk_reent+0xe>
 800bf3a:	4638      	mov	r0, r7
 800bf3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf40:	89ab      	ldrh	r3, [r5, #12]
 800bf42:	2b01      	cmp	r3, #1
 800bf44:	d907      	bls.n	800bf56 <_fwalk_reent+0x3a>
 800bf46:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bf4a:	3301      	adds	r3, #1
 800bf4c:	d003      	beq.n	800bf56 <_fwalk_reent+0x3a>
 800bf4e:	4629      	mov	r1, r5
 800bf50:	4630      	mov	r0, r6
 800bf52:	47c0      	blx	r8
 800bf54:	4307      	orrs	r7, r0
 800bf56:	3568      	adds	r5, #104	; 0x68
 800bf58:	e7e9      	b.n	800bf2e <_fwalk_reent+0x12>

0800bf5a <__retarget_lock_init_recursive>:
 800bf5a:	4770      	bx	lr

0800bf5c <__retarget_lock_acquire_recursive>:
 800bf5c:	4770      	bx	lr

0800bf5e <__retarget_lock_release_recursive>:
 800bf5e:	4770      	bx	lr

0800bf60 <__swhatbuf_r>:
 800bf60:	b570      	push	{r4, r5, r6, lr}
 800bf62:	460e      	mov	r6, r1
 800bf64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf68:	2900      	cmp	r1, #0
 800bf6a:	b096      	sub	sp, #88	; 0x58
 800bf6c:	4614      	mov	r4, r2
 800bf6e:	461d      	mov	r5, r3
 800bf70:	da08      	bge.n	800bf84 <__swhatbuf_r+0x24>
 800bf72:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bf76:	2200      	movs	r2, #0
 800bf78:	602a      	str	r2, [r5, #0]
 800bf7a:	061a      	lsls	r2, r3, #24
 800bf7c:	d410      	bmi.n	800bfa0 <__swhatbuf_r+0x40>
 800bf7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bf82:	e00e      	b.n	800bfa2 <__swhatbuf_r+0x42>
 800bf84:	466a      	mov	r2, sp
 800bf86:	f000 f951 	bl	800c22c <_fstat_r>
 800bf8a:	2800      	cmp	r0, #0
 800bf8c:	dbf1      	blt.n	800bf72 <__swhatbuf_r+0x12>
 800bf8e:	9a01      	ldr	r2, [sp, #4]
 800bf90:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bf94:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bf98:	425a      	negs	r2, r3
 800bf9a:	415a      	adcs	r2, r3
 800bf9c:	602a      	str	r2, [r5, #0]
 800bf9e:	e7ee      	b.n	800bf7e <__swhatbuf_r+0x1e>
 800bfa0:	2340      	movs	r3, #64	; 0x40
 800bfa2:	2000      	movs	r0, #0
 800bfa4:	6023      	str	r3, [r4, #0]
 800bfa6:	b016      	add	sp, #88	; 0x58
 800bfa8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bfac <__smakebuf_r>:
 800bfac:	898b      	ldrh	r3, [r1, #12]
 800bfae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bfb0:	079d      	lsls	r5, r3, #30
 800bfb2:	4606      	mov	r6, r0
 800bfb4:	460c      	mov	r4, r1
 800bfb6:	d507      	bpl.n	800bfc8 <__smakebuf_r+0x1c>
 800bfb8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bfbc:	6023      	str	r3, [r4, #0]
 800bfbe:	6123      	str	r3, [r4, #16]
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	6163      	str	r3, [r4, #20]
 800bfc4:	b002      	add	sp, #8
 800bfc6:	bd70      	pop	{r4, r5, r6, pc}
 800bfc8:	ab01      	add	r3, sp, #4
 800bfca:	466a      	mov	r2, sp
 800bfcc:	f7ff ffc8 	bl	800bf60 <__swhatbuf_r>
 800bfd0:	9900      	ldr	r1, [sp, #0]
 800bfd2:	4605      	mov	r5, r0
 800bfd4:	4630      	mov	r0, r6
 800bfd6:	f7ff f9db 	bl	800b390 <_malloc_r>
 800bfda:	b948      	cbnz	r0, 800bff0 <__smakebuf_r+0x44>
 800bfdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfe0:	059a      	lsls	r2, r3, #22
 800bfe2:	d4ef      	bmi.n	800bfc4 <__smakebuf_r+0x18>
 800bfe4:	f023 0303 	bic.w	r3, r3, #3
 800bfe8:	f043 0302 	orr.w	r3, r3, #2
 800bfec:	81a3      	strh	r3, [r4, #12]
 800bfee:	e7e3      	b.n	800bfb8 <__smakebuf_r+0xc>
 800bff0:	4b0d      	ldr	r3, [pc, #52]	; (800c028 <__smakebuf_r+0x7c>)
 800bff2:	62b3      	str	r3, [r6, #40]	; 0x28
 800bff4:	89a3      	ldrh	r3, [r4, #12]
 800bff6:	6020      	str	r0, [r4, #0]
 800bff8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bffc:	81a3      	strh	r3, [r4, #12]
 800bffe:	9b00      	ldr	r3, [sp, #0]
 800c000:	6163      	str	r3, [r4, #20]
 800c002:	9b01      	ldr	r3, [sp, #4]
 800c004:	6120      	str	r0, [r4, #16]
 800c006:	b15b      	cbz	r3, 800c020 <__smakebuf_r+0x74>
 800c008:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c00c:	4630      	mov	r0, r6
 800c00e:	f000 f91f 	bl	800c250 <_isatty_r>
 800c012:	b128      	cbz	r0, 800c020 <__smakebuf_r+0x74>
 800c014:	89a3      	ldrh	r3, [r4, #12]
 800c016:	f023 0303 	bic.w	r3, r3, #3
 800c01a:	f043 0301 	orr.w	r3, r3, #1
 800c01e:	81a3      	strh	r3, [r4, #12]
 800c020:	89a0      	ldrh	r0, [r4, #12]
 800c022:	4305      	orrs	r5, r0
 800c024:	81a5      	strh	r5, [r4, #12]
 800c026:	e7cd      	b.n	800bfc4 <__smakebuf_r+0x18>
 800c028:	0800bdb9 	.word	0x0800bdb9

0800c02c <memmove>:
 800c02c:	4288      	cmp	r0, r1
 800c02e:	b510      	push	{r4, lr}
 800c030:	eb01 0402 	add.w	r4, r1, r2
 800c034:	d902      	bls.n	800c03c <memmove+0x10>
 800c036:	4284      	cmp	r4, r0
 800c038:	4623      	mov	r3, r4
 800c03a:	d807      	bhi.n	800c04c <memmove+0x20>
 800c03c:	1e43      	subs	r3, r0, #1
 800c03e:	42a1      	cmp	r1, r4
 800c040:	d008      	beq.n	800c054 <memmove+0x28>
 800c042:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c046:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c04a:	e7f8      	b.n	800c03e <memmove+0x12>
 800c04c:	4402      	add	r2, r0
 800c04e:	4601      	mov	r1, r0
 800c050:	428a      	cmp	r2, r1
 800c052:	d100      	bne.n	800c056 <memmove+0x2a>
 800c054:	bd10      	pop	{r4, pc}
 800c056:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c05a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c05e:	e7f7      	b.n	800c050 <memmove+0x24>

0800c060 <__malloc_lock>:
 800c060:	4801      	ldr	r0, [pc, #4]	; (800c068 <__malloc_lock+0x8>)
 800c062:	f7ff bf7b 	b.w	800bf5c <__retarget_lock_acquire_recursive>
 800c066:	bf00      	nop
 800c068:	20003410 	.word	0x20003410

0800c06c <__malloc_unlock>:
 800c06c:	4801      	ldr	r0, [pc, #4]	; (800c074 <__malloc_unlock+0x8>)
 800c06e:	f7ff bf76 	b.w	800bf5e <__retarget_lock_release_recursive>
 800c072:	bf00      	nop
 800c074:	20003410 	.word	0x20003410

0800c078 <_realloc_r>:
 800c078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c07c:	4680      	mov	r8, r0
 800c07e:	4614      	mov	r4, r2
 800c080:	460e      	mov	r6, r1
 800c082:	b921      	cbnz	r1, 800c08e <_realloc_r+0x16>
 800c084:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c088:	4611      	mov	r1, r2
 800c08a:	f7ff b981 	b.w	800b390 <_malloc_r>
 800c08e:	b92a      	cbnz	r2, 800c09c <_realloc_r+0x24>
 800c090:	f7ff f912 	bl	800b2b8 <_free_r>
 800c094:	4625      	mov	r5, r4
 800c096:	4628      	mov	r0, r5
 800c098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c09c:	f000 f8fa 	bl	800c294 <_malloc_usable_size_r>
 800c0a0:	4284      	cmp	r4, r0
 800c0a2:	4607      	mov	r7, r0
 800c0a4:	d802      	bhi.n	800c0ac <_realloc_r+0x34>
 800c0a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c0aa:	d812      	bhi.n	800c0d2 <_realloc_r+0x5a>
 800c0ac:	4621      	mov	r1, r4
 800c0ae:	4640      	mov	r0, r8
 800c0b0:	f7ff f96e 	bl	800b390 <_malloc_r>
 800c0b4:	4605      	mov	r5, r0
 800c0b6:	2800      	cmp	r0, #0
 800c0b8:	d0ed      	beq.n	800c096 <_realloc_r+0x1e>
 800c0ba:	42bc      	cmp	r4, r7
 800c0bc:	4622      	mov	r2, r4
 800c0be:	4631      	mov	r1, r6
 800c0c0:	bf28      	it	cs
 800c0c2:	463a      	movcs	r2, r7
 800c0c4:	f7fe fc12 	bl	800a8ec <memcpy>
 800c0c8:	4631      	mov	r1, r6
 800c0ca:	4640      	mov	r0, r8
 800c0cc:	f7ff f8f4 	bl	800b2b8 <_free_r>
 800c0d0:	e7e1      	b.n	800c096 <_realloc_r+0x1e>
 800c0d2:	4635      	mov	r5, r6
 800c0d4:	e7df      	b.n	800c096 <_realloc_r+0x1e>

0800c0d6 <_raise_r>:
 800c0d6:	291f      	cmp	r1, #31
 800c0d8:	b538      	push	{r3, r4, r5, lr}
 800c0da:	4604      	mov	r4, r0
 800c0dc:	460d      	mov	r5, r1
 800c0de:	d904      	bls.n	800c0ea <_raise_r+0x14>
 800c0e0:	2316      	movs	r3, #22
 800c0e2:	6003      	str	r3, [r0, #0]
 800c0e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0e8:	bd38      	pop	{r3, r4, r5, pc}
 800c0ea:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c0ec:	b112      	cbz	r2, 800c0f4 <_raise_r+0x1e>
 800c0ee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c0f2:	b94b      	cbnz	r3, 800c108 <_raise_r+0x32>
 800c0f4:	4620      	mov	r0, r4
 800c0f6:	f000 f831 	bl	800c15c <_getpid_r>
 800c0fa:	462a      	mov	r2, r5
 800c0fc:	4601      	mov	r1, r0
 800c0fe:	4620      	mov	r0, r4
 800c100:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c104:	f000 b818 	b.w	800c138 <_kill_r>
 800c108:	2b01      	cmp	r3, #1
 800c10a:	d00a      	beq.n	800c122 <_raise_r+0x4c>
 800c10c:	1c59      	adds	r1, r3, #1
 800c10e:	d103      	bne.n	800c118 <_raise_r+0x42>
 800c110:	2316      	movs	r3, #22
 800c112:	6003      	str	r3, [r0, #0]
 800c114:	2001      	movs	r0, #1
 800c116:	e7e7      	b.n	800c0e8 <_raise_r+0x12>
 800c118:	2400      	movs	r4, #0
 800c11a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c11e:	4628      	mov	r0, r5
 800c120:	4798      	blx	r3
 800c122:	2000      	movs	r0, #0
 800c124:	e7e0      	b.n	800c0e8 <_raise_r+0x12>
	...

0800c128 <raise>:
 800c128:	4b02      	ldr	r3, [pc, #8]	; (800c134 <raise+0xc>)
 800c12a:	4601      	mov	r1, r0
 800c12c:	6818      	ldr	r0, [r3, #0]
 800c12e:	f7ff bfd2 	b.w	800c0d6 <_raise_r>
 800c132:	bf00      	nop
 800c134:	2000001c 	.word	0x2000001c

0800c138 <_kill_r>:
 800c138:	b538      	push	{r3, r4, r5, lr}
 800c13a:	4d07      	ldr	r5, [pc, #28]	; (800c158 <_kill_r+0x20>)
 800c13c:	2300      	movs	r3, #0
 800c13e:	4604      	mov	r4, r0
 800c140:	4608      	mov	r0, r1
 800c142:	4611      	mov	r1, r2
 800c144:	602b      	str	r3, [r5, #0]
 800c146:	f7f7 fff1 	bl	800412c <_kill>
 800c14a:	1c43      	adds	r3, r0, #1
 800c14c:	d102      	bne.n	800c154 <_kill_r+0x1c>
 800c14e:	682b      	ldr	r3, [r5, #0]
 800c150:	b103      	cbz	r3, 800c154 <_kill_r+0x1c>
 800c152:	6023      	str	r3, [r4, #0]
 800c154:	bd38      	pop	{r3, r4, r5, pc}
 800c156:	bf00      	nop
 800c158:	20003414 	.word	0x20003414

0800c15c <_getpid_r>:
 800c15c:	f7f7 bfde 	b.w	800411c <_getpid>

0800c160 <__sread>:
 800c160:	b510      	push	{r4, lr}
 800c162:	460c      	mov	r4, r1
 800c164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c168:	f000 f89c 	bl	800c2a4 <_read_r>
 800c16c:	2800      	cmp	r0, #0
 800c16e:	bfab      	itete	ge
 800c170:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c172:	89a3      	ldrhlt	r3, [r4, #12]
 800c174:	181b      	addge	r3, r3, r0
 800c176:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c17a:	bfac      	ite	ge
 800c17c:	6563      	strge	r3, [r4, #84]	; 0x54
 800c17e:	81a3      	strhlt	r3, [r4, #12]
 800c180:	bd10      	pop	{r4, pc}

0800c182 <__swrite>:
 800c182:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c186:	461f      	mov	r7, r3
 800c188:	898b      	ldrh	r3, [r1, #12]
 800c18a:	05db      	lsls	r3, r3, #23
 800c18c:	4605      	mov	r5, r0
 800c18e:	460c      	mov	r4, r1
 800c190:	4616      	mov	r6, r2
 800c192:	d505      	bpl.n	800c1a0 <__swrite+0x1e>
 800c194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c198:	2302      	movs	r3, #2
 800c19a:	2200      	movs	r2, #0
 800c19c:	f000 f868 	bl	800c270 <_lseek_r>
 800c1a0:	89a3      	ldrh	r3, [r4, #12]
 800c1a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c1aa:	81a3      	strh	r3, [r4, #12]
 800c1ac:	4632      	mov	r2, r6
 800c1ae:	463b      	mov	r3, r7
 800c1b0:	4628      	mov	r0, r5
 800c1b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1b6:	f000 b817 	b.w	800c1e8 <_write_r>

0800c1ba <__sseek>:
 800c1ba:	b510      	push	{r4, lr}
 800c1bc:	460c      	mov	r4, r1
 800c1be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1c2:	f000 f855 	bl	800c270 <_lseek_r>
 800c1c6:	1c43      	adds	r3, r0, #1
 800c1c8:	89a3      	ldrh	r3, [r4, #12]
 800c1ca:	bf15      	itete	ne
 800c1cc:	6560      	strne	r0, [r4, #84]	; 0x54
 800c1ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c1d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c1d6:	81a3      	strheq	r3, [r4, #12]
 800c1d8:	bf18      	it	ne
 800c1da:	81a3      	strhne	r3, [r4, #12]
 800c1dc:	bd10      	pop	{r4, pc}

0800c1de <__sclose>:
 800c1de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1e2:	f000 b813 	b.w	800c20c <_close_r>
	...

0800c1e8 <_write_r>:
 800c1e8:	b538      	push	{r3, r4, r5, lr}
 800c1ea:	4d07      	ldr	r5, [pc, #28]	; (800c208 <_write_r+0x20>)
 800c1ec:	4604      	mov	r4, r0
 800c1ee:	4608      	mov	r0, r1
 800c1f0:	4611      	mov	r1, r2
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	602a      	str	r2, [r5, #0]
 800c1f6:	461a      	mov	r2, r3
 800c1f8:	f7f7 ffcf 	bl	800419a <_write>
 800c1fc:	1c43      	adds	r3, r0, #1
 800c1fe:	d102      	bne.n	800c206 <_write_r+0x1e>
 800c200:	682b      	ldr	r3, [r5, #0]
 800c202:	b103      	cbz	r3, 800c206 <_write_r+0x1e>
 800c204:	6023      	str	r3, [r4, #0]
 800c206:	bd38      	pop	{r3, r4, r5, pc}
 800c208:	20003414 	.word	0x20003414

0800c20c <_close_r>:
 800c20c:	b538      	push	{r3, r4, r5, lr}
 800c20e:	4d06      	ldr	r5, [pc, #24]	; (800c228 <_close_r+0x1c>)
 800c210:	2300      	movs	r3, #0
 800c212:	4604      	mov	r4, r0
 800c214:	4608      	mov	r0, r1
 800c216:	602b      	str	r3, [r5, #0]
 800c218:	f7f7 ffdb 	bl	80041d2 <_close>
 800c21c:	1c43      	adds	r3, r0, #1
 800c21e:	d102      	bne.n	800c226 <_close_r+0x1a>
 800c220:	682b      	ldr	r3, [r5, #0]
 800c222:	b103      	cbz	r3, 800c226 <_close_r+0x1a>
 800c224:	6023      	str	r3, [r4, #0]
 800c226:	bd38      	pop	{r3, r4, r5, pc}
 800c228:	20003414 	.word	0x20003414

0800c22c <_fstat_r>:
 800c22c:	b538      	push	{r3, r4, r5, lr}
 800c22e:	4d07      	ldr	r5, [pc, #28]	; (800c24c <_fstat_r+0x20>)
 800c230:	2300      	movs	r3, #0
 800c232:	4604      	mov	r4, r0
 800c234:	4608      	mov	r0, r1
 800c236:	4611      	mov	r1, r2
 800c238:	602b      	str	r3, [r5, #0]
 800c23a:	f7f7 ffd6 	bl	80041ea <_fstat>
 800c23e:	1c43      	adds	r3, r0, #1
 800c240:	d102      	bne.n	800c248 <_fstat_r+0x1c>
 800c242:	682b      	ldr	r3, [r5, #0]
 800c244:	b103      	cbz	r3, 800c248 <_fstat_r+0x1c>
 800c246:	6023      	str	r3, [r4, #0]
 800c248:	bd38      	pop	{r3, r4, r5, pc}
 800c24a:	bf00      	nop
 800c24c:	20003414 	.word	0x20003414

0800c250 <_isatty_r>:
 800c250:	b538      	push	{r3, r4, r5, lr}
 800c252:	4d06      	ldr	r5, [pc, #24]	; (800c26c <_isatty_r+0x1c>)
 800c254:	2300      	movs	r3, #0
 800c256:	4604      	mov	r4, r0
 800c258:	4608      	mov	r0, r1
 800c25a:	602b      	str	r3, [r5, #0]
 800c25c:	f7f7 ffd5 	bl	800420a <_isatty>
 800c260:	1c43      	adds	r3, r0, #1
 800c262:	d102      	bne.n	800c26a <_isatty_r+0x1a>
 800c264:	682b      	ldr	r3, [r5, #0]
 800c266:	b103      	cbz	r3, 800c26a <_isatty_r+0x1a>
 800c268:	6023      	str	r3, [r4, #0]
 800c26a:	bd38      	pop	{r3, r4, r5, pc}
 800c26c:	20003414 	.word	0x20003414

0800c270 <_lseek_r>:
 800c270:	b538      	push	{r3, r4, r5, lr}
 800c272:	4d07      	ldr	r5, [pc, #28]	; (800c290 <_lseek_r+0x20>)
 800c274:	4604      	mov	r4, r0
 800c276:	4608      	mov	r0, r1
 800c278:	4611      	mov	r1, r2
 800c27a:	2200      	movs	r2, #0
 800c27c:	602a      	str	r2, [r5, #0]
 800c27e:	461a      	mov	r2, r3
 800c280:	f7f7 ffce 	bl	8004220 <_lseek>
 800c284:	1c43      	adds	r3, r0, #1
 800c286:	d102      	bne.n	800c28e <_lseek_r+0x1e>
 800c288:	682b      	ldr	r3, [r5, #0]
 800c28a:	b103      	cbz	r3, 800c28e <_lseek_r+0x1e>
 800c28c:	6023      	str	r3, [r4, #0]
 800c28e:	bd38      	pop	{r3, r4, r5, pc}
 800c290:	20003414 	.word	0x20003414

0800c294 <_malloc_usable_size_r>:
 800c294:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c298:	1f18      	subs	r0, r3, #4
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	bfbc      	itt	lt
 800c29e:	580b      	ldrlt	r3, [r1, r0]
 800c2a0:	18c0      	addlt	r0, r0, r3
 800c2a2:	4770      	bx	lr

0800c2a4 <_read_r>:
 800c2a4:	b538      	push	{r3, r4, r5, lr}
 800c2a6:	4d07      	ldr	r5, [pc, #28]	; (800c2c4 <_read_r+0x20>)
 800c2a8:	4604      	mov	r4, r0
 800c2aa:	4608      	mov	r0, r1
 800c2ac:	4611      	mov	r1, r2
 800c2ae:	2200      	movs	r2, #0
 800c2b0:	602a      	str	r2, [r5, #0]
 800c2b2:	461a      	mov	r2, r3
 800c2b4:	f7f7 ff54 	bl	8004160 <_read>
 800c2b8:	1c43      	adds	r3, r0, #1
 800c2ba:	d102      	bne.n	800c2c2 <_read_r+0x1e>
 800c2bc:	682b      	ldr	r3, [r5, #0]
 800c2be:	b103      	cbz	r3, 800c2c2 <_read_r+0x1e>
 800c2c0:	6023      	str	r3, [r4, #0]
 800c2c2:	bd38      	pop	{r3, r4, r5, pc}
 800c2c4:	20003414 	.word	0x20003414

0800c2c8 <_init>:
 800c2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2ca:	bf00      	nop
 800c2cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2ce:	bc08      	pop	{r3}
 800c2d0:	469e      	mov	lr, r3
 800c2d2:	4770      	bx	lr

0800c2d4 <_fini>:
 800c2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2d6:	bf00      	nop
 800c2d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2da:	bc08      	pop	{r3}
 800c2dc:	469e      	mov	lr, r3
 800c2de:	4770      	bx	lr
