lab1_mem_test_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/lab1_mem_test/ip/lab1_mem_test_processing_system7_0_0/sim/lab1_mem_test_processing_system7_0_0.v,incdir="$ref_dir/../../../../project_ws1.srcs/sources_1/bd/lab1_mem_test/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_ws1.srcs/sources_1/bd/lab1_mem_test/ipshared/70cf/hdl"incdir="../../../../project_ws1.srcs/sources_1/bd/lab1_mem_test/ipshared/ec67/hdl"incdir="../../../../project_ws1.srcs/sources_1/bd/lab1_mem_test/ipshared/70cf/hdl"incdir="../../../../project_ws1.srcs/sources_1/bd/lab1_mem_test/ip/lab1_mem_test_processing_system7_0_0"
lab1_mem_test.vhd,vhdl,xil_defaultlib,../../../bd/lab1_mem_test/sim/lab1_mem_test.vhd,incdir="$ref_dir/../../../../project_ws1.srcs/sources_1/bd/lab1_mem_test/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_ws1.srcs/sources_1/bd/lab1_mem_test/ipshared/70cf/hdl"incdir="../../../../project_ws1.srcs/sources_1/bd/lab1_mem_test/ipshared/ec67/hdl"incdir="../../../../project_ws1.srcs/sources_1/bd/lab1_mem_test/ipshared/70cf/hdl"incdir="../../../../project_ws1.srcs/sources_1/bd/lab1_mem_test/ip/lab1_mem_test_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
