INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/BRAM_1024x16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1024x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/BRAM_1024x32b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1024x32b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/blk_mem_gen_v8_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/top_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sim_1/new/tb_top_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_processor
