Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Aug 28 14:17:19 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/kernel_fdtd_2d_optimized_timing_routed.rpt
| Design       : kernel_fdtd_2d_optimized
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 322 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 310 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.709        0.000                      0                 3729        0.080        0.000                      0                 3729        4.600        0.000                       0                  2151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.709        0.000                      0                 3729        0.080        0.000                      0                 3729        4.600        0.000                       0                  2151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 in_assign_2_reg_2619_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_V_14_reg_2649_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.114ns (29.068%)  route 5.159ns (70.932%))
  Logic Levels:           21  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2153, unset)         0.672     0.672    ap_clk
    SLICE_X37Y93         FDRE                                         r  in_assign_2_reg_2619_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  in_assign_2_reg_2619_reg[59]/Q
                         net (fo=50, routed)          0.745     1.686    exp_V_fu_1793_p4[7]
    SLICE_X35Y91         LUT4 (Prop_lut4_I0_O)        0.053     1.739 f  xf_V_14_reg_2649[55]_i_41/O
                         net (fo=2, routed)           0.696     2.435    xf_V_14_reg_2649[55]_i_41_n_7
    SLICE_X26Y97         LUT6 (Prop_lut6_I5_O)        0.053     2.488 f  xf_V_14_reg_2649[55]_i_16/O
                         net (fo=12, routed)          0.882     3.369    xf_V_11_fu_1981_p3[52]
    SLICE_X35Y90         LUT5 (Prop_lut5_I0_O)        0.053     3.422 r  xf_V_14_reg_2649[56]_i_6/O
                         net (fo=152, routed)         0.848     4.270    xf_V_14_reg_2649[56]_i_6_n_7
    SLICE_X33Y87         LUT5 (Prop_lut5_I4_O)        0.069     4.339 r  xf_V_14_reg_2649[3]_i_25/O
                         net (fo=3, routed)           0.583     4.922    xf_V_14_reg_2649[3]_i_25_n_7
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.169     5.091 f  xf_V_14_reg_2649[3]_i_15/O
                         net (fo=2, routed)           0.553     5.644    xf_V_14_reg_2649[3]_i_15_n_7
    SLICE_X28Y87         LUT3 (Prop_lut3_I2_O)        0.068     5.712 f  xf_V_14_reg_2649[3]_i_8/O
                         net (fo=3, routed)           0.465     6.177    xf_V_14_reg_2649[3]_i_8_n_7
    SLICE_X27Y84         LUT6 (Prop_lut6_I2_O)        0.169     6.346 r  xf_V_14_reg_2649[3]_i_2/O
                         net (fo=1, routed)           0.388     6.734    xf_V_14_reg_2649[3]_i_2_n_7
    SLICE_X26Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     7.036 r  xf_V_14_reg_2649_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    xf_V_14_reg_2649_reg[3]_i_1_n_7
    SLICE_X26Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.094 r  xf_V_14_reg_2649_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    xf_V_14_reg_2649_reg[7]_i_1_n_7
    SLICE_X26Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.152 r  xf_V_14_reg_2649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    xf_V_14_reg_2649_reg[11]_i_1_n_7
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.210 r  xf_V_14_reg_2649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    xf_V_14_reg_2649_reg[15]_i_1_n_7
    SLICE_X26Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.268 r  xf_V_14_reg_2649_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    xf_V_14_reg_2649_reg[19]_i_1_n_7
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.326 r  xf_V_14_reg_2649_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    xf_V_14_reg_2649_reg[23]_i_1_n_7
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.384 r  xf_V_14_reg_2649_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    xf_V_14_reg_2649_reg[27]_i_1_n_7
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.442 r  xf_V_14_reg_2649_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.442    xf_V_14_reg_2649_reg[31]_i_1_n_7
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.500 r  xf_V_14_reg_2649_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.500    xf_V_14_reg_2649_reg[35]_i_1_n_7
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.558 r  xf_V_14_reg_2649_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    xf_V_14_reg_2649_reg[39]_i_1_n_7
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.616 r  xf_V_14_reg_2649_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.616    xf_V_14_reg_2649_reg[43]_i_1_n_7
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.674 r  xf_V_14_reg_2649_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    xf_V_14_reg_2649_reg[47]_i_1_n_7
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.732 r  xf_V_14_reg_2649_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.732    xf_V_14_reg_2649_reg[51]_i_1_n_7
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.945 r  xf_V_14_reg_2649_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.945    xf_V_14_fu_1989_p2[53]
    SLICE_X26Y97         FDRE                                         r  xf_V_14_reg_2649_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2153, unset)         0.638    10.638    ap_clk
    SLICE_X26Y97         FDRE                                         r  xf_V_14_reg_2649_reg[53]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X26Y97         FDRE (Setup_fdre_C_D)        0.051    10.654    xf_V_14_reg_2649_reg[53]
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  2.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 j_5_reg_2369_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_1_reg_494_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.816%)  route 0.054ns (35.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2153, unset)         0.283     0.283    ap_clk
    SLICE_X23Y51         FDRE                                         r  j_5_reg_2369_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  j_5_reg_2369_reg[5]/Q
                         net (fo=1, routed)           0.054     0.438    j_5_reg_2369[5]
    SLICE_X22Y51         FDRE                                         r  j_1_reg_494_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2153, unset)         0.298     0.298    ap_clk
    SLICE_X22Y51         FDRE                                         r  j_1_reg_494_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.059     0.357    j_1_reg_494_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X1Y20   tmp_1_reg_2356_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X47Y82  agg_result_V_i_i_reg_2609_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X47Y82  agg_result_V_i_i_reg_2609_reg[0]/C



