0.7
2020.2
May 22 2025
00:13:55
D:/vivado/Projects/NOC_router/NOC_router1/NOC_router1.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
D:/vivado/Projects/NOC_router/src/if/input_block2crossbar.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/if/input_block2switch_allocator.sv,,input_block2crossbar,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/if/input_block2switch_allocator.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/if/input_block2vc_allocator.sv,,input_block2switch_allocator,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/if/input_block2vc_allocator.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/rtl/input_port/input_buffer.sv,,input_block2vc_allocator,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/if/switch_allocator2crossbar.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/rtl/allocators/vc_allocator.sv,,switch_allocator2crossbar,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/rtl/allocators/round_robin_arbiter.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/rtl/allocators/separable_input_first_allocator.sv,,round_robin_arbiter,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/rtl/allocators/separable_input_first_allocator.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/rtl/allocators/switch_allocator.sv,,separable_input_first_allocator,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/rtl/allocators/switch_allocator.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/if/switch_allocator2crossbar.sv,,switch_allocator,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/rtl/allocators/vc_allocator.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/tb/router/tb_all_modules.sv,,vc_allocator,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/rtl/crossbar/crossbar.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/rtl/input_port/input_block.sv,,crossbar,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/rtl/input_port/circular_buffer.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/rtl/crossbar/crossbar.sv,,circular_buffer,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/rtl/input_port/input_block.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/if/input_block2crossbar.sv,,input_block,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/rtl/input_port/input_buffer.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/rtl/input_port/input_port.sv,,input_buffer,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/rtl/input_port/input_port.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/rtl/input_port/rc_unit.sv,,input_port,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/rtl/input_port/rc_unit.sv,1757049418,systemVerilog,,D:/vivado/Projects/NOC_router/src/rtl/allocators/round_robin_arbiter.sv,,rc_unit,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/rtl/noc/noc.sv,1757136747,systemVerilog,D:/vivado/Projects/NOC_router/src/if/input_block2crossbar.sv;D:/vivado/Projects/NOC_router/src/if/input_block2switch_allocator.sv;D:/vivado/Projects/NOC_router/src/if/input_block2vc_allocator.sv;D:/vivado/Projects/NOC_router/src/if/switch_allocator2crossbar.sv;D:/vivado/Projects/NOC_router/src/rtl/allocators/round_robin_arbiter.sv;D:/vivado/Projects/NOC_router/src/rtl/allocators/separable_input_first_allocator.sv;D:/vivado/Projects/NOC_router/src/rtl/allocators/switch_allocator.sv;D:/vivado/Projects/NOC_router/src/rtl/allocators/vc_allocator.sv;D:/vivado/Projects/NOC_router/src/rtl/crossbar/crossbar.sv;D:/vivado/Projects/NOC_router/src/rtl/input_port/circular_buffer.sv;D:/vivado/Projects/NOC_router/src/rtl/input_port/input_block.sv;D:/vivado/Projects/NOC_router/src/rtl/input_port/input_buffer.sv;D:/vivado/Projects/NOC_router/src/rtl/input_port/input_port.sv;D:/vivado/Projects/NOC_router/src/rtl/input_port/rc_unit.sv;D:/vivado/Projects/NOC_router/src/tb/router/tb_all_modules.sv,D:/vivado/Projects/NOC_router/src/rtl/input_port/circular_buffer.sv,,$unit_noc_sv_2740227502;noc_params,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
D:/vivado/Projects/NOC_router/src/tb/router/tb_all_modules.sv,1757137236,systemVerilog,,,,tb_all_modules,,uvm,../../../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
