

================================================================
== Vivado HLS Report for 'acc_b'
================================================================
* Date:           Tue Mar 08 10:59:52 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        acc_b.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.83|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    4|    2|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     205|     203|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      65|
|Register         |        -|      -|      69|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     274|     268|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |acc_b_fadd_32ns_32ns_32_5_full_dsp_U0  |acc_b_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  203|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                  |                                    |        0|      2|  205|  203|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |   1|          6|    1|          6|
    |cnt_loc_phi_fu_33_p4  |  32|          2|   32|         64|
    |cnt_loc_reg_30        |  32|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  65|         10|   65|        134|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   5|   0|    5|          0|
    |cnt             |  32|   0|   32|          0|
    |cnt_loc_reg_30  |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  69|   0|   69|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     acc_b    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     acc_b    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     acc_b    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     acc_b    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     acc_b    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     acc_b    | return value |
|ap_return  | out |   32| ap_ctrl_hs |     acc_b    | return value |
|b_in       |  in |   32|   ap_none  |     b_in     |    scalar    |
|b_en       |  in |    1|   ap_none  |     b_en     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

