<?xml version="1.0" encoding="iso-8859-2"?>
<source>
   <component>Local Bus Root</component>

   <authors>
      <author login="xkobie00">Petr Kobiersky</author>
   </authors>

   <features>
      <item>Converts Internal Bus to Local Bus</item>
      <item>Buffers input and output Internal Bus transactions</item>
   </features>
   
   <description>
      Component convert high speed Internal Bus into 16 bit slow Local Bus.
      Local Bus Root have downstream and upstream buffer for Internal Bus
      blocking avoidance. Internally Internal Bus Endpoint is used for
      Internal Bus comunication. Local Bus root also support reseting 
      Local Bus components.
   </description>

   <interface>
      <generic_map>
         <generic name="BASE_ADDR" type="std_logic_vector(31:0)" default="">
			   Specify Localbus Root base address. 
         </generic>
         
		   <generic name="LIMIT" type="std_logic_vector(31:0)" default="">
            Size of Local Bus address space. ADRR_WIDTH = log2(LIMIT)
         </generic>
      </generic_map>
      
      <port_map>

       <divider>Common Interface</divider>
         <port name="RESET" dir="in" width="1">
            Reset
         </port>

         <port name="IB_CLK" dir="in" width="1">
            Internal and Local Bus Clock
         </port>

       <divider>Internal Bus Interface</divider>
         <port name="INTERNAL_BUS" dir="inout" width="t_internal_bus64">
            Internal Bus
         </port> 

       <divider>Local Bus Interface</divider>
         <port name="LOCALBUS" dir="inout" width="t_local_bus16">
            Local Bus
         </port> 
      </port_map>
   </interface>



   <body>

   <h2>Local Bus timing diagrams</h2>
    <p>
       On the following picture the Local Bus timing diagrams
       can be seen. Each transaction starts with Adrees selected
       by ADS signal. Then RD or WR signal. Local Bus endpoint must
       reply with the same count of RDY.
    </p>

    <p>
      <obr src="./fig/lb_timing_diagram.fig">Local Bus timing diagram</obr>
    </p>

   <h2>Frequency and Resources</h2>
      <p>
         <tab sloupce="cccc">
          <tr>
            <th>LUTs (% of C6X LUTs)</th>
      	   <th>Slices (% of C6X Slices)</th>
            <th>BlockRAMs (% of C6X BRAMs)</th>
            <th>Max. HW frequency</th>
         </tr>
         <tr>
            <th>1490 (3%)</th>
            <th>750 (3%)</th>
            <th>4 (0%)</th>
            <th>120 MHz</th>
         </tr>

         <nazev>Chip utilization</nazev>
         </tab>
      </p>


    <h2>HW architecture</h2>
    <p>
       Local Bus Root component is consist of Internal Bus Endpoint
       comonent, downstream and upstream buffers and core coponent
       for generating local bus. Block schema of Local Bus Endpoint
       can be seen on the following picture.
    </p>
    
    <p>
      <obr src="./fig/lb_root.fig">Local Bus root block schema</obr>
    </p>

    <p>
      <obr src="./fig/lb_root_core.fig">Local Bus Core RTL schema</obr>
    </p>
 
   </body>  
</source>
