<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">qsys_top</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments>
      <interconnectAssignment>
        <name>$system.qsys_mm.burstAdapterImplementation</name>
        <value>GENERIC_CONVERTER</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>$system.qsys_mm.clockCrossingAdapter</name>
        <value>AUTO</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>$system.qsys_mm.enableEccProtection</name>
        <value>FALSE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>$system.qsys_mm.insertDefaultSlave</name>
        <value>FALSE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>$system.qsys_mm.maxAdditionalLatency</name>
        <value>4</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>hps_m.master.qsys_mm.security</name>
        <value>SECURE</value>
      </interconnectAssignment>
    </interconnectAssignments>
    <className>qsys_top</className>
    <version>1.0</version>
    <name>qsys_top</name>
    <uniqueName>qsys_top</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">a10_hps</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>BOOT_FROM_FPGA_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>BSEL</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>BSEL_EN</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>CLK_EMACA_SOURCE</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>CLK_EMACB_SOURCE</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>CLK_EMAC_PTP_SOURCE</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>CLK_GPIO_SOURCE</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>CLK_HMC_PLL_SOURCE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>CLK_MAIN_PLL_SOURCE2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>CLK_MPU_CNT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>CLK_MPU_SOURCE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>CLK_NOC_CNT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>CLK_NOC_SOURCE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>CLK_PERI_PLL_SOURCE2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>CLK_S2F_USER0_SOURCE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>CLK_S2F_USER1_SOURCE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>CLK_SDMMC_SOURCE</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>CM_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>CM_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>CONFIG_HPS_DIV_GPIO</name>
            <value>32000</value>
          </parameter>
          <parameter>
            <name>CTI_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>CUSTOM_MPU_CLK</name>
            <value>1020</value>
          </parameter>
          <parameter>
            <name>DB_iface_ports</name>
            <value>emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}</value>
          </parameter>
          <parameter>
            <name>DB_periph_ifaces</name>
            <value>@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}</value>
          </parameter>
          <parameter>
            <name>DB_port_pins</name>
            <value>spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}</value>
          </parameter>
          <parameter>
            <name>DEBUG_APB_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>DEFAULT_MPU_CLK</name>
            <value>1200</value>
          </parameter>
          <parameter>
            <name>DISABLE_PERI_PLL</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>DMA_Enable</name>
            <value>No,No,No,No,No,No,No,No</value>
          </parameter>
          <parameter>
            <name>DMA_PeriphId_DERIVED</name>
            <value>0,1,2,3,4,5,6,7</value>
          </parameter>
          <parameter>
            <name>EMAC0SEL</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>EMAC0_CLK</name>
            <value>250</value>
          </parameter>
          <parameter>
            <name>EMAC0_Mode</name>
            <value>RGMII_with_MDIO</value>
          </parameter>
          <parameter>
            <name>EMAC0_PTP</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EMAC0_PinMuxing</name>
            <value>IO</value>
          </parameter>
          <parameter>
            <name>EMAC0_SWITCH_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EMAC1SEL</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>EMAC1_CLK</name>
            <value>250</value>
          </parameter>
          <parameter>
            <name>EMAC1_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>EMAC1_PTP</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EMAC1_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>EMAC1_SWITCH_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EMAC2SEL</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>EMAC2_CLK</name>
            <value>250</value>
          </parameter>
          <parameter>
            <name>EMAC2_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>EMAC2_PTP</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EMAC2_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>EMAC2_SWITCH_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EMAC_PTP_REF_CLK</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>EMIF_BYPASS_CHECK</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EMIF_CONDUIT_Enable</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>F2H_AXI_CLOCK_FREQ</name>
            <value>130000000</value>
          </parameter>
          <parameter>
            <name>F2H_COLD_RST_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>F2H_DBG_RST_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>F2H_DELAY</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>F2H_FREE_CLK_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>F2H_FREE_CLK_FREQ</name>
            <value>200</value>
          </parameter>
          <parameter>
            <name>F2H_SDRAM0_CLOCK_FREQ</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>F2H_SDRAM1_CLOCK_FREQ</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>F2H_SDRAM2_CLOCK_FREQ</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>F2H_SDRAM3_CLOCK_FREQ</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>F2H_SDRAM4_CLOCK_FREQ</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>F2H_SDRAM5_CLOCK_FREQ</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>F2H_WARM_RST_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>F2SDRAM0_ENABLED</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>F2SDRAM1_ENABLED</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>F2SDRAM2_DELAY</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>F2SDRAM2_ENABLED</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>F2SDRAM_ADDRESS_WIDTH</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>F2SDRAM_PORT_CONFIG</name>
            <value>6</value>
          </parameter>
          <parameter>
            <name>F2SDRAM_READY_LATENCY</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>F2SINTERRUPT_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>F2S_Width</name>
            <value>6</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK</name>
            <value>2.5</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK</name>
            <value>125</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK</name>
            <value>2.5</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK</name>
            <value>125</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK</name>
            <value>2.5</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>GPIO_REF_CLK</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>GP_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>H2F_AXI_CLOCK_FREQ</name>
            <value>130000000</value>
          </parameter>
          <parameter>
            <name>H2F_COLD_RST_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>H2F_CTI_CLOCK_FREQ</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>H2F_DEBUG_APB_CLOCK_FREQ</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>H2F_DELAY</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>H2F_LW_AXI_CLOCK_FREQ</name>
            <value>130000000</value>
          </parameter>
          <parameter>
            <name>H2F_LW_DELAY</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>H2F_PENDING_RST_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>H2F_TPIU_CLOCK_IN_FREQ</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>H2F_USER0_CLK_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>H2F_USER0_CLK_FREQ</name>
            <value>400</value>
          </parameter>
          <parameter>
            <name>H2F_USER1_CLK_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>H2F_USER1_CLK_FREQ</name>
            <value>400</value>
          </parameter>
          <parameter>
            <name>HMC_PLL_REF_CLK</name>
            <value>800</value>
          </parameter>
          <parameter>
            <name>HPS_DIV_GPIO_FREQ</name>
            <value>125</value>
          </parameter>
          <parameter>
            <name>HPS_IO_Enable</name>
            <value>SDMMC:D0,SDMMC:CMD,SDMMC:CCLK,SDMMC:D1,SDMMC:D2,SDMMC:D3,NONE,NONE,SDMMC:D4,SDMMC:D5,SDMMC:D6,SDMMC:D7,UART1:TX,UART1:RX,USB0:CLK,USB0:STP,USB0:DIR,USB0:DATA0,USB0:DATA1,USB0:NXT,USB0:DATA2,USB0:DATA3,USB0:DATA4,USB0:DATA5,USB0:DATA6,USB0:DATA7,EMAC0:TX_CLK,EMAC0:TX_CTL,EMAC0:RX_CLK,EMAC0:RX_CTL,EMAC0:TXD0,EMAC0:TXD1,EMAC0:RXD0,EMAC0:RXD1,EMAC0:TXD2,EMAC0:TXD3,EMAC0:RXD2,EMAC0:RXD3,SPIM1:CLK,SPIM1:MOSI,SPIM1:MISO,SPIM1:SS0_N,SPIM1:SS1_N,GPIO,NONE,NONE,NONE,NONE,MDIO0:MDIO,MDIO0:MDC,I2C1:SDA,I2C1:SCL,GPIO,TRACE:CLK,GPIO,GPIO,NONE,NONE,TRACE:D0,TRACE:D1,TRACE:D2,TRACE:D3</value>
          </parameter>
          <parameter>
            <name>I2C0_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>I2C0_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>I2C1_Mode</name>
            <value>default</value>
          </parameter>
          <parameter>
            <name>I2C1_PinMuxing</name>
            <value>IO</value>
          </parameter>
          <parameter>
            <name>I2CEMAC0_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>I2CEMAC0_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>I2CEMAC1_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>I2CEMAC1_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>I2CEMAC2_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>I2CEMAC2_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>INTERNAL_OSCILLATOR_ENABLE</name>
            <value>60</value>
          </parameter>
          <parameter>
            <name>JAVA_ERROR_MSG</name>
            <value></value>
          </parameter>
          <parameter>
            <name>JAVA_WARNING_MSG</name>
            <value></value>
          </parameter>
          <parameter>
            <name>JTAG_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>L3_MAIN_FREE_CLK</name>
            <value>200</value>
          </parameter>
          <parameter>
            <name>L4_SYS_FREE_CLK</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>LWH2F_Enable</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>MAINPLLGRP_EMACA_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>MAINPLLGRP_EMACB_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>MAINPLLGRP_EMAC_PTP_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>MAINPLLGRP_GPIO_DB_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>MAINPLLGRP_HMC_PLL_REF_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>MAINPLLGRP_MPU_CNT</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>MAINPLLGRP_NOC_CNT</name>
            <value>11</value>
          </parameter>
          <parameter>
            <name>MAINPLLGRP_PERIPH_REF_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>MAINPLLGRP_S2F_USER0_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>MAINPLLGRP_S2F_USER1_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>MAINPLLGRP_SDMMC_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>MAINPLLGRP_VCO_DENOM</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>MAINPLLGRP_VCO_NUMER</name>
            <value>191</value>
          </parameter>
          <parameter>
            <name>MPU_CLK_VCCL</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>MPU_EVENTS_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>NAND_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>NAND_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>NOCDIV_CS_ATCLK</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>NOCDIV_CS_PDBGCLK</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>NOCDIV_CS_TRACECLK</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>NOCDIV_L4MAINCLK</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>NOCDIV_L4MPCLK</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>NOCDIV_L4SPCLK</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>OVERIDE_PERI_PLL</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>PERI_PLL_AUTO_VCO_FREQ</name>
            <value>2000</value>
          </parameter>
          <parameter>
            <name>PERI_PLL_MANUAL_VCO_FREQ</name>
            <value>2000</value>
          </parameter>
          <parameter>
            <name>PERPLLGRP_EMACA_CNT</name>
            <value>7</value>
          </parameter>
          <parameter>
            <name>PERPLLGRP_EMACB_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>PERPLLGRP_EMAC_PTP_CNT</name>
            <value>19</value>
          </parameter>
          <parameter>
            <name>PERPLLGRP_GPIO_DB_CNT</name>
            <value>499</value>
          </parameter>
          <parameter>
            <name>PERPLLGRP_HMC_PLL_REF_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>PERPLLGRP_MPU_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>PERPLLGRP_NOC_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>PERPLLGRP_S2F_USER0_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>PERPLLGRP_S2F_USER1_CNT</name>
            <value>900</value>
          </parameter>
          <parameter>
            <name>PERPLLGRP_SDMMC_CNT</name>
            <value>9</value>
          </parameter>
          <parameter>
            <name>PERPLLGRP_VCO_DENOM</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>PERPLLGRP_VCO_NUMER</name>
            <value>159</value>
          </parameter>
          <parameter>
            <name>PIN_TO_BALL_MAP</name>
            <value>Q2_1,H18,Q2_2,H19,Q2_3,F18,Q2_4,G17,Q2_5,E20,Q2_6,F20,Q2_7,G20,Q2_8,G21,Q2_10,G19,Q2_9,F19,Q2_11,F22,Q2_12,G22,D_4,E16,D_5,H16,D_6,K16,D_7,G16,D_8,H17,D_9,F15,Q3_1,K18,Q3_2,L19,Q3_3,H22,Q3_4,H21,Q3_5,J21,Q3_6,J20,Q3_7,J18,Q3_8,J19,D_10,L17,Q3_9,H23,D_11,N19,D_12,M19,D_13,E15,D_14,J16,D_15,L18,D_16,M17,D_17,K17,Q3_10,J23,Q4_1,L20,Q3_11,K21,Q4_2,M20,Q3_12,K20,Q4_3,N20,Q4_4,P20,Q4_5,K23,Q4_6,L23,Q4_7,N23,Q4_8,N22,Q4_9,K22,Q1_10,D20,Q1_1,D18,Q1_11,E21,Q1_2,E18,Q1_12,E22,Q1_3,C19,Q1_4,D19,Q1_5,E17,Q1_6,F17,Q1_7,C17,Q1_8,C18,Q1_9,D21,Q4_10,L22,Q4_11,M22,Q4_12,M21</value>
          </parameter>
          <parameter>
            <name>PLL_CLK0</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>PLL_CLK1</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>PLL_CLK2</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>PLL_CLK3</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>PLL_CLK4</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>QSPI_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>QSPI_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>Quad_1_Save</name>
            <value></value>
          </parameter>
          <parameter>
            <name>Quad_2_Save</name>
            <value></value>
          </parameter>
          <parameter>
            <name>Quad_3_Save</name>
            <value></value>
          </parameter>
          <parameter>
            <name>Quad_4_Save</name>
            <value></value>
          </parameter>
          <parameter>
            <name>RUN_INTERNAL_BUILD_CHECKS</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_CLOCKPERIPHERAL_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_CTI_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_DMA_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_EMAC0_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_EMAC1_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_EMAC2_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_FPGAMANAGER_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_GPIO_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_HMC_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_I2C0_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_I2C1_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_I2CEMAC0_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_I2CEMAC1_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_I2CEMAC2_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_L4TIMER_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_NAND_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_QSPI_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_SDMMC_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_SPIM0_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_SPIM1_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_SPIS0_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_SPIS1_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_SYSTEMMANAGER_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_SYSTIMER_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_UART0_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_UART1_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_USB0_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_USB1_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2FINTERRUPT_WATCHDOG_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>S2F_Width</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>SDMMC_Mode</name>
            <value>8-bit</value>
          </parameter>
          <parameter>
            <name>SDMMC_PinMuxing</name>
            <value>IO</value>
          </parameter>
          <parameter>
            <name>SDMMC_REF_CLK</name>
            <value>200</value>
          </parameter>
          <parameter>
            <name>SECURITY_MODULE_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>SPIM0_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>SPIM0_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>SPIM1_Mode</name>
            <value>Dual_slave_selects</value>
          </parameter>
          <parameter>
            <name>SPIM1_PinMuxing</name>
            <value>IO</value>
          </parameter>
          <parameter>
            <name>SPIS0_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>SPIS0_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>SPIS1_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>SPIS1_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>STM_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>TESTIOCTRL_DEBUGCLKSEL</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>TESTIOCTRL_MAINCLKSEL</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>TESTIOCTRL_PERICLKSEL</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>TEST_Enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>TRACE_Mode</name>
            <value>default</value>
          </parameter>
          <parameter>
            <name>TRACE_PinMuxing</name>
            <value>IO</value>
          </parameter>
          <parameter>
            <name>UART0_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>UART0_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>UART1_Mode</name>
            <value>No_flow_control</value>
          </parameter>
          <parameter>
            <name>UART1_PinMuxing</name>
            <value>IO</value>
          </parameter>
          <parameter>
            <name>USB0_Mode</name>
            <value>default</value>
          </parameter>
          <parameter>
            <name>USB0_PinMuxing</name>
            <value>IO</value>
          </parameter>
          <parameter>
            <name>USB1_Mode</name>
            <value>N/A</value>
          </parameter>
          <parameter>
            <name>USB1_PinMuxing</name>
            <value>Unused</value>
          </parameter>
          <parameter>
            <name>USE_DEFAULT_MPU_CLK</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>dev_database</name>
            <value></value>
          </parameter>
          <parameter>
            <name>device_name</name>
            <value>10AS066N3F40E2SG</value>
          </parameter>
          <parameter>
            <name>eosc1_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>eosc1_clk_mhz</name>
            <value>25.0</value>
          </parameter>
          <parameter>
            <name>hps_device_family</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>pin_muxing</name>
            <value></value>
          </parameter>
          <parameter>
            <name>pin_muxing_check</name>
            <value></value>
          </parameter>
          <parameter>
            <name>quartus_ini_hps_ip_boot_from_fpga_ready</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>quartus_ini_hps_ip_enable_a10_advanced_options</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>quartus_ini_hps_ip_enable_jtag</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>quartus_ini_hps_ip_enable_sdmmc_clk_in</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>quartus_ini_hps_ip_enable_test_interface</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>quartus_ini_hps_ip_overide_f2sdram_delay</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>quartus_ini_hps_ip_override_sdmmc_4bit</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>test_iface_definition</name>
            <value>DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output</value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>$system.qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>$system.qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_arria10_hps</className>
        <version>18.1</version>
        <name>a10_hps</name>
        <uniqueName>qsys_top_altera_arria10_hps_181_ie7t4cy</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>18.1</version>
            <end>emif_hps/hps_emif_conduit_end</end>
            <start>a10_hps/emif</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>mm_interconnect_0/a10_hps_h2f_lw_axi_master</end>
            <start>a10_hps/h2f_lw_axi_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_controller/reset_in0</end>
            <start>a10_hps/h2f_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>a10_hps/f2h_axi_clock</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>a10_hps/f2sdram0_clock</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>a10_hps/f2sdram2_clock</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>a10_hps/h2f_axi_clock</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>a10_hps/h2f_lw_axi_clock</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>a10_hps/f2h_axi_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>a10_hps/f2sdram0_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>a10_hps/f2sdram2_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>a10_hps/h2f_axi_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>a10_hps/h2f_lw_axi_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.a10_hps</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">fpga_interfaces</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>device</name>
                <value>10AS066N3F40E2SG</value>
              </parameter>
              <parameter>
                <name>hps_parameter_map</name>
                <value></value>
              </parameter>
              <parameter>
                <name>ignoreSimulation</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interfaceDefinition</name>
                <value>constraints {} instances {boot_from_fpga {signal_widths {f2s_bsel 3 f2s_boot_from_fpga_on_failure 1 f2s_bsel_en 1 f2s_boot_from_fpga_ready 1} parameters {} location HPSINTERFACEBOOTFROMFPGA_X79_Y172_N96 entity_name twentynm_hps_interface_boot_from_fpga signal_default_terminations {f2s_bsel 0 f2s_boot_from_fpga_on_failure 0 f2s_bsel_en 0 f2s_boot_from_fpga_ready 0} signal_terminations {f2s_bsel {2:0 1} f2s_boot_from_fpga_on_failure {0:0 0} f2s_bsel_en {0:0 0} f2s_boot_from_fpga_ready {0:0 0}}} clocks_resets {parameters {} signal_widths {f2s_cold_rst_req_n 1 f2s_free_clk 1 f2s_pending_rst_ack 1 f2s_warm_rst_req_n 1 f2s_dbg_rst_req_n 1} entity_name twentynm_hps_interface_clocks_resets location HPSINTERFACECLOCKSRESETS_X78_Y168_N96 signal_terminations {f2s_cold_rst_req_n {0:0 1} f2s_free_clk {0:0 0} f2s_pending_rst_ack {0:0 1} f2s_warm_rst_req_n {0:0 1} f2s_dbg_rst_req_n {0:0 1}} signal_default_terminations {f2s_cold_rst_req_n 1 f2s_free_clk 1 f2s_pending_rst_ack 1 f2s_warm_rst_req_n 1 f2s_dbg_rst_req_n 1}} hps2fpga_light_weight {signal_widths {port_size_config_1 1 port_size_config_0 1} parameters {DWIDTH 32 DEPTH 3} location {} entity_name twentynm_hps_rl_interface_hps2fpga_light_weight signal_default_terminations {port_size_config_1 0 port_size_config_0 0} signal_terminations {port_size_config_1 {0:0 1} port_size_config_0 {0:0 1}}} emif_interface {signal_widths {} parameters {} location HPSINTERFACEDDR_X78_Y171_N96 entity_name a10_hps_emif_interface signal_default_terminations {} signal_terminations {}} debug_apb {signal_widths {F2S_PCLKENDBG 1 F2S_DBGAPB_DISABLE 1} parameters {} location HPSINTERFACEDBGAPB_X78_Y170_N96 entity_name twentynm_hps_interface_dbg_apb signal_default_terminations {F2S_PCLKENDBG 0 F2S_DBGAPB_DISABLE 0} signal_terminations {F2S_PCLKENDBG {0:0 0} F2S_DBGAPB_DISABLE {0:0 0}}} @orderednames {clocks_resets debug_apb boot_from_fpga emif_interface fpga2hps hps2fpga_light_weight hps2fpga f2sdram} f2sdram {parameters {DWIDTH0 128 DEPTH 4 mode 3 DWIDTH2 128} signal_widths {fpga2sdram_port_size_config 4} entity_name twentynm_hps_rl_mode2_fpga2sdram location {} signal_terminations {fpga2sdram_port_size_config {3:0 14}} signal_default_terminations {fpga2sdram_port_size_config 0}} hps2fpga {signal_widths {port_size_config_1 1 port_size_config_2 1 port_size_config_3 1 port_size_config_0 1} parameters {DWIDTH 32 DEPTH 3} location {} entity_name twentynm_hps_rl_interface_hps2fpga signal_default_terminations {port_size_config_1 0 port_size_config_2 0 port_size_config_3 0 port_size_config_0 0} signal_terminations {port_size_config_1 {0:0 0} port_size_config_2 {0:0 1} port_size_config_3 {0:0 1} port_size_config_0 {0:0 0}}} fpga2hps {signal_widths {port_size_config_1 1 port_size_config_2 1 port_size_config_3 1 port_size_config_0 1} parameters {DWIDTH 128 DEPTH 3} location {} entity_name twentynm_hps_rl_interface_fpga2hps signal_default_terminations {port_size_config_1 0 port_size_config_2 0 port_size_config_3 0 port_size_config_0 0} signal_terminations {port_size_config_1 {0:0 1} port_size_config_2 {0:0 1} port_size_config_3 {0:0 1} port_size_config_0 {0:0 0}}}} interfaces {@orderednames {h2f_reset emif f2h_axi_clock f2h_axi_reset f2h_axi_slave h2f_lw_axi_clock h2f_lw_axi_reset h2f_lw_axi_master h2f_axi_clock h2f_axi_reset h2f_axi_master f2sdram0_clock f2sdram0_reset f2sdram0_data f2sdram2_clock f2sdram2_reset f2sdram2_data} h2f_reset {properties {associatedResetSinks none synchronousEdges none} direction Output type reset signals {@orderednames h2f_rst_n h2f_rst_n {width 1 properties {} instance_name clocks_resets internal_name s2f_user3_clk direction Output role reset_n fragments {}}}} emif {properties {} direction Output type conduit signals {@orderednames {emif_emif_to_hps emif_hps_to_emif emif_emif_to_gp emif_gp_to_emif} emif_emif_to_hps {width 4096 properties {} instance_name emif_interface internal_name emif_to_hps direction Input role emif_to_hps fragments {}} emif_hps_to_emif {width 4096 properties {} instance_name emif_interface internal_name hps_to_emif direction Output role hps_to_emif fragments {}} emif_emif_to_gp {width 1 properties {} instance_name emif internal_name emif_emif_to_gp direction Input role emif_to_gp fragments {}} emif_gp_to_emif {width 2 properties {} instance_name emif internal_name emif_gp_to_emif direction Output role gp_to_emif fragments {}}}} f2h_axi_clock {properties {} direction Input type clock signals {@orderednames f2h_axi_clk f2h_axi_clk {width 1 properties {} instance_name f2h_axi_clock internal_name f2h_axi_clk direction Input role clk fragments @intermediate(0:0)}}} f2h_axi_reset {properties {associatedClock f2h_axi_clock} direction Input type reset signals {@orderednames f2h_axi_rst f2h_axi_rst {width 1 properties {} instance_name fpga2hps internal_name rst_n direction Input role reset_n fragments {}}}} f2h_axi_slave {address_width 32 data_width 128 properties {readDataReorderingDepth 8 writeAcceptanceCapability 8 associatedClock f2h_axi_clock readAcceptanceCapability 8 combinedAcceptanceCapability 8 associatedReset f2h_axi_reset} direction slave type axi signals {@orderednames {f2h_AWID f2h_AWADDR f2h_AWLEN f2h_AWSIZE f2h_AWBURST f2h_AWLOCK f2h_AWCACHE f2h_AWPROT f2h_AWVALID f2h_AWREADY f2h_AWUSER f2h_WID f2h_WDATA f2h_WSTRB f2h_WLAST f2h_WVALID f2h_WREADY f2h_BID f2h_BRESP f2h_BVALID f2h_BREADY f2h_ARID f2h_ARADDR f2h_ARLEN f2h_ARSIZE f2h_ARBURST f2h_ARLOCK f2h_ARCACHE f2h_ARPROT f2h_ARVALID f2h_ARREADY f2h_ARUSER f2h_RID f2h_RDATA f2h_RRESP f2h_RLAST f2h_RVALID f2h_RREADY} f2h_AWID {width 4 properties {} instance_name fpga2hps internal_name aw_id direction Input role awid fragments {}} f2h_AWADDR {width 32 properties {} instance_name fpga2hps internal_name aw_addr direction Input role awaddr fragments {}} f2h_AWLEN {width 4 properties {} instance_name fpga2hps internal_name aw_len direction Input role awlen fragments {}} f2h_AWSIZE {width 3 properties {} instance_name fpga2hps internal_name aw_size direction Input role awsize fragments {}} f2h_AWBURST {width 2 properties {} instance_name fpga2hps internal_name aw_burst direction Input role awburst fragments {}} f2h_AWLOCK {width 2 properties {} instance_name fpga2hps internal_name aw_lock direction Input role awlock fragments {}} f2h_AWCACHE {width 4 properties {} instance_name fpga2hps internal_name aw_cache direction Input role awcache fragments {}} f2h_AWPROT {width 3 properties {} instance_name fpga2hps internal_name aw_prot direction Input role awprot fragments {}} f2h_AWVALID {width 1 properties {} instance_name fpga2hps internal_name aw_valid direction Input role awvalid fragments {}} f2h_AWREADY {width 1 properties {} instance_name fpga2hps internal_name aw_ready direction Output role awready fragments {}} f2h_AWUSER {width 5 properties {} instance_name fpga2hps internal_name aw_user direction Input role awuser fragments {}} f2h_WID {width 4 properties {} instance_name fpga2hps internal_name w_id direction Input role wid fragments {}} f2h_WDATA {width 128 properties {} instance_name fpga2hps internal_name w_data direction Input role wdata fragments {}} f2h_WSTRB {width 16 properties {} instance_name fpga2hps internal_name w_strb direction Input role wstrb fragments {}} f2h_WLAST {width 1 properties {} instance_name fpga2hps internal_name w_last direction Input role wlast fragments {}} f2h_WVALID {width 1 properties {} instance_name fpga2hps internal_name w_valid direction Input role wvalid fragments {}} f2h_WREADY {width 1 properties {} instance_name fpga2hps internal_name w_ready direction Output role wready fragments {}} f2h_BID {width 4 properties {} instance_name fpga2hps internal_name b_id direction Output role bid fragments {}} f2h_BRESP {width 2 properties {} instance_name fpga2hps internal_name b_resp direction Output role bresp fragments {}} f2h_BVALID {width 1 properties {} instance_name fpga2hps internal_name b_valid direction Output role bvalid fragments {}} f2h_BREADY {width 1 properties {} instance_name fpga2hps internal_name b_ready direction Input role bready fragments {}} f2h_ARID {width 4 properties {} instance_name fpga2hps internal_name ar_id direction Input role arid fragments {}} f2h_ARADDR {width 32 properties {} instance_name fpga2hps internal_name ar_addr direction Input role araddr fragments {}} f2h_ARLEN {width 4 properties {} instance_name fpga2hps internal_name ar_len direction Input role arlen fragments {}} f2h_ARSIZE {width 3 properties {} instance_name fpga2hps internal_name ar_size direction Input role arsize fragments {}} f2h_ARBURST {width 2 properties {} instance_name fpga2hps internal_name ar_burst direction Input role arburst fragments {}} f2h_ARLOCK {width 2 properties {} instance_name fpga2hps internal_name ar_lock direction Input role arlock fragments {}} f2h_ARCACHE {width 4 properties {} instance_name fpga2hps internal_name ar_cache direction Input role arcache fragments {}} f2h_ARPROT {width 3 properties {} instance_name fpga2hps internal_name ar_prot direction Input role arprot fragments {}} f2h_ARVALID {width 1 properties {} instance_name fpga2hps internal_name ar_valid direction Input role arvalid fragments {}} f2h_ARREADY {width 1 properties {} instance_name fpga2hps internal_name ar_ready direction Output role arready fragments {}} f2h_ARUSER {width 5 properties {} instance_name fpga2hps internal_name ar_user direction Input role aruser fragments {}} f2h_RID {width 4 properties {} instance_name fpga2hps internal_name r_id direction Output role rid fragments {}} f2h_RDATA {width 128 properties {} instance_name fpga2hps internal_name r_data direction Output role rdata fragments {}} f2h_RRESP {width 2 properties {} instance_name fpga2hps internal_name r_resp direction Output role rresp fragments {}} f2h_RLAST {width 1 properties {} instance_name fpga2hps internal_name r_last direction Output role rlast fragments {}} f2h_RVALID {width 1 properties {} instance_name fpga2hps internal_name r_valid direction Output role rvalid fragments {}} f2h_RREADY {width 1 properties {} instance_name fpga2hps internal_name r_ready direction Input role rready fragments {}}}} h2f_lw_axi_clock {properties {} direction Input type clock signals {@orderednames h2f_lw_axi_clk h2f_lw_axi_clk {width 1 properties {} instance_name h2f_lw_axi_clock internal_name h2f_lw_axi_clk direction Input role clk fragments @intermediate(7:7)}}} h2f_lw_axi_reset {properties {associatedClock h2f_lw_axi_clock} direction Input type reset signals {@orderednames h2f_lw_axi_rst h2f_lw_axi_rst {width 1 properties {} instance_name hps2fpga_light_weight internal_name rst_n direction Input role reset_n fragments {}}}} h2f_lw_axi_master {id_width 4 address_width 21 data_width 32 properties {readIssuingCapability 8 associatedClock h2f_lw_axi_clock combinedIssuingCapability 8 associatedReset h2f_lw_axi_reset writeIssuingCapability 8} direction master type axi signals {@orderednames {h2f_lw_AWID h2f_lw_AWADDR h2f_lw_AWLEN h2f_lw_AWSIZE h2f_lw_AWBURST h2f_lw_AWLOCK h2f_lw_AWCACHE h2f_lw_AWPROT h2f_lw_AWVALID h2f_lw_AWREADY h2f_lw_AWUSER h2f_lw_WID h2f_lw_WDATA h2f_lw_WSTRB h2f_lw_WLAST h2f_lw_WVALID h2f_lw_WREADY h2f_lw_BID h2f_lw_BRESP h2f_lw_BVALID h2f_lw_BREADY h2f_lw_ARID h2f_lw_ARADDR h2f_lw_ARLEN h2f_lw_ARSIZE h2f_lw_ARBURST h2f_lw_ARLOCK h2f_lw_ARCACHE h2f_lw_ARPROT h2f_lw_ARVALID h2f_lw_ARREADY h2f_lw_ARUSER h2f_lw_RID h2f_lw_RDATA h2f_lw_RRESP h2f_lw_RLAST h2f_lw_RVALID h2f_lw_RREADY} h2f_lw_AWID {width 4 properties {} instance_name hps2fpga_light_weight internal_name aw_id direction Output role awid fragments {}} h2f_lw_AWADDR {width 21 properties {} instance_name hps2fpga_light_weight internal_name aw_addr direction Output role awaddr fragments {}} h2f_lw_AWLEN {width 4 properties {} instance_name hps2fpga_light_weight internal_name aw_len direction Output role awlen fragments {}} h2f_lw_AWSIZE {width 3 properties {} instance_name hps2fpga_light_weight internal_name aw_size direction Output role awsize fragments {}} h2f_lw_AWBURST {width 2 properties {} instance_name hps2fpga_light_weight internal_name aw_burst direction Output role awburst fragments {}} h2f_lw_AWLOCK {width 2 properties {} instance_name hps2fpga_light_weight internal_name aw_lock direction Output role awlock fragments {}} h2f_lw_AWCACHE {width 4 properties {} instance_name hps2fpga_light_weight internal_name aw_cache direction Output role awcache fragments {}} h2f_lw_AWPROT {width 3 properties {} instance_name hps2fpga_light_weight internal_name aw_prot direction Output role awprot fragments {}} h2f_lw_AWVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name aw_valid direction Output role awvalid fragments {}} h2f_lw_AWREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name aw_ready direction Input role awready fragments {}} h2f_lw_AWUSER {width 5 properties {} instance_name hps2fpga_light_weight internal_name aw_user direction Output role awuser fragments {}} h2f_lw_WID {width 4 properties {} instance_name hps2fpga_light_weight internal_name w_id direction Output role wid fragments {}} h2f_lw_WDATA {width 32 properties {} instance_name hps2fpga_light_weight internal_name w_data direction Output role wdata fragments {}} h2f_lw_WSTRB {width 4 properties {} instance_name hps2fpga_light_weight internal_name w_strb direction Output role wstrb fragments {}} h2f_lw_WLAST {width 1 properties {} instance_name hps2fpga_light_weight internal_name w_last direction Output role wlast fragments {}} h2f_lw_WVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name w_valid direction Output role wvalid fragments {}} h2f_lw_WREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name w_ready direction Input role wready fragments {}} h2f_lw_BID {width 4 properties {} instance_name hps2fpga_light_weight internal_name b_id direction Input role bid fragments {}} h2f_lw_BRESP {width 2 properties {} instance_name hps2fpga_light_weight internal_name b_resp direction Input role bresp fragments {}} h2f_lw_BVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name b_valid direction Input role bvalid fragments {}} h2f_lw_BREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name b_ready direction Output role bready fragments {}} h2f_lw_ARID {width 4 properties {} instance_name hps2fpga_light_weight internal_name ar_id direction Output role arid fragments {}} h2f_lw_ARADDR {width 21 properties {} instance_name hps2fpga_light_weight internal_name ar_addr direction Output role araddr fragments {}} h2f_lw_ARLEN {width 4 properties {} instance_name hps2fpga_light_weight internal_name ar_len direction Output role arlen fragments {}} h2f_lw_ARSIZE {width 3 properties {} instance_name hps2fpga_light_weight internal_name ar_size direction Output role arsize fragments {}} h2f_lw_ARBURST {width 2 properties {} instance_name hps2fpga_light_weight internal_name ar_burst direction Output role arburst fragments {}} h2f_lw_ARLOCK {width 2 properties {} instance_name hps2fpga_light_weight internal_name ar_lock direction Output role arlock fragments {}} h2f_lw_ARCACHE {width 4 properties {} instance_name hps2fpga_light_weight internal_name ar_cache direction Output role arcache fragments {}} h2f_lw_ARPROT {width 3 properties {} instance_name hps2fpga_light_weight internal_name ar_prot direction Output role arprot fragments {}} h2f_lw_ARVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name ar_valid direction Output role arvalid fragments {}} h2f_lw_ARREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name ar_ready direction Input role arready fragments {}} h2f_lw_ARUSER {width 5 properties {} instance_name hps2fpga_light_weight internal_name ar_user direction Output role aruser fragments {}} h2f_lw_RID {width 4 properties {} instance_name hps2fpga_light_weight internal_name r_id direction Input role rid fragments {}} h2f_lw_RDATA {width 32 properties {} instance_name hps2fpga_light_weight internal_name r_data direction Input role rdata fragments {}} h2f_lw_RRESP {width 2 properties {} instance_name hps2fpga_light_weight internal_name r_resp direction Input role rresp fragments {}} h2f_lw_RLAST {width 1 properties {} instance_name hps2fpga_light_weight internal_name r_last direction Input role rlast fragments {}} h2f_lw_RVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name r_valid direction Input role rvalid fragments {}} h2f_lw_RREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name r_ready direction Output role rready fragments {}}}} h2f_axi_clock {properties {} direction Input type clock signals {@orderednames h2f_axi_clk h2f_axi_clk {width 1 properties {} instance_name h2f_axi_clock internal_name h2f_axi_clk direction Input role clk fragments @intermediate(14:14)}}} h2f_axi_reset {properties {associatedClock h2f_axi_clock} direction Input type reset signals {@orderednames h2f_axi_rst h2f_axi_rst {width 1 properties {} instance_name hps2fpga internal_name rst_n direction Input role reset_n fragments {}}}} h2f_axi_master {id_width 4 address_width 32 data_width 32 properties {readIssuingCapability 8 associatedClock h2f_axi_clock combinedIssuingCapability 8 associatedReset h2f_axi_reset writeIssuingCapability 8} direction master type axi signals {@orderednames {h2f_AWID h2f_AWADDR h2f_AWLEN h2f_AWSIZE h2f_AWBURST h2f_AWLOCK h2f_AWCACHE h2f_AWPROT h2f_AWVALID h2f_AWREADY h2f_AWUSER h2f_WID h2f_WDATA h2f_WSTRB h2f_WLAST h2f_WVALID h2f_WREADY h2f_BID h2f_BRESP h2f_BVALID h2f_BREADY h2f_ARID h2f_ARADDR h2f_ARLEN h2f_ARSIZE h2f_ARBURST h2f_ARLOCK h2f_ARCACHE h2f_ARPROT h2f_ARVALID h2f_ARREADY h2f_ARUSER h2f_RID h2f_RDATA h2f_RRESP h2f_RLAST h2f_RVALID h2f_RREADY} h2f_AWID {width 4 properties {} instance_name hps2fpga internal_name aw_id direction Output role awid fragments {}} h2f_AWADDR {width 32 properties {} instance_name hps2fpga internal_name aw_addr direction Output role awaddr fragments {}} h2f_AWLEN {width 4 properties {} instance_name hps2fpga internal_name aw_len direction Output role awlen fragments {}} h2f_AWSIZE {width 3 properties {} instance_name hps2fpga internal_name aw_size direction Output role awsize fragments {}} h2f_AWBURST {width 2 properties {} instance_name hps2fpga internal_name aw_burst direction Output role awburst fragments {}} h2f_AWLOCK {width 2 properties {} instance_name hps2fpga internal_name aw_lock direction Output role awlock fragments {}} h2f_AWCACHE {width 4 properties {} instance_name hps2fpga internal_name aw_cache direction Output role awcache fragments {}} h2f_AWPROT {width 3 properties {} instance_name hps2fpga internal_name aw_prot direction Output role awprot fragments {}} h2f_AWVALID {width 1 properties {} instance_name hps2fpga internal_name aw_valid direction Output role awvalid fragments {}} h2f_AWREADY {width 1 properties {} instance_name hps2fpga internal_name aw_ready direction Input role awready fragments {}} h2f_AWUSER {width 5 properties {} instance_name hps2fpga internal_name aw_user direction Output role awuser fragments {}} h2f_WID {width 4 properties {} instance_name hps2fpga internal_name w_id direction Output role wid fragments {}} h2f_WDATA {width 32 properties {} instance_name hps2fpga internal_name w_data direction Output role wdata fragments {}} h2f_WSTRB {width 4 properties {} instance_name hps2fpga internal_name w_strb direction Output role wstrb fragments {}} h2f_WLAST {width 1 properties {} instance_name hps2fpga internal_name w_last direction Output role wlast fragments {}} h2f_WVALID {width 1 properties {} instance_name hps2fpga internal_name w_valid direction Output role wvalid fragments {}} h2f_WREADY {width 1 properties {} instance_name hps2fpga internal_name w_ready direction Input role wready fragments {}} h2f_BID {width 4 properties {} instance_name hps2fpga internal_name b_id direction Input role bid fragments {}} h2f_BRESP {width 2 properties {} instance_name hps2fpga internal_name b_resp direction Input role bresp fragments {}} h2f_BVALID {width 1 properties {} instance_name hps2fpga internal_name b_valid direction Input role bvalid fragments {}} h2f_BREADY {width 1 properties {} instance_name hps2fpga internal_name b_ready direction Output role bready fragments {}} h2f_ARID {width 4 properties {} instance_name hps2fpga internal_name ar_id direction Output role arid fragments {}} h2f_ARADDR {width 32 properties {} instance_name hps2fpga internal_name ar_addr direction Output role araddr fragments {}} h2f_ARLEN {width 4 properties {} instance_name hps2fpga internal_name ar_len direction Output role arlen fragments {}} h2f_ARSIZE {width 3 properties {} instance_name hps2fpga internal_name ar_size direction Output role arsize fragments {}} h2f_ARBURST {width 2 properties {} instance_name hps2fpga internal_name ar_burst direction Output role arburst fragments {}} h2f_ARLOCK {width 2 properties {} instance_name hps2fpga internal_name ar_lock direction Output role arlock fragments {}} h2f_ARCACHE {width 4 properties {} instance_name hps2fpga internal_name ar_cache direction Output role arcache fragments {}} h2f_ARPROT {width 3 properties {} instance_name hps2fpga internal_name ar_prot direction Output role arprot fragments {}} h2f_ARVALID {width 1 properties {} instance_name hps2fpga internal_name ar_valid direction Output role arvalid fragments {}} h2f_ARREADY {width 1 properties {} instance_name hps2fpga internal_name ar_ready direction Input role arready fragments {}} h2f_ARUSER {width 5 properties {} instance_name hps2fpga internal_name ar_user direction Output role aruser fragments {}} h2f_RID {width 4 properties {} instance_name hps2fpga internal_name r_id direction Input role rid fragments {}} h2f_RDATA {width 32 properties {} instance_name hps2fpga internal_name r_data direction Input role rdata fragments {}} h2f_RRESP {width 2 properties {} instance_name hps2fpga internal_name r_resp direction Input role rresp fragments {}} h2f_RLAST {width 1 properties {} instance_name hps2fpga internal_name r_last direction Input role rlast fragments {}} h2f_RVALID {width 1 properties {} instance_name hps2fpga internal_name r_valid direction Input role rvalid fragments {}} h2f_RREADY {width 1 properties {} instance_name hps2fpga internal_name r_ready direction Output role rready fragments {}}}} f2sdram0_clock {properties {} direction Input type clock signals {@orderednames f2sdram0_clk f2sdram0_clk {width 1 properties {} instance_name f2sdram0_clock internal_name f2sdram0_clk direction Input role clk fragments @intermediate(21:21)}}} f2sdram0_reset {properties {associatedClock f2sdram0_clock} direction Input type reset signals {@orderednames f2s_sdram0_rst f2s_sdram0_rst {width 1 properties {} instance_name f2sdram internal_name f2s_sdram0_rst_n direction Input role reset_n fragments {}}}} f2sdram0_data {address_width 32 data_width 128 properties {readDataReorderingDepth 8 writeAcceptanceCapability 8 associatedClock f2sdram0_clock readAcceptanceCapability 8 combinedAcceptanceCapability 8 associatedReset f2sdram0_reset} direction slave bfm_type f2sdram type axi signals {@orderednames {f2sdram0_ARADDR f2sdram0_ARBURST f2sdram0_ARCACHE f2sdram0_ARID f2sdram0_ARLEN f2sdram0_ARLOCK f2sdram0_ARPROT f2sdram0_ARREADY f2sdram0_ARSIZE f2sdram0_ARUSER f2sdram0_ARVALID f2sdram0_AWADDR f2sdram0_AWBURST f2sdram0_AWCACHE f2sdram0_AWID f2sdram0_AWLEN f2sdram0_AWLOCK f2sdram0_AWPROT f2sdram0_AWREADY f2sdram0_AWSIZE f2sdram0_AWUSER f2sdram0_AWVALID f2sdram0_WDATA f2sdram0_WID f2sdram0_WLAST f2sdram0_WREADY f2sdram0_WSTRB f2sdram0_WVALID f2sdram0_BID f2sdram0_BREADY f2sdram0_BRESP f2sdram0_BVALID f2sdram0_RDATA f2sdram0_RID f2sdram0_RLAST f2sdram0_RREADY f2sdram0_RRESP f2sdram0_RVALID} f2sdram0_ARADDR {width 32 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_addr direction input role araddr fragments {}} f2sdram0_ARBURST {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_burst direction input role arburst fragments {}} f2sdram0_ARCACHE {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_cache direction input role arcache fragments {}} f2sdram0_ARID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_id direction input role arid fragments {}} f2sdram0_ARLEN {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_len direction input role arlen fragments {}} f2sdram0_ARLOCK {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_lock direction input role arlock fragments {}} f2sdram0_ARPROT {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_prot direction input role arprot fragments {}} f2sdram0_ARREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_ready direction output role arready fragments {}} f2sdram0_ARSIZE {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_size direction input role arsize fragments {}} f2sdram0_ARUSER {width 5 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_user direction input role aruser fragments {}} f2sdram0_ARVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_valid direction input role arvalid fragments {}} f2sdram0_AWADDR {width 32 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_addr direction input role awaddr fragments {}} f2sdram0_AWBURST {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_burst direction input role awburst fragments {}} f2sdram0_AWCACHE {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_cache direction input role awcache fragments {}} f2sdram0_AWID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_id direction input role awid fragments {}} f2sdram0_AWLEN {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_len direction input role awlen fragments {}} f2sdram0_AWLOCK {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_lock direction input role awlock fragments {}} f2sdram0_AWPROT {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_prot direction input role awprot fragments {}} f2sdram0_AWREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_ready direction output role awready fragments {}} f2sdram0_AWSIZE {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_size direction input role awsize fragments {}} f2sdram0_AWUSER {width 5 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_user direction input role awuser fragments {}} f2sdram0_AWVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_valid direction input role awvalid fragments {}} f2sdram0_WDATA {width 128 properties {} instance_name f2sdram internal_name fpga2sdram0_w_data direction input role wdata fragments {}} f2sdram0_WID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_w_id direction input role wid fragments {}} f2sdram0_WLAST {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_w_last direction input role wlast fragments {}} f2sdram0_WREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_w_ready direction output role wready fragments {}} f2sdram0_WSTRB {width 16 properties {} instance_name f2sdram internal_name fpga2sdram0_w_strb direction input role wstrb fragments {}} f2sdram0_WVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_w_valid direction input role wvalid fragments {}} f2sdram0_BID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_b_id direction output role bid fragments {}} f2sdram0_BREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_b_ready direction input role bready fragments {}} f2sdram0_BRESP {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_b_resp direction output role bresp fragments {}} f2sdram0_BVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_b_valid direction output role bvalid fragments {}} f2sdram0_RDATA {width 128 properties {} instance_name f2sdram internal_name fpga2sdram0_r_data direction output role rdata fragments {}} f2sdram0_RID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_r_id direction output role rid fragments {}} f2sdram0_RLAST {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_r_last direction output role rlast fragments {}} f2sdram0_RREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_r_ready direction input role rready fragments {}} f2sdram0_RRESP {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_r_resp direction output role rresp fragments {}} f2sdram0_RVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_r_valid direction output role rvalid fragments {}}}} f2sdram2_clock {properties {} direction Input type clock signals {@orderednames f2sdram2_clk f2sdram2_clk {width 1 properties {} instance_name f2sdram2_clock internal_name f2sdram2_clk direction Input role clk fragments @intermediate(28:28)}}} f2sdram2_reset {properties {associatedClock f2sdram2_clock} direction Input type reset signals {@orderednames f2s_sdram2_rst f2s_sdram2_rst {width 1 properties {} instance_name f2sdram internal_name f2s_sdram2_rst_n direction Input role reset_n fragments {}}}} f2sdram2_data {address_width 32 data_width 128 properties {readDataReorderingDepth 8 writeAcceptanceCapability 8 associatedClock f2sdram2_clock readAcceptanceCapability 8 combinedAcceptanceCapability 8 associatedReset f2sdram2_reset} direction slave bfm_type f2sdram type axi signals {@orderednames {f2sdram2_ARADDR f2sdram2_ARBURST f2sdram2_ARCACHE f2sdram2_ARID f2sdram2_ARLEN f2sdram2_ARLOCK f2sdram2_ARPROT f2sdram2_ARREADY f2sdram2_ARSIZE f2sdram2_ARUSER f2sdram2_ARVALID f2sdram2_AWADDR f2sdram2_AWBURST f2sdram2_AWCACHE f2sdram2_AWID f2sdram2_AWLEN f2sdram2_AWLOCK f2sdram2_AWPROT f2sdram2_AWREADY f2sdram2_AWSIZE f2sdram2_AWUSER f2sdram2_AWVALID f2sdram2_WDATA f2sdram2_WID f2sdram2_WLAST f2sdram2_WREADY f2sdram2_WSTRB f2sdram2_WVALID f2sdram2_BID f2sdram2_BREADY f2sdram2_BRESP f2sdram2_BVALID f2sdram2_RDATA f2sdram2_RID f2sdram2_RLAST f2sdram2_RREADY f2sdram2_RRESP f2sdram2_RVALID} f2sdram2_ARADDR {width 32 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_addr direction input role araddr fragments {}} f2sdram2_ARBURST {width 2 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_burst direction input role arburst fragments {}} f2sdram2_ARCACHE {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_cache direction input role arcache fragments {}} f2sdram2_ARID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_id direction input role arid fragments {}} f2sdram2_ARLEN {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_len direction input role arlen fragments {}} f2sdram2_ARLOCK {width 2 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_lock direction input role arlock fragments {}} f2sdram2_ARPROT {width 3 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_prot direction input role arprot fragments {}} f2sdram2_ARREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_ready direction output role arready fragments {}} f2sdram2_ARSIZE {width 3 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_size direction input role arsize fragments {}} f2sdram2_ARUSER {width 5 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_user direction input role aruser fragments {}} f2sdram2_ARVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_valid direction input role arvalid fragments {}} f2sdram2_AWADDR {width 32 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_addr direction input role awaddr fragments {}} f2sdram2_AWBURST {width 2 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_burst direction input role awburst fragments {}} f2sdram2_AWCACHE {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_cache direction input role awcache fragments {}} f2sdram2_AWID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_id direction input role awid fragments {}} f2sdram2_AWLEN {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_len direction input role awlen fragments {}} f2sdram2_AWLOCK {width 2 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_lock direction input role awlock fragments {}} f2sdram2_AWPROT {width 3 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_prot direction input role awprot fragments {}} f2sdram2_AWREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_ready direction output role awready fragments {}} f2sdram2_AWSIZE {width 3 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_size direction input role awsize fragments {}} f2sdram2_AWUSER {width 5 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_user direction input role awuser fragments {}} f2sdram2_AWVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_valid direction input role awvalid fragments {}} f2sdram2_WDATA {width 128 properties {} instance_name f2sdram internal_name fpga2sdram2_w_data direction input role wdata fragments {}} f2sdram2_WID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_w_id direction input role wid fragments {}} f2sdram2_WLAST {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_w_last direction input role wlast fragments {}} f2sdram2_WREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_w_ready direction output role wready fragments {}} f2sdram2_WSTRB {width 16 properties {} instance_name f2sdram internal_name fpga2sdram2_w_strb direction input role wstrb fragments {}} f2sdram2_WVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_w_valid direction input role wvalid fragments {}} f2sdram2_BID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_b_id direction output role bid fragments {}} f2sdram2_BREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_b_ready direction input role bready fragments {}} f2sdram2_BRESP {width 2 properties {} instance_name f2sdram internal_name fpga2sdram2_b_resp direction output role bresp fragments {}} f2sdram2_BVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_b_valid direction output role bvalid fragments {}} f2sdram2_RDATA {width 128 properties {} instance_name f2sdram internal_name fpga2sdram2_r_data direction output role rdata fragments {}} f2sdram2_RID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_r_id direction output role rid fragments {}} f2sdram2_RLAST {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_r_last direction output role rlast fragments {}} f2sdram2_RREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_r_ready direction input role rready fragments {}} f2sdram2_RRESP {width 2 properties {} instance_name f2sdram internal_name fpga2sdram2_r_resp direction output role rresp fragments {}} f2sdram2_RVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_r_valid direction output role rvalid fragments {}}}}} properties {} interface_sim_style {} raw_assigns {{{intermediate[1:1]} {intermediate[0:0]}} {{intermediate[2:2]} {intermediate[0:0]}} {{intermediate[3:3]} {intermediate[0:0]}} {{intermediate[4:4]} {intermediate[0:0]}} {{intermediate[5:5]} {intermediate[0:0]}} {{intermediate[6:6]} {intermediate[0:0]}} {{intermediate[8:8]} {intermediate[7:7]}} {{intermediate[9:9]} {intermediate[7:7]}} {{intermediate[10:10]} {intermediate[7:7]}} {{intermediate[11:11]} {intermediate[7:7]}} {{intermediate[12:12]} {intermediate[7:7]}} {{intermediate[13:13]} {intermediate[7:7]}} {{intermediate[15:15]} {intermediate[14:14]}} {{intermediate[16:16]} {intermediate[14:14]}} {{intermediate[17:17]} {intermediate[14:14]}} {{intermediate[18:18]} {intermediate[14:14]}} {{intermediate[19:19]} {intermediate[14:14]}} {{intermediate[20:20]} {intermediate[14:14]}} {{intermediate[22:22]} {intermediate[21:21]}} {{intermediate[23:23]} {intermediate[21:21]}} {{intermediate[24:24]} {intermediate[21:21]}} {{intermediate[25:25]} {intermediate[21:21]}} {{intermediate[26:26]} {intermediate[21:21]}} {{intermediate[27:27]} {intermediate[21:21]}} {{intermediate[29:29]} {intermediate[28:28]}} {{intermediate[30:30]} {intermediate[28:28]}} {{intermediate[31:31]} {intermediate[28:28]}} {{intermediate[32:32]} {intermediate[28:28]}} {{intermediate[33:33]} {intermediate[28:28]}} {{intermediate[34:34]} {intermediate[28:28]}}} intermediate_wire_count 35 raw_assign_sim_style {} wires_to_fragments {{intermediate 23} {input f2sdram:f2s_sdram0_w_clk(0:0)} {intermediate 24} {input f2sdram:f2s_sdram0_b_clk(0:0)} {intermediate 25} {input f2sdram:f2s_sdram0_ar_clk(0:0)} {intermediate 26} {input f2sdram:f2s_sdram0_r_clk(0:0)} {intermediate 27} {input f2sdram:f2s_sdram0_aw_clk(0:0)} {intermediate 1} {input fpga2hps:clk(0:0)} {intermediate 10} {input hps2fpga_light_weight:b_clk(0:0)} {intermediate 2} {input fpga2hps:w_clk(0:0)} {intermediate 11} {input hps2fpga_light_weight:ar_clk(0:0)} {intermediate 30} {input f2sdram:f2s_sdram2_w_clk(0:0)} {intermediate 29} {input f2sdram:f2s_sdram2_clk(0:0)} {intermediate 3} {input fpga2hps:b_clk(0:0)} {intermediate 12} {input hps2fpga_light_weight:r_clk(0:0)} {intermediate 31} {input f2sdram:f2s_sdram2_b_clk(0:0)} {intermediate 4} {input fpga2hps:ar_clk(0:0)} {intermediate 13} {input hps2fpga_light_weight:aw_clk(0:0)} {intermediate 32} {input f2sdram:f2s_sdram2_ar_clk(0:0)} {intermediate 5} {input fpga2hps:r_clk(0:0)} {intermediate 33} {input f2sdram:f2s_sdram2_r_clk(0:0)} {intermediate 15} {input hps2fpga:clk(0:0)} {intermediate 6} {input fpga2hps:aw_clk(0:0)} {intermediate 34} {input f2sdram:f2s_sdram2_aw_clk(0:0)} {intermediate 16} {input hps2fpga:w_clk(0:0)} {intermediate 17} {input hps2fpga:b_clk(0:0)} {intermediate 8} {input hps2fpga_light_weight:clk(0:0)} {intermediate 18} {input hps2fpga:ar_clk(0:0)} {intermediate 9} {input hps2fpga_light_weight:w_clk(0:0)} {intermediate 20} {input hps2fpga:aw_clk(0:0)} {intermediate 19} {input hps2fpga:r_clk(0:0)} {intermediate 22} {input f2sdram:f2s_sdram0_clk(0:0)}} wire_sim_style {}</value>
              </parameter>
              <parameter>
                <name>qipEntries</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_arria10_interface_generator</className>
            <version>14.0</version>
            <name>fpga_interfaces</name>
            <uniqueName>qsys_top_altera_arria10_interface_generator_140_q5fiwxi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections></incidentConnections>
            <path>qsys_top.a10_hps.fpga_interfaces</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">hps_io</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>border_description</name>
                <value>constraints {} instances {phery_uart1 {signal_widths {} parameters {} location HPSPERIPHERALUART_X79_Y169_N96 entity_name twentynm_hps_peripheral_uart signal_default_terminations {} signal_terminations {}} phery_spim1 {signal_widths {} parameters {} location HPSPERIPHERALSPIMASTER_X78_Y221_N96 entity_name twentynm_hps_peripheral_spi_master signal_default_terminations {} signal_terminations {}} phery_usb0 {signal_widths {} parameters {} location HPSPERIPHERALUSB_X79_Y170_N96 entity_name twentynm_hps_peripheral_usb signal_default_terminations {} signal_terminations {}} phery_emac0 {signal_widths {} parameters {} location HPSPERIPHERALEMAC_X78_Y207_N96 entity_name twentynm_hps_peripheral_emac signal_default_terminations {} signal_terminations {}} @orderednames {phery_emac0 phery_sdmmc phery_usb0 phery_spim1 phery_trace phery_uart1 phery_i2c1 gpio} phery_i2c1 {signal_widths {} parameters {} location HPSPERIPHERALI2C_X78_Y212_N96 entity_name twentynm_hps_peripheral_i2c signal_default_terminations {} signal_terminations {}} phery_trace {signal_widths {} parameters {} location HPSPERIPHERALTPIUTRACE_X79_Y173_N96 entity_name twentynm_hps_peripheral_tpiu_trace signal_default_terminations {} signal_terminations {}} gpio {signal_widths {} parameters {} location HPSPERIPHERALGPIO_X78_Y210_N96 entity_name twentynm_hps_peripheral_gpio signal_default_terminations {} signal_terminations {}} phery_sdmmc {signal_widths {} parameters {} location HPSPERIPHERALSDMMC_X78_Y219_N96 entity_name twentynm_hps_peripheral_sdmmc signal_default_terminations {} signal_terminations {}}} interfaces {@orderednames hps_io hps_io {properties {} direction input type conduit signals {@orderednames {hps_io_phery_emac0_TX_CLK hps_io_phery_emac0_TXD0 hps_io_phery_emac0_TXD1 hps_io_phery_emac0_TXD2 hps_io_phery_emac0_TXD3 hps_io_phery_emac0_RX_CTL hps_io_phery_emac0_TX_CTL hps_io_phery_emac0_RX_CLK hps_io_phery_emac0_RXD0 hps_io_phery_emac0_RXD1 hps_io_phery_emac0_RXD2 hps_io_phery_emac0_RXD3 hps_io_phery_emac0_MDIO hps_io_phery_emac0_MDC hps_io_phery_sdmmc_CMD hps_io_phery_sdmmc_D0 hps_io_phery_sdmmc_D1 hps_io_phery_sdmmc_D2 hps_io_phery_sdmmc_D3 hps_io_phery_sdmmc_D4 hps_io_phery_sdmmc_D5 hps_io_phery_sdmmc_D6 hps_io_phery_sdmmc_D7 hps_io_phery_sdmmc_CCLK hps_io_phery_usb0_DATA0 hps_io_phery_usb0_DATA1 hps_io_phery_usb0_DATA2 hps_io_phery_usb0_DATA3 hps_io_phery_usb0_DATA4 hps_io_phery_usb0_DATA5 hps_io_phery_usb0_DATA6 hps_io_phery_usb0_DATA7 hps_io_phery_usb0_CLK hps_io_phery_usb0_STP hps_io_phery_usb0_DIR hps_io_phery_usb0_NXT hps_io_phery_spim1_CLK hps_io_phery_spim1_MOSI hps_io_phery_spim1_MISO hps_io_phery_spim1_SS0_N hps_io_phery_spim1_SS1_N hps_io_phery_trace_CLK hps_io_phery_trace_D0 hps_io_phery_trace_D1 hps_io_phery_trace_D2 hps_io_phery_trace_D3 hps_io_phery_uart1_RX hps_io_phery_uart1_TX hps_io_phery_i2c1_SDA hps_io_phery_i2c1_SCL hps_io_gpio_gpio1_io5 hps_io_gpio_gpio1_io14 hps_io_gpio_gpio1_io16 hps_io_gpio_gpio1_io17} hps_io_phery_emac0_TX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TX_CLK direction output role hps_io_phery_emac0_TX_CLK fragments phery_emac0:EMAC_CLK_TX(0:0)} hps_io_phery_emac0_TXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD0 direction output role hps_io_phery_emac0_TXD0 fragments phery_emac0:EMAC_PHY_TXD(0:0)} hps_io_phery_emac0_TXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD1 direction output role hps_io_phery_emac0_TXD1 fragments phery_emac0:EMAC_PHY_TXD(1:1)} hps_io_phery_emac0_TXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD2 direction output role hps_io_phery_emac0_TXD2 fragments phery_emac0:EMAC_PHY_TXD(2:2)} hps_io_phery_emac0_TXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD3 direction output role hps_io_phery_emac0_TXD3 fragments phery_emac0:EMAC_PHY_TXD(3:3)} hps_io_phery_emac0_RX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RX_CTL direction input role hps_io_phery_emac0_RX_CTL fragments phery_emac0:EMAC_PHY_RXDV(0:0)} hps_io_phery_emac0_TX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TX_CTL direction output role hps_io_phery_emac0_TX_CTL fragments phery_emac0:EMAC_PHY_TX_OE(0:0)} hps_io_phery_emac0_RX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RX_CLK direction input role hps_io_phery_emac0_RX_CLK fragments phery_emac0:EMAC_CLK_RX(0:0)} hps_io_phery_emac0_RXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD0 direction input role hps_io_phery_emac0_RXD0 fragments phery_emac0:EMAC_PHY_RXD(0:0)} hps_io_phery_emac0_RXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD1 direction input role hps_io_phery_emac0_RXD1 fragments phery_emac0:EMAC_PHY_RXD(1:1)} hps_io_phery_emac0_RXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD2 direction input role hps_io_phery_emac0_RXD2 fragments phery_emac0:EMAC_PHY_RXD(2:2)} hps_io_phery_emac0_RXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD3 direction input role hps_io_phery_emac0_RXD3 fragments phery_emac0:EMAC_PHY_RXD(3:3)} hps_io_phery_emac0_MDIO {tristate_output {{intermediate 1} {intermediate 0}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_MDIO direction bidir role hps_io_phery_emac0_MDIO fragments phery_emac0:EMAC_GMII_MDO_I(0:0)} hps_io_phery_emac0_MDC {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_MDC direction output role hps_io_phery_emac0_MDC fragments phery_emac0:EMAC_GMII_MDC(0:0)} hps_io_phery_sdmmc_CMD {tristate_output {{intermediate 3} {intermediate 2}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CMD direction bidir role hps_io_phery_sdmmc_CMD fragments phery_sdmmc:SDMMC_CMD_I(0:0)} hps_io_phery_sdmmc_D0 {tristate_output {{intermediate 5} {intermediate 4}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D0 direction bidir role hps_io_phery_sdmmc_D0 fragments phery_sdmmc:SDMMC_DATA_I(0:0)} hps_io_phery_sdmmc_D1 {tristate_output {{intermediate 7} {intermediate 6}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D1 direction bidir role hps_io_phery_sdmmc_D1 fragments phery_sdmmc:SDMMC_DATA_I(1:1)} hps_io_phery_sdmmc_D2 {tristate_output {{intermediate 9} {intermediate 8}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D2 direction bidir role hps_io_phery_sdmmc_D2 fragments phery_sdmmc:SDMMC_DATA_I(2:2)} hps_io_phery_sdmmc_D3 {tristate_output {{intermediate 11} {intermediate 10}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D3 direction bidir role hps_io_phery_sdmmc_D3 fragments phery_sdmmc:SDMMC_DATA_I(3:3)} hps_io_phery_sdmmc_D4 {tristate_output {{intermediate 13} {intermediate 12}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D4 direction bidir role hps_io_phery_sdmmc_D4 fragments phery_sdmmc:SDMMC_DATA_I(4:4)} hps_io_phery_sdmmc_D5 {tristate_output {{intermediate 15} {intermediate 14}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D5 direction bidir role hps_io_phery_sdmmc_D5 fragments phery_sdmmc:SDMMC_DATA_I(5:5)} hps_io_phery_sdmmc_D6 {tristate_output {{intermediate 17} {intermediate 16}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D6 direction bidir role hps_io_phery_sdmmc_D6 fragments phery_sdmmc:SDMMC_DATA_I(6:6)} hps_io_phery_sdmmc_D7 {tristate_output {{intermediate 19} {intermediate 18}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D7 direction bidir role hps_io_phery_sdmmc_D7 fragments phery_sdmmc:SDMMC_DATA_I(7:7)} hps_io_phery_sdmmc_CCLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CCLK direction output role hps_io_phery_sdmmc_CCLK fragments phery_sdmmc:SDMMC_CCLK(0:0)} hps_io_phery_usb0_DATA0 {tristate_output {{intermediate 21} {intermediate 20}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA0 direction bidir role hps_io_phery_usb0_DATA0 fragments phery_usb0:USB_ULPI_DATA_I(0:0)} hps_io_phery_usb0_DATA1 {tristate_output {{intermediate 23} {intermediate 22}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA1 direction bidir role hps_io_phery_usb0_DATA1 fragments phery_usb0:USB_ULPI_DATA_I(1:1)} hps_io_phery_usb0_DATA2 {tristate_output {{intermediate 25} {intermediate 24}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA2 direction bidir role hps_io_phery_usb0_DATA2 fragments phery_usb0:USB_ULPI_DATA_I(2:2)} hps_io_phery_usb0_DATA3 {tristate_output {{intermediate 27} {intermediate 26}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA3 direction bidir role hps_io_phery_usb0_DATA3 fragments phery_usb0:USB_ULPI_DATA_I(3:3)} hps_io_phery_usb0_DATA4 {tristate_output {{intermediate 29} {intermediate 28}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA4 direction bidir role hps_io_phery_usb0_DATA4 fragments phery_usb0:USB_ULPI_DATA_I(4:4)} hps_io_phery_usb0_DATA5 {tristate_output {{intermediate 31} {intermediate 30}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA5 direction bidir role hps_io_phery_usb0_DATA5 fragments phery_usb0:USB_ULPI_DATA_I(5:5)} hps_io_phery_usb0_DATA6 {tristate_output {{intermediate 33} {intermediate 32}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA6 direction bidir role hps_io_phery_usb0_DATA6 fragments phery_usb0:USB_ULPI_DATA_I(6:6)} hps_io_phery_usb0_DATA7 {tristate_output {{intermediate 35} {intermediate 34}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA7 direction bidir role hps_io_phery_usb0_DATA7 fragments phery_usb0:USB_ULPI_DATA_I(7:7)} hps_io_phery_usb0_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_CLK direction input role hps_io_phery_usb0_CLK fragments phery_usb0:USB_ULPI_CLK(0:0)} hps_io_phery_usb0_STP {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_STP direction output role hps_io_phery_usb0_STP fragments phery_usb0:USB_ULPI_STP(0:0)} hps_io_phery_usb0_DIR {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DIR direction input role hps_io_phery_usb0_DIR fragments phery_usb0:USB_ULPI_DIR(0:0)} hps_io_phery_usb0_NXT {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_NXT direction input role hps_io_phery_usb0_NXT fragments phery_usb0:USB_ULPI_NXT(0:0)} hps_io_phery_spim1_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_CLK direction output role hps_io_phery_spim1_CLK fragments phery_spim1:SPI_MASTER_SCLK(0:0)} hps_io_phery_spim1_MOSI {tristate_output {{intermediate 37} {intermediate 36}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_MOSI direction output role hps_io_phery_spim1_MOSI fragments {}} hps_io_phery_spim1_MISO {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_MISO direction input role hps_io_phery_spim1_MISO fragments phery_spim1:SPI_MASTER_RXD(0:0)} hps_io_phery_spim1_SS0_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_SS0_N direction output role hps_io_phery_spim1_SS0_N fragments phery_spim1:SPI_MASTER_SS_0_N(0:0)} hps_io_phery_spim1_SS1_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_SS1_N direction output role hps_io_phery_spim1_SS1_N fragments phery_spim1:SPI_MASTER_SS_1_N(0:0)} hps_io_phery_trace_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_CLK direction output role hps_io_phery_trace_CLK fragments phery_trace:TPIU_TRACE_CLK(0:0)} hps_io_phery_trace_D0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D0 direction output role hps_io_phery_trace_D0 fragments phery_trace:TPIU_TRACE_DATA(0:0)} hps_io_phery_trace_D1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D1 direction output role hps_io_phery_trace_D1 fragments phery_trace:TPIU_TRACE_DATA(1:1)} hps_io_phery_trace_D2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D2 direction output role hps_io_phery_trace_D2 fragments phery_trace:TPIU_TRACE_DATA(2:2)} hps_io_phery_trace_D3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D3 direction output role hps_io_phery_trace_D3 fragments phery_trace:TPIU_TRACE_DATA(3:3)} hps_io_phery_uart1_RX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_RX direction input role hps_io_phery_uart1_RX fragments phery_uart1:UART_RXD(0:0)} hps_io_phery_uart1_TX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_TX direction output role hps_io_phery_uart1_TX fragments phery_uart1:UART_TXD(0:0)} hps_io_phery_i2c1_SDA {tristate_output {{intermediate 38} {}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c1_SDA direction bidir role hps_io_phery_i2c1_SDA fragments phery_i2c1:I2C_DATA(0:0)} hps_io_phery_i2c1_SCL {tristate_output {{intermediate 39} {}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c1_SCL direction bidir role hps_io_phery_i2c1_SCL fragments phery_i2c1:I2C_CLK(0:0)} hps_io_gpio_gpio1_io5 {tristate_output {{intermediate 41} {intermediate 40}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io5 direction bidir role hps_io_gpio_gpio1_io5 fragments gpio:GPIO1_PORTA_I(5:5)} hps_io_gpio_gpio1_io14 {tristate_output {{intermediate 43} {intermediate 42}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io14 direction bidir role hps_io_gpio_gpio1_io14 fragments gpio:GPIO1_PORTA_I(14:14)} hps_io_gpio_gpio1_io16 {tristate_output {{intermediate 45} {intermediate 44}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io16 direction bidir role hps_io_gpio_gpio1_io16 fragments gpio:GPIO1_PORTA_I(16:16)} hps_io_gpio_gpio1_io17 {tristate_output {{intermediate 47} {intermediate 46}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io17 direction bidir role hps_io_gpio_gpio1_io17 fragments gpio:GPIO1_PORTA_I(17:17)}}}} properties {GENERATE_ISW 1} interface_sim_style {} raw_assigns {} intermediate_wire_count 48 raw_assign_sim_style {} wires_to_fragments {{intermediate 0} {output phery_emac0:EMAC_GMII_MDO_O(0:0)} {intermediate 1} {output phery_emac0:EMAC_GMII_MDO_OE(0:0)} {intermediate 2} {output phery_sdmmc:SDMMC_CMD_O(0:0)} {intermediate 3} {output phery_sdmmc:SDMMC_CMD_OE(0:0)} {intermediate 4} {output phery_sdmmc:SDMMC_DATA_O(0:0)} {intermediate 5} {output phery_sdmmc:SDMMC_DATA_OE(0:0)} {intermediate 6} {output phery_sdmmc:SDMMC_DATA_O(1:1)} {intermediate 7} {output phery_sdmmc:SDMMC_DATA_OE(1:1)} {intermediate 8} {output phery_sdmmc:SDMMC_DATA_O(2:2)} {intermediate 9} {output phery_sdmmc:SDMMC_DATA_OE(2:2)} {intermediate 10} {output phery_sdmmc:SDMMC_DATA_O(3:3)} {intermediate 11} {output phery_sdmmc:SDMMC_DATA_OE(3:3)} {intermediate 12} {output phery_sdmmc:SDMMC_DATA_O(4:4)} {intermediate 13} {output phery_sdmmc:SDMMC_DATA_OE(4:4)} {intermediate 14} {output phery_sdmmc:SDMMC_DATA_O(5:5)} {intermediate 15} {output phery_sdmmc:SDMMC_DATA_OE(5:5)} {intermediate 16} {output phery_sdmmc:SDMMC_DATA_O(6:6)} {intermediate 17} {output phery_sdmmc:SDMMC_DATA_OE(6:6)} {intermediate 18} {output phery_sdmmc:SDMMC_DATA_O(7:7)} {intermediate 19} {output phery_sdmmc:SDMMC_DATA_OE(7:7)} {intermediate 20} {output phery_usb0:USB_ULPI_DATA_O(0:0)} {intermediate 21} {output phery_usb0:USB_ULPI_DATA_OE(0:0)} {intermediate 22} {output phery_usb0:USB_ULPI_DATA_O(1:1)} {intermediate 23} {output phery_usb0:USB_ULPI_DATA_OE(1:1)} {intermediate 24} {output phery_usb0:USB_ULPI_DATA_O(2:2)} {intermediate 25} {output phery_usb0:USB_ULPI_DATA_OE(2:2)} {intermediate 26} {output phery_usb0:USB_ULPI_DATA_O(3:3)} {intermediate 27} {output phery_usb0:USB_ULPI_DATA_OE(3:3)} {intermediate 28} {output phery_usb0:USB_ULPI_DATA_O(4:4)} {intermediate 29} {output phery_usb0:USB_ULPI_DATA_OE(4:4)} {intermediate 30} {output phery_usb0:USB_ULPI_DATA_O(5:5)} {intermediate 31} {output phery_usb0:USB_ULPI_DATA_OE(5:5)} {intermediate 32} {output phery_usb0:USB_ULPI_DATA_O(6:6)} {intermediate 33} {output phery_usb0:USB_ULPI_DATA_OE(6:6)} {intermediate 34} {output phery_usb0:USB_ULPI_DATA_O(7:7)} {intermediate 35} {output phery_usb0:USB_ULPI_DATA_OE(7:7)} {intermediate 36} {output phery_spim1:SPI_MASTER_TXD(0:0)} {intermediate 37} {output phery_spim1:SPI_MASTER_SSI_OE_N(0:0)} {intermediate 38} {output phery_i2c1:I2C_DATA_OE(0:0)} {intermediate 39} {output phery_i2c1:I2C_CLK_OE(0:0)} {intermediate 40} {output gpio:GPIO1_PORTA_O(5:5)} {intermediate 41} {output gpio:GPIO1_PORTA_OE(5:5)} {intermediate 42} {output gpio:GPIO1_PORTA_O(14:14)} {intermediate 43} {output gpio:GPIO1_PORTA_OE(14:14)} {intermediate 44} {output gpio:GPIO1_PORTA_O(16:16)} {intermediate 45} {output gpio:GPIO1_PORTA_OE(16:16)} {intermediate 46} {output gpio:GPIO1_PORTA_O(17:17)} {intermediate 47} {output gpio:GPIO1_PORTA_OE(17:17)}} wire_sim_style {}</value>
              </parameter>
              <parameter>
                <name>hps_parameter_map</name>
                <value>H2F_DEBUG_APB_CLOCK_FREQ 100 quartus_ini_hps_ip_enable_jtag false MAINPLLGRP_NOC_CNT 11 SPIS1_Mode N/A MAINPLLGRP_SDMMC_CNT 900 test_iface_definition {DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output} H2F_AXI_CLOCK_FREQ 130000000 I2CEMAC0_PinMuxing Unused QSPI_PinMuxing Unused MAINPLLGRP_MPU_CNT 1 quartus_ini_hps_ip_enable_a10_advanced_options false CLK_SDMMC_SOURCE 1 JAVA_WARNING_MSG {} S2FINTERRUPT_NAND_Enable false JAVA_ERROR_MSG {} I2CEMAC2_Mode N/A CLK_EMAC_PTP_SOURCE 1 DB_iface_ports {emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}} EMAC2_Mode N/A CLK_NOC_CNT 0 DB_periph_ifaces {@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}} NOCDIV_L4SPCLK 2 SDMMC_Mode 8-bit UART0_PinMuxing Unused F2S_Width 6 dev_database {} FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT 100 S2FINTERRUPT_FPGAMANAGER_Enable false F2H_SDRAM0_CLOCK_FREQ 100 NOCDIV_CS_ATCLK 0 EMAC2_SWITCH_Enable false CLK_MPU_CNT 0 S2FINTERRUPT_USB1_Enable false SDMMC_PinMuxing IO CLK_S2F_USER0_SOURCE 0 MAINPLLGRP_S2F_USER0_CNT 900 DB_port_pins {spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}} quartus_ini_hps_ip_boot_from_fpga_ready false MAINPLLGRP_GPIO_DB_CNT 900 MAINPLLGRP_VCO_DENOM 1 USB0_PinMuxing IO S2F_Width 4 TRACE_Mode default I2CEMAC2_PinMuxing Unused S2FINTERRUPT_I2C1_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN 100 S2FINTERRUPT_CLOCKPERIPHERAL_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN 100 DEFAULT_MPU_CLK 1200 H2F_COLD_RST_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK 2.5 MAINPLLGRP_EMACB_CNT 900 S2FINTERRUPT_I2CEMAC1_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK 125 MAINPLLGRP_EMAC_PTP_CNT 900 PERI_PLL_AUTO_VCO_FREQ 2000 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN 100 F2H_SDRAM1_CLOCK_FREQ 100 EMAC0_CLK 250 DMA_PeriphId_DERIVED {0 1 2 3 4 5 6 7} BOOT_FROM_FPGA_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN 100 PERPLLGRP_NOC_CNT 900 Quad_4_Save {} PERPLLGRP_HMC_PLL_REF_CNT 900 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK 2.5 DMA_Enable {No No No No No No No No} FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK 100 Quad_1_Save {} EMAC1_PTP false eosc1_clk_mhz 25.0 F2H_DBG_RST_Enable false PERPLLGRP_MPU_CNT 900 F2SDRAM2_DELAY 4 S2FINTERRUPT_GPIO_Enable false H2F_USER0_CLK_FREQ 400 H2F_USER0_CLK_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN 100 UART0_Mode N/A F2H_SDRAM2_CLOCK_FREQ 100 NOCDIV_L4MPCLK 0 H2F_PENDING_RST_Enable false I2C0_PinMuxing Unused S2FINTERRUPT_SPIS1_Enable false S2FINTERRUPT_SPIM0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK 100 USB1_Mode N/A S2FINTERRUPT_DMA_Enable false H2F_CTI_CLOCK_FREQ 100 SPIM1_PinMuxing IO QSPI_Mode N/A F2SDRAM0_ENABLED true CLK_EMACB_SOURCE 1 SPIS0_Mode N/A MAINPLLGRP_VCO_NUMER 191 EMAC0_PinMuxing IO SPIS0_PinMuxing Unused PERPLLGRP_S2F_USER1_CNT 900 CM_PinMuxing Unused SPIM1_Mode Dual_slave_selects FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK 100 PERPLLGRP_SDMMC_CNT 9 S2FINTERRUPT_UART0_Enable false TESTIOCTRL_PERICLKSEL 8 pin_muxing_check {} SECURITY_MODULE_Enable false S2FINTERRUPT_EMAC2_Enable false S2FINTERRUPT_SYSTIMER_Enable false quartus_ini_hps_ip_enable_sdmmc_clk_in false H2F_USER1_CLK_Enable false RUN_INTERNAL_BUILD_CHECKS 0 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN 100 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN 100 I2CEMAC1_Mode N/A F2H_AXI_CLOCK_FREQ 130000000 F2H_SDRAM3_CLOCK_FREQ 100 CLK_NOC_SOURCE 0 TESTIOCTRL_DEBUGCLKSEL 16 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN 100 MPU_CLK_VCCL 1 EMAC1_Mode N/A USE_DEFAULT_MPU_CLK false S2FINTERRUPT_HMC_Enable false GP_Enable false eosc1_clk_hz 0 S2FINTERRUPT_EMAC0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK 125 MAINPLLGRP_PERIPH_REF_CNT 900 H2F_DELAY 3 quartus_ini_hps_ip_overide_f2sdram_delay false NAND_PinMuxing Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT 100 EMAC2_CLK 250 GPIO_REF_CLK 4 OVERIDE_PERI_PLL false PERPLLGRP_EMAC_PTP_CNT 19 EMAC2_PinMuxing Unused DEBUG_APB_Enable false EMIF_BYPASS_CHECK false F2SDRAM_PORT_CONFIG 6 F2H_FREE_CLK_Enable false PERPLLGRP_VCO_DENOM 1 F2H_SDRAM4_CLOCK_FREQ 100 JTAG_Enable false EMAC2SEL 0 MAINPLLGRP_HMC_PLL_REF_CNT 900 CTI_Enable false BSEL_EN false SDMMC_REF_CLK 200 H2F_LW_AXI_CLOCK_FREQ 130000000 PERPLLGRP_EMACB_CNT 900 F2H_FREE_CLK_FREQ 200 F2H_COLD_RST_Enable false MAINPLLGRP_EMACA_CNT 900 Quad_3_Save {} H2F_USER1_CLK_FREQ 400 L4_SYS_FREE_CLK 1 LWH2F_Enable 2 F2SDRAM1_ENABLED false I2CEMAC1_PinMuxing Unused F2H_SDRAM5_CLOCK_FREQ 100 CLK_S2F_USER1_SOURCE 0 S2FINTERRUPT_CTI_Enable false TEST_Enable false NOCDIV_CS_PDBGCLK 1 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK 100 PERPLLGRP_GPIO_DB_CNT 499 NOCDIV_CS_TRACECLK 1 HPS_DIV_GPIO_FREQ 125 CLK_GPIO_SOURCE 1 EMAC0_PTP false NOCDIV_L4MAINCLK 0 I2C1_Mode default S2FINTERRUPT_SYSTEMMANAGER_Enable false S2FINTERRUPT_USB0_Enable false PIN_TO_BALL_MAP {Q2_1 H18 Q2_2 H19 Q2_3 F18 Q2_4 G17 Q2_5 E20 Q2_6 F20 Q2_7 G20 Q2_8 G21 Q2_10 G19 Q2_9 F19 Q2_11 F22 Q2_12 G22 D_4 E16 D_5 H16 D_6 K16 D_7 G16 D_8 H17 D_9 F15 Q3_1 K18 Q3_2 L19 Q3_3 H22 Q3_4 H21 Q3_5 J21 Q3_6 J20 Q3_7 J18 Q3_8 J19 D_10 L17 Q3_9 H23 D_11 N19 D_12 M19 D_13 E15 D_14 J16 D_15 L18 D_16 M17 D_17 K17 Q3_10 J23 Q4_1 L20 Q3_11 K21 Q4_2 M20 Q3_12 K20 Q4_3 N20 Q4_4 P20 Q4_5 K23 Q4_6 L23 Q4_7 N23 Q4_8 N22 Q4_9 K22 Q1_10 D20 Q1_1 D18 Q1_11 E21 Q1_2 E18 Q1_12 E22 Q1_3 C19 Q1_4 D19 Q1_5 E17 Q1_6 F17 Q1_7 C17 Q1_8 C18 Q1_9 D21 Q4_10 L22 Q4_11 M22 Q4_12 M21} HPS_IO_Enable {SDMMC:D0 SDMMC:CMD SDMMC:CCLK SDMMC:D1 SDMMC:D2 SDMMC:D3 NONE NONE SDMMC:D4 SDMMC:D5 SDMMC:D6 SDMMC:D7 UART1:TX UART1:RX USB0:CLK USB0:STP USB0:DIR USB0:DATA0 USB0:DATA1 USB0:NXT USB0:DATA2 USB0:DATA3 USB0:DATA4 USB0:DATA5 USB0:DATA6 USB0:DATA7 EMAC0:TX_CLK EMAC0:TX_CTL EMAC0:RX_CLK EMAC0:RX_CTL EMAC0:TXD0 EMAC0:TXD1 EMAC0:RXD0 EMAC0:RXD1 EMAC0:TXD2 EMAC0:TXD3 EMAC0:RXD2 EMAC0:RXD3 SPIM1:CLK SPIM1:MOSI SPIM1:MISO SPIM1:SS0_N SPIM1:SS1_N GPIO NONE NONE NONE NONE MDIO0:MDIO MDIO0:MDC I2C1:SDA I2C1:SCL GPIO TRACE:CLK GPIO GPIO NONE NONE TRACE:D0 TRACE:D1 TRACE:D2 TRACE:D3} CLK_HMC_PLL_SOURCE 0 S2FINTERRUPT_SDMMC_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN 100 UART1_PinMuxing IO S2FINTERRUPT_I2CEMAC2_Enable false F2SDRAM_ADDRESS_WIDTH 32 EMAC1SEL 0 HMC_PLL_REF_CLK 800 TRACE_PinMuxing IO FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN 100 USB0_Mode default FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK 100 DISABLE_PERI_PLL false CLK_PERI_PLL_SOURCE2 0 S2FINTERRUPT_I2C0_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN 100 EMIF_CONDUIT_Enable true SPIM0_Mode N/A FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK 100 PERPLLGRP_VCO_NUMER 159 S2FINTERRUPT_L4TIMER_Enable false H2F_TPIU_CLOCK_IN_FREQ 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK 2.5 USB1_PinMuxing Unused S2FINTERRUPT_I2CEMAC0_Enable false F2SDRAM_READY_LATENCY true PERPLLGRP_S2F_USER0_CNT 900 EMAC0_SWITCH_Enable false S2FINTERRUPT_WATCHDOG_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN 100 I2CEMAC0_Mode N/A EMAC0_Mode RGMII_with_MDIO S2FINTERRUPT_QSPI_Enable false MAINPLLGRP_S2F_USER1_CNT 900 pin_muxing {} INTERNAL_OSCILLATOR_ENABLE 60 SPIM0_PinMuxing Unused PERI_PLL_MANUAL_VCO_FREQ 2000 F2H_WARM_RST_Enable false CUSTOM_MPU_CLK 1020 L3_MAIN_FREE_CLK 200 F2SINTERRUPT_Enable false S2FINTERRUPT_SPIM1_Enable false device_name 10AS066N3F40E2SG FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN 100 EMAC0SEL 0 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT 100 F2H_DELAY 3 CONFIG_HPS_DIV_GPIO 32000 EMAC1_CLK 250 S2FINTERRUPT_UART1_Enable false F2SDRAM2_ENABLED true MPU_EVENTS_Enable false S2FINTERRUPT_SPIS0_Enable false EMAC_PTP_REF_CLK 100 CLK_EMACA_SOURCE 1 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN 100 hps_device_family {Arria 10} EMAC2_PTP false CLK_MPU_SOURCE 0 I2C1_PinMuxing IO NAND_Mode N/A H2F_LW_DELAY 3 quartus_ini_hps_ip_override_sdmmc_4bit false Quad_2_Save {} PERPLLGRP_EMACA_CNT 7 S2FINTERRUPT_EMAC1_Enable false EMAC1_PinMuxing Unused SPIS1_PinMuxing Unused EMAC1_SWITCH_Enable false BSEL 1 PLL_CLK0 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK 100 PLL_CLK1 Unused quartus_ini_hps_ip_enable_test_interface false PLL_CLK2 Unused PLL_CLK3 Unused CM_Mode N/A PLL_CLK4 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK 100 CLK_MAIN_PLL_SOURCE2 0 TESTIOCTRL_MAINCLKSEL 8 UART1_Mode No_flow_control I2C0_Mode N/A STM_Enable false</value>
              </parameter>
            </parameters>
            <interconnectAssignments>
              <interconnectAssignment>
                <name>$system.qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </interconnectAssignment>
              <interconnectAssignment>
                <name>$system.qsys_mm.maxAdditionalLatency</name>
                <value>0</value>
              </interconnectAssignment>
            </interconnectAssignments>
            <className>altera_arria10_hps_io</className>
            <version>18.1</version>
            <name>hps_io</name>
            <uniqueName>qsys_top_altera_arria10_hps_io_181_cyjndca</uniqueName>
            <nonce>0</nonce>
            <incidentConnections></incidentConnections>
            <path>qsys_top.a10_hps.hps_io</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">border</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>device</name>
                    <value>10AS066N3F40E2SG</value>
                  </parameter>
                  <parameter>
                    <name>hps_parameter_map</name>
                    <value>H2F_DEBUG_APB_CLOCK_FREQ 100 quartus_ini_hps_ip_enable_jtag false MAINPLLGRP_NOC_CNT 11 SPIS1_Mode N/A MAINPLLGRP_SDMMC_CNT 900 test_iface_definition {DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output} H2F_AXI_CLOCK_FREQ 130000000 I2CEMAC0_PinMuxing Unused QSPI_PinMuxing Unused MAINPLLGRP_MPU_CNT 1 quartus_ini_hps_ip_enable_a10_advanced_options false CLK_SDMMC_SOURCE 1 JAVA_WARNING_MSG {} S2FINTERRUPT_NAND_Enable false JAVA_ERROR_MSG {} I2CEMAC2_Mode N/A CLK_EMAC_PTP_SOURCE 1 DB_iface_ports {emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}} EMAC2_Mode N/A CLK_NOC_CNT 0 DB_periph_ifaces {@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}} NOCDIV_L4SPCLK 2 SDMMC_Mode 8-bit UART0_PinMuxing Unused F2S_Width 6 dev_database {} FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT 100 S2FINTERRUPT_FPGAMANAGER_Enable false F2H_SDRAM0_CLOCK_FREQ 100 NOCDIV_CS_ATCLK 0 EMAC2_SWITCH_Enable false CLK_MPU_CNT 0 S2FINTERRUPT_USB1_Enable false SDMMC_PinMuxing IO CLK_S2F_USER0_SOURCE 0 MAINPLLGRP_S2F_USER0_CNT 900 DB_port_pins {spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}} quartus_ini_hps_ip_boot_from_fpga_ready false MAINPLLGRP_GPIO_DB_CNT 900 MAINPLLGRP_VCO_DENOM 1 USB0_PinMuxing IO S2F_Width 4 TRACE_Mode default I2CEMAC2_PinMuxing Unused S2FINTERRUPT_I2C1_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN 100 S2FINTERRUPT_CLOCKPERIPHERAL_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN 100 DEFAULT_MPU_CLK 1200 H2F_COLD_RST_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK 2.5 MAINPLLGRP_EMACB_CNT 900 S2FINTERRUPT_I2CEMAC1_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK 125 MAINPLLGRP_EMAC_PTP_CNT 900 PERI_PLL_AUTO_VCO_FREQ 2000 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN 100 F2H_SDRAM1_CLOCK_FREQ 100 EMAC0_CLK 250 DMA_PeriphId_DERIVED {0 1 2 3 4 5 6 7} BOOT_FROM_FPGA_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN 100 PERPLLGRP_NOC_CNT 900 Quad_4_Save {} PERPLLGRP_HMC_PLL_REF_CNT 900 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK 2.5 DMA_Enable {No No No No No No No No} FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK 100 Quad_1_Save {} EMAC1_PTP false eosc1_clk_mhz 25.0 F2H_DBG_RST_Enable false PERPLLGRP_MPU_CNT 900 F2SDRAM2_DELAY 4 S2FINTERRUPT_GPIO_Enable false H2F_USER0_CLK_FREQ 400 H2F_USER0_CLK_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN 100 UART0_Mode N/A F2H_SDRAM2_CLOCK_FREQ 100 NOCDIV_L4MPCLK 0 H2F_PENDING_RST_Enable false I2C0_PinMuxing Unused S2FINTERRUPT_SPIS1_Enable false S2FINTERRUPT_SPIM0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK 100 USB1_Mode N/A S2FINTERRUPT_DMA_Enable false H2F_CTI_CLOCK_FREQ 100 SPIM1_PinMuxing IO QSPI_Mode N/A F2SDRAM0_ENABLED true CLK_EMACB_SOURCE 1 SPIS0_Mode N/A MAINPLLGRP_VCO_NUMER 191 EMAC0_PinMuxing IO SPIS0_PinMuxing Unused PERPLLGRP_S2F_USER1_CNT 900 CM_PinMuxing Unused SPIM1_Mode Dual_slave_selects FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK 100 PERPLLGRP_SDMMC_CNT 9 S2FINTERRUPT_UART0_Enable false TESTIOCTRL_PERICLKSEL 8 pin_muxing_check {} SECURITY_MODULE_Enable false S2FINTERRUPT_EMAC2_Enable false S2FINTERRUPT_SYSTIMER_Enable false quartus_ini_hps_ip_enable_sdmmc_clk_in false H2F_USER1_CLK_Enable false RUN_INTERNAL_BUILD_CHECKS 0 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN 100 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN 100 I2CEMAC1_Mode N/A F2H_AXI_CLOCK_FREQ 130000000 F2H_SDRAM3_CLOCK_FREQ 100 CLK_NOC_SOURCE 0 TESTIOCTRL_DEBUGCLKSEL 16 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN 100 MPU_CLK_VCCL 1 EMAC1_Mode N/A USE_DEFAULT_MPU_CLK false S2FINTERRUPT_HMC_Enable false GP_Enable false eosc1_clk_hz 0 S2FINTERRUPT_EMAC0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK 125 MAINPLLGRP_PERIPH_REF_CNT 900 H2F_DELAY 3 quartus_ini_hps_ip_overide_f2sdram_delay false NAND_PinMuxing Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT 100 EMAC2_CLK 250 GPIO_REF_CLK 4 OVERIDE_PERI_PLL false PERPLLGRP_EMAC_PTP_CNT 19 EMAC2_PinMuxing Unused DEBUG_APB_Enable false EMIF_BYPASS_CHECK false F2SDRAM_PORT_CONFIG 6 F2H_FREE_CLK_Enable false PERPLLGRP_VCO_DENOM 1 F2H_SDRAM4_CLOCK_FREQ 100 JTAG_Enable false EMAC2SEL 0 MAINPLLGRP_HMC_PLL_REF_CNT 900 CTI_Enable false BSEL_EN false SDMMC_REF_CLK 200 H2F_LW_AXI_CLOCK_FREQ 130000000 PERPLLGRP_EMACB_CNT 900 F2H_FREE_CLK_FREQ 200 F2H_COLD_RST_Enable false MAINPLLGRP_EMACA_CNT 900 Quad_3_Save {} H2F_USER1_CLK_FREQ 400 L4_SYS_FREE_CLK 1 LWH2F_Enable 2 F2SDRAM1_ENABLED false I2CEMAC1_PinMuxing Unused F2H_SDRAM5_CLOCK_FREQ 100 CLK_S2F_USER1_SOURCE 0 S2FINTERRUPT_CTI_Enable false TEST_Enable false NOCDIV_CS_PDBGCLK 1 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK 100 PERPLLGRP_GPIO_DB_CNT 499 NOCDIV_CS_TRACECLK 1 HPS_DIV_GPIO_FREQ 125 CLK_GPIO_SOURCE 1 EMAC0_PTP false NOCDIV_L4MAINCLK 0 I2C1_Mode default S2FINTERRUPT_SYSTEMMANAGER_Enable false S2FINTERRUPT_USB0_Enable false PIN_TO_BALL_MAP {Q2_1 H18 Q2_2 H19 Q2_3 F18 Q2_4 G17 Q2_5 E20 Q2_6 F20 Q2_7 G20 Q2_8 G21 Q2_10 G19 Q2_9 F19 Q2_11 F22 Q2_12 G22 D_4 E16 D_5 H16 D_6 K16 D_7 G16 D_8 H17 D_9 F15 Q3_1 K18 Q3_2 L19 Q3_3 H22 Q3_4 H21 Q3_5 J21 Q3_6 J20 Q3_7 J18 Q3_8 J19 D_10 L17 Q3_9 H23 D_11 N19 D_12 M19 D_13 E15 D_14 J16 D_15 L18 D_16 M17 D_17 K17 Q3_10 J23 Q4_1 L20 Q3_11 K21 Q4_2 M20 Q3_12 K20 Q4_3 N20 Q4_4 P20 Q4_5 K23 Q4_6 L23 Q4_7 N23 Q4_8 N22 Q4_9 K22 Q1_10 D20 Q1_1 D18 Q1_11 E21 Q1_2 E18 Q1_12 E22 Q1_3 C19 Q1_4 D19 Q1_5 E17 Q1_6 F17 Q1_7 C17 Q1_8 C18 Q1_9 D21 Q4_10 L22 Q4_11 M22 Q4_12 M21} HPS_IO_Enable {SDMMC:D0 SDMMC:CMD SDMMC:CCLK SDMMC:D1 SDMMC:D2 SDMMC:D3 NONE NONE SDMMC:D4 SDMMC:D5 SDMMC:D6 SDMMC:D7 UART1:TX UART1:RX USB0:CLK USB0:STP USB0:DIR USB0:DATA0 USB0:DATA1 USB0:NXT USB0:DATA2 USB0:DATA3 USB0:DATA4 USB0:DATA5 USB0:DATA6 USB0:DATA7 EMAC0:TX_CLK EMAC0:TX_CTL EMAC0:RX_CLK EMAC0:RX_CTL EMAC0:TXD0 EMAC0:TXD1 EMAC0:RXD0 EMAC0:RXD1 EMAC0:TXD2 EMAC0:TXD3 EMAC0:RXD2 EMAC0:RXD3 SPIM1:CLK SPIM1:MOSI SPIM1:MISO SPIM1:SS0_N SPIM1:SS1_N GPIO NONE NONE NONE NONE MDIO0:MDIO MDIO0:MDC I2C1:SDA I2C1:SCL GPIO TRACE:CLK GPIO GPIO NONE NONE TRACE:D0 TRACE:D1 TRACE:D2 TRACE:D3} CLK_HMC_PLL_SOURCE 0 S2FINTERRUPT_SDMMC_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN 100 UART1_PinMuxing IO S2FINTERRUPT_I2CEMAC2_Enable false F2SDRAM_ADDRESS_WIDTH 32 EMAC1SEL 0 HMC_PLL_REF_CLK 800 TRACE_PinMuxing IO FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN 100 USB0_Mode default FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK 100 DISABLE_PERI_PLL false CLK_PERI_PLL_SOURCE2 0 S2FINTERRUPT_I2C0_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN 100 EMIF_CONDUIT_Enable true SPIM0_Mode N/A FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK 100 PERPLLGRP_VCO_NUMER 159 S2FINTERRUPT_L4TIMER_Enable false H2F_TPIU_CLOCK_IN_FREQ 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK 2.5 USB1_PinMuxing Unused S2FINTERRUPT_I2CEMAC0_Enable false F2SDRAM_READY_LATENCY true PERPLLGRP_S2F_USER0_CNT 900 EMAC0_SWITCH_Enable false S2FINTERRUPT_WATCHDOG_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN 100 I2CEMAC0_Mode N/A EMAC0_Mode RGMII_with_MDIO S2FINTERRUPT_QSPI_Enable false MAINPLLGRP_S2F_USER1_CNT 900 pin_muxing {} INTERNAL_OSCILLATOR_ENABLE 60 SPIM0_PinMuxing Unused PERI_PLL_MANUAL_VCO_FREQ 2000 F2H_WARM_RST_Enable false CUSTOM_MPU_CLK 1020 L3_MAIN_FREE_CLK 200 F2SINTERRUPT_Enable false S2FINTERRUPT_SPIM1_Enable false device_name 10AS066N3F40E2SG FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN 100 EMAC0SEL 0 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT 100 F2H_DELAY 3 CONFIG_HPS_DIV_GPIO 32000 EMAC1_CLK 250 S2FINTERRUPT_UART1_Enable false F2SDRAM2_ENABLED true MPU_EVENTS_Enable false S2FINTERRUPT_SPIS0_Enable false EMAC_PTP_REF_CLK 100 CLK_EMACA_SOURCE 1 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN 100 hps_device_family {Arria 10} EMAC2_PTP false CLK_MPU_SOURCE 0 I2C1_PinMuxing IO NAND_Mode N/A H2F_LW_DELAY 3 quartus_ini_hps_ip_override_sdmmc_4bit false Quad_2_Save {} PERPLLGRP_EMACA_CNT 7 S2FINTERRUPT_EMAC1_Enable false EMAC1_PinMuxing Unused SPIS1_PinMuxing Unused EMAC1_SWITCH_Enable false BSEL 1 PLL_CLK0 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK 100 PLL_CLK1 Unused quartus_ini_hps_ip_enable_test_interface false PLL_CLK2 Unused PLL_CLK3 Unused CM_Mode N/A PLL_CLK4 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK 100 CLK_MAIN_PLL_SOURCE2 0 TESTIOCTRL_MAINCLKSEL 8 UART1_Mode No_flow_control I2C0_Mode N/A STM_Enable false</value>
                  </parameter>
                  <parameter>
                    <name>ignoreSimulation</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>interfaceDefinition</name>
                    <value>interfaces {@orderednames hps_io hps_io {properties {} direction input type conduit signals {@orderednames {hps_io_phery_emac0_TX_CLK hps_io_phery_emac0_TXD0 hps_io_phery_emac0_TXD1 hps_io_phery_emac0_TXD2 hps_io_phery_emac0_TXD3 hps_io_phery_emac0_RX_CTL hps_io_phery_emac0_TX_CTL hps_io_phery_emac0_RX_CLK hps_io_phery_emac0_RXD0 hps_io_phery_emac0_RXD1 hps_io_phery_emac0_RXD2 hps_io_phery_emac0_RXD3 hps_io_phery_emac0_MDIO hps_io_phery_emac0_MDC hps_io_phery_sdmmc_CMD hps_io_phery_sdmmc_D0 hps_io_phery_sdmmc_D1 hps_io_phery_sdmmc_D2 hps_io_phery_sdmmc_D3 hps_io_phery_sdmmc_D4 hps_io_phery_sdmmc_D5 hps_io_phery_sdmmc_D6 hps_io_phery_sdmmc_D7 hps_io_phery_sdmmc_CCLK hps_io_phery_usb0_DATA0 hps_io_phery_usb0_DATA1 hps_io_phery_usb0_DATA2 hps_io_phery_usb0_DATA3 hps_io_phery_usb0_DATA4 hps_io_phery_usb0_DATA5 hps_io_phery_usb0_DATA6 hps_io_phery_usb0_DATA7 hps_io_phery_usb0_CLK hps_io_phery_usb0_STP hps_io_phery_usb0_DIR hps_io_phery_usb0_NXT hps_io_phery_spim1_CLK hps_io_phery_spim1_MOSI hps_io_phery_spim1_MISO hps_io_phery_spim1_SS0_N hps_io_phery_spim1_SS1_N hps_io_phery_trace_CLK hps_io_phery_trace_D0 hps_io_phery_trace_D1 hps_io_phery_trace_D2 hps_io_phery_trace_D3 hps_io_phery_uart1_RX hps_io_phery_uart1_TX hps_io_phery_i2c1_SDA hps_io_phery_i2c1_SCL hps_io_gpio_gpio1_io5 hps_io_gpio_gpio1_io14 hps_io_gpio_gpio1_io16 hps_io_gpio_gpio1_io17} hps_io_phery_emac0_TX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TX_CLK direction output role hps_io_phery_emac0_TX_CLK fragments phery_emac0:EMAC_CLK_TX(0:0)} hps_io_phery_emac0_TXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD0 direction output role hps_io_phery_emac0_TXD0 fragments phery_emac0:EMAC_PHY_TXD(0:0)} hps_io_phery_emac0_TXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD1 direction output role hps_io_phery_emac0_TXD1 fragments phery_emac0:EMAC_PHY_TXD(1:1)} hps_io_phery_emac0_TXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD2 direction output role hps_io_phery_emac0_TXD2 fragments phery_emac0:EMAC_PHY_TXD(2:2)} hps_io_phery_emac0_TXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD3 direction output role hps_io_phery_emac0_TXD3 fragments phery_emac0:EMAC_PHY_TXD(3:3)} hps_io_phery_emac0_RX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RX_CTL direction input role hps_io_phery_emac0_RX_CTL fragments phery_emac0:EMAC_PHY_RXDV(0:0)} hps_io_phery_emac0_TX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TX_CTL direction output role hps_io_phery_emac0_TX_CTL fragments phery_emac0:EMAC_PHY_TX_OE(0:0)} hps_io_phery_emac0_RX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RX_CLK direction input role hps_io_phery_emac0_RX_CLK fragments phery_emac0:EMAC_CLK_RX(0:0)} hps_io_phery_emac0_RXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD0 direction input role hps_io_phery_emac0_RXD0 fragments phery_emac0:EMAC_PHY_RXD(0:0)} hps_io_phery_emac0_RXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD1 direction input role hps_io_phery_emac0_RXD1 fragments phery_emac0:EMAC_PHY_RXD(1:1)} hps_io_phery_emac0_RXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD2 direction input role hps_io_phery_emac0_RXD2 fragments phery_emac0:EMAC_PHY_RXD(2:2)} hps_io_phery_emac0_RXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD3 direction input role hps_io_phery_emac0_RXD3 fragments phery_emac0:EMAC_PHY_RXD(3:3)} hps_io_phery_emac0_MDIO {tristate_output {{intermediate 1} {intermediate 0}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_MDIO direction bidir role hps_io_phery_emac0_MDIO fragments phery_emac0:EMAC_GMII_MDO_I(0:0)} hps_io_phery_emac0_MDC {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_MDC direction output role hps_io_phery_emac0_MDC fragments phery_emac0:EMAC_GMII_MDC(0:0)} hps_io_phery_sdmmc_CMD {tristate_output {{intermediate 3} {intermediate 2}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CMD direction bidir role hps_io_phery_sdmmc_CMD fragments phery_sdmmc:SDMMC_CMD_I(0:0)} hps_io_phery_sdmmc_D0 {tristate_output {{intermediate 5} {intermediate 4}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D0 direction bidir role hps_io_phery_sdmmc_D0 fragments phery_sdmmc:SDMMC_DATA_I(0:0)} hps_io_phery_sdmmc_D1 {tristate_output {{intermediate 7} {intermediate 6}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D1 direction bidir role hps_io_phery_sdmmc_D1 fragments phery_sdmmc:SDMMC_DATA_I(1:1)} hps_io_phery_sdmmc_D2 {tristate_output {{intermediate 9} {intermediate 8}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D2 direction bidir role hps_io_phery_sdmmc_D2 fragments phery_sdmmc:SDMMC_DATA_I(2:2)} hps_io_phery_sdmmc_D3 {tristate_output {{intermediate 11} {intermediate 10}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D3 direction bidir role hps_io_phery_sdmmc_D3 fragments phery_sdmmc:SDMMC_DATA_I(3:3)} hps_io_phery_sdmmc_D4 {tristate_output {{intermediate 13} {intermediate 12}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D4 direction bidir role hps_io_phery_sdmmc_D4 fragments phery_sdmmc:SDMMC_DATA_I(4:4)} hps_io_phery_sdmmc_D5 {tristate_output {{intermediate 15} {intermediate 14}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D5 direction bidir role hps_io_phery_sdmmc_D5 fragments phery_sdmmc:SDMMC_DATA_I(5:5)} hps_io_phery_sdmmc_D6 {tristate_output {{intermediate 17} {intermediate 16}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D6 direction bidir role hps_io_phery_sdmmc_D6 fragments phery_sdmmc:SDMMC_DATA_I(6:6)} hps_io_phery_sdmmc_D7 {tristate_output {{intermediate 19} {intermediate 18}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D7 direction bidir role hps_io_phery_sdmmc_D7 fragments phery_sdmmc:SDMMC_DATA_I(7:7)} hps_io_phery_sdmmc_CCLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CCLK direction output role hps_io_phery_sdmmc_CCLK fragments phery_sdmmc:SDMMC_CCLK(0:0)} hps_io_phery_usb0_DATA0 {tristate_output {{intermediate 21} {intermediate 20}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA0 direction bidir role hps_io_phery_usb0_DATA0 fragments phery_usb0:USB_ULPI_DATA_I(0:0)} hps_io_phery_usb0_DATA1 {tristate_output {{intermediate 23} {intermediate 22}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA1 direction bidir role hps_io_phery_usb0_DATA1 fragments phery_usb0:USB_ULPI_DATA_I(1:1)} hps_io_phery_usb0_DATA2 {tristate_output {{intermediate 25} {intermediate 24}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA2 direction bidir role hps_io_phery_usb0_DATA2 fragments phery_usb0:USB_ULPI_DATA_I(2:2)} hps_io_phery_usb0_DATA3 {tristate_output {{intermediate 27} {intermediate 26}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA3 direction bidir role hps_io_phery_usb0_DATA3 fragments phery_usb0:USB_ULPI_DATA_I(3:3)} hps_io_phery_usb0_DATA4 {tristate_output {{intermediate 29} {intermediate 28}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA4 direction bidir role hps_io_phery_usb0_DATA4 fragments phery_usb0:USB_ULPI_DATA_I(4:4)} hps_io_phery_usb0_DATA5 {tristate_output {{intermediate 31} {intermediate 30}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA5 direction bidir role hps_io_phery_usb0_DATA5 fragments phery_usb0:USB_ULPI_DATA_I(5:5)} hps_io_phery_usb0_DATA6 {tristate_output {{intermediate 33} {intermediate 32}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA6 direction bidir role hps_io_phery_usb0_DATA6 fragments phery_usb0:USB_ULPI_DATA_I(6:6)} hps_io_phery_usb0_DATA7 {tristate_output {{intermediate 35} {intermediate 34}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA7 direction bidir role hps_io_phery_usb0_DATA7 fragments phery_usb0:USB_ULPI_DATA_I(7:7)} hps_io_phery_usb0_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_CLK direction input role hps_io_phery_usb0_CLK fragments phery_usb0:USB_ULPI_CLK(0:0)} hps_io_phery_usb0_STP {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_STP direction output role hps_io_phery_usb0_STP fragments phery_usb0:USB_ULPI_STP(0:0)} hps_io_phery_usb0_DIR {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DIR direction input role hps_io_phery_usb0_DIR fragments phery_usb0:USB_ULPI_DIR(0:0)} hps_io_phery_usb0_NXT {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_NXT direction input role hps_io_phery_usb0_NXT fragments phery_usb0:USB_ULPI_NXT(0:0)} hps_io_phery_spim1_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_CLK direction output role hps_io_phery_spim1_CLK fragments phery_spim1:SPI_MASTER_SCLK(0:0)} hps_io_phery_spim1_MOSI {tristate_output {{intermediate 37} {intermediate 36}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_MOSI direction output role hps_io_phery_spim1_MOSI fragments {}} hps_io_phery_spim1_MISO {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_MISO direction input role hps_io_phery_spim1_MISO fragments phery_spim1:SPI_MASTER_RXD(0:0)} hps_io_phery_spim1_SS0_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_SS0_N direction output role hps_io_phery_spim1_SS0_N fragments phery_spim1:SPI_MASTER_SS_0_N(0:0)} hps_io_phery_spim1_SS1_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_SS1_N direction output role hps_io_phery_spim1_SS1_N fragments phery_spim1:SPI_MASTER_SS_1_N(0:0)} hps_io_phery_trace_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_CLK direction output role hps_io_phery_trace_CLK fragments phery_trace:TPIU_TRACE_CLK(0:0)} hps_io_phery_trace_D0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D0 direction output role hps_io_phery_trace_D0 fragments phery_trace:TPIU_TRACE_DATA(0:0)} hps_io_phery_trace_D1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D1 direction output role hps_io_phery_trace_D1 fragments phery_trace:TPIU_TRACE_DATA(1:1)} hps_io_phery_trace_D2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D2 direction output role hps_io_phery_trace_D2 fragments phery_trace:TPIU_TRACE_DATA(2:2)} hps_io_phery_trace_D3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D3 direction output role hps_io_phery_trace_D3 fragments phery_trace:TPIU_TRACE_DATA(3:3)} hps_io_phery_uart1_RX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_RX direction input role hps_io_phery_uart1_RX fragments phery_uart1:UART_RXD(0:0)} hps_io_phery_uart1_TX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_TX direction output role hps_io_phery_uart1_TX fragments phery_uart1:UART_TXD(0:0)} hps_io_phery_i2c1_SDA {tristate_output {{intermediate 38} {}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c1_SDA direction bidir role hps_io_phery_i2c1_SDA fragments phery_i2c1:I2C_DATA(0:0)} hps_io_phery_i2c1_SCL {tristate_output {{intermediate 39} {}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c1_SCL direction bidir role hps_io_phery_i2c1_SCL fragments phery_i2c1:I2C_CLK(0:0)} hps_io_gpio_gpio1_io5 {tristate_output {{intermediate 41} {intermediate 40}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io5 direction bidir role hps_io_gpio_gpio1_io5 fragments gpio:GPIO1_PORTA_I(5:5)} hps_io_gpio_gpio1_io14 {tristate_output {{intermediate 43} {intermediate 42}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io14 direction bidir role hps_io_gpio_gpio1_io14 fragments gpio:GPIO1_PORTA_I(14:14)} hps_io_gpio_gpio1_io16 {tristate_output {{intermediate 45} {intermediate 44}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io16 direction bidir role hps_io_gpio_gpio1_io16 fragments gpio:GPIO1_PORTA_I(16:16)} hps_io_gpio_gpio1_io17 {tristate_output {{intermediate 47} {intermediate 46}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io17 direction bidir role hps_io_gpio_gpio1_io17 fragments gpio:GPIO1_PORTA_I(17:17)}}}} instances {phery_uart1 {signal_widths {} parameters {} location HPSPERIPHERALUART_X79_Y169_N96 entity_name twentynm_hps_peripheral_uart signal_default_terminations {} signal_terminations {}} phery_spim1 {signal_widths {} parameters {} location HPSPERIPHERALSPIMASTER_X78_Y221_N96 entity_name twentynm_hps_peripheral_spi_master signal_default_terminations {} signal_terminations {}} phery_usb0 {signal_widths {} parameters {} location HPSPERIPHERALUSB_X79_Y170_N96 entity_name twentynm_hps_peripheral_usb signal_default_terminations {} signal_terminations {}} phery_emac0 {signal_widths {} parameters {} location HPSPERIPHERALEMAC_X78_Y207_N96 entity_name twentynm_hps_peripheral_emac signal_default_terminations {} signal_terminations {}} @orderednames {phery_emac0 phery_sdmmc phery_usb0 phery_spim1 phery_trace phery_uart1 phery_i2c1 gpio} phery_i2c1 {signal_widths {} parameters {} location HPSPERIPHERALI2C_X78_Y212_N96 entity_name twentynm_hps_peripheral_i2c signal_default_terminations {} signal_terminations {}} phery_trace {signal_widths {} parameters {} location HPSPERIPHERALTPIUTRACE_X79_Y173_N96 entity_name twentynm_hps_peripheral_tpiu_trace signal_default_terminations {} signal_terminations {}} gpio {signal_widths {} parameters {} location HPSPERIPHERALGPIO_X78_Y210_N96 entity_name twentynm_hps_peripheral_gpio signal_default_terminations {} signal_terminations {}} phery_sdmmc {signal_widths {} parameters {} location HPSPERIPHERALSDMMC_X78_Y219_N96 entity_name twentynm_hps_peripheral_sdmmc signal_default_terminations {} signal_terminations {}}} constraints {} intermediate_wire_count 48 raw_assigns {} interface_sim_style {} properties {GENERATE_ISW 1} wires_to_fragments {{intermediate 0} {output phery_emac0:EMAC_GMII_MDO_O(0:0)} {intermediate 1} {output phery_emac0:EMAC_GMII_MDO_OE(0:0)} {intermediate 2} {output phery_sdmmc:SDMMC_CMD_O(0:0)} {intermediate 3} {output phery_sdmmc:SDMMC_CMD_OE(0:0)} {intermediate 4} {output phery_sdmmc:SDMMC_DATA_O(0:0)} {intermediate 5} {output phery_sdmmc:SDMMC_DATA_OE(0:0)} {intermediate 6} {output phery_sdmmc:SDMMC_DATA_O(1:1)} {intermediate 7} {output phery_sdmmc:SDMMC_DATA_OE(1:1)} {intermediate 8} {output phery_sdmmc:SDMMC_DATA_O(2:2)} {intermediate 9} {output phery_sdmmc:SDMMC_DATA_OE(2:2)} {intermediate 10} {output phery_sdmmc:SDMMC_DATA_O(3:3)} {intermediate 11} {output phery_sdmmc:SDMMC_DATA_OE(3:3)} {intermediate 12} {output phery_sdmmc:SDMMC_DATA_O(4:4)} {intermediate 13} {output phery_sdmmc:SDMMC_DATA_OE(4:4)} {intermediate 14} {output phery_sdmmc:SDMMC_DATA_O(5:5)} {intermediate 15} {output phery_sdmmc:SDMMC_DATA_OE(5:5)} {intermediate 16} {output phery_sdmmc:SDMMC_DATA_O(6:6)} {intermediate 17} {output phery_sdmmc:SDMMC_DATA_OE(6:6)} {intermediate 18} {output phery_sdmmc:SDMMC_DATA_O(7:7)} {intermediate 19} {output phery_sdmmc:SDMMC_DATA_OE(7:7)} {intermediate 20} {output phery_usb0:USB_ULPI_DATA_O(0:0)} {intermediate 21} {output phery_usb0:USB_ULPI_DATA_OE(0:0)} {intermediate 22} {output phery_usb0:USB_ULPI_DATA_O(1:1)} {intermediate 23} {output phery_usb0:USB_ULPI_DATA_OE(1:1)} {intermediate 24} {output phery_usb0:USB_ULPI_DATA_O(2:2)} {intermediate 25} {output phery_usb0:USB_ULPI_DATA_OE(2:2)} {intermediate 26} {output phery_usb0:USB_ULPI_DATA_O(3:3)} {intermediate 27} {output phery_usb0:USB_ULPI_DATA_OE(3:3)} {intermediate 28} {output phery_usb0:USB_ULPI_DATA_O(4:4)} {intermediate 29} {output phery_usb0:USB_ULPI_DATA_OE(4:4)} {intermediate 30} {output phery_usb0:USB_ULPI_DATA_O(5:5)} {intermediate 31} {output phery_usb0:USB_ULPI_DATA_OE(5:5)} {intermediate 32} {output phery_usb0:USB_ULPI_DATA_O(6:6)} {intermediate 33} {output phery_usb0:USB_ULPI_DATA_OE(6:6)} {intermediate 34} {output phery_usb0:USB_ULPI_DATA_O(7:7)} {intermediate 35} {output phery_usb0:USB_ULPI_DATA_OE(7:7)} {intermediate 36} {output phery_spim1:SPI_MASTER_TXD(0:0)} {intermediate 37} {output phery_spim1:SPI_MASTER_SSI_OE_N(0:0)} {intermediate 38} {output phery_i2c1:I2C_DATA_OE(0:0)} {intermediate 39} {output phery_i2c1:I2C_CLK_OE(0:0)} {intermediate 40} {output gpio:GPIO1_PORTA_O(5:5)} {intermediate 41} {output gpio:GPIO1_PORTA_OE(5:5)} {intermediate 42} {output gpio:GPIO1_PORTA_O(14:14)} {intermediate 43} {output gpio:GPIO1_PORTA_OE(14:14)} {intermediate 44} {output gpio:GPIO1_PORTA_O(16:16)} {intermediate 45} {output gpio:GPIO1_PORTA_OE(16:16)} {intermediate 46} {output gpio:GPIO1_PORTA_O(17:17)} {intermediate 47} {output gpio:GPIO1_PORTA_OE(17:17)}} raw_assign_sim_style {} wire_sim_style {}</value>
                  </parameter>
                  <parameter>
                    <name>qipEntries</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_arria10_interface_generator</className>
                <version>14.0</version>
                <name>border</name>
                <uniqueName>qsys_top_altera_arria10_interface_generator_140_u56jiqi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.a10_hps.hps_io.border</path>
              </instanceData>
              <children></children>
            </node>
          </children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">clock_bridge_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>130000000</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;in_clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;in_clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;out_clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;out_clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedDirectClock&lt;/key&gt;&#xa;                            &lt;value&gt;in_clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRateKnown&lt;/key&gt;&#xa;                            &lt;value&gt;true&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;out_clk_1&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;out_clk_1&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedDirectClock&lt;/key&gt;&#xa;                            &lt;value&gt;in_clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRateKnown&lt;/key&gt;&#xa;                            &lt;value&gt;true&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_clock_bridge&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;in_clk&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;out_clk&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;out_clk_1&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;out_clk_1&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;qsys_top_clock_bridge_0&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_clock_bridge_0&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_clock_bridge_0&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_clock_bridge_0&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_clock_bridge_0&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_clock_bridge_0&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_clock_bridge_0&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/qsys_top_clock_bridge_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap/&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clock_bridge_0</name>
        <uniqueName>qsys_top_clock_bridge_0</uniqueName>
        <fixedName>qsys_top_clock_bridge_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>a10_hps/f2h_axi_clock</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>a10_hps/f2sdram0_clock</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>a10_hps/f2sdram2_clock</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>a10_hps/h2f_axi_clock</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>a10_hps/h2f_lw_axi_clock</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>completed/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>num1/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>num2/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>onchip_memory2_0/clk1</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>onchip_memory2_0/clk2</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>onchip_memory2_1/clk1</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>onchip_memory2_1/clk2</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>reset_pio/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>result/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_bdg/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_in/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>start/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>clock_bridge_0/in_clk</end>
            <start>iopll_0/outclk0</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.clock_bridge_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">completed</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>clockRate</name>
            <value>130000000</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;s1&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;2&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;NATIVE&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;                &lt;cmsisInfo&gt;&#xa;                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version="1.0" encoding="utf-8"?&amp;gt;    &#xa;&amp;lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" &amp;gt;&#xa;  &amp;lt;peripherals&amp;gt;&#xa;   &amp;lt;peripheral&amp;gt;&#xa;      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; &#xa;      &amp;lt;addressBlock&amp;gt;&#xa;        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;&#xa;        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;&#xa;      &amp;lt;/addressBlock&amp;gt;&#xa;      &amp;lt;registers&amp;gt;&#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;&#xa;           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;&#xa;         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt;            &#xa;    &amp;lt;/registers&amp;gt;&#xa;   &amp;lt;/peripheral&amp;gt;&#xa;  &amp;lt;/peripherals&amp;gt;&#xa;&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;&#xa;                    &lt;addressGroup&gt;&lt;/addressGroup&gt;&#xa;                    &lt;cmsisVars/&gt;&#xa;                &lt;/cmsisInfo&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;external_connection&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;in_port&lt;/name&gt;&#xa;                        &lt;role&gt;export&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_avalon_pio&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;PIO (Parallel I/O) Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;clockRate&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;clk&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;s1&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s1' start='0x0' end='0x10' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;qsys_top_pio_1&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_pio_1&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_pio_1&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_pio_1&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_pio_1&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_pio_1&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_pio_1&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/qsys_top_pio_1.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CAPTURE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DO_TEST_BENCH_WIRING&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DRIVEN_SIM_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.EDGE_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.FREQ&lt;/key&gt;&#xa;            &lt;value&gt;150000000&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_IN&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_OUT&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_TRI&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.IRQ_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.RESET_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;&#xa;            &lt;value&gt;altr,pio-1.0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;&#xa;            &lt;value&gt;gpio&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;&#xa;            &lt;value&gt;pio&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.altr,gpio-bank-width&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.resetvalue&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;&#xa;            &lt;value&gt;altr&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;    &lt;/assignmentValueMap&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>completed</name>
        <uniqueName>qsys_top_pio_1</uniqueName>
        <fixedName>qsys_top_pio_1</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>completed/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>completed/s1</end>
            <start>mm_interconnect_0/completed_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>completed/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.completed</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">emif_hps</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>CAL_DEBUG_CLOCK_FREQUENCY</name>
            <value>50000000</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE</name>
            <value>10AS066N3F40E2SG</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_DIE_REVISIONS</name>
            <value></value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_FAMILY</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_SPEEDGRADE</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_UNIQUE_ID</name>
            <value>qsys_top_emif_hps</value>
          </parameter>
          <parameter>
            <name>TRAIT_SUPPORTS_VID</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;global_reset_reset_sink&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;global_reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;NONE&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;pll_ref_clk_clock_sink&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;pll_ref_clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;oct_conduit_end&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;oct_rzqin&lt;/name&gt;&#xa;                        &lt;role&gt;oct_rzqin&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;mem_conduit_end&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_ck&lt;/name&gt;&#xa;                        &lt;role&gt;mem_ck&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_ck_n&lt;/name&gt;&#xa;                        &lt;role&gt;mem_ck_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_a&lt;/name&gt;&#xa;                        &lt;role&gt;mem_a&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;17&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_act_n&lt;/name&gt;&#xa;                        &lt;role&gt;mem_act_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_ba&lt;/name&gt;&#xa;                        &lt;role&gt;mem_ba&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;2&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_bg&lt;/name&gt;&#xa;                        &lt;role&gt;mem_bg&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_cke&lt;/name&gt;&#xa;                        &lt;role&gt;mem_cke&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_cs_n&lt;/name&gt;&#xa;                        &lt;role&gt;mem_cs_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_odt&lt;/name&gt;&#xa;                        &lt;role&gt;mem_odt&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;mem_reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_par&lt;/name&gt;&#xa;                        &lt;role&gt;mem_par&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_alert_n&lt;/name&gt;&#xa;                        &lt;role&gt;mem_alert_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_dqs&lt;/name&gt;&#xa;                        &lt;role&gt;mem_dqs&lt;/role&gt;&#xa;                        &lt;direction&gt;Bidir&lt;/direction&gt;&#xa;                        &lt;width&gt;4&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_dqs_n&lt;/name&gt;&#xa;                        &lt;role&gt;mem_dqs_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Bidir&lt;/direction&gt;&#xa;                        &lt;width&gt;4&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_dq&lt;/name&gt;&#xa;                        &lt;role&gt;mem_dq&lt;/role&gt;&#xa;                        &lt;direction&gt;Bidir&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mem_dbi_n&lt;/name&gt;&#xa;                        &lt;role&gt;mem_dbi_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Bidir&lt;/direction&gt;&#xa;                        &lt;width&gt;4&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;hps_emif_conduit_end&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;hps_to_emif&lt;/name&gt;&#xa;                        &lt;role&gt;hps_to_emif&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;4096&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;emif_to_hps&lt;/name&gt;&#xa;                        &lt;role&gt;emif_to_hps&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;4096&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;hps_to_emif_gp&lt;/name&gt;&#xa;                        &lt;role&gt;gp_to_emif&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;2&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;emif_to_hps_gp&lt;/name&gt;&#xa;                        &lt;role&gt;emif_to_gp&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_emif_a10_hps&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;External Memory Interfaces for HPS Intel Arria 10 FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;50000000&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;CAL_DEBUG_CLOCK_FREQUENCY&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;cal_debug_clk_clock_sink&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;SYS_INFO_DEVICE&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;SYS_INFO_DEVICE_DIE_REVISIONS&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_DIE_REVISIONS&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;SYS_INFO_DEVICE_FAMILY&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;SYS_INFO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;SYS_INFO_UNIQUE_ID&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;TRAIT_SUPPORTS_VID&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;SUPPORTS_VID&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos/&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;emif_hps&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;emif_hps&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;emif_hps&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;emif_hps&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;emif_hps&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;emif_hps&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;emif_hps&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/emif_hps.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap/&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>emif_hps</name>
        <uniqueName>emif_hps</uniqueName>
        <fixedName>emif_hps</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>18.1</version>
            <end>emif_hps/hps_emif_conduit_end</end>
            <start>a10_hps/emif</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>emif_hps/global_reset_reset_sink</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.emif_hps</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">iopll_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;rst&lt;/name&gt;&#xa;                        &lt;role&gt;reset&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;&#xa;                            &lt;value&gt;input&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;NONE&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;refclk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;refclk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;&#xa;                            &lt;value&gt;input&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;100000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;locked&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;locked&lt;/name&gt;&#xa;                        &lt;role&gt;export&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;&#xa;                            &lt;value&gt;output&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;outclk0&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;outclk_0&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;&#xa;                            &lt;value&gt;output&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedDirectClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRateKnown&lt;/key&gt;&#xa;                            &lt;value&gt;true&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_iopll&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;IOPLL Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;system_info_device_component&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;system_info_device_family&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;system_info_device_speed_grade&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;system_part_trait_speed_grade&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;DEVICE_SPEEDGRADE&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;outclk0&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;outclk0&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;qsys_top_iopll_0&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_iopll_0&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_iopll_0&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_iopll_0&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_iopll_0&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_iopll_0&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_iopll_0&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/qsys_top_iopll_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;&#xa;            &lt;value&gt;altr,pll&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;&#xa;            &lt;value&gt;clock&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;&#xa;            &lt;value&gt;altr&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;    &lt;/assignmentValueMap&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
          <parameter>
            <name>system_info_device_component</name>
            <value>10AS066N3F40E2SG</value>
          </parameter>
          <parameter>
            <name>system_info_device_family</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>system_info_device_speed_grade</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>system_part_trait_speed_grade</name>
            <value>2</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>iopll_0</name>
        <uniqueName>qsys_top_iopll_0</uniqueName>
        <fixedName>qsys_top_iopll_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>clock_bridge_0/in_clk</end>
            <start>iopll_0/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mm_interconnect_0/iopll_0_outclk0</end>
            <start>iopll_0/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_controller/clk</end>
            <start>iopll_0/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_controller_001/clk</end>
            <start>iopll_0/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_translator/clk</end>
            <start>iopll_0/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>iopll_0/reset</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.iopll_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {num1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {num1_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {num1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {num1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {num1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {num1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {num1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {num1_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {num1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {num1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {num1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {num1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {num1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {num1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {num1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {num1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {num1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {num1_s1_translator} {USE_READ} {0};set_instance_parameter_value {num1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {num1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {num1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {num1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {num1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {num1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {num1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {num1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {num1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {num1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {num1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {num1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {num1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {num1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {num1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {num1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {num1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {num1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {num1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {num1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {num1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {num1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {num1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {num1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {num1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {num1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {num1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {num1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {num1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {num1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {num1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {num1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {num1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {num1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {num1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {num1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {num1_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {num1_s1_translator} {SYNC_RESET} {0};add_instance {num2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {num2_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {num2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {num2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {num2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {num2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {num2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {num2_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {num2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {num2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {num2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {num2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {num2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {num2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {num2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {num2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {num2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {num2_s1_translator} {USE_READ} {0};set_instance_parameter_value {num2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {num2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {num2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {num2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {num2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {num2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {num2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {num2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {num2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {num2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {num2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {num2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {num2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {num2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {num2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {num2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {num2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {num2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {num2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {num2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {num2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {num2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {num2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {num2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {num2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {num2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {num2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {num2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {num2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {num2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {num2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {num2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {num2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {num2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {num2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {num2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {num2_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {num2_s1_translator} {SYNC_RESET} {0};add_instance {result_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {result_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {result_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {result_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {result_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {result_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {result_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {result_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {result_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {result_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {result_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {result_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {result_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {result_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {result_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {result_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {result_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {result_s1_translator} {USE_READ} {0};set_instance_parameter_value {result_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {result_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {result_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {result_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {result_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {result_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {result_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {result_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {result_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {result_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {result_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {result_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {result_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {result_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {result_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {result_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {result_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {result_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {result_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {result_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {result_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {result_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {result_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {result_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {result_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {result_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {result_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {result_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {result_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {result_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {result_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {result_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {result_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {result_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {result_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {result_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {result_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {result_s1_translator} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {SYNC_RESET} {0};add_instance {start_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {start_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {start_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {start_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {start_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {start_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {start_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {start_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {start_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {start_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {start_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {start_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {start_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {start_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {start_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {start_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {start_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {start_s1_translator} {USE_READ} {0};set_instance_parameter_value {start_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {start_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {start_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {start_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {start_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {start_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {start_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {start_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {start_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {start_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {start_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {start_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {start_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {start_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {start_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {start_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {start_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {start_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {start_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {start_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {start_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {start_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {start_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {start_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {start_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {start_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {start_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {start_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {start_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {start_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {start_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {start_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {start_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {start_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {start_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {start_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {start_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {start_s1_translator} {SYNC_RESET} {0};add_instance {completed_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {completed_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {completed_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {completed_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {completed_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {completed_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {completed_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {completed_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {completed_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {completed_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {completed_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {completed_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {completed_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {completed_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {completed_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {completed_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {completed_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {completed_s1_translator} {USE_READ} {0};set_instance_parameter_value {completed_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {completed_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {completed_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {completed_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {completed_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {completed_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {completed_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {completed_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {completed_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {completed_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {completed_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {completed_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {completed_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {completed_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {completed_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {completed_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {completed_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {completed_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {completed_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {completed_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {completed_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {completed_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {completed_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {completed_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {completed_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {completed_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {completed_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {completed_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {completed_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {completed_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {completed_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {completed_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {completed_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {completed_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {completed_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {completed_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {completed_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {completed_s1_translator} {SYNC_RESET} {0};add_instance {reset_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {reset_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {reset_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {reset_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {reset_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {reset_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {reset_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {reset_pio_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {reset_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {reset_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {reset_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {reset_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {reset_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {reset_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {reset_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {reset_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {reset_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {reset_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {reset_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {reset_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {reset_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {reset_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {reset_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {reset_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {reset_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {reset_pio_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {reset_pio_s1_translator} {SYNC_RESET} {0};add_instance {onchip_memory2_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_DATA_W} {8};set_instance_parameter_value {onchip_memory2_1_s1_translator} {UAV_DATA_W} {8};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {onchip_memory2_1_s1_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {onchip_memory2_1_s1_translator} {SYNC_RESET} {0};add_instance {a10_hps_h2f_lw_axi_master_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ID_WIDTH} {4};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ADDR_WIDTH} {21};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ADDR_USER_WIDTH} {5};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {WRITE_ISSUING_CAPABILITY} {8};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {READ_ISSUING_CAPABILITY} {8};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DEST_ID_H} {95};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_THREAD_ID_L} {96};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_QOS_L} {89};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_QOS_H} {89};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DOMAIN_H} {119};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DOMAIN_L} {118};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_SNOOP_H} {117};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_SNOOP_L} {114};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BARRIER_H} {113};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BARRIER_L} {112};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_WUNIQUE} {120};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ST_DATA_W} {121};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ID} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;&#xa;&lt;address_map&gt;&#xa; &lt;slave&#xa;   id="1"&#xa;   name="num1_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000001000"&#xa;   end="0x00000000000001010"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="2"&#xa;   name="num2_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000002000"&#xa;   end="0x00000000000002010"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="6"&#xa;   name="result_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000003000"&#xa;   end="0x00000000000003010"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="3"&#xa;   name="onchip_memory2_0_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000004000"&#xa;   end="0x00000000000005000"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="7"&#xa;   name="start_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000005000"&#xa;   end="0x00000000000005010"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="0"&#xa;   name="completed_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000006000"&#xa;   end="0x00000000000006010"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="5"&#xa;   name="reset_pio_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000007000"&#xa;   end="0x00000000000007010"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="4"&#xa;   name="onchip_memory2_1_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000008000"&#xa;   end="0x00000000000009000"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa;&lt;/address_map&gt;&#xa;};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {SYNC_RESET} {0};add_instance {num1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {num1_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {num1_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {num1_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {num1_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {num1_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {num1_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {num1_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {num1_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {num1_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {num1_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {num1_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {num1_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {num1_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {num1_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {num1_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {num1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {num1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {num1_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {num1_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {num1_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {num1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {num1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {num1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {num1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {num1_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {num1_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {num1_s1_agent} {PKT_DEST_ID_H} {95};set_instance_parameter_value {num1_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {num1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {num1_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {num1_s1_agent} {ST_DATA_W} {121};set_instance_parameter_value {num1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {num1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {num1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {num1_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {num1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {num1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {num1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {num1_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {num1_s1_agent} {ID} {1};set_instance_parameter_value {num1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {num1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {num1_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {num1_s1_agent} {SYNC_RESET} {0};add_instance {num1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {122};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {num1_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {num2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {num2_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {num2_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {num2_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {num2_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {num2_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {num2_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {num2_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {num2_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {num2_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {num2_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {num2_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {num2_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {num2_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {num2_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {num2_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {num2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {num2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {num2_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {num2_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {num2_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {num2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {num2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {num2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {num2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {num2_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {num2_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {num2_s1_agent} {PKT_DEST_ID_H} {95};set_instance_parameter_value {num2_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {num2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {num2_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {num2_s1_agent} {ST_DATA_W} {121};set_instance_parameter_value {num2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {num2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {num2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {num2_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {num2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {num2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {num2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {num2_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {num2_s1_agent} {ID} {2};set_instance_parameter_value {num2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {num2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {num2_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {num2_s1_agent} {SYNC_RESET} {0};add_instance {num2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {122};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {num2_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {result_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {result_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {result_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {result_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {result_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {result_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {result_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {result_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {result_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {result_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {result_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {result_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {result_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {result_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {result_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {result_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {result_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {result_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {result_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {result_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {result_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {result_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {result_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {result_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {result_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {result_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {result_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {result_s1_agent} {PKT_DEST_ID_H} {95};set_instance_parameter_value {result_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {result_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {result_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {result_s1_agent} {ST_DATA_W} {121};set_instance_parameter_value {result_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {result_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {result_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {result_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {result_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {result_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {result_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {result_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {result_s1_agent} {ID} {6};set_instance_parameter_value {result_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {result_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {result_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {result_s1_agent} {SYNC_RESET} {0};add_instance {result_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {result_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {result_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {122};set_instance_parameter_value {result_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {result_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {result_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {result_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {result_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {result_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {result_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {result_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {result_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {result_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {result_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {52};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {50};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {34};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {49};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {43};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {42};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {29};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {30};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {31};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {33};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {7};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {65};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {66};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {10};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {start_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {start_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {start_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {start_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {start_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {start_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {start_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {start_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {start_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {start_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {start_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {start_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {start_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {start_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {start_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {start_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {start_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {start_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {start_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {start_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {start_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {start_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {start_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {start_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {start_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {start_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {start_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {start_s1_agent} {PKT_DEST_ID_H} {95};set_instance_parameter_value {start_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {start_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {start_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {start_s1_agent} {ST_DATA_W} {121};set_instance_parameter_value {start_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {start_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {start_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {start_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {start_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {start_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {start_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {start_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {start_s1_agent} {ID} {7};set_instance_parameter_value {start_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {start_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {start_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {start_s1_agent} {SYNC_RESET} {0};add_instance {start_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {start_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {start_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {122};set_instance_parameter_value {start_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {start_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {start_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {start_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {start_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {start_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {start_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {start_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {start_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {start_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {start_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {start_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {start_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {start_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {start_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {start_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {start_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {start_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {start_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {start_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {start_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {start_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {start_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {start_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {start_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {start_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {start_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {completed_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {completed_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {completed_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {completed_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {completed_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {completed_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {completed_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {completed_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {completed_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {completed_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {completed_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {completed_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {completed_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {completed_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {completed_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {completed_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {completed_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {completed_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {completed_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {completed_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {completed_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {completed_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {completed_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {completed_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {completed_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {completed_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {completed_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {completed_s1_agent} {PKT_DEST_ID_H} {95};set_instance_parameter_value {completed_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {completed_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {completed_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {completed_s1_agent} {ST_DATA_W} {121};set_instance_parameter_value {completed_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {completed_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {completed_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {completed_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {completed_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {completed_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {completed_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {completed_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {completed_s1_agent} {ID} {0};set_instance_parameter_value {completed_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {completed_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {completed_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {completed_s1_agent} {SYNC_RESET} {0};add_instance {completed_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {122};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {completed_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {completed_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {completed_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {reset_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {reset_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {reset_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {reset_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {reset_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {reset_pio_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {reset_pio_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {reset_pio_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {reset_pio_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {reset_pio_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {reset_pio_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {reset_pio_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {reset_pio_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {reset_pio_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {reset_pio_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {reset_pio_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {reset_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {reset_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {reset_pio_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {reset_pio_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {reset_pio_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {reset_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {reset_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {reset_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {reset_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {reset_pio_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {reset_pio_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {reset_pio_s1_agent} {PKT_DEST_ID_H} {95};set_instance_parameter_value {reset_pio_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {reset_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {reset_pio_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {reset_pio_s1_agent} {ST_DATA_W} {121};set_instance_parameter_value {reset_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {reset_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {reset_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {reset_pio_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {reset_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {reset_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {reset_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {reset_pio_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {reset_pio_s1_agent} {ID} {5};set_instance_parameter_value {reset_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {reset_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {reset_pio_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {reset_pio_s1_agent} {SYNC_RESET} {0};add_instance {reset_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {122};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {reset_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {reset_pio_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {reset_pio_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_BURST_SIZE_H} {52};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_BURST_SIZE_L} {50};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_TRANS_LOCK} {34};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_BURSTWRAP_H} {49};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_BURSTWRAP_L} {43};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_BYTE_CNT_H} {42};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_BYTE_CNT_L} {36};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_ADDR_H} {29};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {30};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_TRANS_POSTED} {31};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_TRANS_WRITE} {32};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_TRANS_READ} {33};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_DATA_H} {7};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_SRC_ID_H} {65};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_DEST_ID_L} {66};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_1_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_memory2_1_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {onchip_memory2_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)};set_instance_parameter_value {onchip_memory2_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {onchip_memory2_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_1_s1_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {onchip_memory2_1_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {onchip_memory2_1_s1_agent} {ID} {4};set_instance_parameter_value {onchip_memory2_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent} {SYNC_RESET} {0};add_instance {onchip_memory2_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_1_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {10};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_1_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 2 6 3 7 0 5 4 };set_instance_parameter_value {router} {CHANNEL_ID} {00000001 00000010 00000100 00001000 00010000 00100000 01000000 10000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both read both both read both both };set_instance_parameter_value {router} {START_ADDRESS} {0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 };set_instance_parameter_value {router} {END_ADDRESS} {0x1010 0x2010 0x3010 0x5000 0x5010 0x6010 0x7010 0x9000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {56};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router} {PKT_TRANS_READ} {60};set_instance_parameter_value {router} {ST_DATA_W} {121};set_instance_parameter_value {router} {ST_CHANNEL_W} {8};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {1 2 6 3 7 0 5 4 };set_instance_parameter_value {router_001} {CHANNEL_ID} {00000001 00000010 00000100 00001000 00010000 00100000 01000000 10000000 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both read both both read both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1010 0x2010 0x3010 0x5000 0x5010 0x6010 0x7010 0x9000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {56};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_001} {ST_DATA_W} {121};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {56};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_002} {ST_DATA_W} {121};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {56};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_003} {ST_DATA_W} {121};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {56};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_004} {ST_DATA_W} {121};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {29};set_instance_parameter_value {router_005} {PKT_ADDR_L} {9};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {66};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {32};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {33};set_instance_parameter_value {router_005} {ST_DATA_W} {94};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {56};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_006} {ST_DATA_W} {121};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {56};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_007} {ST_DATA_W} {121};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_007} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_007} {SYNC_RESET} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {56};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_008} {ST_DATA_W} {121};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_008} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_008} {SYNC_RESET} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {29};set_instance_parameter_value {router_009} {PKT_ADDR_L} {9};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {66};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {32};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {33};set_instance_parameter_value {router_009} {ST_DATA_W} {94};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_009} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_009} {SYNC_RESET} {0};add_instance {a10_hps_h2f_lw_axi_master_wr_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {SYNC_RESET} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_DEST_ID_H} {95};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_DEST_ID_L} {93};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_SRC_ID_H} {92};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_THREAD_ID_L} {96};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {MAX_OUTSTANDING_RESPONSES} {8};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PIPELINED} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {ST_DATA_W} {121};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {ST_CHANNEL_W} {8};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {REORDER} {0};add_instance {a10_hps_h2f_lw_axi_master_rd_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {SYNC_RESET} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_DEST_ID_H} {95};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_DEST_ID_L} {93};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_SRC_ID_H} {92};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_THREAD_ID_L} {96};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {MAX_OUTSTANDING_RESPONSES} {8};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PIPELINED} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {ST_DATA_W} {121};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {ST_CHANNEL_W} {8};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {REORDER} {0};add_instance {num1_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {num1_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {num1_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {num1_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {num1_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {num1_s1_burst_adapter} {ST_DATA_W} {121};set_instance_parameter_value {num1_s1_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {num1_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {num1_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {num1_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {num1_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {num1_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {num1_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {num1_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {num1_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {num1_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {num1_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {num1_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {num1_s1_burst_adapter} {SYNC_RESET} {0};add_instance {num2_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {num2_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {num2_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {num2_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {num2_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {num2_s1_burst_adapter} {ST_DATA_W} {121};set_instance_parameter_value {num2_s1_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {num2_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {num2_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {num2_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {num2_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {num2_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {num2_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {num2_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {num2_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {num2_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {num2_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {num2_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {num2_s1_burst_adapter} {SYNC_RESET} {0};add_instance {result_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {result_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {result_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {result_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {result_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {result_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {result_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {result_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {result_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {result_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {result_s1_burst_adapter} {ST_DATA_W} {121};set_instance_parameter_value {result_s1_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {result_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {result_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {result_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {result_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {result_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {result_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {result_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {result_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {result_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {result_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {result_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {result_s1_burst_adapter} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_H} {29};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {42};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {52};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {50};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {54};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {53};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {49};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {43};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {30};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_WRITE} {32};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_READ} {33};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_DATA_W} {94};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {36};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {49};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {SYNC_RESET} {0};add_instance {start_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {start_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {start_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {start_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {start_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {start_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {start_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {start_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {start_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {start_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {start_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {start_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {start_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {start_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {start_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {start_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {start_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {start_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {start_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {start_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {start_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {start_s1_burst_adapter} {ST_DATA_W} {121};set_instance_parameter_value {start_s1_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {start_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {start_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {start_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {start_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {start_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {start_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {start_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {start_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {start_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {start_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {start_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {start_s1_burst_adapter} {SYNC_RESET} {0};add_instance {completed_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {completed_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {completed_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {completed_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {completed_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {completed_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {completed_s1_burst_adapter} {ST_DATA_W} {121};set_instance_parameter_value {completed_s1_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {completed_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {completed_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {completed_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {completed_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {completed_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {completed_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {completed_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {completed_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {completed_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {completed_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {completed_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {completed_s1_burst_adapter} {SYNC_RESET} {0};add_instance {reset_pio_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {reset_pio_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {reset_pio_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {reset_pio_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {reset_pio_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {reset_pio_s1_burst_adapter} {ST_DATA_W} {121};set_instance_parameter_value {reset_pio_s1_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {reset_pio_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {reset_pio_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {reset_pio_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {reset_pio_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {reset_pio_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {reset_pio_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {reset_pio_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {reset_pio_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {reset_pio_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {reset_pio_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {reset_pio_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {reset_pio_s1_burst_adapter} {SYNC_RESET} {0};add_instance {onchip_memory2_1_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_ADDR_H} {29};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_BYTE_CNT_H} {42};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_BYTE_CNT_L} {36};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_BURST_SIZE_H} {52};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_BURST_SIZE_L} {50};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_BURST_TYPE_H} {54};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_BURST_TYPE_L} {53};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_BURSTWRAP_H} {49};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_BURSTWRAP_L} {43};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {30};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_TRANS_WRITE} {32};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PKT_TRANS_READ} {33};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {ST_DATA_W} {94};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {OUT_BYTE_CNT_H} {36};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {OUT_BURSTWRAP_H} {49};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {onchip_memory2_1_s1_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {121};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {8};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {121};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {8};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {121};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {121};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {121};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {0};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {121};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {0};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {121};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_004} {SYNC_RESET} {0};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {121};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_005} {SYNC_RESET} {0};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {121};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_006} {SYNC_RESET} {0};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {121};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_007} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {121};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {121};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {121};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {0};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {121};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {0};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {121};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_004} {SYNC_RESET} {0};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {121};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_005} {SYNC_RESET} {0};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {121};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_006} {SYNC_RESET} {0};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {121};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_007} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {121};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {8};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {121};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {8};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {29};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {42};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {30};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {32};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {49};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {43};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {52};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {50};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {35};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {54};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {53};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {56};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {69};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {63};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_ST_DATA_W} {121};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {SYNC_RESET} {0};add_instance {onchip_memory2_1_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {29};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {42};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {36};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {30};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {32};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {49};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {43};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {52};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {50};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {35};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {54};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {53};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {56};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {69};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {63};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_ST_DATA_W} {121};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {onchip_memory2_1_s1_rsp_width_adapter} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {56};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {69};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {63};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {59};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {76};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {70};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {121};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {29};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {42};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {30};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {52};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {50};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {35};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {54};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {53};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {SYNC_RESET} {0};add_instance {onchip_memory2_1_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {56};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {69};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {63};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {59};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {76};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {70};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_ST_DATA_W} {121};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {29};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {42};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {36};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {30};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {52};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {50};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {35};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {54};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {53};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {onchip_memory2_1_s1_cmd_width_adapter} {SYNC_RESET} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {8};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline} {SYNC_RESET} {0};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {8};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_001} {SYNC_RESET} {0};add_instance {limiter_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_002} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {limiter_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_002} {CHANNEL_WIDTH} {8};set_instance_parameter_value {limiter_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_002} {SYNC_RESET} {0};add_instance {limiter_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_003} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {limiter_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_003} {CHANNEL_WIDTH} {8};set_instance_parameter_value {limiter_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_003} {SYNC_RESET} {0};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {0};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {0};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_002} {SYNC_RESET} {0};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_003} {SYNC_RESET} {0};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_004} {SYNC_RESET} {0};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_005} {SYNC_RESET} {0};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {94};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_006} {SYNC_RESET} {0};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {94};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_007} {SYNC_RESET} {0};add_instance {agent_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_008} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {agent_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_008} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_008} {SYNC_RESET} {0};add_instance {agent_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_009} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {agent_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_009} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_009} {SYNC_RESET} {0};add_instance {agent_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_010} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {agent_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_010} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_010} {SYNC_RESET} {0};add_instance {agent_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_011} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {agent_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_011} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_011} {SYNC_RESET} {0};add_instance {agent_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_012} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {agent_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_012} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_012} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_012} {SYNC_RESET} {0};add_instance {agent_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_013} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {agent_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_013} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_013} {SYNC_RESET} {0};add_instance {agent_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_014} {BITS_PER_SYMBOL} {94};set_instance_parameter_value {agent_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_014} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_014} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_014} {SYNC_RESET} {0};add_instance {agent_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_015} {BITS_PER_SYMBOL} {94};set_instance_parameter_value {agent_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_015} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_015} {SYNC_RESET} {0};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {0};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {0};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {0};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {0};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_004} {SYNC_RESET} {0};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_005} {SYNC_RESET} {0};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_006} {SYNC_RESET} {0};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_007} {SYNC_RESET} {0};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_008} {SYNC_RESET} {0};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_009} {SYNC_RESET} {0};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_010} {SYNC_RESET} {0};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_011} {SYNC_RESET} {0};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_012} {SYNC_RESET} {0};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_013} {SYNC_RESET} {0};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_014} {SYNC_RESET} {0};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_015} {SYNC_RESET} {0};add_instance {mux_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_016} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_016} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_016} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_016} {SYNC_RESET} {0};add_instance {mux_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_017} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_017} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_017} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_017} {SYNC_RESET} {0};add_instance {mux_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_018} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_018} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_018} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_018} {SYNC_RESET} {0};add_instance {mux_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_019} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_019} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_019} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_019} {SYNC_RESET} {0};add_instance {mux_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_020} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_020} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_020} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_020} {SYNC_RESET} {0};add_instance {mux_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_021} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_021} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_021} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_021} {SYNC_RESET} {0};add_instance {mux_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_022} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_022} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_022} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_022} {SYNC_RESET} {0};add_instance {mux_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_023} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_023} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_023} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_023} {SYNC_RESET} {0};add_instance {mux_pipeline_024} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_024} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_024} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_024} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_024} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_024} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_024} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_024} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_024} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_024} {SYNC_RESET} {0};add_instance {mux_pipeline_025} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_025} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_025} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_025} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_025} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_025} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_025} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_025} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_025} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_025} {SYNC_RESET} {0};add_instance {mux_pipeline_026} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_026} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_026} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_026} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_026} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_026} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_026} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_026} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_026} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_026} {SYNC_RESET} {0};add_instance {mux_pipeline_027} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_027} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_027} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_027} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_027} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_027} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_027} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_027} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_027} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_027} {SYNC_RESET} {0};add_instance {mux_pipeline_028} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_028} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_028} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_028} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_028} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_028} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_028} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_028} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_028} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_028} {SYNC_RESET} {0};add_instance {mux_pipeline_029} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_029} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_029} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_029} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_029} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_029} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_029} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_029} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_029} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_029} {SYNC_RESET} {0};add_instance {mux_pipeline_030} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_030} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_030} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_030} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_030} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_030} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_030} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_030} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_030} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_030} {SYNC_RESET} {0};add_instance {mux_pipeline_031} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_031} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_031} {BITS_PER_SYMBOL} {121};set_instance_parameter_value {mux_pipeline_031} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_031} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_031} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_031} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_031} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_031} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_031} {SYNC_RESET} {0};add_instance {a10_hps_h2f_lw_axi_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {a10_hps_h2f_lw_axi_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {a10_hps_h2f_lw_axi_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_reset_reset_bridge} {SYNC_RESET} {0};add_instance {num1_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {num1_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {num1_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {num1_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {num1_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {num1_reset_reset_bridge} {SYNC_RESET} {0};add_instance {iopll_0_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {iopll_0_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {130000000};set_instance_parameter_value {iopll_0_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {num1_s1_agent.m0} {num1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {num1_s1_agent.rf_source} {num1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {num1_s1_agent_rsp_fifo.out} {num1_s1_agent.rf_sink} {avalon_streaming};add_connection {num1_s1_agent.rdata_fifo_src} {num1_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {num1_s1_agent_rdata_fifo.out} {num1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {num2_s1_agent.m0} {num2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {num2_s1_agent.rf_source} {num2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {num2_s1_agent_rsp_fifo.out} {num2_s1_agent.rf_sink} {avalon_streaming};add_connection {num2_s1_agent.rdata_fifo_src} {num2_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {num2_s1_agent_rdata_fifo.out} {num2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {result_s1_agent.m0} {result_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {result_s1_agent.rf_source} {result_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {result_s1_agent_rsp_fifo.out} {result_s1_agent.rf_sink} {avalon_streaming};add_connection {result_s1_agent.rdata_fifo_src} {result_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {result_s1_agent_rdata_fifo.out} {result_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rdata_fifo.out} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {start_s1_agent.m0} {start_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {start_s1_agent.rf_source} {start_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {start_s1_agent_rsp_fifo.out} {start_s1_agent.rf_sink} {avalon_streaming};add_connection {start_s1_agent.rdata_fifo_src} {start_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {start_s1_agent_rdata_fifo.out} {start_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {completed_s1_agent.m0} {completed_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {completed_s1_agent.rf_source} {completed_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {completed_s1_agent_rsp_fifo.out} {completed_s1_agent.rf_sink} {avalon_streaming};add_connection {completed_s1_agent.rdata_fifo_src} {completed_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {completed_s1_agent_rdata_fifo.out} {completed_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {reset_pio_s1_agent.m0} {reset_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {reset_pio_s1_agent.rf_source} {reset_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {reset_pio_s1_agent_rsp_fifo.out} {reset_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {reset_pio_s1_agent.rdata_fifo_src} {reset_pio_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {reset_pio_s1_agent_rdata_fifo.out} {reset_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {onchip_memory2_1_s1_agent.m0} {onchip_memory2_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {onchip_memory2_1_s1_agent.rf_source} {onchip_memory2_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_1_s1_agent_rsp_fifo.out} {onchip_memory2_1_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_1_s1_agent.rdata_fifo_src} {onchip_memory2_1_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {onchip_memory2_1_s1_agent_rdata_fifo.out} {onchip_memory2_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {a10_hps_h2f_lw_axi_master_agent.write_cp} {router.sink} {avalon_streaming};preview_set_connection_tag {a10_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.command};add_connection {a10_hps_h2f_lw_axi_master_agent.read_cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {a10_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router.src} {a10_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/a10_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.command};add_connection {a10_hps_h2f_lw_axi_master_wr_limiter.rsp_src} {a10_hps_h2f_lw_axi_master_agent.write_rp} {avalon_streaming};preview_set_connection_tag {a10_hps_h2f_lw_axi_master_wr_limiter.rsp_src/a10_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.response};add_connection {router_001.src} {a10_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/a10_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.command};add_connection {a10_hps_h2f_lw_axi_master_rd_limiter.rsp_src} {a10_hps_h2f_lw_axi_master_agent.read_rp} {avalon_streaming};preview_set_connection_tag {a10_hps_h2f_lw_axi_master_rd_limiter.rsp_src/a10_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.response};add_connection {cmd_mux.src} {num1_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/num1_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {num2_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/num2_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {result_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/result_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {start_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/start_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_005.src} {completed_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/completed_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_006.src} {reset_pio_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/reset_pio_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {router_005.src} {onchip_memory2_0_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/onchip_memory2_0_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_009.src} {onchip_memory2_1_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/onchip_memory2_1_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_memory2_1_s1_rsp_width_adapter.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_1_s1_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {cmd_mux_003.src} {onchip_memory2_0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/onchip_memory2_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {onchip_memory2_0_s1_cmd_width_adapter.src} {onchip_memory2_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_cmd_width_adapter.src/onchip_memory2_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_007.src} {onchip_memory2_1_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/onchip_memory2_1_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {onchip_memory2_1_s1_cmd_width_adapter.src} {onchip_memory2_1_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_1_s1_cmd_width_adapter.src/onchip_memory2_1_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {a10_hps_h2f_lw_axi_master_wr_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {a10_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {a10_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/a10_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.response};add_connection {a10_hps_h2f_lw_axi_master_rd_limiter.cmd_src} {limiter_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {a10_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.command};add_connection {limiter_pipeline_002.source0} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {limiter_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.response};add_connection {limiter_pipeline_003.source0} {a10_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_003.source0/a10_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.response};add_connection {num1_s1_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {num1_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {num1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/num1_s1_agent.cp} {qsys_mm.command};add_connection {num1_s1_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {num1_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_002.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_002.sink} {qsys_mm.response};add_connection {num2_s1_burst_adapter.source0} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {num2_s1_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.command};add_connection {agent_pipeline_002.source0} {num2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/num2_s1_agent.cp} {qsys_mm.command};add_connection {num2_s1_agent.rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {num2_s1_agent.rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_003.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_003.sink} {qsys_mm.response};add_connection {result_s1_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {result_s1_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {result_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_004.source0/result_s1_agent.cp} {qsys_mm.command};add_connection {result_s1_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {result_s1_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_004.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_005.source0/router_004.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_burst_adapter.source0} {agent_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_006.source0/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_005.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_007.source0/router_005.sink} {qsys_mm.response};add_connection {start_s1_burst_adapter.source0} {agent_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {start_s1_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.command};add_connection {agent_pipeline_008.source0} {start_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_008.source0/start_s1_agent.cp} {qsys_mm.command};add_connection {start_s1_agent.rp} {agent_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {start_s1_agent.rp/agent_pipeline_009.sink0} {qsys_mm.response};add_connection {agent_pipeline_009.source0} {router_006.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_009.source0/router_006.sink} {qsys_mm.response};add_connection {completed_s1_burst_adapter.source0} {agent_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {completed_s1_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.command};add_connection {agent_pipeline_010.source0} {completed_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_010.source0/completed_s1_agent.cp} {qsys_mm.command};add_connection {completed_s1_agent.rp} {agent_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {completed_s1_agent.rp/agent_pipeline_011.sink0} {qsys_mm.response};add_connection {agent_pipeline_011.source0} {router_007.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_011.source0/router_007.sink} {qsys_mm.response};add_connection {reset_pio_s1_burst_adapter.source0} {agent_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {reset_pio_s1_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.command};add_connection {agent_pipeline_012.source0} {reset_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_012.source0/reset_pio_s1_agent.cp} {qsys_mm.command};add_connection {reset_pio_s1_agent.rp} {agent_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {reset_pio_s1_agent.rp/agent_pipeline_013.sink0} {qsys_mm.response};add_connection {agent_pipeline_013.source0} {router_008.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_013.source0/router_008.sink} {qsys_mm.response};add_connection {onchip_memory2_1_s1_burst_adapter.source0} {agent_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_1_s1_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.command};add_connection {agent_pipeline_014.source0} {onchip_memory2_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_014.source0/onchip_memory2_1_s1_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_1_s1_agent.rp} {agent_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_1_s1_agent.rp/agent_pipeline_015.sink0} {qsys_mm.response};add_connection {agent_pipeline_015.source0} {router_009.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_015.source0/router_009.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src2} {mux_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux.src3} {mux_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {mux_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux.src4} {mux_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/mux_pipeline_008.sink0} {qsys_mm.command};add_connection {mux_pipeline_008.source0} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_008.source0/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src4} {mux_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/mux_pipeline_009.sink0} {qsys_mm.command};add_connection {mux_pipeline_009.source0} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_009.source0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux.src5} {mux_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/mux_pipeline_010.sink0} {qsys_mm.command};add_connection {mux_pipeline_010.source0} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_010.source0/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src5} {mux_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/mux_pipeline_011.sink0} {qsys_mm.command};add_connection {mux_pipeline_011.source0} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_011.source0/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux.src6} {mux_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/mux_pipeline_012.sink0} {qsys_mm.command};add_connection {mux_pipeline_012.source0} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_012.source0/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src6} {mux_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/mux_pipeline_013.sink0} {qsys_mm.command};add_connection {mux_pipeline_013.source0} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_013.source0/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux.src7} {mux_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/mux_pipeline_014.sink0} {qsys_mm.command};add_connection {mux_pipeline_014.source0} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_014.source0/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src7} {mux_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/mux_pipeline_015.sink0} {qsys_mm.command};add_connection {mux_pipeline_015.source0} {cmd_mux_007.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_015.source0/cmd_mux_007.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_016.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_016.sink0} {qsys_mm.response};add_connection {mux_pipeline_016.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_016.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_017.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_017.sink0} {qsys_mm.response};add_connection {mux_pipeline_017.source0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_017.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_018.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_018.sink0} {qsys_mm.response};add_connection {mux_pipeline_018.source0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_018.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {mux_pipeline_019.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.response};add_connection {mux_pipeline_019.source0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_019.source0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {mux_pipeline_020.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/mux_pipeline_020.sink0} {qsys_mm.response};add_connection {mux_pipeline_020.source0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {mux_pipeline_020.source0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {mux_pipeline_021.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/mux_pipeline_021.sink0} {qsys_mm.response};add_connection {mux_pipeline_021.source0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {mux_pipeline_021.source0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {mux_pipeline_022.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/mux_pipeline_022.sink0} {qsys_mm.response};add_connection {mux_pipeline_022.source0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {mux_pipeline_022.source0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {mux_pipeline_023.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/mux_pipeline_023.sink0} {qsys_mm.response};add_connection {mux_pipeline_023.source0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {mux_pipeline_023.source0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_024.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_024.sink0} {qsys_mm.response};add_connection {mux_pipeline_024.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_024.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {mux_pipeline_025.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/mux_pipeline_025.sink0} {qsys_mm.response};add_connection {mux_pipeline_025.source0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_025.source0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src1} {mux_pipeline_026.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/mux_pipeline_026.sink0} {qsys_mm.response};add_connection {mux_pipeline_026.source0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_026.source0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src1} {mux_pipeline_027.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/mux_pipeline_027.sink0} {qsys_mm.response};add_connection {mux_pipeline_027.source0} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_027.source0/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src1} {mux_pipeline_028.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/mux_pipeline_028.sink0} {qsys_mm.response};add_connection {mux_pipeline_028.source0} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {mux_pipeline_028.source0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src1} {mux_pipeline_029.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/mux_pipeline_029.sink0} {qsys_mm.response};add_connection {mux_pipeline_029.source0} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {mux_pipeline_029.source0/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src1} {mux_pipeline_030.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/mux_pipeline_030.sink0} {qsys_mm.response};add_connection {mux_pipeline_030.source0} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {mux_pipeline_030.source0/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src1} {mux_pipeline_031.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src1/mux_pipeline_031.sink0} {qsys_mm.response};add_connection {mux_pipeline_031.source0} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {mux_pipeline_031.source0/rsp_mux_001.sink7} {qsys_mm.response};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {a10_hps_h2f_lw_axi_master_agent.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {a10_hps_h2f_lw_axi_master_wr_limiter.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {a10_hps_h2f_lw_axi_master_rd_limiter.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_002.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_003.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_016.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_017.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_018.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_019.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_020.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_021.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_022.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_023.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_024.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_025.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_026.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_027.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_028.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_029.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_030.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_031.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num1_s1_translator.reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num2_s1_translator.reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {result_s1_translator.reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {start_s1_translator.reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {completed_s1_translator.reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {reset_pio_s1_translator.reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_1_s1_translator.reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num1_s1_agent.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num1_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num2_s1_agent.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num2_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {result_s1_agent.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {result_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {result_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {start_s1_agent.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {start_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {start_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {completed_s1_agent.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {completed_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {completed_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {reset_pio_s1_agent.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {reset_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {reset_pio_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_1_s1_agent.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_1_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num1_s1_burst_adapter.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num2_s1_burst_adapter.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {result_s1_burst_adapter.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_burst_adapter.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {start_s1_burst_adapter.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {completed_s1_burst_adapter.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {reset_pio_s1_burst_adapter.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_1_s1_burst_adapter.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_rsp_width_adapter.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_1_s1_rsp_width_adapter.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {onchip_memory2_1_s1_cmd_width_adapter.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_008.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_009.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_010.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_011.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_012.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_013.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_014.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_015.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {num1_s1_translator.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {num2_s1_translator.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {result_s1_translator.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {start_s1_translator.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {completed_s1_translator.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {reset_pio_s1_translator.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_1_s1_translator.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {a10_hps_h2f_lw_axi_master_agent.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {num1_s1_agent.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {num1_s1_agent_rsp_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {num1_s1_agent_rdata_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {num2_s1_agent.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {num2_s1_agent_rsp_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {num2_s1_agent_rdata_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {result_s1_agent.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {result_s1_agent_rsp_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {result_s1_agent_rdata_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rdata_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {start_s1_agent.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {start_s1_agent_rsp_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {start_s1_agent_rdata_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {completed_s1_agent.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {completed_s1_agent_rsp_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {completed_s1_agent_rdata_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {reset_pio_s1_agent.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {reset_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {reset_pio_s1_agent_rdata_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_1_s1_agent.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_1_s1_agent_rsp_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_1_s1_agent_rdata_fifo.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {a10_hps_h2f_lw_axi_master_wr_limiter.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {a10_hps_h2f_lw_axi_master_rd_limiter.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {num1_s1_burst_adapter.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {num2_s1_burst_adapter.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {result_s1_burst_adapter.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_0_s1_burst_adapter.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {start_s1_burst_adapter.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {completed_s1_burst_adapter.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {reset_pio_s1_burst_adapter.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_1_s1_burst_adapter.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_0_s1_rsp_width_adapter.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_1_s1_rsp_width_adapter.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_0_s1_cmd_width_adapter.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {onchip_memory2_1_s1_cmd_width_adapter.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {limiter_pipeline_002.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {limiter_pipeline_003.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_008.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_009.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_010.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_011.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_012.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_013.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_014.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {agent_pipeline_015.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_016.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_017.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_018.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_019.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_020.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_021.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_022.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_023.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_024.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_025.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_026.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_027.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_028.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_029.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_030.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {mux_pipeline_031.cr0} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {a10_hps_h2f_lw_axi_reset_reset_bridge.clk} {clock};add_connection {iopll_0_outclk0_clock_bridge.out_clk} {num1_reset_reset_bridge.clk} {clock};add_interface {num1_s1} {avalon} {master};set_interface_property {num1_s1} {EXPORT_OF} {num1_s1_translator.avalon_anti_slave_0};add_interface {num2_s1} {avalon} {master};set_interface_property {num2_s1} {EXPORT_OF} {num2_s1_translator.avalon_anti_slave_0};add_interface {result_s1} {avalon} {master};set_interface_property {result_s1} {EXPORT_OF} {result_s1_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};add_interface {start_s1} {avalon} {master};set_interface_property {start_s1} {EXPORT_OF} {start_s1_translator.avalon_anti_slave_0};add_interface {completed_s1} {avalon} {master};set_interface_property {completed_s1} {EXPORT_OF} {completed_s1_translator.avalon_anti_slave_0};add_interface {reset_pio_s1} {avalon} {master};set_interface_property {reset_pio_s1} {EXPORT_OF} {reset_pio_s1_translator.avalon_anti_slave_0};add_interface {onchip_memory2_1_s1} {avalon} {master};set_interface_property {onchip_memory2_1_s1} {EXPORT_OF} {onchip_memory2_1_s1_translator.avalon_anti_slave_0};add_interface {a10_hps_h2f_lw_axi_master} {axi} {slave};set_interface_property {a10_hps_h2f_lw_axi_master} {EXPORT_OF} {a10_hps_h2f_lw_axi_master_agent.altera_axi_slave};add_interface {a10_hps_h2f_lw_axi_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {a10_hps_h2f_lw_axi_reset_reset_bridge_in_reset} {EXPORT_OF} {a10_hps_h2f_lw_axi_reset_reset_bridge.in_reset};add_interface {num1_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {num1_reset_reset_bridge_in_reset} {EXPORT_OF} {num1_reset_reset_bridge.in_reset};add_interface {iopll_0_outclk0} {clock} {slave};set_interface_property {iopll_0_outclk0} {EXPORT_OF} {iopll_0_outclk0_clock_bridge.in_clk};set_module_assignment {interconnect_id.a10_hps.h2f_lw_axi_master} {0};set_module_assignment {interconnect_id.completed.s1} {0};set_module_assignment {interconnect_id.num1.s1} {1};set_module_assignment {interconnect_id.num2.s1} {2};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {3};set_module_assignment {interconnect_id.onchip_memory2_1.s1} {4};set_module_assignment {interconnect_id.reset_pio.s1} {5};set_module_assignment {interconnect_id.result.s1} {6};set_module_assignment {interconnect_id.start.s1} {7};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>$system.qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>$system.qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>18.1</version>
        <name>mm_interconnect_0</name>
        <uniqueName>qsys_top_altera_mm_interconnect_181_lzarbwq</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>mm_interconnect_0/a10_hps_h2f_lw_axi_master</end>
            <start>a10_hps/h2f_lw_axi_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mm_interconnect_0/iopll_0_outclk0</end>
            <start>iopll_0/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>completed/s1</end>
            <start>mm_interconnect_0/completed_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>num1/s1</end>
            <start>mm_interconnect_0/num1_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>num2/s1</end>
            <start>mm_interconnect_0/num2_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>onchip_memory2_0/s1</end>
            <start>mm_interconnect_0/onchip_memory2_0_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>onchip_memory2_1/s1</end>
            <start>mm_interconnect_0/onchip_memory2_1_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>reset_pio/s1</end>
            <start>mm_interconnect_0/reset_pio_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>result/s1</end>
            <start>mm_interconnect_0/result_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>start/s1</end>
            <start>mm_interconnect_0/start_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>mm_interconnect_0/a10_hps_h2f_lw_axi_reset_reset_bridge_in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>mm_interconnect_0/num1_reset_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.mm_interconnect_0</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">a10_hps_h2f_lw_axi_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;&#xa;&lt;address_map&gt;&#xa; &lt;slave&#xa;   id="1"&#xa;   name="num1_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000001000"&#xa;   end="0x00000000000001010"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="2"&#xa;   name="num2_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000002000"&#xa;   end="0x00000000000002010"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="6"&#xa;   name="result_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000003000"&#xa;   end="0x00000000000003010"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="3"&#xa;   name="onchip_memory2_0_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000004000"&#xa;   end="0x00000000000005000"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="7"&#xa;   name="start_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000005000"&#xa;   end="0x00000000000005010"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="0"&#xa;   name="completed_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000006000"&#xa;   end="0x00000000000006010"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="5"&#xa;   name="reset_pio_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000007000"&#xa;   end="0x00000000000007010"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="4"&#xa;   name="onchip_memory2_1_s1_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000008000"&#xa;   end="0x00000000000009000"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa;&lt;/address_map&gt;&#xa;</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>21</value>
              </parameter>
              <parameter>
                <name>AXI_BURST_LENGTH_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AXI_LOCK_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI3</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>8</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_master_ni</className>
            <version>18.1</version>
            <name>a10_hps_h2f_lw_axi_master_agent</name>
            <uniqueName>qsys_top_altera_merlin_axi_master_ni_181_dp4ifgy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>a10_hps_h2f_lw_axi_master_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_master_agent.write_cp/router.sink</name>
                <end>router/sink</end>
                <start>a10_hps_h2f_lw_axi_master_agent/write_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_master_rd_limiter.rsp_src/a10_hps_h2f_lw_axi_master_agent.read_rp</name>
                <end>a10_hps_h2f_lw_axi_master_agent/read_rp</end>
                <start>a10_hps_h2f_lw_axi_master_rd_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_master_wr_limiter.rsp_src/a10_hps_h2f_lw_axi_master_agent.write_rp</name>
                <end>a10_hps_h2f_lw_axi_master_agent/write_rp</end>
                <start>a10_hps_h2f_lw_axi_master_wr_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/a10_hps_h2f_lw_axi_master_agent.clk_reset</name>
                <end>a10_hps_h2f_lw_axi_master_agent/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/a10_hps_h2f_lw_axi_master_agent.clk</name>
                <end>a10_hps_h2f_lw_axi_master_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.a10_hps_h2f_lw_axi_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">a10_hps_h2f_lw_axi_master_rd_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>18.1</version>
            <name>a10_hps_h2f_lw_axi_master_rd_limiter</name>
            <uniqueName>qsys_top_altera_merlin_traffic_limiter_181_reppfiq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0</name>
                <end>limiter_pipeline_002/sink0</end>
                <start>a10_hps_h2f_lw_axi_master_rd_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_master_rd_limiter.rsp_src/a10_hps_h2f_lw_axi_master_agent.read_rp</name>
                <end>a10_hps_h2f_lw_axi_master_agent/read_rp</end>
                <start>a10_hps_h2f_lw_axi_master_rd_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/a10_hps_h2f_lw_axi_master_rd_limiter.clk_reset</name>
                <end>a10_hps_h2f_lw_axi_master_rd_limiter/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/a10_hps_h2f_lw_axi_master_rd_limiter.clk</name>
                <end>a10_hps_h2f_lw_axi_master_rd_limiter/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>limiter_pipeline_003.source0/a10_hps_h2f_lw_axi_master_rd_limiter.rsp_sink</name>
                <end>a10_hps_h2f_lw_axi_master_rd_limiter/rsp_sink</end>
                <start>limiter_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_001.src/a10_hps_h2f_lw_axi_master_rd_limiter.cmd_sink</name>
                <end>a10_hps_h2f_lw_axi_master_rd_limiter/cmd_sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.a10_hps_h2f_lw_axi_master_rd_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_alt_hiconnect_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ALMOST_FULL_THRESHOLD</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>5</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_POP</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_STOP</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>IMPL</name>
                    <value>reg</value>
                  </parameter>
                  <parameter>
                    <name>SHOWAHEAD</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter</className>
                <version>18.1</version>
                <name>my_alt_hiconnect_sc_fifo_dest_id_fifo</name>
                <uniqueName>qsys_top_altera_merlin_traffic_limiter_181_62jycta</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_0.a10_hps_h2f_lw_axi_master_rd_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_alt_hiconnect_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ALMOST_FULL_THRESHOLD</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>5</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_POP</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_STOP</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>IMPL</name>
                        <value>reg</value>
                      </parameter>
                      <parameter>
                        <name>SHOWAHEAD</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>alt_hiconnect_sc_fifo</className>
                    <version>18.1</version>
                    <name>my_alt_hiconnect_sc_fifo_dest_id_fifo</name>
                    <uniqueName>qsys_top_alt_hiconnect_sc_fifo_181_cjmuh4a</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_0.a10_hps_h2f_lw_axi_master_rd_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo.my_alt_hiconnect_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>5</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter</className>
                <version>18.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>qsys_top_altera_merlin_traffic_limiter_181_vzi2hjq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_0.a10_hps_h2f_lw_axi_master_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>5</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>18.1</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_0.a10_hps_h2f_lw_axi_master_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">a10_hps_h2f_lw_axi_master_wr_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>18.1</version>
            <name>a10_hps_h2f_lw_axi_master_wr_limiter</name>
            <uniqueName>qsys_top_altera_merlin_traffic_limiter_181_reppfiq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0</name>
                <end>limiter_pipeline/sink0</end>
                <start>a10_hps_h2f_lw_axi_master_wr_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_master_wr_limiter.rsp_src/a10_hps_h2f_lw_axi_master_agent.write_rp</name>
                <end>a10_hps_h2f_lw_axi_master_agent/write_rp</end>
                <start>a10_hps_h2f_lw_axi_master_wr_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/a10_hps_h2f_lw_axi_master_wr_limiter.clk_reset</name>
                <end>a10_hps_h2f_lw_axi_master_wr_limiter/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/a10_hps_h2f_lw_axi_master_wr_limiter.clk</name>
                <end>a10_hps_h2f_lw_axi_master_wr_limiter/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>limiter_pipeline_001.source0/a10_hps_h2f_lw_axi_master_wr_limiter.rsp_sink</name>
                <end>a10_hps_h2f_lw_axi_master_wr_limiter/rsp_sink</end>
                <start>limiter_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router.src/a10_hps_h2f_lw_axi_master_wr_limiter.cmd_sink</name>
                <end>a10_hps_h2f_lw_axi_master_wr_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.a10_hps_h2f_lw_axi_master_wr_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_alt_hiconnect_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ALMOST_FULL_THRESHOLD</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>5</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_POP</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_STOP</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>IMPL</name>
                    <value>reg</value>
                  </parameter>
                  <parameter>
                    <name>SHOWAHEAD</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter</className>
                <version>18.1</version>
                <name>my_alt_hiconnect_sc_fifo_dest_id_fifo</name>
                <uniqueName>qsys_top_altera_merlin_traffic_limiter_181_62jycta</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_0.a10_hps_h2f_lw_axi_master_wr_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_alt_hiconnect_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ALMOST_FULL_THRESHOLD</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>5</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_POP</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_STOP</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>IMPL</name>
                        <value>reg</value>
                      </parameter>
                      <parameter>
                        <name>SHOWAHEAD</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>alt_hiconnect_sc_fifo</className>
                    <version>18.1</version>
                    <name>my_alt_hiconnect_sc_fifo_dest_id_fifo</name>
                    <uniqueName>qsys_top_alt_hiconnect_sc_fifo_181_cjmuh4a</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_0.a10_hps_h2f_lw_axi_master_wr_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo.my_alt_hiconnect_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>5</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter</className>
                <version>18.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>qsys_top_altera_merlin_traffic_limiter_181_vzi2hjq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_0.a10_hps_h2f_lw_axi_master_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>5</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>18.1</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_0.a10_hps_h2f_lw_axi_master_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">a10_hps_h2f_lw_axi_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>18.1</version>
            <name>a10_hps_h2f_lw_axi_reset_reset_bridge</name>
            <uniqueName>qsys_top_altera_reset_bridge_181_mz7fnia</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/a10_hps_h2f_lw_axi_master_agent.clk_reset</name>
                <end>a10_hps_h2f_lw_axi_master_agent/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/a10_hps_h2f_lw_axi_master_rd_limiter.clk_reset</name>
                <end>a10_hps_h2f_lw_axi_master_rd_limiter/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/a10_hps_h2f_lw_axi_master_wr_limiter.clk_reset</name>
                <end>a10_hps_h2f_lw_axi_master_wr_limiter/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/limiter_pipeline.cr0_reset</name>
                <end>limiter_pipeline/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/limiter_pipeline_001.cr0_reset</name>
                <end>limiter_pipeline_001/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/limiter_pipeline_002.cr0_reset</name>
                <end>limiter_pipeline_002/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/limiter_pipeline_003.cr0_reset</name>
                <end>limiter_pipeline_003/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_016.cr0_reset</name>
                <end>mux_pipeline_016/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_017.cr0_reset</name>
                <end>mux_pipeline_017/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_018.cr0_reset</name>
                <end>mux_pipeline_018/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_019.cr0_reset</name>
                <end>mux_pipeline_019/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_020.cr0_reset</name>
                <end>mux_pipeline_020/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_021.cr0_reset</name>
                <end>mux_pipeline_021/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_022.cr0_reset</name>
                <end>mux_pipeline_022/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_023.cr0_reset</name>
                <end>mux_pipeline_023/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_024.cr0_reset</name>
                <end>mux_pipeline_024/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_025.cr0_reset</name>
                <end>mux_pipeline_025/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_026.cr0_reset</name>
                <end>mux_pipeline_026/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_027.cr0_reset</name>
                <end>mux_pipeline_027/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_028.cr0_reset</name>
                <end>mux_pipeline_028/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_029.cr0_reset</name>
                <end>mux_pipeline_029/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_030.cr0_reset</name>
                <end>mux_pipeline_030/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_031.cr0_reset</name>
                <end>mux_pipeline_031/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/a10_hps_h2f_lw_axi_reset_reset_bridge.clk</name>
                <end>a10_hps_h2f_lw_axi_reset_reset_bridge/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.a10_hps_h2f_lw_axi_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline.source0/num1_s1_agent.cp</name>
                <end>num1_s1_agent/cp</end>
                <start>agent_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline.cr0</name>
                <end>agent_pipeline/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline.cr0_reset</name>
                <end>agent_pipeline/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num1_s1_burst_adapter.source0/agent_pipeline.sink0</name>
                <end>agent_pipeline/sink0</end>
                <start>num1_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_001</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_001.source0/router_002.sink</name>
                <end>router_002/sink</end>
                <start>agent_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_001.cr0</name>
                <end>agent_pipeline_001/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_001.cr0_reset</name>
                <end>agent_pipeline_001/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num1_s1_agent.rp/agent_pipeline_001.sink0</name>
                <end>agent_pipeline_001/sink0</end>
                <start>num1_s1_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_002</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_002.source0/num2_s1_agent.cp</name>
                <end>num2_s1_agent/cp</end>
                <start>agent_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_002.cr0</name>
                <end>agent_pipeline_002/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_002.cr0_reset</name>
                <end>agent_pipeline_002/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num2_s1_burst_adapter.source0/agent_pipeline_002.sink0</name>
                <end>agent_pipeline_002/sink0</end>
                <start>num2_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_003</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_003.source0/router_003.sink</name>
                <end>router_003/sink</end>
                <start>agent_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_003.cr0</name>
                <end>agent_pipeline_003/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_003.cr0_reset</name>
                <end>agent_pipeline_003/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num2_s1_agent.rp/agent_pipeline_003.sink0</name>
                <end>agent_pipeline_003/sink0</end>
                <start>num2_s1_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_004</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_004.source0/result_s1_agent.cp</name>
                <end>result_s1_agent/cp</end>
                <start>agent_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_004.cr0</name>
                <end>agent_pipeline_004/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_004.cr0_reset</name>
                <end>agent_pipeline_004/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>result_s1_burst_adapter.source0/agent_pipeline_004.sink0</name>
                <end>agent_pipeline_004/sink0</end>
                <start>result_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_005</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_005.source0/router_004.sink</name>
                <end>router_004/sink</end>
                <start>agent_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_005.cr0</name>
                <end>agent_pipeline_005/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_005.cr0_reset</name>
                <end>agent_pipeline_005/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>result_s1_agent.rp/agent_pipeline_005.sink0</name>
                <end>agent_pipeline_005/sink0</end>
                <start>result_s1_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_006</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_006.source0/onchip_memory2_0_s1_agent.cp</name>
                <end>onchip_memory2_0_s1_agent/cp</end>
                <start>agent_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_006.cr0</name>
                <end>agent_pipeline_006/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_006.cr0_reset</name>
                <end>agent_pipeline_006/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_burst_adapter.source0/agent_pipeline_006.sink0</name>
                <end>agent_pipeline_006/sink0</end>
                <start>onchip_memory2_0_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_007</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_007.source0/router_005.sink</name>
                <end>router_005/sink</end>
                <start>agent_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_007.cr0</name>
                <end>agent_pipeline_007/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_007.cr0_reset</name>
                <end>agent_pipeline_007/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_agent.rp/agent_pipeline_007.sink0</name>
                <end>agent_pipeline_007/sink0</end>
                <start>onchip_memory2_0_s1_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_008</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_008</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_008.source0/start_s1_agent.cp</name>
                <end>start_s1_agent/cp</end>
                <start>agent_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_008.cr0</name>
                <end>agent_pipeline_008/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_008.cr0_reset</name>
                <end>agent_pipeline_008/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>start_s1_burst_adapter.source0/agent_pipeline_008.sink0</name>
                <end>agent_pipeline_008/sink0</end>
                <start>start_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_008</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_009</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_009</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_009.source0/router_006.sink</name>
                <end>router_006/sink</end>
                <start>agent_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_009.cr0</name>
                <end>agent_pipeline_009/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_009.cr0_reset</name>
                <end>agent_pipeline_009/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>start_s1_agent.rp/agent_pipeline_009.sink0</name>
                <end>agent_pipeline_009/sink0</end>
                <start>start_s1_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_009</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_010</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_010</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_010.source0/completed_s1_agent.cp</name>
                <end>completed_s1_agent/cp</end>
                <start>agent_pipeline_010/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>completed_s1_burst_adapter.source0/agent_pipeline_010.sink0</name>
                <end>agent_pipeline_010/sink0</end>
                <start>completed_s1_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_010.cr0</name>
                <end>agent_pipeline_010/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_010.cr0_reset</name>
                <end>agent_pipeline_010/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_010</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_011</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_011</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_011.source0/router_007.sink</name>
                <end>router_007/sink</end>
                <start>agent_pipeline_011/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>completed_s1_agent.rp/agent_pipeline_011.sink0</name>
                <end>agent_pipeline_011/sink0</end>
                <start>completed_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_011.cr0</name>
                <end>agent_pipeline_011/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_011.cr0_reset</name>
                <end>agent_pipeline_011/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_011</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_012</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_012</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_012.source0/reset_pio_s1_agent.cp</name>
                <end>reset_pio_s1_agent/cp</end>
                <start>agent_pipeline_012/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_012.cr0</name>
                <end>agent_pipeline_012/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_012.cr0_reset</name>
                <end>agent_pipeline_012/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>reset_pio_s1_burst_adapter.source0/agent_pipeline_012.sink0</name>
                <end>agent_pipeline_012/sink0</end>
                <start>reset_pio_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_012</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_013</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_013</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_013.source0/router_008.sink</name>
                <end>router_008/sink</end>
                <start>agent_pipeline_013/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_013.cr0</name>
                <end>agent_pipeline_013/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_013.cr0_reset</name>
                <end>agent_pipeline_013/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>reset_pio_s1_agent.rp/agent_pipeline_013.sink0</name>
                <end>agent_pipeline_013/sink0</end>
                <start>reset_pio_s1_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_013</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_014</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_014</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_014.source0/onchip_memory2_1_s1_agent.cp</name>
                <end>onchip_memory2_1_s1_agent/cp</end>
                <start>agent_pipeline_014/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_014.cr0</name>
                <end>agent_pipeline_014/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_014.cr0_reset</name>
                <end>agent_pipeline_014/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_burst_adapter.source0/agent_pipeline_014.sink0</name>
                <end>agent_pipeline_014/sink0</end>
                <start>onchip_memory2_1_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_014</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_015</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>agent_pipeline_015</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_015.source0/router_009.sink</name>
                <end>router_009/sink</end>
                <start>agent_pipeline_015/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_015.cr0</name>
                <end>agent_pipeline_015/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_015.cr0_reset</name>
                <end>agent_pipeline_015/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_agent.rp/agent_pipeline_015.sink0</name>
                <end>agent_pipeline_015/sink0</end>
                <start>onchip_memory2_1_s1_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_015</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>cmd_demux</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_181_5xsl6ei</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src0/mux_pipeline.sink0</name>
                <end>mux_pipeline/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src1/mux_pipeline_002.sink0</name>
                <end>mux_pipeline_002/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src2/mux_pipeline_004.sink0</name>
                <end>mux_pipeline_004/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src3/mux_pipeline_006.sink0</name>
                <end>mux_pipeline_006/sink0</end>
                <start>cmd_demux/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src4/mux_pipeline_008.sink0</name>
                <end>mux_pipeline_008/sink0</end>
                <start>cmd_demux/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src5/mux_pipeline_010.sink0</name>
                <end>mux_pipeline_010/sink0</end>
                <start>cmd_demux/src5</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src6/mux_pipeline_012.sink0</name>
                <end>mux_pipeline_012/sink0</end>
                <start>cmd_demux/src6</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src7/mux_pipeline_014.sink0</name>
                <end>mux_pipeline_014/sink0</end>
                <start>cmd_demux/src7</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>limiter_pipeline.source0/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>limiter_pipeline/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_181_5xsl6ei</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src0/mux_pipeline_001.sink0</name>
                <end>mux_pipeline_001/sink0</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src1/mux_pipeline_003.sink0</name>
                <end>mux_pipeline_003/sink0</end>
                <start>cmd_demux_001/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src2/mux_pipeline_005.sink0</name>
                <end>mux_pipeline_005/sink0</end>
                <start>cmd_demux_001/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src3/mux_pipeline_007.sink0</name>
                <end>mux_pipeline_007/sink0</end>
                <start>cmd_demux_001/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src4/mux_pipeline_009.sink0</name>
                <end>mux_pipeline_009/sink0</end>
                <start>cmd_demux_001/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src5/mux_pipeline_011.sink0</name>
                <end>mux_pipeline_011/sink0</end>
                <start>cmd_demux_001/src5</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src6/mux_pipeline_013.sink0</name>
                <end>mux_pipeline_013/sink0</end>
                <start>cmd_demux_001/src6</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src7/mux_pipeline_015.sink0</name>
                <end>mux_pipeline_015/sink0</end>
                <start>cmd_demux_001/src7</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>limiter_pipeline_002.source0/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>limiter_pipeline_002/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_181_eojnhwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux.src/num1_s1_burst_adapter.sink0</name>
                <end>num1_s1_burst_adapter/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline.source0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>mux_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_001.source0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>mux_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux_001</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_181_eojnhwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_001.src/num2_s1_burst_adapter.sink0</name>
                <end>num2_s1_burst_adapter/sink0</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_002.source0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>mux_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_003.source0/cmd_mux_001.sink1</name>
                <end>cmd_mux_001/sink1</end>
                <start>mux_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux_002</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_181_eojnhwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_002.src/result_s1_burst_adapter.sink0</name>
                <end>result_s1_burst_adapter/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_004.source0/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>mux_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_005.source0/cmd_mux_002.sink1</name>
                <end>cmd_mux_002/sink1</end>
                <start>mux_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.cmd_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux_003</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_181_eojnhwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_003.src/onchip_memory2_0_s1_cmd_width_adapter.sink</name>
                <end>onchip_memory2_0_s1_cmd_width_adapter/sink</end>
                <start>cmd_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_003.clk</name>
                <end>cmd_mux_003/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_006.source0/cmd_mux_003.sink0</name>
                <end>cmd_mux_003/sink0</end>
                <start>mux_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_007.source0/cmd_mux_003.sink1</name>
                <end>cmd_mux_003/sink1</end>
                <start>mux_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_003.clk_reset</name>
                <end>cmd_mux_003/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.cmd_mux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux_004</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_181_eojnhwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_004.src/start_s1_burst_adapter.sink0</name>
                <end>start_s1_burst_adapter/sink0</end>
                <start>cmd_mux_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_004.clk</name>
                <end>cmd_mux_004/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_008.source0/cmd_mux_004.sink0</name>
                <end>cmd_mux_004/sink0</end>
                <start>mux_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_009.source0/cmd_mux_004.sink1</name>
                <end>cmd_mux_004/sink1</end>
                <start>mux_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_004.clk_reset</name>
                <end>cmd_mux_004/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.cmd_mux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux_005</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_181_eojnhwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_005.src/completed_s1_burst_adapter.sink0</name>
                <end>completed_s1_burst_adapter/sink0</end>
                <start>cmd_mux_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_005.clk</name>
                <end>cmd_mux_005/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_010.source0/cmd_mux_005.sink0</name>
                <end>cmd_mux_005/sink0</end>
                <start>mux_pipeline_010/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_011.source0/cmd_mux_005.sink1</name>
                <end>cmd_mux_005/sink1</end>
                <start>mux_pipeline_011/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_005.clk_reset</name>
                <end>cmd_mux_005/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.cmd_mux_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux_006</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_181_eojnhwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_006.src/reset_pio_s1_burst_adapter.sink0</name>
                <end>reset_pio_s1_burst_adapter/sink0</end>
                <start>cmd_mux_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_006.clk</name>
                <end>cmd_mux_006/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_012.source0/cmd_mux_006.sink0</name>
                <end>cmd_mux_006/sink0</end>
                <start>mux_pipeline_012/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_013.source0/cmd_mux_006.sink1</name>
                <end>cmd_mux_006/sink1</end>
                <start>mux_pipeline_013/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_006.clk_reset</name>
                <end>cmd_mux_006/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.cmd_mux_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux_007</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_181_eojnhwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_007.src/onchip_memory2_1_s1_cmd_width_adapter.sink</name>
                <end>onchip_memory2_1_s1_cmd_width_adapter/sink</end>
                <start>cmd_mux_007/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_007.clk</name>
                <end>cmd_mux_007/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_014.source0/cmd_mux_007.sink0</name>
                <end>cmd_mux_007/sink0</end>
                <start>mux_pipeline_014/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_015.source0/cmd_mux_007.sink1</name>
                <end>cmd_mux_007/sink1</end>
                <start>mux_pipeline_015/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_007.clk_reset</name>
                <end>cmd_mux_007/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.cmd_mux_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">completed_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>completed_s1_agent</name>
            <uniqueName>qsys_top_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_010.source0/completed_s1_agent.cp</name>
                <end>completed_s1_agent/cp</end>
                <start>agent_pipeline_010/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0</name>
                <end>completed_s1_translator/avalon_universal_slave_0</end>
                <start>completed_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>completed_s1_agent.rdata_fifo_src/completed_s1_agent_rdata_fifo.in</name>
                <end>completed_s1_agent_rdata_fifo/in</end>
                <start>completed_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>completed_s1_agent.rf_source/completed_s1_agent_rsp_fifo.in</name>
                <end>completed_s1_agent_rsp_fifo/in</end>
                <start>completed_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>completed_s1_agent.rp/agent_pipeline_011.sink0</name>
                <end>agent_pipeline_011/sink0</end>
                <start>completed_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>completed_s1_agent_rdata_fifo.out/completed_s1_agent.rdata_fifo_sink</name>
                <end>completed_s1_agent/rdata_fifo_sink</end>
                <start>completed_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>completed_s1_agent_rsp_fifo.out/completed_s1_agent.rf_sink</name>
                <end>completed_s1_agent/rf_sink</end>
                <start>completed_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/completed_s1_agent.clk</name>
                <end>completed_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/completed_s1_agent.clk_reset</name>
                <end>completed_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.completed_s1_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">completed_s1_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>completed_s1_agent_rdata_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>completed_s1_agent.rdata_fifo_src/completed_s1_agent_rdata_fifo.in</name>
                <end>completed_s1_agent_rdata_fifo/in</end>
                <start>completed_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>completed_s1_agent_rdata_fifo.out/completed_s1_agent.rdata_fifo_sink</name>
                <end>completed_s1_agent/rdata_fifo_sink</end>
                <start>completed_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/completed_s1_agent_rdata_fifo.clk</name>
                <end>completed_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/completed_s1_agent_rdata_fifo.clk_reset</name>
                <end>completed_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.completed_s1_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">completed_s1_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>completed_s1_agent_rsp_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>completed_s1_agent.rf_source/completed_s1_agent_rsp_fifo.in</name>
                <end>completed_s1_agent_rsp_fifo/in</end>
                <start>completed_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>completed_s1_agent_rsp_fifo.out/completed_s1_agent.rf_sink</name>
                <end>completed_s1_agent/rf_sink</end>
                <start>completed_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/completed_s1_agent_rsp_fifo.clk</name>
                <end>completed_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/completed_s1_agent_rsp_fifo.clk_reset</name>
                <end>completed_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.completed_s1_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">completed_s1_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>completed_s1_burst_adapter</name>
            <uniqueName>qsys_top_altera_merlin_burst_adapter_181_bbevf7i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_005.src/completed_s1_burst_adapter.sink0</name>
                <end>completed_s1_burst_adapter/sink0</end>
                <start>cmd_mux_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>completed_s1_burst_adapter.source0/agent_pipeline_010.sink0</name>
                <end>agent_pipeline_010/sink0</end>
                <start>completed_s1_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/completed_s1_burst_adapter.cr0</name>
                <end>completed_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/completed_s1_burst_adapter.cr0_reset</name>
                <end>completed_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.completed_s1_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">completed_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>130000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>21</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>completed_s1_translator</name>
            <uniqueName>qsys_top_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>completed_s1_agent.m0/completed_s1_translator.avalon_universal_slave_0</name>
                <end>completed_s1_translator/avalon_universal_slave_0</end>
                <start>completed_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/completed_s1_translator.clk</name>
                <end>completed_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/completed_s1_translator.reset</name>
                <end>completed_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.completed_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">iopll_0_outclk0_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>130000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>18.1</version>
            <name>iopll_0_outclk0_clock_bridge</name>
            <uniqueName>qsys_top_altera_clock_bridge_181_cjcbgmi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/a10_hps_h2f_lw_axi_master_agent.clk</name>
                <end>a10_hps_h2f_lw_axi_master_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/a10_hps_h2f_lw_axi_master_rd_limiter.clk</name>
                <end>a10_hps_h2f_lw_axi_master_rd_limiter/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/a10_hps_h2f_lw_axi_master_wr_limiter.clk</name>
                <end>a10_hps_h2f_lw_axi_master_wr_limiter/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/a10_hps_h2f_lw_axi_reset_reset_bridge.clk</name>
                <end>a10_hps_h2f_lw_axi_reset_reset_bridge/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline.cr0</name>
                <end>agent_pipeline/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_001.cr0</name>
                <end>agent_pipeline_001/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_002.cr0</name>
                <end>agent_pipeline_002/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_003.cr0</name>
                <end>agent_pipeline_003/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_004.cr0</name>
                <end>agent_pipeline_004/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_005.cr0</name>
                <end>agent_pipeline_005/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_006.cr0</name>
                <end>agent_pipeline_006/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_007.cr0</name>
                <end>agent_pipeline_007/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_008.cr0</name>
                <end>agent_pipeline_008/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_009.cr0</name>
                <end>agent_pipeline_009/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_010.cr0</name>
                <end>agent_pipeline_010/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_011.cr0</name>
                <end>agent_pipeline_011/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_012.cr0</name>
                <end>agent_pipeline_012/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_013.cr0</name>
                <end>agent_pipeline_013/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_014.cr0</name>
                <end>agent_pipeline_014/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/agent_pipeline_015.cr0</name>
                <end>agent_pipeline_015/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_003.clk</name>
                <end>cmd_mux_003/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_004.clk</name>
                <end>cmd_mux_004/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_005.clk</name>
                <end>cmd_mux_005/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_006.clk</name>
                <end>cmd_mux_006/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/cmd_mux_007.clk</name>
                <end>cmd_mux_007/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/completed_s1_agent.clk</name>
                <end>completed_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/completed_s1_agent_rdata_fifo.clk</name>
                <end>completed_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/completed_s1_agent_rsp_fifo.clk</name>
                <end>completed_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/completed_s1_burst_adapter.cr0</name>
                <end>completed_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/completed_s1_translator.clk</name>
                <end>completed_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/limiter_pipeline.cr0</name>
                <end>limiter_pipeline/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/limiter_pipeline_001.cr0</name>
                <end>limiter_pipeline_001/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/limiter_pipeline_002.cr0</name>
                <end>limiter_pipeline_002/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/limiter_pipeline_003.cr0</name>
                <end>limiter_pipeline_003/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline.cr0</name>
                <end>mux_pipeline/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_001.cr0</name>
                <end>mux_pipeline_001/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_002.cr0</name>
                <end>mux_pipeline_002/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_003.cr0</name>
                <end>mux_pipeline_003/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_004.cr0</name>
                <end>mux_pipeline_004/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_005.cr0</name>
                <end>mux_pipeline_005/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_006.cr0</name>
                <end>mux_pipeline_006/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_007.cr0</name>
                <end>mux_pipeline_007/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_008.cr0</name>
                <end>mux_pipeline_008/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_009.cr0</name>
                <end>mux_pipeline_009/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_010.cr0</name>
                <end>mux_pipeline_010/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_011.cr0</name>
                <end>mux_pipeline_011/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_012.cr0</name>
                <end>mux_pipeline_012/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_013.cr0</name>
                <end>mux_pipeline_013/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_014.cr0</name>
                <end>mux_pipeline_014/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_015.cr0</name>
                <end>mux_pipeline_015/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_016.cr0</name>
                <end>mux_pipeline_016/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_017.cr0</name>
                <end>mux_pipeline_017/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_018.cr0</name>
                <end>mux_pipeline_018/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_019.cr0</name>
                <end>mux_pipeline_019/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_020.cr0</name>
                <end>mux_pipeline_020/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_021.cr0</name>
                <end>mux_pipeline_021/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_022.cr0</name>
                <end>mux_pipeline_022/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_023.cr0</name>
                <end>mux_pipeline_023/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_024.cr0</name>
                <end>mux_pipeline_024/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_025.cr0</name>
                <end>mux_pipeline_025/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_026.cr0</name>
                <end>mux_pipeline_026/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_027.cr0</name>
                <end>mux_pipeline_027/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_028.cr0</name>
                <end>mux_pipeline_028/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_029.cr0</name>
                <end>mux_pipeline_029/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_030.cr0</name>
                <end>mux_pipeline_030/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_031.cr0</name>
                <end>mux_pipeline_031/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num1_reset_reset_bridge.clk</name>
                <end>num1_reset_reset_bridge/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num1_s1_agent.clk</name>
                <end>num1_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num1_s1_agent_rdata_fifo.clk</name>
                <end>num1_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num1_s1_agent_rsp_fifo.clk</name>
                <end>num1_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num1_s1_burst_adapter.cr0</name>
                <end>num1_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num1_s1_translator.clk</name>
                <end>num1_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num2_s1_agent.clk</name>
                <end>num2_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num2_s1_agent_rdata_fifo.clk</name>
                <end>num2_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num2_s1_agent_rsp_fifo.clk</name>
                <end>num2_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num2_s1_burst_adapter.cr0</name>
                <end>num2_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num2_s1_translator.clk</name>
                <end>num2_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_agent.clk</name>
                <end>onchip_memory2_0_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_agent_rdata_fifo.clk</name>
                <end>onchip_memory2_0_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_agent_rsp_fifo.clk</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_burst_adapter.cr0</name>
                <end>onchip_memory2_0_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_cmd_width_adapter.clk</name>
                <end>onchip_memory2_0_s1_cmd_width_adapter/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_rsp_width_adapter.clk</name>
                <end>onchip_memory2_0_s1_rsp_width_adapter/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_translator.clk</name>
                <end>onchip_memory2_0_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_agent.clk</name>
                <end>onchip_memory2_1_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_agent_rdata_fifo.clk</name>
                <end>onchip_memory2_1_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_agent_rsp_fifo.clk</name>
                <end>onchip_memory2_1_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_burst_adapter.cr0</name>
                <end>onchip_memory2_1_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_cmd_width_adapter.clk</name>
                <end>onchip_memory2_1_s1_cmd_width_adapter/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_rsp_width_adapter.clk</name>
                <end>onchip_memory2_1_s1_rsp_width_adapter/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_translator.clk</name>
                <end>onchip_memory2_1_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/reset_pio_s1_agent.clk</name>
                <end>reset_pio_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/reset_pio_s1_agent_rdata_fifo.clk</name>
                <end>reset_pio_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/reset_pio_s1_agent_rsp_fifo.clk</name>
                <end>reset_pio_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/reset_pio_s1_burst_adapter.cr0</name>
                <end>reset_pio_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/reset_pio_s1_translator.clk</name>
                <end>reset_pio_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/result_s1_agent.clk</name>
                <end>result_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/result_s1_agent_rdata_fifo.clk</name>
                <end>result_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/result_s1_agent_rsp_fifo.clk</name>
                <end>result_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/result_s1_burst_adapter.cr0</name>
                <end>result_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/result_s1_translator.clk</name>
                <end>result_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_007.clk</name>
                <end>router_007/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_008.clk</name>
                <end>router_008/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_009.clk</name>
                <end>router_009/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_003.clk</name>
                <end>rsp_demux_003/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_004.clk</name>
                <end>rsp_demux_004/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_005.clk</name>
                <end>rsp_demux_005/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_006.clk</name>
                <end>rsp_demux_006/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_007.clk</name>
                <end>rsp_demux_007/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/start_s1_agent.clk</name>
                <end>start_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/start_s1_agent_rdata_fifo.clk</name>
                <end>start_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/start_s1_agent_rsp_fifo.clk</name>
                <end>start_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/start_s1_burst_adapter.cr0</name>
                <end>start_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/start_s1_translator.clk</name>
                <end>start_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.iopll_0_outclk0_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>limiter_pipeline</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0</name>
                <end>limiter_pipeline/sink0</end>
                <start>a10_hps_h2f_lw_axi_master_wr_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/limiter_pipeline.cr0_reset</name>
                <end>limiter_pipeline/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/limiter_pipeline.cr0</name>
                <end>limiter_pipeline/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>limiter_pipeline.source0/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>limiter_pipeline/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.limiter_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>limiter_pipeline_001</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/limiter_pipeline_001.cr0_reset</name>
                <end>limiter_pipeline_001/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/limiter_pipeline_001.cr0</name>
                <end>limiter_pipeline_001/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>limiter_pipeline_001.source0/a10_hps_h2f_lw_axi_master_wr_limiter.rsp_sink</name>
                <end>a10_hps_h2f_lw_axi_master_wr_limiter/rsp_sink</end>
                <start>limiter_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_mux.src/limiter_pipeline_001.sink0</name>
                <end>limiter_pipeline_001/sink0</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.limiter_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>limiter_pipeline_002</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0</name>
                <end>limiter_pipeline_002/sink0</end>
                <start>a10_hps_h2f_lw_axi_master_rd_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/limiter_pipeline_002.cr0_reset</name>
                <end>limiter_pipeline_002/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/limiter_pipeline_002.cr0</name>
                <end>limiter_pipeline_002/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>limiter_pipeline_002.source0/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>limiter_pipeline_002/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.limiter_pipeline_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>limiter_pipeline_003</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/limiter_pipeline_003.cr0_reset</name>
                <end>limiter_pipeline_003/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/limiter_pipeline_003.cr0</name>
                <end>limiter_pipeline_003/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>limiter_pipeline_003.source0/a10_hps_h2f_lw_axi_master_rd_limiter.rsp_sink</name>
                <end>a10_hps_h2f_lw_axi_master_rd_limiter/rsp_sink</end>
                <start>limiter_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_mux_001.src/limiter_pipeline_003.sink0</name>
                <end>limiter_pipeline_003/sink0</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.limiter_pipeline_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src0/mux_pipeline.sink0</name>
                <end>mux_pipeline/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline.cr0</name>
                <end>mux_pipeline/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline.source0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>mux_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline.cr0_reset</name>
                <end>mux_pipeline/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_001</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src0/mux_pipeline_001.sink0</name>
                <end>mux_pipeline_001/sink0</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_001.cr0</name>
                <end>mux_pipeline_001/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_001.source0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>mux_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_001.cr0_reset</name>
                <end>mux_pipeline_001/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_002</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src1/mux_pipeline_002.sink0</name>
                <end>mux_pipeline_002/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_002.cr0</name>
                <end>mux_pipeline_002/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_002.source0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>mux_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_002.cr0_reset</name>
                <end>mux_pipeline_002/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_003</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src1/mux_pipeline_003.sink0</name>
                <end>mux_pipeline_003/sink0</end>
                <start>cmd_demux_001/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_003.cr0</name>
                <end>mux_pipeline_003/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_003.source0/cmd_mux_001.sink1</name>
                <end>cmd_mux_001/sink1</end>
                <start>mux_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_003.cr0_reset</name>
                <end>mux_pipeline_003/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_004</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src2/mux_pipeline_004.sink0</name>
                <end>mux_pipeline_004/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_004.cr0</name>
                <end>mux_pipeline_004/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_004.source0/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>mux_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_004.cr0_reset</name>
                <end>mux_pipeline_004/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_005</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src2/mux_pipeline_005.sink0</name>
                <end>mux_pipeline_005/sink0</end>
                <start>cmd_demux_001/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_005.cr0</name>
                <end>mux_pipeline_005/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_005.source0/cmd_mux_002.sink1</name>
                <end>cmd_mux_002/sink1</end>
                <start>mux_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_005.cr0_reset</name>
                <end>mux_pipeline_005/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_006</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src3/mux_pipeline_006.sink0</name>
                <end>mux_pipeline_006/sink0</end>
                <start>cmd_demux/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_006.cr0</name>
                <end>mux_pipeline_006/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_006.source0/cmd_mux_003.sink0</name>
                <end>cmd_mux_003/sink0</end>
                <start>mux_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_006.cr0_reset</name>
                <end>mux_pipeline_006/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_007</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src3/mux_pipeline_007.sink0</name>
                <end>mux_pipeline_007/sink0</end>
                <start>cmd_demux_001/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_007.cr0</name>
                <end>mux_pipeline_007/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_007.source0/cmd_mux_003.sink1</name>
                <end>cmd_mux_003/sink1</end>
                <start>mux_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_007.cr0_reset</name>
                <end>mux_pipeline_007/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_008</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_008</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src4/mux_pipeline_008.sink0</name>
                <end>mux_pipeline_008/sink0</end>
                <start>cmd_demux/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_008.cr0</name>
                <end>mux_pipeline_008/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_008.source0/cmd_mux_004.sink0</name>
                <end>cmd_mux_004/sink0</end>
                <start>mux_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_008.cr0_reset</name>
                <end>mux_pipeline_008/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_008</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_009</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_009</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src4/mux_pipeline_009.sink0</name>
                <end>mux_pipeline_009/sink0</end>
                <start>cmd_demux_001/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_009.cr0</name>
                <end>mux_pipeline_009/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_009.source0/cmd_mux_004.sink1</name>
                <end>cmd_mux_004/sink1</end>
                <start>mux_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_009.cr0_reset</name>
                <end>mux_pipeline_009/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_009</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_010</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_010</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src5/mux_pipeline_010.sink0</name>
                <end>mux_pipeline_010/sink0</end>
                <start>cmd_demux/src5</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_010.cr0</name>
                <end>mux_pipeline_010/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_010.source0/cmd_mux_005.sink0</name>
                <end>cmd_mux_005/sink0</end>
                <start>mux_pipeline_010/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_010.cr0_reset</name>
                <end>mux_pipeline_010/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_010</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_011</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_011</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src5/mux_pipeline_011.sink0</name>
                <end>mux_pipeline_011/sink0</end>
                <start>cmd_demux_001/src5</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_011.cr0</name>
                <end>mux_pipeline_011/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_011.source0/cmd_mux_005.sink1</name>
                <end>cmd_mux_005/sink1</end>
                <start>mux_pipeline_011/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_011.cr0_reset</name>
                <end>mux_pipeline_011/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_011</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_012</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_012</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src6/mux_pipeline_012.sink0</name>
                <end>mux_pipeline_012/sink0</end>
                <start>cmd_demux/src6</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_012.cr0</name>
                <end>mux_pipeline_012/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_012.source0/cmd_mux_006.sink0</name>
                <end>cmd_mux_006/sink0</end>
                <start>mux_pipeline_012/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_012.cr0_reset</name>
                <end>mux_pipeline_012/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_012</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_013</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_013</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src6/mux_pipeline_013.sink0</name>
                <end>mux_pipeline_013/sink0</end>
                <start>cmd_demux_001/src6</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_013.cr0</name>
                <end>mux_pipeline_013/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_013.source0/cmd_mux_006.sink1</name>
                <end>cmd_mux_006/sink1</end>
                <start>mux_pipeline_013/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_013.cr0_reset</name>
                <end>mux_pipeline_013/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_013</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_014</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_014</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src7/mux_pipeline_014.sink0</name>
                <end>mux_pipeline_014/sink0</end>
                <start>cmd_demux/src7</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_014.cr0</name>
                <end>mux_pipeline_014/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_014.source0/cmd_mux_007.sink0</name>
                <end>cmd_mux_007/sink0</end>
                <start>mux_pipeline_014/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_014.cr0_reset</name>
                <end>mux_pipeline_014/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_014</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_015</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_015</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src7/mux_pipeline_015.sink0</name>
                <end>mux_pipeline_015/sink0</end>
                <start>cmd_demux_001/src7</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_015.cr0</name>
                <end>mux_pipeline_015/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_015.source0/cmd_mux_007.sink1</name>
                <end>cmd_mux_007/sink1</end>
                <start>mux_pipeline_015/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_015.cr0_reset</name>
                <end>mux_pipeline_015/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_015</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_016</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_016</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_016.cr0_reset</name>
                <end>mux_pipeline_016/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_016.cr0</name>
                <end>mux_pipeline_016/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_016.source0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>mux_pipeline_016/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux.src0/mux_pipeline_016.sink0</name>
                <end>mux_pipeline_016/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_016</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_017</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_017</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_017.cr0_reset</name>
                <end>mux_pipeline_017/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_017.cr0</name>
                <end>mux_pipeline_017/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_017.source0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>mux_pipeline_017/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_001.src0/mux_pipeline_017.sink0</name>
                <end>mux_pipeline_017/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_017</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_018</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_018</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_018.cr0_reset</name>
                <end>mux_pipeline_018/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_018.cr0</name>
                <end>mux_pipeline_018/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_018.source0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>mux_pipeline_018/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_002.src0/mux_pipeline_018.sink0</name>
                <end>mux_pipeline_018/sink0</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_018</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_019</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_019</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_019.cr0_reset</name>
                <end>mux_pipeline_019/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_019.cr0</name>
                <end>mux_pipeline_019/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_019.source0/rsp_mux.sink3</name>
                <end>rsp_mux/sink3</end>
                <start>mux_pipeline_019/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_003.src0/mux_pipeline_019.sink0</name>
                <end>mux_pipeline_019/sink0</end>
                <start>rsp_demux_003/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_019</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_020</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_020</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_020.cr0_reset</name>
                <end>mux_pipeline_020/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_020.cr0</name>
                <end>mux_pipeline_020/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_020.source0/rsp_mux.sink4</name>
                <end>rsp_mux/sink4</end>
                <start>mux_pipeline_020/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_004.src0/mux_pipeline_020.sink0</name>
                <end>mux_pipeline_020/sink0</end>
                <start>rsp_demux_004/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_020</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_021</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_021</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_021.cr0_reset</name>
                <end>mux_pipeline_021/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_021.cr0</name>
                <end>mux_pipeline_021/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_021.source0/rsp_mux.sink5</name>
                <end>rsp_mux/sink5</end>
                <start>mux_pipeline_021/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_005.src0/mux_pipeline_021.sink0</name>
                <end>mux_pipeline_021/sink0</end>
                <start>rsp_demux_005/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_021</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_022</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_022</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_022.cr0_reset</name>
                <end>mux_pipeline_022/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_022.cr0</name>
                <end>mux_pipeline_022/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_022.source0/rsp_mux.sink6</name>
                <end>rsp_mux/sink6</end>
                <start>mux_pipeline_022/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_006.src0/mux_pipeline_022.sink0</name>
                <end>mux_pipeline_022/sink0</end>
                <start>rsp_demux_006/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_022</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_023</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_023</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_023.cr0_reset</name>
                <end>mux_pipeline_023/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_023.cr0</name>
                <end>mux_pipeline_023/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_023.source0/rsp_mux.sink7</name>
                <end>rsp_mux/sink7</end>
                <start>mux_pipeline_023/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_007.src0/mux_pipeline_023.sink0</name>
                <end>mux_pipeline_023/sink0</end>
                <start>rsp_demux_007/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_023</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_024</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_024</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_024.cr0_reset</name>
                <end>mux_pipeline_024/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_024.cr0</name>
                <end>mux_pipeline_024/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_024.source0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>mux_pipeline_024/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux.src1/mux_pipeline_024.sink0</name>
                <end>mux_pipeline_024/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_024</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_025</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_025</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_025.cr0_reset</name>
                <end>mux_pipeline_025/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_025.cr0</name>
                <end>mux_pipeline_025/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_025.source0/rsp_mux_001.sink1</name>
                <end>rsp_mux_001/sink1</end>
                <start>mux_pipeline_025/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_001.src1/mux_pipeline_025.sink0</name>
                <end>mux_pipeline_025/sink0</end>
                <start>rsp_demux_001/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_025</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_026</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_026</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_026.cr0_reset</name>
                <end>mux_pipeline_026/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_026.cr0</name>
                <end>mux_pipeline_026/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_026.source0/rsp_mux_001.sink2</name>
                <end>rsp_mux_001/sink2</end>
                <start>mux_pipeline_026/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_002.src1/mux_pipeline_026.sink0</name>
                <end>mux_pipeline_026/sink0</end>
                <start>rsp_demux_002/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_026</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_027</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_027</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_027.cr0_reset</name>
                <end>mux_pipeline_027/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_027.cr0</name>
                <end>mux_pipeline_027/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_027.source0/rsp_mux_001.sink3</name>
                <end>rsp_mux_001/sink3</end>
                <start>mux_pipeline_027/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_003.src1/mux_pipeline_027.sink0</name>
                <end>mux_pipeline_027/sink0</end>
                <start>rsp_demux_003/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_027</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_028</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_028</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_028.cr0_reset</name>
                <end>mux_pipeline_028/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_028.cr0</name>
                <end>mux_pipeline_028/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_028.source0/rsp_mux_001.sink4</name>
                <end>rsp_mux_001/sink4</end>
                <start>mux_pipeline_028/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_004.src1/mux_pipeline_028.sink0</name>
                <end>mux_pipeline_028/sink0</end>
                <start>rsp_demux_004/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_028</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_029</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_029</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_029.cr0_reset</name>
                <end>mux_pipeline_029/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_029.cr0</name>
                <end>mux_pipeline_029/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_029.source0/rsp_mux_001.sink5</name>
                <end>rsp_mux_001/sink5</end>
                <start>mux_pipeline_029/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_005.src1/mux_pipeline_029.sink0</name>
                <end>mux_pipeline_029/sink0</end>
                <start>rsp_demux_005/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_029</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_030</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_030</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_030.cr0_reset</name>
                <end>mux_pipeline_030/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_030.cr0</name>
                <end>mux_pipeline_030/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_030.source0/rsp_mux_001.sink6</name>
                <end>rsp_mux_001/sink6</end>
                <start>mux_pipeline_030/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_006.src1/mux_pipeline_030.sink0</name>
                <end>mux_pipeline_030/sink0</end>
                <start>rsp_demux_006/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_030</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_031</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>18.1</version>
            <name>mux_pipeline_031</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/mux_pipeline_031.cr0_reset</name>
                <end>mux_pipeline_031/cr0_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/mux_pipeline_031.cr0</name>
                <end>mux_pipeline_031/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_031.source0/rsp_mux_001.sink7</name>
                <end>rsp_mux_001/sink7</end>
                <start>mux_pipeline_031/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_007.src1/mux_pipeline_031.sink0</name>
                <end>mux_pipeline_031/sink0</end>
                <start>rsp_demux_007/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_031</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">num1_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>18.1</version>
            <name>num1_reset_reset_bridge</name>
            <uniqueName>qsys_top_altera_reset_bridge_181_mz7fnia</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num1_reset_reset_bridge.clk</name>
                <end>num1_reset_reset_bridge/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline.cr0_reset</name>
                <end>agent_pipeline/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_001.cr0_reset</name>
                <end>agent_pipeline_001/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_002.cr0_reset</name>
                <end>agent_pipeline_002/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_003.cr0_reset</name>
                <end>agent_pipeline_003/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_004.cr0_reset</name>
                <end>agent_pipeline_004/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_005.cr0_reset</name>
                <end>agent_pipeline_005/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_006.cr0_reset</name>
                <end>agent_pipeline_006/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_007.cr0_reset</name>
                <end>agent_pipeline_007/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_008.cr0_reset</name>
                <end>agent_pipeline_008/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_009.cr0_reset</name>
                <end>agent_pipeline_009/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_010.cr0_reset</name>
                <end>agent_pipeline_010/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_011.cr0_reset</name>
                <end>agent_pipeline_011/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_012.cr0_reset</name>
                <end>agent_pipeline_012/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_013.cr0_reset</name>
                <end>agent_pipeline_013/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_014.cr0_reset</name>
                <end>agent_pipeline_014/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/agent_pipeline_015.cr0_reset</name>
                <end>agent_pipeline_015/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_003.clk_reset</name>
                <end>cmd_mux_003/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_004.clk_reset</name>
                <end>cmd_mux_004/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_005.clk_reset</name>
                <end>cmd_mux_005/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_006.clk_reset</name>
                <end>cmd_mux_006/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/cmd_mux_007.clk_reset</name>
                <end>cmd_mux_007/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/completed_s1_agent.clk_reset</name>
                <end>completed_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/completed_s1_agent_rdata_fifo.clk_reset</name>
                <end>completed_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/completed_s1_agent_rsp_fifo.clk_reset</name>
                <end>completed_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/completed_s1_burst_adapter.cr0_reset</name>
                <end>completed_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/completed_s1_translator.reset</name>
                <end>completed_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline.cr0_reset</name>
                <end>mux_pipeline/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_001.cr0_reset</name>
                <end>mux_pipeline_001/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_002.cr0_reset</name>
                <end>mux_pipeline_002/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_003.cr0_reset</name>
                <end>mux_pipeline_003/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_004.cr0_reset</name>
                <end>mux_pipeline_004/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_005.cr0_reset</name>
                <end>mux_pipeline_005/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_006.cr0_reset</name>
                <end>mux_pipeline_006/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_007.cr0_reset</name>
                <end>mux_pipeline_007/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_008.cr0_reset</name>
                <end>mux_pipeline_008/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_009.cr0_reset</name>
                <end>mux_pipeline_009/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_010.cr0_reset</name>
                <end>mux_pipeline_010/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_011.cr0_reset</name>
                <end>mux_pipeline_011/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_012.cr0_reset</name>
                <end>mux_pipeline_012/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_013.cr0_reset</name>
                <end>mux_pipeline_013/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_014.cr0_reset</name>
                <end>mux_pipeline_014/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/mux_pipeline_015.cr0_reset</name>
                <end>mux_pipeline_015/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num1_s1_agent.clk_reset</name>
                <end>num1_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num1_s1_agent_rdata_fifo.clk_reset</name>
                <end>num1_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num1_s1_agent_rsp_fifo.clk_reset</name>
                <end>num1_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num1_s1_burst_adapter.cr0_reset</name>
                <end>num1_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num1_s1_translator.reset</name>
                <end>num1_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num2_s1_agent.clk_reset</name>
                <end>num2_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num2_s1_agent_rdata_fifo.clk_reset</name>
                <end>num2_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num2_s1_agent_rsp_fifo.clk_reset</name>
                <end>num2_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num2_s1_burst_adapter.cr0_reset</name>
                <end>num2_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num2_s1_translator.reset</name>
                <end>num2_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_agent.clk_reset</name>
                <end>onchip_memory2_0_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_agent_rdata_fifo.clk_reset</name>
                <end>onchip_memory2_0_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_agent_rsp_fifo.clk_reset</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_burst_adapter.cr0_reset</name>
                <end>onchip_memory2_0_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_cmd_width_adapter.clk_reset</name>
                <end>onchip_memory2_0_s1_cmd_width_adapter/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_rsp_width_adapter.clk_reset</name>
                <end>onchip_memory2_0_s1_rsp_width_adapter/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_translator.reset</name>
                <end>onchip_memory2_0_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_agent.clk_reset</name>
                <end>onchip_memory2_1_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_agent_rdata_fifo.clk_reset</name>
                <end>onchip_memory2_1_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_agent_rsp_fifo.clk_reset</name>
                <end>onchip_memory2_1_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_burst_adapter.cr0_reset</name>
                <end>onchip_memory2_1_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_cmd_width_adapter.clk_reset</name>
                <end>onchip_memory2_1_s1_cmd_width_adapter/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_rsp_width_adapter.clk_reset</name>
                <end>onchip_memory2_1_s1_rsp_width_adapter/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_translator.reset</name>
                <end>onchip_memory2_1_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/reset_pio_s1_agent.clk_reset</name>
                <end>reset_pio_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/reset_pio_s1_agent_rdata_fifo.clk_reset</name>
                <end>reset_pio_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/reset_pio_s1_agent_rsp_fifo.clk_reset</name>
                <end>reset_pio_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/reset_pio_s1_burst_adapter.cr0_reset</name>
                <end>reset_pio_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/reset_pio_s1_translator.reset</name>
                <end>reset_pio_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/result_s1_agent.clk_reset</name>
                <end>result_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/result_s1_agent_rdata_fifo.clk_reset</name>
                <end>result_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/result_s1_agent_rsp_fifo.clk_reset</name>
                <end>result_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/result_s1_burst_adapter.cr0_reset</name>
                <end>result_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/result_s1_translator.reset</name>
                <end>result_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_007.clk_reset</name>
                <end>router_007/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_008.clk_reset</name>
                <end>router_008/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_009.clk_reset</name>
                <end>router_009/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_003.clk_reset</name>
                <end>rsp_demux_003/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_004.clk_reset</name>
                <end>rsp_demux_004/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_005.clk_reset</name>
                <end>rsp_demux_005/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_006.clk_reset</name>
                <end>rsp_demux_006/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_007.clk_reset</name>
                <end>rsp_demux_007/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/start_s1_agent.clk_reset</name>
                <end>start_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/start_s1_agent_rdata_fifo.clk_reset</name>
                <end>start_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/start_s1_agent_rsp_fifo.clk_reset</name>
                <end>start_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/start_s1_burst_adapter.cr0_reset</name>
                <end>start_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/start_s1_translator.reset</name>
                <end>start_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.num1_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">num1_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>num1_s1_agent</name>
            <uniqueName>qsys_top_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline.source0/num1_s1_agent.cp</name>
                <end>num1_s1_agent/cp</end>
                <start>agent_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num1_s1_agent.clk</name>
                <end>num1_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num1_s1_agent.clk_reset</name>
                <end>num1_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0</name>
                <end>num1_s1_translator/avalon_universal_slave_0</end>
                <start>num1_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num1_s1_agent.rdata_fifo_src/num1_s1_agent_rdata_fifo.in</name>
                <end>num1_s1_agent_rdata_fifo/in</end>
                <start>num1_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num1_s1_agent.rf_source/num1_s1_agent_rsp_fifo.in</name>
                <end>num1_s1_agent_rsp_fifo/in</end>
                <start>num1_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num1_s1_agent.rp/agent_pipeline_001.sink0</name>
                <end>agent_pipeline_001/sink0</end>
                <start>num1_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num1_s1_agent_rdata_fifo.out/num1_s1_agent.rdata_fifo_sink</name>
                <end>num1_s1_agent/rdata_fifo_sink</end>
                <start>num1_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num1_s1_agent_rsp_fifo.out/num1_s1_agent.rf_sink</name>
                <end>num1_s1_agent/rf_sink</end>
                <start>num1_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.num1_s1_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">num1_s1_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>num1_s1_agent_rdata_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num1_s1_agent_rdata_fifo.clk</name>
                <end>num1_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num1_s1_agent_rdata_fifo.clk_reset</name>
                <end>num1_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num1_s1_agent.rdata_fifo_src/num1_s1_agent_rdata_fifo.in</name>
                <end>num1_s1_agent_rdata_fifo/in</end>
                <start>num1_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num1_s1_agent_rdata_fifo.out/num1_s1_agent.rdata_fifo_sink</name>
                <end>num1_s1_agent/rdata_fifo_sink</end>
                <start>num1_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.num1_s1_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">num1_s1_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>num1_s1_agent_rsp_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num1_s1_agent_rsp_fifo.clk</name>
                <end>num1_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num1_s1_agent_rsp_fifo.clk_reset</name>
                <end>num1_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num1_s1_agent.rf_source/num1_s1_agent_rsp_fifo.in</name>
                <end>num1_s1_agent_rsp_fifo/in</end>
                <start>num1_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num1_s1_agent_rsp_fifo.out/num1_s1_agent.rf_sink</name>
                <end>num1_s1_agent/rf_sink</end>
                <start>num1_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.num1_s1_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">num1_s1_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>num1_s1_burst_adapter</name>
            <uniqueName>qsys_top_altera_merlin_burst_adapter_181_bbevf7i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux.src/num1_s1_burst_adapter.sink0</name>
                <end>num1_s1_burst_adapter/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num1_s1_burst_adapter.cr0</name>
                <end>num1_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num1_s1_burst_adapter.cr0_reset</name>
                <end>num1_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num1_s1_burst_adapter.source0/agent_pipeline.sink0</name>
                <end>agent_pipeline/sink0</end>
                <start>num1_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.num1_s1_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">num1_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>130000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>21</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>num1_s1_translator</name>
            <uniqueName>qsys_top_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num1_s1_translator.clk</name>
                <end>num1_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num1_s1_translator.reset</name>
                <end>num1_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0</name>
                <end>num1_s1_translator/avalon_universal_slave_0</end>
                <start>num1_s1_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.num1_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">num2_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>num2_s1_agent</name>
            <uniqueName>qsys_top_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_002.source0/num2_s1_agent.cp</name>
                <end>num2_s1_agent/cp</end>
                <start>agent_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num2_s1_agent.clk</name>
                <end>num2_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num2_s1_agent.clk_reset</name>
                <end>num2_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0</name>
                <end>num2_s1_translator/avalon_universal_slave_0</end>
                <start>num2_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num2_s1_agent.rdata_fifo_src/num2_s1_agent_rdata_fifo.in</name>
                <end>num2_s1_agent_rdata_fifo/in</end>
                <start>num2_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num2_s1_agent.rf_source/num2_s1_agent_rsp_fifo.in</name>
                <end>num2_s1_agent_rsp_fifo/in</end>
                <start>num2_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num2_s1_agent.rp/agent_pipeline_003.sink0</name>
                <end>agent_pipeline_003/sink0</end>
                <start>num2_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num2_s1_agent_rdata_fifo.out/num2_s1_agent.rdata_fifo_sink</name>
                <end>num2_s1_agent/rdata_fifo_sink</end>
                <start>num2_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num2_s1_agent_rsp_fifo.out/num2_s1_agent.rf_sink</name>
                <end>num2_s1_agent/rf_sink</end>
                <start>num2_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.num2_s1_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">num2_s1_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>num2_s1_agent_rdata_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num2_s1_agent_rdata_fifo.clk</name>
                <end>num2_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num2_s1_agent_rdata_fifo.clk_reset</name>
                <end>num2_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num2_s1_agent.rdata_fifo_src/num2_s1_agent_rdata_fifo.in</name>
                <end>num2_s1_agent_rdata_fifo/in</end>
                <start>num2_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num2_s1_agent_rdata_fifo.out/num2_s1_agent.rdata_fifo_sink</name>
                <end>num2_s1_agent/rdata_fifo_sink</end>
                <start>num2_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.num2_s1_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">num2_s1_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>num2_s1_agent_rsp_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num2_s1_agent_rsp_fifo.clk</name>
                <end>num2_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num2_s1_agent_rsp_fifo.clk_reset</name>
                <end>num2_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num2_s1_agent.rf_source/num2_s1_agent_rsp_fifo.in</name>
                <end>num2_s1_agent_rsp_fifo/in</end>
                <start>num2_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num2_s1_agent_rsp_fifo.out/num2_s1_agent.rf_sink</name>
                <end>num2_s1_agent/rf_sink</end>
                <start>num2_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.num2_s1_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">num2_s1_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>num2_s1_burst_adapter</name>
            <uniqueName>qsys_top_altera_merlin_burst_adapter_181_bbevf7i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_001.src/num2_s1_burst_adapter.sink0</name>
                <end>num2_s1_burst_adapter/sink0</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num2_s1_burst_adapter.cr0</name>
                <end>num2_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num2_s1_burst_adapter.cr0_reset</name>
                <end>num2_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>num2_s1_burst_adapter.source0/agent_pipeline_002.sink0</name>
                <end>agent_pipeline_002/sink0</end>
                <start>num2_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.num2_s1_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">num2_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>130000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>21</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>num2_s1_translator</name>
            <uniqueName>qsys_top_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/num2_s1_translator.clk</name>
                <end>num2_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/num2_s1_translator.reset</name>
                <end>num2_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0</name>
                <end>num2_s1_translator/avalon_universal_slave_0</end>
                <start>num2_s1_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.num2_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>43</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>52</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>42</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>33</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>onchip_memory2_0_s1_agent</name>
            <uniqueName>qsys_top_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_006.source0/onchip_memory2_0_s1_agent.cp</name>
                <end>onchip_memory2_0_s1_agent/cp</end>
                <start>agent_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_agent.clk</name>
                <end>onchip_memory2_0_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_agent.clk_reset</name>
                <end>onchip_memory2_0_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0</name>
                <end>onchip_memory2_0_s1_translator/avalon_universal_slave_0</end>
                <start>onchip_memory2_0_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_agent.rdata_fifo_src/onchip_memory2_0_s1_agent_rdata_fifo.in</name>
                <end>onchip_memory2_0_s1_agent_rdata_fifo/in</end>
                <start>onchip_memory2_0_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_agent.rf_source/onchip_memory2_0_s1_agent_rsp_fifo.in</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/in</end>
                <start>onchip_memory2_0_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_agent.rp/agent_pipeline_007.sink0</name>
                <end>agent_pipeline_007/sink0</end>
                <start>onchip_memory2_0_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_agent_rdata_fifo.out/onchip_memory2_0_s1_agent.rdata_fifo_sink</name>
                <end>onchip_memory2_0_s1_agent/rdata_fifo_sink</end>
                <start>onchip_memory2_0_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_agent_rsp_fifo.out/onchip_memory2_0_s1_agent.rf_sink</name>
                <end>onchip_memory2_0_s1_agent/rf_sink</end>
                <start>onchip_memory2_0_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_0_s1_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>onchip_memory2_0_s1_agent_rdata_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_agent_rdata_fifo.clk</name>
                <end>onchip_memory2_0_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_agent_rdata_fifo.clk_reset</name>
                <end>onchip_memory2_0_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_agent.rdata_fifo_src/onchip_memory2_0_s1_agent_rdata_fifo.in</name>
                <end>onchip_memory2_0_s1_agent_rdata_fifo/in</end>
                <start>onchip_memory2_0_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_agent_rdata_fifo.out/onchip_memory2_0_s1_agent.rdata_fifo_sink</name>
                <end>onchip_memory2_0_s1_agent/rdata_fifo_sink</end>
                <start>onchip_memory2_0_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_0_s1_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>onchip_memory2_0_s1_agent_rsp_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_agent_rsp_fifo.clk</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_agent_rsp_fifo.clk_reset</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_agent.rf_source/onchip_memory2_0_s1_agent_rsp_fifo.in</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/in</end>
                <start>onchip_memory2_0_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_agent_rsp_fifo.out/onchip_memory2_0_s1_agent.rf_sink</name>
                <end>onchip_memory2_0_s1_agent/rf_sink</end>
                <start>onchip_memory2_0_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>43</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>52</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>42</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>33</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>onchip_memory2_0_s1_burst_adapter</name>
            <uniqueName>qsys_top_altera_merlin_burst_adapter_181_rbmuuyi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_burst_adapter.cr0</name>
                <end>onchip_memory2_0_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_burst_adapter.cr0_reset</name>
                <end>onchip_memory2_0_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_burst_adapter.source0/agent_pipeline_006.sink0</name>
                <end>agent_pipeline_006/sink0</end>
                <start>onchip_memory2_0_s1_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_cmd_width_adapter.src/onchip_memory2_0_s1_burst_adapter.sink0</name>
                <end>onchip_memory2_0_s1_burst_adapter/sink0</end>
                <start>onchip_memory2_0_s1_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>52</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>42</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>18.1</version>
            <name>onchip_memory2_0_s1_cmd_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_181_s4cvxiq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_003.src/onchip_memory2_0_s1_cmd_width_adapter.sink</name>
                <end>onchip_memory2_0_s1_cmd_width_adapter/sink</end>
                <start>cmd_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_cmd_width_adapter.clk</name>
                <end>onchip_memory2_0_s1_cmd_width_adapter/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_cmd_width_adapter.clk_reset</name>
                <end>onchip_memory2_0_s1_cmd_width_adapter/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_cmd_width_adapter.src/onchip_memory2_0_s1_burst_adapter.sink0</name>
                <end>onchip_memory2_0_s1_burst_adapter/sink0</end>
                <start>onchip_memory2_0_s1_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_0_s1_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>43</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>52</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>42</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>18.1</version>
            <name>onchip_memory2_0_s1_rsp_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_181_3hqflmi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_rsp_width_adapter.clk</name>
                <end>onchip_memory2_0_s1_rsp_width_adapter/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_rsp_width_adapter.clk_reset</name>
                <end>onchip_memory2_0_s1_rsp_width_adapter/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_rsp_width_adapter.src/rsp_demux_003.sink</name>
                <end>rsp_demux_003/sink</end>
                <start>onchip_memory2_0_s1_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_005.src/onchip_memory2_0_s1_rsp_width_adapter.sink</name>
                <end>onchip_memory2_0_s1_rsp_width_adapter/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_0_s1_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>12</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>130000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>21</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>onchip_memory2_0_s1_translator</name>
            <uniqueName>qsys_top_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_0_s1_translator.clk</name>
                <end>onchip_memory2_0_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_0_s1_translator.reset</name>
                <end>onchip_memory2_0_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0</name>
                <end>onchip_memory2_0_s1_translator/avalon_universal_slave_0</end>
                <start>onchip_memory2_0_s1_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_0_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_1_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>43</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>52</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>42</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>33</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>onchip_memory2_1_s1_agent</name>
            <uniqueName>qsys_top_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_014.source0/onchip_memory2_1_s1_agent.cp</name>
                <end>onchip_memory2_1_s1_agent/cp</end>
                <start>agent_pipeline_014/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_agent.clk</name>
                <end>onchip_memory2_1_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_agent.clk_reset</name>
                <end>onchip_memory2_1_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0</name>
                <end>onchip_memory2_1_s1_translator/avalon_universal_slave_0</end>
                <start>onchip_memory2_1_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_agent.rdata_fifo_src/onchip_memory2_1_s1_agent_rdata_fifo.in</name>
                <end>onchip_memory2_1_s1_agent_rdata_fifo/in</end>
                <start>onchip_memory2_1_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_agent.rf_source/onchip_memory2_1_s1_agent_rsp_fifo.in</name>
                <end>onchip_memory2_1_s1_agent_rsp_fifo/in</end>
                <start>onchip_memory2_1_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_agent.rp/agent_pipeline_015.sink0</name>
                <end>agent_pipeline_015/sink0</end>
                <start>onchip_memory2_1_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_agent_rdata_fifo.out/onchip_memory2_1_s1_agent.rdata_fifo_sink</name>
                <end>onchip_memory2_1_s1_agent/rdata_fifo_sink</end>
                <start>onchip_memory2_1_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_agent_rsp_fifo.out/onchip_memory2_1_s1_agent.rf_sink</name>
                <end>onchip_memory2_1_s1_agent/rf_sink</end>
                <start>onchip_memory2_1_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_1_s1_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_1_s1_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>onchip_memory2_1_s1_agent_rdata_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_agent_rdata_fifo.clk</name>
                <end>onchip_memory2_1_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_agent_rdata_fifo.clk_reset</name>
                <end>onchip_memory2_1_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_agent.rdata_fifo_src/onchip_memory2_1_s1_agent_rdata_fifo.in</name>
                <end>onchip_memory2_1_s1_agent_rdata_fifo/in</end>
                <start>onchip_memory2_1_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_agent_rdata_fifo.out/onchip_memory2_1_s1_agent.rdata_fifo_sink</name>
                <end>onchip_memory2_1_s1_agent/rdata_fifo_sink</end>
                <start>onchip_memory2_1_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_1_s1_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_1_s1_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>onchip_memory2_1_s1_agent_rsp_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_agent_rsp_fifo.clk</name>
                <end>onchip_memory2_1_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_agent_rsp_fifo.clk_reset</name>
                <end>onchip_memory2_1_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_agent.rf_source/onchip_memory2_1_s1_agent_rsp_fifo.in</name>
                <end>onchip_memory2_1_s1_agent_rsp_fifo/in</end>
                <start>onchip_memory2_1_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_agent_rsp_fifo.out/onchip_memory2_1_s1_agent.rf_sink</name>
                <end>onchip_memory2_1_s1_agent/rf_sink</end>
                <start>onchip_memory2_1_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_1_s1_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_1_s1_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>43</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>52</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>42</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>33</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>onchip_memory2_1_s1_burst_adapter</name>
            <uniqueName>qsys_top_altera_merlin_burst_adapter_181_rbmuuyi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_burst_adapter.cr0</name>
                <end>onchip_memory2_1_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_burst_adapter.cr0_reset</name>
                <end>onchip_memory2_1_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_burst_adapter.source0/agent_pipeline_014.sink0</name>
                <end>agent_pipeline_014/sink0</end>
                <start>onchip_memory2_1_s1_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_cmd_width_adapter.src/onchip_memory2_1_s1_burst_adapter.sink0</name>
                <end>onchip_memory2_1_s1_burst_adapter/sink0</end>
                <start>onchip_memory2_1_s1_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_1_s1_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_1_s1_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>52</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>42</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>18.1</version>
            <name>onchip_memory2_1_s1_cmd_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_181_s4cvxiq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_007.src/onchip_memory2_1_s1_cmd_width_adapter.sink</name>
                <end>onchip_memory2_1_s1_cmd_width_adapter/sink</end>
                <start>cmd_mux_007/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_cmd_width_adapter.clk</name>
                <end>onchip_memory2_1_s1_cmd_width_adapter/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_cmd_width_adapter.clk_reset</name>
                <end>onchip_memory2_1_s1_cmd_width_adapter/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_cmd_width_adapter.src/onchip_memory2_1_s1_burst_adapter.sink0</name>
                <end>onchip_memory2_1_s1_burst_adapter/sink0</end>
                <start>onchip_memory2_1_s1_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_1_s1_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_1_s1_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>43</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>52</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>42</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>18.1</version>
            <name>onchip_memory2_1_s1_rsp_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_181_3hqflmi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_rsp_width_adapter.clk</name>
                <end>onchip_memory2_1_s1_rsp_width_adapter/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_rsp_width_adapter.clk_reset</name>
                <end>onchip_memory2_1_s1_rsp_width_adapter/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_rsp_width_adapter.src/rsp_demux_007.sink</name>
                <end>rsp_demux_007/sink</end>
                <start>onchip_memory2_1_s1_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_009.src/onchip_memory2_1_s1_rsp_width_adapter.sink</name>
                <end>onchip_memory2_1_s1_rsp_width_adapter/sink</end>
                <start>router_009/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_1_s1_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_1_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>12</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>130000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>21</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>onchip_memory2_1_s1_translator</name>
            <uniqueName>qsys_top_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/onchip_memory2_1_s1_translator.clk</name>
                <end>onchip_memory2_1_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/onchip_memory2_1_s1_translator.reset</name>
                <end>onchip_memory2_1_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_agent.m0/onchip_memory2_1_s1_translator.avalon_universal_slave_0</name>
                <end>onchip_memory2_1_s1_translator/avalon_universal_slave_0</end>
                <start>onchip_memory2_1_s1_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.onchip_memory2_1_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">reset_pio_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>reset_pio_s1_agent</name>
            <uniqueName>qsys_top_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_012.source0/reset_pio_s1_agent.cp</name>
                <end>reset_pio_s1_agent/cp</end>
                <start>agent_pipeline_012/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/reset_pio_s1_agent.clk</name>
                <end>reset_pio_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/reset_pio_s1_agent.clk_reset</name>
                <end>reset_pio_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0</name>
                <end>reset_pio_s1_translator/avalon_universal_slave_0</end>
                <start>reset_pio_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>reset_pio_s1_agent.rdata_fifo_src/reset_pio_s1_agent_rdata_fifo.in</name>
                <end>reset_pio_s1_agent_rdata_fifo/in</end>
                <start>reset_pio_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>reset_pio_s1_agent.rf_source/reset_pio_s1_agent_rsp_fifo.in</name>
                <end>reset_pio_s1_agent_rsp_fifo/in</end>
                <start>reset_pio_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>reset_pio_s1_agent.rp/agent_pipeline_013.sink0</name>
                <end>agent_pipeline_013/sink0</end>
                <start>reset_pio_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>reset_pio_s1_agent_rdata_fifo.out/reset_pio_s1_agent.rdata_fifo_sink</name>
                <end>reset_pio_s1_agent/rdata_fifo_sink</end>
                <start>reset_pio_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>reset_pio_s1_agent_rsp_fifo.out/reset_pio_s1_agent.rf_sink</name>
                <end>reset_pio_s1_agent/rf_sink</end>
                <start>reset_pio_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.reset_pio_s1_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">reset_pio_s1_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>reset_pio_s1_agent_rdata_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/reset_pio_s1_agent_rdata_fifo.clk</name>
                <end>reset_pio_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/reset_pio_s1_agent_rdata_fifo.clk_reset</name>
                <end>reset_pio_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>reset_pio_s1_agent.rdata_fifo_src/reset_pio_s1_agent_rdata_fifo.in</name>
                <end>reset_pio_s1_agent_rdata_fifo/in</end>
                <start>reset_pio_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>reset_pio_s1_agent_rdata_fifo.out/reset_pio_s1_agent.rdata_fifo_sink</name>
                <end>reset_pio_s1_agent/rdata_fifo_sink</end>
                <start>reset_pio_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.reset_pio_s1_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">reset_pio_s1_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>reset_pio_s1_agent_rsp_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/reset_pio_s1_agent_rsp_fifo.clk</name>
                <end>reset_pio_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/reset_pio_s1_agent_rsp_fifo.clk_reset</name>
                <end>reset_pio_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>reset_pio_s1_agent.rf_source/reset_pio_s1_agent_rsp_fifo.in</name>
                <end>reset_pio_s1_agent_rsp_fifo/in</end>
                <start>reset_pio_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>reset_pio_s1_agent_rsp_fifo.out/reset_pio_s1_agent.rf_sink</name>
                <end>reset_pio_s1_agent/rf_sink</end>
                <start>reset_pio_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.reset_pio_s1_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">reset_pio_s1_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>reset_pio_s1_burst_adapter</name>
            <uniqueName>qsys_top_altera_merlin_burst_adapter_181_bbevf7i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_006.src/reset_pio_s1_burst_adapter.sink0</name>
                <end>reset_pio_s1_burst_adapter/sink0</end>
                <start>cmd_mux_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/reset_pio_s1_burst_adapter.cr0</name>
                <end>reset_pio_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/reset_pio_s1_burst_adapter.cr0_reset</name>
                <end>reset_pio_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>reset_pio_s1_burst_adapter.source0/agent_pipeline_012.sink0</name>
                <end>agent_pipeline_012/sink0</end>
                <start>reset_pio_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.reset_pio_s1_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">reset_pio_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>130000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>21</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>reset_pio_s1_translator</name>
            <uniqueName>qsys_top_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/reset_pio_s1_translator.clk</name>
                <end>reset_pio_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/reset_pio_s1_translator.reset</name>
                <end>reset_pio_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>reset_pio_s1_agent.m0/reset_pio_s1_translator.avalon_universal_slave_0</name>
                <end>reset_pio_s1_translator/avalon_universal_slave_0</end>
                <start>reset_pio_s1_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.reset_pio_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">result_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>result_s1_agent</name>
            <uniqueName>qsys_top_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_004.source0/result_s1_agent.cp</name>
                <end>result_s1_agent/cp</end>
                <start>agent_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/result_s1_agent.clk</name>
                <end>result_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/result_s1_agent.clk_reset</name>
                <end>result_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0</name>
                <end>result_s1_translator/avalon_universal_slave_0</end>
                <start>result_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>result_s1_agent.rdata_fifo_src/result_s1_agent_rdata_fifo.in</name>
                <end>result_s1_agent_rdata_fifo/in</end>
                <start>result_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>result_s1_agent.rf_source/result_s1_agent_rsp_fifo.in</name>
                <end>result_s1_agent_rsp_fifo/in</end>
                <start>result_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>result_s1_agent.rp/agent_pipeline_005.sink0</name>
                <end>agent_pipeline_005/sink0</end>
                <start>result_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>result_s1_agent_rdata_fifo.out/result_s1_agent.rdata_fifo_sink</name>
                <end>result_s1_agent/rdata_fifo_sink</end>
                <start>result_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>result_s1_agent_rsp_fifo.out/result_s1_agent.rf_sink</name>
                <end>result_s1_agent/rf_sink</end>
                <start>result_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.result_s1_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">result_s1_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>result_s1_agent_rdata_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/result_s1_agent_rdata_fifo.clk</name>
                <end>result_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/result_s1_agent_rdata_fifo.clk_reset</name>
                <end>result_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>result_s1_agent.rdata_fifo_src/result_s1_agent_rdata_fifo.in</name>
                <end>result_s1_agent_rdata_fifo/in</end>
                <start>result_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>result_s1_agent_rdata_fifo.out/result_s1_agent.rdata_fifo_sink</name>
                <end>result_s1_agent/rdata_fifo_sink</end>
                <start>result_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.result_s1_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">result_s1_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>result_s1_agent_rsp_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/result_s1_agent_rsp_fifo.clk</name>
                <end>result_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/result_s1_agent_rsp_fifo.clk_reset</name>
                <end>result_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>result_s1_agent.rf_source/result_s1_agent_rsp_fifo.in</name>
                <end>result_s1_agent_rsp_fifo/in</end>
                <start>result_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>result_s1_agent_rsp_fifo.out/result_s1_agent.rf_sink</name>
                <end>result_s1_agent/rf_sink</end>
                <start>result_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.result_s1_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">result_s1_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>result_s1_burst_adapter</name>
            <uniqueName>qsys_top_altera_merlin_burst_adapter_181_bbevf7i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_002.src/result_s1_burst_adapter.sink0</name>
                <end>result_s1_burst_adapter/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/result_s1_burst_adapter.cr0</name>
                <end>result_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/result_s1_burst_adapter.cr0_reset</name>
                <end>result_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>result_s1_burst_adapter.source0/agent_pipeline_004.sink0</name>
                <end>agent_pipeline_004/sink0</end>
                <start>result_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.result_s1_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">result_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>130000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>21</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>result_s1_translator</name>
            <uniqueName>qsys_top_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/result_s1_translator.clk</name>
                <end>result_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/result_s1_translator.reset</name>
                <end>result_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0</name>
                <end>result_s1_translator/avalon_universal_slave_0</end>
                <start>result_s1_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.result_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>00000001,00000010,00000100,00001000,00010000,00100000,01000000,10000000</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>1,2,6,3,7,0,5,4</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x1010,0x2010,0x3010,0x5000,0x5010,0x6010,0x7010,0x9000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>1:00000001:0x1000:0x1010:both:1:0:0:1,2:00000010:0x2000:0x2010:both:1:0:0:1,6:00000100:0x3000:0x3010:read:1:0:0:1,3:00001000:0x4000:0x5000:both:1:0:0:1,7:00010000:0x5000:0x5010:both:1:0:0:1,0:00100000:0x6000:0x6010:read:1:0:0:1,5:01000000:0x7000:0x7010:both:1:0:0:1,4:10000000:0x8000:0x9000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x1000,0x2000,0x3000,0x4000,0x5000,0x6000,0x7000,0x8000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both,read,both,both,read,both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router</name>
            <uniqueName>qsys_top_altera_merlin_router_181_ueryrxi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_master_agent.write_cp/router.sink</name>
                <end>router/sink</end>
                <start>a10_hps_h2f_lw_axi_master_agent/write_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router.src/a10_hps_h2f_lw_axi_master_wr_limiter.cmd_sink</name>
                <end>a10_hps_h2f_lw_axi_master_wr_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>00000001,00000010,00000100,00001000,00010000,00100000,01000000,10000000</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>1,2,6,3,7,0,5,4</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x1010,0x2010,0x3010,0x5000,0x5010,0x6010,0x7010,0x9000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>1:00000001:0x1000:0x1010:both:1:0:0:1,2:00000010:0x2000:0x2010:both:1:0:0:1,6:00000100:0x3000:0x3010:read:1:0:0:1,3:00001000:0x4000:0x5000:both:1:0:0:1,7:00010000:0x5000:0x5010:both:1:0:0:1,0:00100000:0x6000:0x6010:read:1:0:0:1,5:01000000:0x7000:0x7010:both:1:0:0:1,4:10000000:0x8000:0x9000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x1000,0x2000,0x3000,0x4000,0x5000,0x6000,0x7000,0x8000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both,read,both,both,read,both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_001</name>
            <uniqueName>qsys_top_altera_merlin_router_181_ueryrxi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>a10_hps_h2f_lw_axi_master_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_001.src/a10_hps_h2f_lw_axi_master_rd_limiter.cmd_sink</name>
                <end>a10_hps_h2f_lw_axi_master_rd_limiter/cmd_sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_002</name>
            <uniqueName>qsys_top_altera_merlin_router_181_ozphwri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_001.source0/router_002.sink</name>
                <end>router_002/sink</end>
                <start>agent_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_002.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_003</name>
            <uniqueName>qsys_top_altera_merlin_router_181_ozphwri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_003.source0/router_003.sink</name>
                <end>router_003/sink</end>
                <start>agent_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_003.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.router_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_004</name>
            <uniqueName>qsys_top_altera_merlin_router_181_ozphwri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_005.source0/router_004.sink</name>
                <end>router_004/sink</end>
                <start>agent_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_004.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.router_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>33</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_005</name>
            <uniqueName>qsys_top_altera_merlin_router_181_k5nnchi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_007.source0/router_005.sink</name>
                <end>router_005/sink</end>
                <start>agent_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_005.src/onchip_memory2_0_s1_rsp_width_adapter.sink</name>
                <end>onchip_memory2_0_s1_rsp_width_adapter/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.router_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_006</name>
            <uniqueName>qsys_top_altera_merlin_router_181_ozphwri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_009.source0/router_006.sink</name>
                <end>router_006/sink</end>
                <start>agent_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_006.src/rsp_demux_004.sink</name>
                <end>rsp_demux_004/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.router_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_007</name>
            <uniqueName>qsys_top_altera_merlin_router_181_ozphwri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_011.source0/router_007.sink</name>
                <end>router_007/sink</end>
                <start>agent_pipeline_011/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_007.clk</name>
                <end>router_007/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_007.clk_reset</name>
                <end>router_007/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_007.src/rsp_demux_005.sink</name>
                <end>rsp_demux_005/sink</end>
                <start>router_007/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.router_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_008</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_008</name>
            <uniqueName>qsys_top_altera_merlin_router_181_ozphwri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_013.source0/router_008.sink</name>
                <end>router_008/sink</end>
                <start>agent_pipeline_013/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_008.clk</name>
                <end>router_008/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_008.clk_reset</name>
                <end>router_008/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_008.src/rsp_demux_006.sink</name>
                <end>rsp_demux_006/sink</end>
                <start>router_008/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.router_008</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_009</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(93) domain(92:91) snoop(90:87) barrier(86:85) ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72:69) dest_id(68:66) src_id(65:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59:55) burst_type(54:53) burst_size(52:50) burstwrap(49:43) byte_cnt(42:36) trans_exclusive(35) trans_lock(34) trans_read(33) trans_write(32) trans_posted(31) trans_compressed_read(30) addr(29:9) byteen(8) data(7:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>33</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_009</name>
            <uniqueName>qsys_top_altera_merlin_router_181_k5nnchi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_015.source0/router_009.sink</name>
                <end>router_009/sink</end>
                <start>agent_pipeline_015/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/router_009.clk</name>
                <end>router_009/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/router_009.clk_reset</name>
                <end>router_009/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_009.src/onchip_memory2_1_s1_rsp_width_adapter.sink</name>
                <end>onchip_memory2_1_s1_rsp_width_adapter/sink</end>
                <start>router_009/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.router_009</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_181_ziay2ky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_002.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux.src0/mux_pipeline_016.sink0</name>
                <end>mux_pipeline_016/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux.src1/mux_pipeline_024.sink0</name>
                <end>mux_pipeline_024/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_181_ziay2ky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_003.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_001.src0/mux_pipeline_017.sink0</name>
                <end>mux_pipeline_017/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_001.src1/mux_pipeline_025.sink0</name>
                <end>mux_pipeline_025/sink0</end>
                <start>rsp_demux_001/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux_002</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_181_ziay2ky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_004.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_002.src0/mux_pipeline_018.sink0</name>
                <end>mux_pipeline_018/sink0</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_002.src1/mux_pipeline_026.sink0</name>
                <end>mux_pipeline_026/sink0</end>
                <start>rsp_demux_002/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.rsp_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux_003</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_181_ziay2ky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_003.clk</name>
                <end>rsp_demux_003/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_003.clk_reset</name>
                <end>rsp_demux_003/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_0_s1_rsp_width_adapter.src/rsp_demux_003.sink</name>
                <end>rsp_demux_003/sink</end>
                <start>onchip_memory2_0_s1_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_003.src0/mux_pipeline_019.sink0</name>
                <end>mux_pipeline_019/sink0</end>
                <start>rsp_demux_003/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_003.src1/mux_pipeline_027.sink0</name>
                <end>mux_pipeline_027/sink0</end>
                <start>rsp_demux_003/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.rsp_demux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux_004</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_181_ziay2ky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_004.clk</name>
                <end>rsp_demux_004/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_004.clk_reset</name>
                <end>rsp_demux_004/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_006.src/rsp_demux_004.sink</name>
                <end>rsp_demux_004/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_004.src0/mux_pipeline_020.sink0</name>
                <end>mux_pipeline_020/sink0</end>
                <start>rsp_demux_004/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_004.src1/mux_pipeline_028.sink0</name>
                <end>mux_pipeline_028/sink0</end>
                <start>rsp_demux_004/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.rsp_demux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux_005</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_181_ziay2ky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_005.clk</name>
                <end>rsp_demux_005/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_005.clk_reset</name>
                <end>rsp_demux_005/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_007.src/rsp_demux_005.sink</name>
                <end>rsp_demux_005/sink</end>
                <start>router_007/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_005.src0/mux_pipeline_021.sink0</name>
                <end>mux_pipeline_021/sink0</end>
                <start>rsp_demux_005/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_005.src1/mux_pipeline_029.sink0</name>
                <end>mux_pipeline_029/sink0</end>
                <start>rsp_demux_005/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.rsp_demux_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux_006</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_181_ziay2ky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_006.clk</name>
                <end>rsp_demux_006/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_006.clk_reset</name>
                <end>rsp_demux_006/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_008.src/rsp_demux_006.sink</name>
                <end>rsp_demux_006/sink</end>
                <start>router_008/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_006.src0/mux_pipeline_022.sink0</name>
                <end>mux_pipeline_022/sink0</end>
                <start>rsp_demux_006/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_006.src1/mux_pipeline_030.sink0</name>
                <end>mux_pipeline_030/sink0</end>
                <start>rsp_demux_006/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.rsp_demux_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux_007</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_181_ziay2ky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_demux_007.clk</name>
                <end>rsp_demux_007/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/rsp_demux_007.clk_reset</name>
                <end>rsp_demux_007/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>onchip_memory2_1_s1_rsp_width_adapter.src/rsp_demux_007.sink</name>
                <end>rsp_demux_007/sink</end>
                <start>onchip_memory2_1_s1_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_007.src0/mux_pipeline_023.sink0</name>
                <end>mux_pipeline_023/sink0</end>
                <start>rsp_demux_007/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_007.src1/mux_pipeline_031.sink0</name>
                <end>mux_pipeline_031/sink0</end>
                <start>rsp_demux_007/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.rsp_demux_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>rsp_mux</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_181_ecwpway</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_016.source0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>mux_pipeline_016/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_017.source0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>mux_pipeline_017/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_018.source0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>mux_pipeline_018/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_019.source0/rsp_mux.sink3</name>
                <end>rsp_mux/sink3</end>
                <start>mux_pipeline_019/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_020.source0/rsp_mux.sink4</name>
                <end>rsp_mux/sink4</end>
                <start>mux_pipeline_020/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_021.source0/rsp_mux.sink5</name>
                <end>rsp_mux/sink5</end>
                <start>mux_pipeline_021/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_022.source0/rsp_mux.sink6</name>
                <end>rsp_mux/sink6</end>
                <start>mux_pipeline_022/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_023.source0/rsp_mux.sink7</name>
                <end>rsp_mux/sink7</end>
                <start>mux_pipeline_023/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_mux.src/limiter_pipeline_001.sink0</name>
                <end>limiter_pipeline_001/sink0</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>rsp_mux_001</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_181_ecwpway</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>a10_hps_h2f_lw_axi_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_024.source0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>mux_pipeline_024/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_025.source0/rsp_mux_001.sink1</name>
                <end>rsp_mux_001/sink1</end>
                <start>mux_pipeline_025/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_026.source0/rsp_mux_001.sink2</name>
                <end>rsp_mux_001/sink2</end>
                <start>mux_pipeline_026/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_027.source0/rsp_mux_001.sink3</name>
                <end>rsp_mux_001/sink3</end>
                <start>mux_pipeline_027/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_028.source0/rsp_mux_001.sink4</name>
                <end>rsp_mux_001/sink4</end>
                <start>mux_pipeline_028/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_029.source0/rsp_mux_001.sink5</name>
                <end>rsp_mux_001/sink5</end>
                <start>mux_pipeline_029/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_030.source0/rsp_mux_001.sink6</name>
                <end>rsp_mux_001/sink6</end>
                <start>mux_pipeline_030/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mux_pipeline_031.source0/rsp_mux_001.sink7</name>
                <end>rsp_mux_001/sink7</end>
                <start>mux_pipeline_031/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_mux_001.src/limiter_pipeline_003.sink0</name>
                <end>limiter_pipeline_003/sink0</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">start_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>start_s1_agent</name>
            <uniqueName>qsys_top_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>agent_pipeline_008.source0/start_s1_agent.cp</name>
                <end>start_s1_agent/cp</end>
                <start>agent_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/start_s1_agent.clk</name>
                <end>start_s1_agent/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/start_s1_agent.clk_reset</name>
                <end>start_s1_agent/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0</name>
                <end>start_s1_translator/avalon_universal_slave_0</end>
                <start>start_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>start_s1_agent.rdata_fifo_src/start_s1_agent_rdata_fifo.in</name>
                <end>start_s1_agent_rdata_fifo/in</end>
                <start>start_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>start_s1_agent.rf_source/start_s1_agent_rsp_fifo.in</name>
                <end>start_s1_agent_rsp_fifo/in</end>
                <start>start_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>start_s1_agent.rp/agent_pipeline_009.sink0</name>
                <end>agent_pipeline_009/sink0</end>
                <start>start_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>start_s1_agent_rdata_fifo.out/start_s1_agent.rdata_fifo_sink</name>
                <end>start_s1_agent/rdata_fifo_sink</end>
                <start>start_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>start_s1_agent_rsp_fifo.out/start_s1_agent.rf_sink</name>
                <end>start_s1_agent/rf_sink</end>
                <start>start_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.start_s1_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">start_s1_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>start_s1_agent_rdata_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/start_s1_agent_rdata_fifo.clk</name>
                <end>start_s1_agent_rdata_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/start_s1_agent_rdata_fifo.clk_reset</name>
                <end>start_s1_agent_rdata_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>start_s1_agent.rdata_fifo_src/start_s1_agent_rdata_fifo.in</name>
                <end>start_s1_agent_rdata_fifo/in</end>
                <start>start_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>start_s1_agent_rdata_fifo.out/start_s1_agent.rdata_fifo_sink</name>
                <end>start_s1_agent/rdata_fifo_sink</end>
                <start>start_s1_agent_rdata_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.start_s1_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">start_s1_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>start_s1_agent_rsp_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_181_hseo73i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/start_s1_agent_rsp_fifo.clk</name>
                <end>start_s1_agent_rsp_fifo/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/start_s1_agent_rsp_fifo.clk_reset</name>
                <end>start_s1_agent_rsp_fifo/clk_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>start_s1_agent.rf_source/start_s1_agent_rsp_fifo.in</name>
                <end>start_s1_agent_rsp_fifo/in</end>
                <start>start_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>start_s1_agent_rsp_fifo.out/start_s1_agent.rf_sink</name>
                <end>start_s1_agent/rf_sink</end>
                <start>start_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.start_s1_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">start_s1_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(120) domain(119:118) snoop(117:114) barrier(113:112) ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99:96) dest_id(95:93) src_id(92:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>start_s1_burst_adapter</name>
            <uniqueName>qsys_top_altera_merlin_burst_adapter_181_bbevf7i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_004.src/start_s1_burst_adapter.sink0</name>
                <end>start_s1_burst_adapter/sink0</end>
                <start>cmd_mux_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/start_s1_burst_adapter.cr0</name>
                <end>start_s1_burst_adapter/cr0</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/start_s1_burst_adapter.cr0_reset</name>
                <end>start_s1_burst_adapter/cr0_reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>start_s1_burst_adapter.source0/agent_pipeline_008.sink0</name>
                <end>agent_pipeline_008/sink0</end>
                <start>start_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.start_s1_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">start_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>130000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>21</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>start_s1_translator</name>
            <uniqueName>qsys_top_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>130000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>iopll_0_outclk0_clock_bridge.out_clk/start_s1_translator.clk</name>
                <end>start_s1_translator/clk</end>
                <start>iopll_0_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>num1_reset_reset_bridge.out_reset/start_s1_translator.reset</name>
                <end>start_s1_translator/reset</end>
                <start>num1_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>start_s1_agent.m0/start_s1_translator.avalon_universal_slave_0</name>
                <end>start_s1_translator/avalon_universal_slave_0</end>
                <start>start_s1_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.start_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">num1</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>clockRate</name>
            <value>130000000</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;s1&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;2&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;write_n&lt;/name&gt;&#xa;                        &lt;role&gt;write_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;chipselect&lt;/name&gt;&#xa;                        &lt;role&gt;chipselect&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;NATIVE&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;                &lt;cmsisInfo&gt;&#xa;                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version="1.0" encoding="utf-8"?&amp;gt;    &#xa;&amp;lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" &amp;gt;&#xa;  &amp;lt;peripherals&amp;gt;&#xa;   &amp;lt;peripheral&amp;gt;&#xa;      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; &#xa;      &amp;lt;addressBlock&amp;gt;&#xa;        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;&#xa;        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;&#xa;      &amp;lt;/addressBlock&amp;gt;&#xa;      &amp;lt;registers&amp;gt;&#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;&#xa;           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;&#xa;         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt;            &#xa;    &amp;lt;/registers&amp;gt;&#xa;   &amp;lt;/peripheral&amp;gt;&#xa;  &amp;lt;/peripherals&amp;gt;&#xa;&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;&#xa;                    &lt;addressGroup&gt;&lt;/addressGroup&gt;&#xa;                    &lt;cmsisVars/&gt;&#xa;                &lt;/cmsisInfo&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;external_connection&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;out_port&lt;/name&gt;&#xa;                        &lt;role&gt;export&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_avalon_pio&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;PIO (Parallel I/O) Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;clockRate&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;clk&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;s1&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s1' start='0x0' end='0x10' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;num1&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;num1&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;num1&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;num1&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;num1&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;num1&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;num1&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/num1.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CAPTURE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;32&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DO_TEST_BENCH_WIRING&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DRIVEN_SIM_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.EDGE_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.FREQ&lt;/key&gt;&#xa;            &lt;value&gt;150000000&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_IN&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_OUT&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_TRI&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.IRQ_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.RESET_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;&#xa;            &lt;value&gt;altr,pio-1.0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;&#xa;            &lt;value&gt;gpio&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;&#xa;            &lt;value&gt;pio&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.altr,gpio-bank-width&lt;/key&gt;&#xa;            &lt;value&gt;32&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.resetvalue&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;&#xa;            &lt;value&gt;altr&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;    &lt;/assignmentValueMap&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>num1</name>
        <uniqueName>num1</uniqueName>
        <fixedName>num1</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>num1/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>num1/s1</end>
            <start>mm_interconnect_0/num1_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>num1/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.num1</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">num2</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>clockRate</name>
            <value>130000000</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;s1&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;2&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;write_n&lt;/name&gt;&#xa;                        &lt;role&gt;write_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;chipselect&lt;/name&gt;&#xa;                        &lt;role&gt;chipselect&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;NATIVE&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;                &lt;cmsisInfo&gt;&#xa;                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version="1.0" encoding="utf-8"?&amp;gt;    &#xa;&amp;lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" &amp;gt;&#xa;  &amp;lt;peripherals&amp;gt;&#xa;   &amp;lt;peripheral&amp;gt;&#xa;      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; &#xa;      &amp;lt;addressBlock&amp;gt;&#xa;        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;&#xa;        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;&#xa;      &amp;lt;/addressBlock&amp;gt;&#xa;      &amp;lt;registers&amp;gt;&#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;&#xa;           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;&#xa;         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt;            &#xa;    &amp;lt;/registers&amp;gt;&#xa;   &amp;lt;/peripheral&amp;gt;&#xa;  &amp;lt;/peripherals&amp;gt;&#xa;&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;&#xa;                    &lt;addressGroup&gt;&lt;/addressGroup&gt;&#xa;                    &lt;cmsisVars/&gt;&#xa;                &lt;/cmsisInfo&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;external_connection&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;out_port&lt;/name&gt;&#xa;                        &lt;role&gt;export&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_avalon_pio&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;PIO (Parallel I/O) Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;clockRate&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;clk&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;s1&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s1' start='0x0' end='0x10' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;num1&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;num1&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;num1&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;num1&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;num1&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;num1&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;num1&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/num1.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CAPTURE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;32&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DO_TEST_BENCH_WIRING&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DRIVEN_SIM_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.EDGE_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.FREQ&lt;/key&gt;&#xa;            &lt;value&gt;150000000&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_IN&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_OUT&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_TRI&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.IRQ_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.RESET_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;&#xa;            &lt;value&gt;altr,pio-1.0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;&#xa;            &lt;value&gt;gpio&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;&#xa;            &lt;value&gt;pio&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.altr,gpio-bank-width&lt;/key&gt;&#xa;            &lt;value&gt;32&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.resetvalue&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;&#xa;            &lt;value&gt;altr&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;    &lt;/assignmentValueMap&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>num2</name>
        <uniqueName>num1</uniqueName>
        <fixedName>num1</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>num2/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>num2/s1</end>
            <start>mm_interconnect_0/num2_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>num2/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.num2</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">onchip_memory2_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>autoInitializationFileName</name>
            <value>qsys_top_onchip_memory2_0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk1&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;s1&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;12&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clken&lt;/name&gt;&#xa;                        &lt;role&gt;clken&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;chipselect&lt;/name&gt;&#xa;                        &lt;role&gt;chipselect&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;write&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;DYNAMIC&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4096&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4096&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;true&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset1&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset&lt;/name&gt;&#xa;                        &lt;role&gt;reset&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset_req&lt;/name&gt;&#xa;                        &lt;role&gt;reset_req&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;s2&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;address2&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;12&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;chipselect2&lt;/name&gt;&#xa;                        &lt;role&gt;chipselect&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clken2&lt;/name&gt;&#xa;                        &lt;role&gt;clken&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;write2&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;readdata2&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;writedata2&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;DYNAMIC&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4096&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk2&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset2&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4096&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;true&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk2&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk2&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset2&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset2&lt;/name&gt;&#xa;                        &lt;role&gt;reset&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset_req2&lt;/name&gt;&#xa;                        &lt;role&gt;reset_req&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk2&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_avalon_onchip_memory2&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;On-Chip Memory (RAM or ROM) Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;autoInitializationFileName&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;deviceFamily&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;deviceFeatures&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_FEATURES&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;s1&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s1' start='0x0' end='0x1000' datawidth='8' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;12&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;s2&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;s2&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s2' start='0x0' end='0x1000' datawidth='8' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;12&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>deviceFamily</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>deviceFeatures</name>
            <value>ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 0 HAS_SPEED_GRADE_OFFSET 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_REVE_SILICON 0 IS_SDM_LITE 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_CLOCK_REGION 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_SUPPORTS_VID_CALC 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DSPF_ROUTING_MODELS 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_TIMING_ROUTING_DELAYS 0 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;qsys_top_onchip_memory2_0&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_onchip_memory2_0&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_onchip_memory2_0&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_onchip_memory2_0&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_onchip_memory2_0&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_onchip_memory2_0&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_onchip_memory2_0&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/qsys_top_onchip_memory2_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CONTENTS_INFO&lt;/key&gt;&#xa;            &lt;value&gt;""&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DUAL_PORT&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;AUTO&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.INIT_CONTENTS_FILE&lt;/key&gt;&#xa;            &lt;value&gt;qsys_top_onchip_memory2_0_onchip_memory2_0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.INIT_MEM_CONTENT&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.INSTANCE_ID&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.RAM_BLOCK_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;AUTO&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.READ_DURING_WRITE_MODE&lt;/key&gt;&#xa;            &lt;value&gt;DONT_CARE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.SINGLE_CLOCK_OP&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.SIZE_MULTIPLE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.SIZE_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;4096&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.WRITABLE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR&lt;/key&gt;&#xa;            &lt;value&gt;SIM_DIR&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_DAT_SYM&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_HEX&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.HAS_BYTE_LANE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.HEX_INSTALL_DIR&lt;/key&gt;&#xa;            &lt;value&gt;QPF_DIR&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;8&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_FILENAME&lt;/key&gt;&#xa;            &lt;value&gt;qsys_top_onchip_memory2_0_onchip_memory2_0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;postgeneration.simulation.init_file.param_name&lt;/key&gt;&#xa;            &lt;value&gt;INIT_FILE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;postgeneration.simulation.init_file.type&lt;/key&gt;&#xa;            &lt;value&gt;MEM_INIT&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;    &lt;/assignmentValueMap&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>onchip_memory2_0</name>
        <uniqueName>qsys_top_onchip_memory2_0</uniqueName>
        <fixedName>qsys_top_onchip_memory2_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>onchip_memory2_0/clk1</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>onchip_memory2_0/clk2</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>onchip_memory2_0/s1</end>
            <start>mm_interconnect_0/onchip_memory2_0_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>onchip_memory2_0/reset1</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>onchip_memory2_0/reset2</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.onchip_memory2_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">onchip_memory2_1</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>autoInitializationFileName</name>
            <value>qsys_top_onchip_memory2_1</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk1&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;s1&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;12&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clken&lt;/name&gt;&#xa;                        &lt;role&gt;clken&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;chipselect&lt;/name&gt;&#xa;                        &lt;role&gt;chipselect&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;write&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;DYNAMIC&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4096&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4096&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;true&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset1&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset&lt;/name&gt;&#xa;                        &lt;role&gt;reset&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset_req&lt;/name&gt;&#xa;                        &lt;role&gt;reset_req&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;s2&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;address2&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;12&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;chipselect2&lt;/name&gt;&#xa;                        &lt;role&gt;chipselect&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clken2&lt;/name&gt;&#xa;                        &lt;role&gt;clken&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;write2&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;readdata2&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;writedata2&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;DYNAMIC&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4096&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk2&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset2&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4096&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;true&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk2&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk2&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset2&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset2&lt;/name&gt;&#xa;                        &lt;role&gt;reset&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset_req2&lt;/name&gt;&#xa;                        &lt;role&gt;reset_req&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk2&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_avalon_onchip_memory2&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;On-Chip Memory (RAM or ROM) Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;autoInitializationFileName&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;deviceFamily&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;deviceFeatures&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_FEATURES&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;s1&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s1' start='0x0' end='0x1000' datawidth='8' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;12&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;s2&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;s2&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s2' start='0x0' end='0x1000' datawidth='8' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;12&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>deviceFamily</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>deviceFeatures</name>
            <value>ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 0 HAS_SPEED_GRADE_OFFSET 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_REVE_SILICON 0 IS_SDM_LITE 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_CLOCK_REGION 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_SUPPORTS_VID_CALC 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DSPF_ROUTING_MODELS 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_TIMING_ROUTING_DELAYS 0 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;qsys_top_onchip_memory2_1&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_onchip_memory2_1&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_onchip_memory2_1&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_onchip_memory2_1&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_onchip_memory2_1&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_onchip_memory2_1&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_onchip_memory2_1&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/qsys_top_onchip_memory2_1.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CONTENTS_INFO&lt;/key&gt;&#xa;            &lt;value&gt;""&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DUAL_PORT&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;AUTO&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.INIT_CONTENTS_FILE&lt;/key&gt;&#xa;            &lt;value&gt;qsys_top_onchip_memory2_1_onchip_memory2_1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.INIT_MEM_CONTENT&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.INSTANCE_ID&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.RAM_BLOCK_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;AUTO&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.READ_DURING_WRITE_MODE&lt;/key&gt;&#xa;            &lt;value&gt;DONT_CARE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.SINGLE_CLOCK_OP&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.SIZE_MULTIPLE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.SIZE_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;4096&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.WRITABLE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR&lt;/key&gt;&#xa;            &lt;value&gt;SIM_DIR&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_DAT_SYM&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_HEX&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.HAS_BYTE_LANE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.HEX_INSTALL_DIR&lt;/key&gt;&#xa;            &lt;value&gt;QPF_DIR&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;8&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_FILENAME&lt;/key&gt;&#xa;            &lt;value&gt;qsys_top_onchip_memory2_1_onchip_memory2_1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;postgeneration.simulation.init_file.param_name&lt;/key&gt;&#xa;            &lt;value&gt;INIT_FILE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;postgeneration.simulation.init_file.type&lt;/key&gt;&#xa;            &lt;value&gt;MEM_INIT&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;    &lt;/assignmentValueMap&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>onchip_memory2_1</name>
        <uniqueName>qsys_top_onchip_memory2_1</uniqueName>
        <fixedName>qsys_top_onchip_memory2_1</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>onchip_memory2_1/clk1</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>onchip_memory2_1/clk2</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>onchip_memory2_1/s1</end>
            <start>mm_interconnect_0/onchip_memory2_1_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>onchip_memory2_1/reset1</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>onchip_memory2_1/reset2</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.onchip_memory2_1</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">reset_pio</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>clockRate</name>
            <value>130000000</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;s1&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;2&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;write_n&lt;/name&gt;&#xa;                        &lt;role&gt;write_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;chipselect&lt;/name&gt;&#xa;                        &lt;role&gt;chipselect&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;NATIVE&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;                &lt;cmsisInfo&gt;&#xa;                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version="1.0" encoding="utf-8"?&amp;gt;    &#xa;&amp;lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" &amp;gt;&#xa;  &amp;lt;peripherals&amp;gt;&#xa;   &amp;lt;peripheral&amp;gt;&#xa;      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; &#xa;      &amp;lt;addressBlock&amp;gt;&#xa;        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;&#xa;        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;&#xa;      &amp;lt;/addressBlock&amp;gt;&#xa;      &amp;lt;registers&amp;gt;&#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;&#xa;           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;&#xa;         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt;            &#xa;    &amp;lt;/registers&amp;gt;&#xa;   &amp;lt;/peripheral&amp;gt;&#xa;  &amp;lt;/peripherals&amp;gt;&#xa;&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;&#xa;                    &lt;addressGroup&gt;&lt;/addressGroup&gt;&#xa;                    &lt;cmsisVars/&gt;&#xa;                &lt;/cmsisInfo&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;external_connection&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;out_port&lt;/name&gt;&#xa;                        &lt;role&gt;export&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_avalon_pio&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;PIO (Parallel I/O) Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;clockRate&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;clk&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;s1&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s1' start='0x0' end='0x10' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;reset_pio&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;reset_pio&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;reset_pio&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;reset_pio&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;reset_pio&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;reset_pio&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;reset_pio&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/reset_pio.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CAPTURE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DO_TEST_BENCH_WIRING&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DRIVEN_SIM_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.EDGE_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.FREQ&lt;/key&gt;&#xa;            &lt;value&gt;150000000&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_IN&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_OUT&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_TRI&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.IRQ_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.RESET_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;&#xa;            &lt;value&gt;altr,pio-1.0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;&#xa;            &lt;value&gt;gpio&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;&#xa;            &lt;value&gt;pio&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.altr,gpio-bank-width&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.resetvalue&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;&#xa;            &lt;value&gt;altr&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;    &lt;/assignmentValueMap&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>reset_pio</name>
        <uniqueName>reset_pio</uniqueName>
        <fixedName>reset_pio</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>reset_pio/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>reset_pio/s1</end>
            <start>mm_interconnect_0/reset_pio_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>reset_pio/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.reset_pio</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">result</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>clockRate</name>
            <value>130000000</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;s1&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;2&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;NATIVE&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;                &lt;cmsisInfo&gt;&#xa;                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version="1.0" encoding="utf-8"?&amp;gt;    &#xa;&amp;lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" &amp;gt;&#xa;  &amp;lt;peripherals&amp;gt;&#xa;   &amp;lt;peripheral&amp;gt;&#xa;      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; &#xa;      &amp;lt;addressBlock&amp;gt;&#xa;        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;&#xa;        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;&#xa;      &amp;lt;/addressBlock&amp;gt;&#xa;      &amp;lt;registers&amp;gt;&#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;&#xa;           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;&#xa;         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt;            &#xa;    &amp;lt;/registers&amp;gt;&#xa;   &amp;lt;/peripheral&amp;gt;&#xa;  &amp;lt;/peripherals&amp;gt;&#xa;&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;&#xa;                    &lt;addressGroup&gt;&lt;/addressGroup&gt;&#xa;                    &lt;cmsisVars/&gt;&#xa;                &lt;/cmsisInfo&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;external_connection&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;in_port&lt;/name&gt;&#xa;                        &lt;role&gt;export&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_avalon_pio&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;PIO (Parallel I/O) Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;clockRate&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;clk&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;s1&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s1' start='0x0' end='0x10' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;result&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;result&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;result&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;result&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;result&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;result&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;result&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/result.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CAPTURE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;32&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DO_TEST_BENCH_WIRING&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DRIVEN_SIM_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.EDGE_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.FREQ&lt;/key&gt;&#xa;            &lt;value&gt;150000000&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_IN&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_OUT&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_TRI&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.IRQ_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.RESET_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;&#xa;            &lt;value&gt;altr,pio-1.0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;&#xa;            &lt;value&gt;gpio&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;&#xa;            &lt;value&gt;pio&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.altr,gpio-bank-width&lt;/key&gt;&#xa;            &lt;value&gt;32&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.resetvalue&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;&#xa;            &lt;value&gt;altr&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;    &lt;/assignmentValueMap&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>result</name>
        <uniqueName>result</uniqueName>
        <fixedName>result</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>result/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>result/s1</end>
            <start>mm_interconnect_0/result_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>result/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.result</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_bdg</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>130000000</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;in_reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;in_reset&lt;/name&gt;&#xa;                        &lt;role&gt;reset&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;out_reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;out_reset&lt;/name&gt;&#xa;                        &lt;role&gt;reset&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedDirectReset&lt;/key&gt;&#xa;                            &lt;value&gt;in_reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedResetSinks&lt;/key&gt;&#xa;                            &lt;value&gt;in_reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_reset_bridge&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;clk&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;rst_bdg&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;rst_bdg&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;rst_bdg&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;rst_bdg&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;rst_bdg&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;rst_bdg&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;rst_bdg&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/rst_bdg.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap/&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>rst_bdg</name>
        <uniqueName>rst_bdg</uniqueName>
        <fixedName>rst_bdg</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_bdg/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_bdg/in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.rst_bdg</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>18.1</version>
        <name>rst_controller</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_controller/reset_in0</end>
            <start>a10_hps/h2f_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_controller/clk</end>
            <start>iopll_0/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>a10_hps/f2h_axi_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>a10_hps/f2sdram0_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>a10_hps/f2sdram2_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>a10_hps/h2f_axi_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>a10_hps/h2f_lw_axi_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>mm_interconnect_0/a10_hps_h2f_lw_axi_reset_reset_bridge_in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_bdg/in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_controller/reset_in1</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.rst_controller</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_001</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>18.1</version>
        <name>rst_controller_001</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_controller_001/clk</end>
            <start>iopll_0/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>onchip_memory2_0/reset1</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>onchip_memory2_0/reset2</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>onchip_memory2_1/reset1</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>onchip_memory2_1/reset2</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_translator/in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_controller_001/reset_in0</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.rst_controller_001</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_in</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>130000000</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;in_reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;in_reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;out_reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;out_reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedDirectReset&lt;/key&gt;&#xa;                            &lt;value&gt;in_reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedResetSinks&lt;/key&gt;&#xa;                            &lt;value&gt;in_reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_reset_bridge&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;clk&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;rst_in&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;rst_in&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;rst_in&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;rst_in&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/rst_in.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap/&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>rst_in</name>
        <uniqueName>rst_in</uniqueName>
        <fixedName>rst_in</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_in/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>emif_hps/global_reset_reset_sink</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>iopll_0/reset</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_controller/reset_in1</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_controller_001/reset_in0</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.rst_in</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_translator</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ACTIVE_LOW_RESET</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_INPUT_ENABLE</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNCHRONOUS_EDGES</name>
            <value>deassert</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_translator</className>
        <version>18.1</version>
        <name>rst_translator</name>
        <uniqueName>qsys_top_altera_reset_translator_181_6afjw4y</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_translator/clk</end>
            <start>iopll_0/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_translator/in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>completed/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>mm_interconnect_0/num1_reset_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>num1/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>num2/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>reset_pio/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>result/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>start/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.rst_translator</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">start</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>clockRate</name>
            <value>130000000</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;s1&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;2&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;write_n&lt;/name&gt;&#xa;                        &lt;role&gt;write_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;chipselect&lt;/name&gt;&#xa;                        &lt;role&gt;chipselect&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;NATIVE&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;                &lt;cmsisInfo&gt;&#xa;                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version="1.0" encoding="utf-8"?&amp;gt;    &#xa;&amp;lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" &amp;gt;&#xa;  &amp;lt;peripherals&amp;gt;&#xa;   &amp;lt;peripheral&amp;gt;&#xa;      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; &#xa;      &amp;lt;addressBlock&amp;gt;&#xa;        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;&#xa;        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;&#xa;      &amp;lt;/addressBlock&amp;gt;&#xa;      &amp;lt;registers&amp;gt;&#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;&#xa;           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;&#xa;         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt; &#xa;        &amp;lt;register&amp;gt;     &#xa;         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  &#xa;         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;&#xa;         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;&#xa;         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;&#xa;         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;&#xa;         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; &#xa;         &amp;lt;fields&amp;gt;&#xa;           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;&#xa;            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;&#xa;            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;&#xa;            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;&#xa;            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;&#xa;        &amp;lt;/field&amp;gt;&#xa;       &amp;lt;/fields&amp;gt;&#xa;     &amp;lt;/register&amp;gt;            &#xa;    &amp;lt;/registers&amp;gt;&#xa;   &amp;lt;/peripheral&amp;gt;&#xa;  &amp;lt;/peripherals&amp;gt;&#xa;&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;&#xa;                    &lt;addressGroup&gt;&lt;/addressGroup&gt;&#xa;                    &lt;cmsisVars/&gt;&#xa;                &lt;/cmsisInfo&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;external_connection&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;out_port&lt;/name&gt;&#xa;                        &lt;role&gt;export&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_avalon_pio&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;PIO (Parallel I/O) Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;clockRate&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;clk&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;130000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;s1&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s1' start='0x0' end='0x10' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;qsys_top_pio_0&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_pio_0&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_pio_0&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_pio_0&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_pio_0&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;qsys_top_pio_0&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;qsys_top_pio_0&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/qsys_top_pio_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CAPTURE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DO_TEST_BENCH_WIRING&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DRIVEN_SIM_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.EDGE_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.FREQ&lt;/key&gt;&#xa;            &lt;value&gt;150000000&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_IN&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_OUT&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.HAS_TRI&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.IRQ_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;NONE&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.RESET_VALUE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;&#xa;            &lt;value&gt;altr,pio-1.0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;&#xa;            &lt;value&gt;gpio&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;&#xa;            &lt;value&gt;pio&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.altr,gpio-bank-width&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.resetvalue&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;&#xa;            &lt;value&gt;altr&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;    &lt;/assignmentValueMap&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>start</name>
        <uniqueName>qsys_top_pio_0</uniqueName>
        <fixedName>qsys_top_pio_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>130000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>start/clk</end>
            <start>clock_bridge_0/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>start/s1</end>
            <start>mm_interconnect_0/start_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>start/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.start</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>