#! /Users/yatagaclapotk/Programs/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-17-g30123f894)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x126f20210 .scope module, "register_and_alu" "register_and_alu" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 14 "control";
    .port_info 3 /OUTPUT 4 "out";
P_0x126f05ad0 .param/l "CTRLWORD" 0 2 3, +C4<00000000000000000000000000001110>;
P_0x126f05b10 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000000100>;
L_0x126f34880 .functor BUFZ 4, v0x126f33e60_0, C4<0000>, C4<0000>, C4<0000>;
v0x126f33f70_0 .var "A", 3 0;
v0x126f34020_0 .var "B", 3 0;
v0x126f340d0 .array "alu_out", 7 0, 3 0;
v0x126f342a0_0 .net "alu_out_1", 3 0, v0x126f33e60_0;  1 drivers
o0x128040010 .functor BUFZ 1, c4<z>; HiZ drive
v0x126f34350_0 .net "clk", 0 0, o0x128040010;  0 drivers
o0x128040880 .functor BUFZ 14, c4<zzzzzzzzzzzzzz>; HiZ drive
v0x126f34420_0 .net "control", 13 0, o0x128040880;  0 drivers
o0x1280408b0 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x126f344b0_0 .net "in", 3 0, o0x1280408b0;  0 drivers
v0x126f34540_0 .net "out", 3 0, L_0x126f34880;  1 drivers
v0x126f345d0 .array "regs_out", 6 0;
v0x126f345d0_0 .net v0x126f345d0 0, 3 0, v0x126f318e0_0; 1 drivers
v0x126f345d0_1 .net v0x126f345d0 1, 3 0, v0x126f31e10_0; 1 drivers
v0x126f345d0_2 .net v0x126f345d0 2, 3 0, v0x126f32370_0; 1 drivers
v0x126f345d0_3 .net v0x126f345d0 3, 3 0, v0x126f32880_0; 1 drivers
v0x126f345d0_4 .net v0x126f345d0 4, 3 0, v0x126f32dc0_0; 1 drivers
v0x126f345d0_5 .net v0x126f345d0 5, 3 0, v0x126f33320_0; 1 drivers
v0x126f345d0_6 .net v0x126f345d0 6, 3 0, v0x126f33840_0; 1 drivers
E_0x126f1ba60/0 .event anyedge, v0x126f34420_0, v0x126f344b0_0, v0x126f318e0_0, v0x126f31e10_0;
E_0x126f1ba60/1 .event anyedge, v0x126f32370_0, v0x126f32880_0, v0x126f32dc0_0, v0x126f33320_0;
E_0x126f1ba60/2 .event anyedge, v0x126f33840_0;
E_0x126f1ba60 .event/or E_0x126f1ba60/0, E_0x126f1ba60/1, E_0x126f1ba60/2;
E_0x126f068f0 .event anyedge, v0x126f34420_0, v0x126f33e60_0;
L_0x126f347c0 .part o0x128040880, 0, 5;
S_0x126f24550 .scope module, "R1" "register" 2 31, 2 71 0, S_0x126f20210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /OUTPUT 4 "out";
P_0x126f05eb0 .param/l "WIDTH" 0 2 72, +C4<00000000000000000000000000000100>;
v0x126f1d3f0_0 .net "clk", 0 0, o0x128040010;  alias, 0 drivers
v0x126f340d0_1 .array/port v0x126f340d0, 1;
v0x126f31840_0 .net "in", 3 0, v0x126f340d0_1;  1 drivers
v0x126f318e0_0 .var "out", 3 0;
E_0x126f07850 .event posedge, v0x126f1d3f0_0;
S_0x126f31980 .scope module, "R2" "register" 2 32, 2 71 0, S_0x126f20210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /OUTPUT 4 "out";
P_0x126f31b50 .param/l "WIDTH" 0 2 72, +C4<00000000000000000000000000000100>;
v0x126f31cd0_0 .net "clk", 0 0, o0x128040010;  alias, 0 drivers
v0x126f340d0_2 .array/port v0x126f340d0, 2;
v0x126f31d80_0 .net "in", 3 0, v0x126f340d0_2;  1 drivers
v0x126f31e10_0 .var "out", 3 0;
S_0x126f31eb0 .scope module, "R3" "register" 2 33, 2 71 0, S_0x126f20210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /OUTPUT 4 "out";
P_0x126f32070 .param/l "WIDTH" 0 2 72, +C4<00000000000000000000000000000100>;
v0x126f32210_0 .net "clk", 0 0, o0x128040010;  alias, 0 drivers
v0x126f340d0_3 .array/port v0x126f340d0, 3;
v0x126f322e0_0 .net "in", 3 0, v0x126f340d0_3;  1 drivers
v0x126f32370_0 .var "out", 3 0;
S_0x126f32400 .scope module, "R4" "register" 2 34, 2 71 0, S_0x126f20210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /OUTPUT 4 "out";
P_0x126f325c0 .param/l "WIDTH" 0 2 72, +C4<00000000000000000000000000000100>;
v0x126f32740_0 .net "clk", 0 0, o0x128040010;  alias, 0 drivers
v0x126f340d0_4 .array/port v0x126f340d0, 4;
v0x126f327e0_0 .net "in", 3 0, v0x126f340d0_4;  1 drivers
v0x126f32880_0 .var "out", 3 0;
S_0x126f32920 .scope module, "R5" "register" 2 35, 2 71 0, S_0x126f20210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /OUTPUT 4 "out";
P_0x126f32b20 .param/l "WIDTH" 0 2 72, +C4<00000000000000000000000000000100>;
v0x126f32c80_0 .net "clk", 0 0, o0x128040010;  alias, 0 drivers
v0x126f340d0_5 .array/port v0x126f340d0, 5;
v0x126f32d20_0 .net "in", 3 0, v0x126f340d0_5;  1 drivers
v0x126f32dc0_0 .var "out", 3 0;
S_0x126f32ea0 .scope module, "R6" "register" 2 36, 2 71 0, S_0x126f20210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /OUTPUT 4 "out";
P_0x126f33060 .param/l "WIDTH" 0 2 72, +C4<00000000000000000000000000000100>;
v0x126f331e0_0 .net "clk", 0 0, o0x128040010;  alias, 0 drivers
v0x126f340d0_6 .array/port v0x126f340d0, 6;
v0x126f33280_0 .net "in", 3 0, v0x126f340d0_6;  1 drivers
v0x126f33320_0 .var "out", 3 0;
S_0x126f333c0 .scope module, "R7" "register" 2 37, 2 71 0, S_0x126f20210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /OUTPUT 4 "out";
P_0x126f33580 .param/l "WIDTH" 0 2 72, +C4<00000000000000000000000000000100>;
v0x126f33700_0 .net "clk", 0 0, o0x128040010;  alias, 0 drivers
v0x126f340d0_7 .array/port v0x126f340d0, 7;
v0x126f337a0_0 .net "in", 3 0, v0x126f340d0_7;  1 drivers
v0x126f33840_0 .var "out", 3 0;
S_0x126f338e0 .scope module, "l" "alu" 2 64, 2 86 0, S_0x126f20210;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 5 "control";
    .port_info 3 /OUTPUT 4 "out";
P_0x126f33aa0 .param/l "WIDTH" 0 2 87, +C4<00000000000000000000000000000100>;
v0x126f33c30_0 .net "A", 3 0, v0x126f33f70_0;  1 drivers
v0x126f33cf0_0 .net "B", 3 0, v0x126f34020_0;  1 drivers
v0x126f33da0_0 .net "control", 4 0, L_0x126f347c0;  1 drivers
v0x126f33e60_0 .var "out", 3 0;
E_0x126f33bc0 .event anyedge, v0x126f33da0_0, v0x126f33c30_0, v0x126f33cf0_0;
    .scope S_0x126f24550;
T_0 ;
    %wait E_0x126f07850;
    %load/vec4 v0x126f31840_0;
    %assign/vec4 v0x126f318e0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x126f31980;
T_1 ;
    %wait E_0x126f07850;
    %load/vec4 v0x126f31d80_0;
    %assign/vec4 v0x126f31e10_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x126f31eb0;
T_2 ;
    %wait E_0x126f07850;
    %load/vec4 v0x126f322e0_0;
    %assign/vec4 v0x126f32370_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x126f32400;
T_3 ;
    %wait E_0x126f07850;
    %load/vec4 v0x126f327e0_0;
    %assign/vec4 v0x126f32880_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x126f32920;
T_4 ;
    %wait E_0x126f07850;
    %load/vec4 v0x126f32d20_0;
    %assign/vec4 v0x126f32dc0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x126f32ea0;
T_5 ;
    %wait E_0x126f07850;
    %load/vec4 v0x126f33280_0;
    %assign/vec4 v0x126f33320_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x126f333c0;
T_6 ;
    %wait E_0x126f07850;
    %load/vec4 v0x126f337a0_0;
    %assign/vec4 v0x126f33840_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x126f338e0;
T_7 ;
    %wait E_0x126f33bc0;
    %load/vec4 v0x126f33da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v0x126f33c30_0;
    %store/vec4 v0x126f33e60_0, 0, 4;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v0x126f33c30_0;
    %addi 1, 0, 4;
    %store/vec4 v0x126f33e60_0, 0, 4;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0x126f33c30_0;
    %load/vec4 v0x126f33cf0_0;
    %add;
    %store/vec4 v0x126f33e60_0, 0, 4;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0x126f33c30_0;
    %load/vec4 v0x126f33cf0_0;
    %sub;
    %store/vec4 v0x126f33e60_0, 0, 4;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0x126f33c30_0;
    %subi 1, 0, 4;
    %store/vec4 v0x126f33e60_0, 0, 4;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0x126f33c30_0;
    %load/vec4 v0x126f33cf0_0;
    %and;
    %store/vec4 v0x126f33e60_0, 0, 4;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0x126f33c30_0;
    %load/vec4 v0x126f33cf0_0;
    %or;
    %store/vec4 v0x126f33e60_0, 0, 4;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0x126f33c30_0;
    %load/vec4 v0x126f33cf0_0;
    %xor;
    %store/vec4 v0x126f33e60_0, 0, 4;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0x126f33c30_0;
    %inv;
    %store/vec4 v0x126f33e60_0, 0, 4;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0x126f33c30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x126f33e60_0, 0, 4;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x126f33c30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126f33e60_0, 0, 4;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x126f20210;
T_8 ;
    %wait E_0x126f068f0;
    %load/vec4 v0x126f34420_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x126f340d0, 4, 0;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x126f342a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x126f340d0, 4, 0;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x126f342a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x126f340d0, 4, 0;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x126f342a0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x126f340d0, 4, 0;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x126f342a0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x126f340d0, 4, 0;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x126f342a0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x126f340d0, 4, 0;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x126f342a0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x126f340d0, 4, 0;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x126f342a0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x126f340d0, 4, 0;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x126f20210;
T_9 ;
    %wait E_0x126f1ba60;
    %load/vec4 v0x126f34420_0;
    %parti/s 3, 11, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x126f344b0_0;
    %store/vec4 v0x126f33f70_0, 0, 4;
    %jmp T_9.8;
T_9.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f33f70_0, 0, 4;
    %jmp T_9.8;
T_9.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f33f70_0, 0, 4;
    %jmp T_9.8;
T_9.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f33f70_0, 0, 4;
    %jmp T_9.8;
T_9.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f33f70_0, 0, 4;
    %jmp T_9.8;
T_9.5 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f33f70_0, 0, 4;
    %jmp T_9.8;
T_9.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f33f70_0, 0, 4;
    %jmp T_9.8;
T_9.7 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f33f70_0, 0, 4;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %load/vec4 v0x126f34420_0;
    %parti/s 3, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %jmp T_9.17;
T_9.9 ;
    %load/vec4 v0x126f344b0_0;
    %store/vec4 v0x126f34020_0, 0, 4;
    %jmp T_9.17;
T_9.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f34020_0, 0, 4;
    %jmp T_9.17;
T_9.11 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f34020_0, 0, 4;
    %jmp T_9.17;
T_9.12 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f34020_0, 0, 4;
    %jmp T_9.17;
T_9.13 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f34020_0, 0, 4;
    %jmp T_9.17;
T_9.14 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f34020_0, 0, 4;
    %jmp T_9.17;
T_9.15 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f34020_0, 0, 4;
    %jmp T_9.17;
T_9.16 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x126f345d0, 4;
    %store/vec4 v0x126f34020_0, 0, 4;
    %jmp T_9.17;
T_9.17 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/CPU-2/cpu_2.v";
