================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Feb 13 15:10:36 +0530 2026
    * Version:         2025.2 (Build 6295257 on Nov 14 2025)
    * Project:         hls_component
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg484-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              3189
FF:               5347
DSP:              5
BRAM:             8
URAM:             0
SRL:              367


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 8.276       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                             | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                             |     |    |     |      |      | 367 |        |      |         |          |        |
|   (inst)                                                         |     |    |     |      |      | 2   |        |      |         |          |        |
|   control_s_axi_U                                                |     |    |     |      |      |     |        |      |         |          |        |
|   gmem0_m_axi_U                                                  |     |    |     |      |      | 66  |        |      |         |          |        |
|   gmem1_m_axi_U                                                  |     |    |     |      |      | 64  |        |      |         |          |        |
|   gmem2_m_axi_U                                                  |     |    |     |      |      | 170 |        |      |         |          |        |
|   grp_conv2d_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_217     |     |    |     |      |      |     |        |      |         |          |        |
|     (grp_conv2d_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_217) |     |    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                     |     |    |     |      |      |     |        |      |         |          |        |
|   grp_conv2d_Pipeline_VITIS_LOOP_35_5_fu_227                     |     |    |     |      |      |     |        |      |         |          |        |
|     (grp_conv2d_Pipeline_VITIS_LOOP_35_5_fu_227)                 |     |    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                     |     |    |     |      |      |     |        |      |         |          |        |
|   grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237                     |     |    |     |      |      | 65  |        |      |         |          |        |
|     (grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237)                 |     |    |     |      |      | 65  |        |      |         |          |        |
|     fadd_32ns_32ns_32_5_full_dsp_1_U11                           |     |    |     |      |      |     |        |      |         |          |        |
|       (fadd_32ns_32ns_32_5_full_dsp_1_U11)                       |     |    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                     |     |    |     |      |      |     |        |      |         |          |        |
|     fmul_32ns_32ns_32_4_max_dsp_1_U12                            |     |    |     |      |      |     |        |      |         |          |        |
|       (fmul_32ns_32ns_32_4_max_dsp_1_U12)                        |     |    |     |      |      |     |        |      |         |          |        |
|   linebuf_1_U                                                    |     |    |     |      |      |     |        |      |         |          |        |
|   linebuf_2_U                                                    |     |    |     |      |      |     |        |      |         |          |        |
|   linebuf_U                                                      |     |    |     |      |      |     |        |      |         |          |        |
+------------------------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 5.99%  | OK     |
| FD                                                        | 50%       | 5.03%  | OK     |
| LUTRAM+SRL                                                | 25%       | 2.11%  | OK     |
| MUXF7                                                     | 15%       | 0.02%  | OK     |
| DSP                                                       | 80%       | 2.27%  | OK     |
| RAMB/FIFO                                                 | 80%       | 2.86%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.56%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 6      | REVIEW |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 163    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.79   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+---------------------+---------------------+---------------------+
| Path  |               SLACK | STARTPOINT PIN                                                                                                                                                                                                                  | ENDPOINT PIN                                                                                                                                                                                                                     | LOGIC LEVELS | MAX FANOUT |      DATAPATH DELAY |      DATAPATH LOGIC |        DATAPATH NET |
|       |                     |                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                  |              |            |                     |               DELAY |               DELAY |
+-------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+---------------------+---------------------+---------------------+
| Path1 | 1.72428023815155029 | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1] |            1 |         18 | 2.63471412658691406 | 0.81300008296966553 | 1.82171428203582764 |
| Path2 | 1.72428023815155029 | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2] |            1 |         18 | 2.63471412658691406 | 0.81300008296966553 | 1.82171428203582764 |
| Path3 | 2.07028031349182129 | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C                     | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[0]      |            1 |          3 | 2.37171435356140137 | 0.81300008296966553 | 1.55871415138244629 |
| Path4 | 2.07028031349182129 | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C                    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[10]     |            1 |          3 | 2.37171435356140137 | 0.81300008296966553 | 1.55871415138244629 |
| Path5 | 2.07028031349182129 | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/C                    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]     |            1 |          3 | 2.37171435356140137 | 0.81300008296966553 | 1.55871415138244629 |
+-------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+---------------------+---------------------+---------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                                                                                                                                           | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]         | FLOP_LATCH.flop.FDRE |
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64 | LUT.others.LUT6      |
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                                                                                                                                           | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]         | FLOP_LATCH.flop.FDRE |
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64 | LUT.others.LUT6      |
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                                                                                                                            | Primitive Type       |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]              | FLOP_LATCH.flop.FDRE |
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_40      | LUT.others.LUT3      |
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                                                                                                                            | Primitive Type       |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]             | FLOP_LATCH.flop.FDRE |
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_30      | LUT.others.LUT3      |
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                                                                                                                            | Primitive Type       |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]             | FLOP_LATCH.flop.FDRE |
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29      | LUT.others.LUT3      |
    | grp_conv2d_Pipeline_VITIS_LOOP_43_6_fu_237/fadd_32ns_32ns_32_5_full_dsp_1_U11/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------+
| Report Type              | Report Location                                               |
+--------------------------+---------------------------------------------------------------+
| design_analysis          | impl/verilog/report/conv2d_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/conv2d_failfast_synth.rpt                 |
| power                    | impl/verilog/report/conv2d_power_synth.rpt                    |
| timing                   | impl/verilog/report/conv2d_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/conv2d_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/conv2d_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/conv2d_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------+


