# MIPS_AES
Design a MIPS CPU in Verilog; Run AES encoder in this RISC-core;

My fisrt time to use git, so it is just a test;
