// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/09/2025 16:14:52"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main_AES (
	clk,
	enable,
	ciphertext);
input 	clk;
input 	enable;
output 	[127:0] ciphertext;

// Design Ports Information
// enable	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ciphertext[0]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[1]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[3]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[4]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[5]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[6]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[7]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[8]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[9]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[10]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[11]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[12]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[13]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[14]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[15]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[16]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[17]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[18]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[19]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[20]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[21]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[22]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[23]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[24]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[25]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[26]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[27]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[28]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[29]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[30]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[31]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[32]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[33]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[34]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[35]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[36]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[37]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[38]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[39]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[40]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[41]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[42]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[43]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[44]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[45]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[46]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[47]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[48]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[49]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[50]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[51]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[52]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[53]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[54]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[55]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[56]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[57]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[58]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[59]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[60]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[61]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[62]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[63]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[64]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[65]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[66]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[67]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[68]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[69]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[70]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[71]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[72]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[73]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[74]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[75]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[76]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[77]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[78]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[79]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[80]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[81]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[82]	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[83]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[84]	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[85]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[86]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[87]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[88]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[89]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[90]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[91]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[92]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[93]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[94]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[95]	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[96]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[97]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[98]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[99]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[100]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[101]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[102]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[103]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[104]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[105]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[106]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[107]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[108]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[109]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[110]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[111]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[112]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[113]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[114]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[115]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[116]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[117]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[118]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[119]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[120]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[121]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[122]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[123]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[124]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[125]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[126]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ciphertext[127]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("AES_v_fast.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \~GND~combout ;
wire [7:0] \build:8:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:9:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:15:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:7:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:13:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:0:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:11:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:10:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:14:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:12:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:1:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:2:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:3:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:4:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:5:sbox_i|srom|rom_block|auto_generated|q_a ;
wire [7:0] \build:6:sbox_i|srom|rom_block|auto_generated|q_a ;

wire [35:0] \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [11:0] \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \build:9:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \build:9:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \build:9:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \build:9:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \build:11:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \build:11:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \build:11:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \build:11:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \build:11:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \build:11:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \build:11:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \build:11:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \build:13:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \build:13:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \build:13:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \build:13:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \build:13:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \build:13:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \build:13:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \build:13:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \build:14:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \build:14:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \build:14:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \build:14:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \build:14:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \build:14:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \build:14:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \build:14:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \build:15:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \build:15:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \build:15:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \build:15:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];
assign \build:15:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [32];
assign \build:15:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [33];
assign \build:15:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [34];
assign \build:15:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [35];

assign \build:4:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \build:4:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \build:4:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \build:4:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \build:4:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \build:4:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \build:4:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \build:4:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \build:5:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \build:5:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \build:5:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \build:5:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \build:5:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \build:5:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \build:5:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \build:5:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \build:6:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \build:6:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \build:6:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \build:6:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \build:6:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \build:6:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \build:6:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \build:6:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \build:8:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \build:8:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \build:8:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \build:8:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \build:8:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \build:8:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \build:8:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \build:8:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];
assign \build:9:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [32];
assign \build:9:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [33];
assign \build:9:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [34];
assign \build:9:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [35];

assign \build:3:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \build:3:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \build:3:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \build:3:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \build:3:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \build:3:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \build:3:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \build:3:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \build:1:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \build:1:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \build:1:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \build:1:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \build:2:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \build:2:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \build:2:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \build:2:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \build:2:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \build:2:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \build:2:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \build:2:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \build:7:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \build:7:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \build:7:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \build:7:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \build:7:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \build:7:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \build:7:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \build:7:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \build:10:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \build:10:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \build:10:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \build:10:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \build:10:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \build:10:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \build:10:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \build:10:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \build:12:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \build:12:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \build:12:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \build:12:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];
assign \build:12:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [32];
assign \build:12:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [33];
assign \build:12:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [34];
assign \build:12:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [35];

assign \build:0:sbox_i|srom|rom_block|auto_generated|q_a [0] = \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \build:0:sbox_i|srom|rom_block|auto_generated|q_a [1] = \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \build:0:sbox_i|srom|rom_block|auto_generated|q_a [2] = \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \build:0:sbox_i|srom|rom_block|auto_generated|q_a [3] = \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \build:0:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \build:0:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \build:0:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \build:0:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \build:1:sbox_i|srom|rom_block|auto_generated|q_a [4] = \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \build:1:sbox_i|srom|rom_block|auto_generated|q_a [5] = \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \build:1:sbox_i|srom|rom_block|auto_generated|q_a [6] = \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \build:1:sbox_i|srom|rom_block|auto_generated|q_a [7] = \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y4
cycloneii_ram_block \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .init_file = "AESsbox.mif";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:\build:9:sbox_i|altrom:srom|altsyncram:rom_block|altsyncram_s301:auto_generated|ALTSYNCRAM";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \build:9:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 72'h013B99F13305241E52;
// synopsys translate_on

// Location: M4K_X11_Y11
cycloneii_ram_block \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .init_file = "AESsbox.mif";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:\build:1:sbox_i|altrom:srom|altsyncram:rom_block|altsyncram_s301:auto_generated|ALTSYNCRAM";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \build:1:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 72'h1E5DF11170F64E598B;
// synopsys translate_on

// Location: M4K_X23_Y4
cycloneii_ram_block \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .init_file = "AESsbox.mif";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:\build:4:sbox_i|altrom:srom|altsyncram:rom_block|altsyncram_s301:auto_generated|ALTSYNCRAM";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \build:4:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 72'hD1411E632CB898BFE0;
// synopsys translate_on

// Location: M4K_X23_Y10
cycloneii_ram_block \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .init_file = "AESsbox.mif";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:\build:3:sbox_i|altrom:srom|altsyncram:rom_block|altsyncram_s301:auto_generated|ALTSYNCRAM";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \build:3:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 16'h08AE;
// synopsys translate_on

// Location: M4K_X11_Y13
cycloneii_ram_block \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(12'b000000000000),
	.portaaddr({vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(12'b000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .init_file = "AESsbox.mif";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:\build:0:sbox_i|altrom:srom|altsyncram:rom_block|altsyncram_s301:auto_generated|ALTSYNCRAM";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 12;
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 12;
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \build:0:sbox_i|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 24'h2D4EAD;
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \enable~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enable));
// synopsys translate_off
defparam \enable~I .input_async_reset = "none";
defparam \enable~I .input_power_up = "low";
defparam \enable~I .input_register_mode = "none";
defparam \enable~I .input_sync_reset = "none";
defparam \enable~I .oe_async_reset = "none";
defparam \enable~I .oe_power_up = "low";
defparam \enable~I .oe_register_mode = "none";
defparam \enable~I .oe_sync_reset = "none";
defparam \enable~I .operation_mode = "input";
defparam \enable~I .output_async_reset = "none";
defparam \enable~I .output_power_up = "low";
defparam \enable~I .output_register_mode = "none";
defparam \enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[0]~I (
	.datain(\build:15:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[0]));
// synopsys translate_off
defparam \ciphertext[0]~I .input_async_reset = "none";
defparam \ciphertext[0]~I .input_power_up = "low";
defparam \ciphertext[0]~I .input_register_mode = "none";
defparam \ciphertext[0]~I .input_sync_reset = "none";
defparam \ciphertext[0]~I .oe_async_reset = "none";
defparam \ciphertext[0]~I .oe_power_up = "low";
defparam \ciphertext[0]~I .oe_register_mode = "none";
defparam \ciphertext[0]~I .oe_sync_reset = "none";
defparam \ciphertext[0]~I .operation_mode = "output";
defparam \ciphertext[0]~I .output_async_reset = "none";
defparam \ciphertext[0]~I .output_power_up = "low";
defparam \ciphertext[0]~I .output_register_mode = "none";
defparam \ciphertext[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[1]~I (
	.datain(\build:15:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[1]));
// synopsys translate_off
defparam \ciphertext[1]~I .input_async_reset = "none";
defparam \ciphertext[1]~I .input_power_up = "low";
defparam \ciphertext[1]~I .input_register_mode = "none";
defparam \ciphertext[1]~I .input_sync_reset = "none";
defparam \ciphertext[1]~I .oe_async_reset = "none";
defparam \ciphertext[1]~I .oe_power_up = "low";
defparam \ciphertext[1]~I .oe_register_mode = "none";
defparam \ciphertext[1]~I .oe_sync_reset = "none";
defparam \ciphertext[1]~I .operation_mode = "output";
defparam \ciphertext[1]~I .output_async_reset = "none";
defparam \ciphertext[1]~I .output_power_up = "low";
defparam \ciphertext[1]~I .output_register_mode = "none";
defparam \ciphertext[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[2]~I (
	.datain(\build:15:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[2]));
// synopsys translate_off
defparam \ciphertext[2]~I .input_async_reset = "none";
defparam \ciphertext[2]~I .input_power_up = "low";
defparam \ciphertext[2]~I .input_register_mode = "none";
defparam \ciphertext[2]~I .input_sync_reset = "none";
defparam \ciphertext[2]~I .oe_async_reset = "none";
defparam \ciphertext[2]~I .oe_power_up = "low";
defparam \ciphertext[2]~I .oe_register_mode = "none";
defparam \ciphertext[2]~I .oe_sync_reset = "none";
defparam \ciphertext[2]~I .operation_mode = "output";
defparam \ciphertext[2]~I .output_async_reset = "none";
defparam \ciphertext[2]~I .output_power_up = "low";
defparam \ciphertext[2]~I .output_register_mode = "none";
defparam \ciphertext[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[3]~I (
	.datain(\build:15:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[3]));
// synopsys translate_off
defparam \ciphertext[3]~I .input_async_reset = "none";
defparam \ciphertext[3]~I .input_power_up = "low";
defparam \ciphertext[3]~I .input_register_mode = "none";
defparam \ciphertext[3]~I .input_sync_reset = "none";
defparam \ciphertext[3]~I .oe_async_reset = "none";
defparam \ciphertext[3]~I .oe_power_up = "low";
defparam \ciphertext[3]~I .oe_register_mode = "none";
defparam \ciphertext[3]~I .oe_sync_reset = "none";
defparam \ciphertext[3]~I .operation_mode = "output";
defparam \ciphertext[3]~I .output_async_reset = "none";
defparam \ciphertext[3]~I .output_power_up = "low";
defparam \ciphertext[3]~I .output_register_mode = "none";
defparam \ciphertext[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[4]~I (
	.datain(\build:15:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[4]));
// synopsys translate_off
defparam \ciphertext[4]~I .input_async_reset = "none";
defparam \ciphertext[4]~I .input_power_up = "low";
defparam \ciphertext[4]~I .input_register_mode = "none";
defparam \ciphertext[4]~I .input_sync_reset = "none";
defparam \ciphertext[4]~I .oe_async_reset = "none";
defparam \ciphertext[4]~I .oe_power_up = "low";
defparam \ciphertext[4]~I .oe_register_mode = "none";
defparam \ciphertext[4]~I .oe_sync_reset = "none";
defparam \ciphertext[4]~I .operation_mode = "output";
defparam \ciphertext[4]~I .output_async_reset = "none";
defparam \ciphertext[4]~I .output_power_up = "low";
defparam \ciphertext[4]~I .output_register_mode = "none";
defparam \ciphertext[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[5]~I (
	.datain(\build:15:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[5]));
// synopsys translate_off
defparam \ciphertext[5]~I .input_async_reset = "none";
defparam \ciphertext[5]~I .input_power_up = "low";
defparam \ciphertext[5]~I .input_register_mode = "none";
defparam \ciphertext[5]~I .input_sync_reset = "none";
defparam \ciphertext[5]~I .oe_async_reset = "none";
defparam \ciphertext[5]~I .oe_power_up = "low";
defparam \ciphertext[5]~I .oe_register_mode = "none";
defparam \ciphertext[5]~I .oe_sync_reset = "none";
defparam \ciphertext[5]~I .operation_mode = "output";
defparam \ciphertext[5]~I .output_async_reset = "none";
defparam \ciphertext[5]~I .output_power_up = "low";
defparam \ciphertext[5]~I .output_register_mode = "none";
defparam \ciphertext[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[6]~I (
	.datain(\build:15:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[6]));
// synopsys translate_off
defparam \ciphertext[6]~I .input_async_reset = "none";
defparam \ciphertext[6]~I .input_power_up = "low";
defparam \ciphertext[6]~I .input_register_mode = "none";
defparam \ciphertext[6]~I .input_sync_reset = "none";
defparam \ciphertext[6]~I .oe_async_reset = "none";
defparam \ciphertext[6]~I .oe_power_up = "low";
defparam \ciphertext[6]~I .oe_register_mode = "none";
defparam \ciphertext[6]~I .oe_sync_reset = "none";
defparam \ciphertext[6]~I .operation_mode = "output";
defparam \ciphertext[6]~I .output_async_reset = "none";
defparam \ciphertext[6]~I .output_power_up = "low";
defparam \ciphertext[6]~I .output_register_mode = "none";
defparam \ciphertext[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[7]~I (
	.datain(\build:15:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[7]));
// synopsys translate_off
defparam \ciphertext[7]~I .input_async_reset = "none";
defparam \ciphertext[7]~I .input_power_up = "low";
defparam \ciphertext[7]~I .input_register_mode = "none";
defparam \ciphertext[7]~I .input_sync_reset = "none";
defparam \ciphertext[7]~I .oe_async_reset = "none";
defparam \ciphertext[7]~I .oe_power_up = "low";
defparam \ciphertext[7]~I .oe_register_mode = "none";
defparam \ciphertext[7]~I .oe_sync_reset = "none";
defparam \ciphertext[7]~I .operation_mode = "output";
defparam \ciphertext[7]~I .output_async_reset = "none";
defparam \ciphertext[7]~I .output_power_up = "low";
defparam \ciphertext[7]~I .output_register_mode = "none";
defparam \ciphertext[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[8]~I (
	.datain(\build:14:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[8]));
// synopsys translate_off
defparam \ciphertext[8]~I .input_async_reset = "none";
defparam \ciphertext[8]~I .input_power_up = "low";
defparam \ciphertext[8]~I .input_register_mode = "none";
defparam \ciphertext[8]~I .input_sync_reset = "none";
defparam \ciphertext[8]~I .oe_async_reset = "none";
defparam \ciphertext[8]~I .oe_power_up = "low";
defparam \ciphertext[8]~I .oe_register_mode = "none";
defparam \ciphertext[8]~I .oe_sync_reset = "none";
defparam \ciphertext[8]~I .operation_mode = "output";
defparam \ciphertext[8]~I .output_async_reset = "none";
defparam \ciphertext[8]~I .output_power_up = "low";
defparam \ciphertext[8]~I .output_register_mode = "none";
defparam \ciphertext[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[9]~I (
	.datain(\build:14:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[9]));
// synopsys translate_off
defparam \ciphertext[9]~I .input_async_reset = "none";
defparam \ciphertext[9]~I .input_power_up = "low";
defparam \ciphertext[9]~I .input_register_mode = "none";
defparam \ciphertext[9]~I .input_sync_reset = "none";
defparam \ciphertext[9]~I .oe_async_reset = "none";
defparam \ciphertext[9]~I .oe_power_up = "low";
defparam \ciphertext[9]~I .oe_register_mode = "none";
defparam \ciphertext[9]~I .oe_sync_reset = "none";
defparam \ciphertext[9]~I .operation_mode = "output";
defparam \ciphertext[9]~I .output_async_reset = "none";
defparam \ciphertext[9]~I .output_power_up = "low";
defparam \ciphertext[9]~I .output_register_mode = "none";
defparam \ciphertext[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[10]~I (
	.datain(\build:14:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[10]));
// synopsys translate_off
defparam \ciphertext[10]~I .input_async_reset = "none";
defparam \ciphertext[10]~I .input_power_up = "low";
defparam \ciphertext[10]~I .input_register_mode = "none";
defparam \ciphertext[10]~I .input_sync_reset = "none";
defparam \ciphertext[10]~I .oe_async_reset = "none";
defparam \ciphertext[10]~I .oe_power_up = "low";
defparam \ciphertext[10]~I .oe_register_mode = "none";
defparam \ciphertext[10]~I .oe_sync_reset = "none";
defparam \ciphertext[10]~I .operation_mode = "output";
defparam \ciphertext[10]~I .output_async_reset = "none";
defparam \ciphertext[10]~I .output_power_up = "low";
defparam \ciphertext[10]~I .output_register_mode = "none";
defparam \ciphertext[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[11]~I (
	.datain(\build:14:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[11]));
// synopsys translate_off
defparam \ciphertext[11]~I .input_async_reset = "none";
defparam \ciphertext[11]~I .input_power_up = "low";
defparam \ciphertext[11]~I .input_register_mode = "none";
defparam \ciphertext[11]~I .input_sync_reset = "none";
defparam \ciphertext[11]~I .oe_async_reset = "none";
defparam \ciphertext[11]~I .oe_power_up = "low";
defparam \ciphertext[11]~I .oe_register_mode = "none";
defparam \ciphertext[11]~I .oe_sync_reset = "none";
defparam \ciphertext[11]~I .operation_mode = "output";
defparam \ciphertext[11]~I .output_async_reset = "none";
defparam \ciphertext[11]~I .output_power_up = "low";
defparam \ciphertext[11]~I .output_register_mode = "none";
defparam \ciphertext[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[12]~I (
	.datain(\build:14:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[12]));
// synopsys translate_off
defparam \ciphertext[12]~I .input_async_reset = "none";
defparam \ciphertext[12]~I .input_power_up = "low";
defparam \ciphertext[12]~I .input_register_mode = "none";
defparam \ciphertext[12]~I .input_sync_reset = "none";
defparam \ciphertext[12]~I .oe_async_reset = "none";
defparam \ciphertext[12]~I .oe_power_up = "low";
defparam \ciphertext[12]~I .oe_register_mode = "none";
defparam \ciphertext[12]~I .oe_sync_reset = "none";
defparam \ciphertext[12]~I .operation_mode = "output";
defparam \ciphertext[12]~I .output_async_reset = "none";
defparam \ciphertext[12]~I .output_power_up = "low";
defparam \ciphertext[12]~I .output_register_mode = "none";
defparam \ciphertext[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[13]~I (
	.datain(\build:14:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[13]));
// synopsys translate_off
defparam \ciphertext[13]~I .input_async_reset = "none";
defparam \ciphertext[13]~I .input_power_up = "low";
defparam \ciphertext[13]~I .input_register_mode = "none";
defparam \ciphertext[13]~I .input_sync_reset = "none";
defparam \ciphertext[13]~I .oe_async_reset = "none";
defparam \ciphertext[13]~I .oe_power_up = "low";
defparam \ciphertext[13]~I .oe_register_mode = "none";
defparam \ciphertext[13]~I .oe_sync_reset = "none";
defparam \ciphertext[13]~I .operation_mode = "output";
defparam \ciphertext[13]~I .output_async_reset = "none";
defparam \ciphertext[13]~I .output_power_up = "low";
defparam \ciphertext[13]~I .output_register_mode = "none";
defparam \ciphertext[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[14]~I (
	.datain(\build:14:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[14]));
// synopsys translate_off
defparam \ciphertext[14]~I .input_async_reset = "none";
defparam \ciphertext[14]~I .input_power_up = "low";
defparam \ciphertext[14]~I .input_register_mode = "none";
defparam \ciphertext[14]~I .input_sync_reset = "none";
defparam \ciphertext[14]~I .oe_async_reset = "none";
defparam \ciphertext[14]~I .oe_power_up = "low";
defparam \ciphertext[14]~I .oe_register_mode = "none";
defparam \ciphertext[14]~I .oe_sync_reset = "none";
defparam \ciphertext[14]~I .operation_mode = "output";
defparam \ciphertext[14]~I .output_async_reset = "none";
defparam \ciphertext[14]~I .output_power_up = "low";
defparam \ciphertext[14]~I .output_register_mode = "none";
defparam \ciphertext[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[15]~I (
	.datain(\build:14:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[15]));
// synopsys translate_off
defparam \ciphertext[15]~I .input_async_reset = "none";
defparam \ciphertext[15]~I .input_power_up = "low";
defparam \ciphertext[15]~I .input_register_mode = "none";
defparam \ciphertext[15]~I .input_sync_reset = "none";
defparam \ciphertext[15]~I .oe_async_reset = "none";
defparam \ciphertext[15]~I .oe_power_up = "low";
defparam \ciphertext[15]~I .oe_register_mode = "none";
defparam \ciphertext[15]~I .oe_sync_reset = "none";
defparam \ciphertext[15]~I .operation_mode = "output";
defparam \ciphertext[15]~I .output_async_reset = "none";
defparam \ciphertext[15]~I .output_power_up = "low";
defparam \ciphertext[15]~I .output_register_mode = "none";
defparam \ciphertext[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[16]~I (
	.datain(\build:13:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[16]));
// synopsys translate_off
defparam \ciphertext[16]~I .input_async_reset = "none";
defparam \ciphertext[16]~I .input_power_up = "low";
defparam \ciphertext[16]~I .input_register_mode = "none";
defparam \ciphertext[16]~I .input_sync_reset = "none";
defparam \ciphertext[16]~I .oe_async_reset = "none";
defparam \ciphertext[16]~I .oe_power_up = "low";
defparam \ciphertext[16]~I .oe_register_mode = "none";
defparam \ciphertext[16]~I .oe_sync_reset = "none";
defparam \ciphertext[16]~I .operation_mode = "output";
defparam \ciphertext[16]~I .output_async_reset = "none";
defparam \ciphertext[16]~I .output_power_up = "low";
defparam \ciphertext[16]~I .output_register_mode = "none";
defparam \ciphertext[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[17]~I (
	.datain(\build:13:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[17]));
// synopsys translate_off
defparam \ciphertext[17]~I .input_async_reset = "none";
defparam \ciphertext[17]~I .input_power_up = "low";
defparam \ciphertext[17]~I .input_register_mode = "none";
defparam \ciphertext[17]~I .input_sync_reset = "none";
defparam \ciphertext[17]~I .oe_async_reset = "none";
defparam \ciphertext[17]~I .oe_power_up = "low";
defparam \ciphertext[17]~I .oe_register_mode = "none";
defparam \ciphertext[17]~I .oe_sync_reset = "none";
defparam \ciphertext[17]~I .operation_mode = "output";
defparam \ciphertext[17]~I .output_async_reset = "none";
defparam \ciphertext[17]~I .output_power_up = "low";
defparam \ciphertext[17]~I .output_register_mode = "none";
defparam \ciphertext[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[18]~I (
	.datain(\build:13:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[18]));
// synopsys translate_off
defparam \ciphertext[18]~I .input_async_reset = "none";
defparam \ciphertext[18]~I .input_power_up = "low";
defparam \ciphertext[18]~I .input_register_mode = "none";
defparam \ciphertext[18]~I .input_sync_reset = "none";
defparam \ciphertext[18]~I .oe_async_reset = "none";
defparam \ciphertext[18]~I .oe_power_up = "low";
defparam \ciphertext[18]~I .oe_register_mode = "none";
defparam \ciphertext[18]~I .oe_sync_reset = "none";
defparam \ciphertext[18]~I .operation_mode = "output";
defparam \ciphertext[18]~I .output_async_reset = "none";
defparam \ciphertext[18]~I .output_power_up = "low";
defparam \ciphertext[18]~I .output_register_mode = "none";
defparam \ciphertext[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[19]~I (
	.datain(\build:13:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[19]));
// synopsys translate_off
defparam \ciphertext[19]~I .input_async_reset = "none";
defparam \ciphertext[19]~I .input_power_up = "low";
defparam \ciphertext[19]~I .input_register_mode = "none";
defparam \ciphertext[19]~I .input_sync_reset = "none";
defparam \ciphertext[19]~I .oe_async_reset = "none";
defparam \ciphertext[19]~I .oe_power_up = "low";
defparam \ciphertext[19]~I .oe_register_mode = "none";
defparam \ciphertext[19]~I .oe_sync_reset = "none";
defparam \ciphertext[19]~I .operation_mode = "output";
defparam \ciphertext[19]~I .output_async_reset = "none";
defparam \ciphertext[19]~I .output_power_up = "low";
defparam \ciphertext[19]~I .output_register_mode = "none";
defparam \ciphertext[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[20]~I (
	.datain(\build:13:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[20]));
// synopsys translate_off
defparam \ciphertext[20]~I .input_async_reset = "none";
defparam \ciphertext[20]~I .input_power_up = "low";
defparam \ciphertext[20]~I .input_register_mode = "none";
defparam \ciphertext[20]~I .input_sync_reset = "none";
defparam \ciphertext[20]~I .oe_async_reset = "none";
defparam \ciphertext[20]~I .oe_power_up = "low";
defparam \ciphertext[20]~I .oe_register_mode = "none";
defparam \ciphertext[20]~I .oe_sync_reset = "none";
defparam \ciphertext[20]~I .operation_mode = "output";
defparam \ciphertext[20]~I .output_async_reset = "none";
defparam \ciphertext[20]~I .output_power_up = "low";
defparam \ciphertext[20]~I .output_register_mode = "none";
defparam \ciphertext[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[21]~I (
	.datain(\build:13:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[21]));
// synopsys translate_off
defparam \ciphertext[21]~I .input_async_reset = "none";
defparam \ciphertext[21]~I .input_power_up = "low";
defparam \ciphertext[21]~I .input_register_mode = "none";
defparam \ciphertext[21]~I .input_sync_reset = "none";
defparam \ciphertext[21]~I .oe_async_reset = "none";
defparam \ciphertext[21]~I .oe_power_up = "low";
defparam \ciphertext[21]~I .oe_register_mode = "none";
defparam \ciphertext[21]~I .oe_sync_reset = "none";
defparam \ciphertext[21]~I .operation_mode = "output";
defparam \ciphertext[21]~I .output_async_reset = "none";
defparam \ciphertext[21]~I .output_power_up = "low";
defparam \ciphertext[21]~I .output_register_mode = "none";
defparam \ciphertext[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[22]~I (
	.datain(\build:13:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[22]));
// synopsys translate_off
defparam \ciphertext[22]~I .input_async_reset = "none";
defparam \ciphertext[22]~I .input_power_up = "low";
defparam \ciphertext[22]~I .input_register_mode = "none";
defparam \ciphertext[22]~I .input_sync_reset = "none";
defparam \ciphertext[22]~I .oe_async_reset = "none";
defparam \ciphertext[22]~I .oe_power_up = "low";
defparam \ciphertext[22]~I .oe_register_mode = "none";
defparam \ciphertext[22]~I .oe_sync_reset = "none";
defparam \ciphertext[22]~I .operation_mode = "output";
defparam \ciphertext[22]~I .output_async_reset = "none";
defparam \ciphertext[22]~I .output_power_up = "low";
defparam \ciphertext[22]~I .output_register_mode = "none";
defparam \ciphertext[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[23]~I (
	.datain(\build:13:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[23]));
// synopsys translate_off
defparam \ciphertext[23]~I .input_async_reset = "none";
defparam \ciphertext[23]~I .input_power_up = "low";
defparam \ciphertext[23]~I .input_register_mode = "none";
defparam \ciphertext[23]~I .input_sync_reset = "none";
defparam \ciphertext[23]~I .oe_async_reset = "none";
defparam \ciphertext[23]~I .oe_power_up = "low";
defparam \ciphertext[23]~I .oe_register_mode = "none";
defparam \ciphertext[23]~I .oe_sync_reset = "none";
defparam \ciphertext[23]~I .operation_mode = "output";
defparam \ciphertext[23]~I .output_async_reset = "none";
defparam \ciphertext[23]~I .output_power_up = "low";
defparam \ciphertext[23]~I .output_register_mode = "none";
defparam \ciphertext[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[24]~I (
	.datain(\build:12:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[24]));
// synopsys translate_off
defparam \ciphertext[24]~I .input_async_reset = "none";
defparam \ciphertext[24]~I .input_power_up = "low";
defparam \ciphertext[24]~I .input_register_mode = "none";
defparam \ciphertext[24]~I .input_sync_reset = "none";
defparam \ciphertext[24]~I .oe_async_reset = "none";
defparam \ciphertext[24]~I .oe_power_up = "low";
defparam \ciphertext[24]~I .oe_register_mode = "none";
defparam \ciphertext[24]~I .oe_sync_reset = "none";
defparam \ciphertext[24]~I .operation_mode = "output";
defparam \ciphertext[24]~I .output_async_reset = "none";
defparam \ciphertext[24]~I .output_power_up = "low";
defparam \ciphertext[24]~I .output_register_mode = "none";
defparam \ciphertext[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[25]~I (
	.datain(\build:12:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[25]));
// synopsys translate_off
defparam \ciphertext[25]~I .input_async_reset = "none";
defparam \ciphertext[25]~I .input_power_up = "low";
defparam \ciphertext[25]~I .input_register_mode = "none";
defparam \ciphertext[25]~I .input_sync_reset = "none";
defparam \ciphertext[25]~I .oe_async_reset = "none";
defparam \ciphertext[25]~I .oe_power_up = "low";
defparam \ciphertext[25]~I .oe_register_mode = "none";
defparam \ciphertext[25]~I .oe_sync_reset = "none";
defparam \ciphertext[25]~I .operation_mode = "output";
defparam \ciphertext[25]~I .output_async_reset = "none";
defparam \ciphertext[25]~I .output_power_up = "low";
defparam \ciphertext[25]~I .output_register_mode = "none";
defparam \ciphertext[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[26]~I (
	.datain(\build:12:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[26]));
// synopsys translate_off
defparam \ciphertext[26]~I .input_async_reset = "none";
defparam \ciphertext[26]~I .input_power_up = "low";
defparam \ciphertext[26]~I .input_register_mode = "none";
defparam \ciphertext[26]~I .input_sync_reset = "none";
defparam \ciphertext[26]~I .oe_async_reset = "none";
defparam \ciphertext[26]~I .oe_power_up = "low";
defparam \ciphertext[26]~I .oe_register_mode = "none";
defparam \ciphertext[26]~I .oe_sync_reset = "none";
defparam \ciphertext[26]~I .operation_mode = "output";
defparam \ciphertext[26]~I .output_async_reset = "none";
defparam \ciphertext[26]~I .output_power_up = "low";
defparam \ciphertext[26]~I .output_register_mode = "none";
defparam \ciphertext[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[27]~I (
	.datain(\build:12:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[27]));
// synopsys translate_off
defparam \ciphertext[27]~I .input_async_reset = "none";
defparam \ciphertext[27]~I .input_power_up = "low";
defparam \ciphertext[27]~I .input_register_mode = "none";
defparam \ciphertext[27]~I .input_sync_reset = "none";
defparam \ciphertext[27]~I .oe_async_reset = "none";
defparam \ciphertext[27]~I .oe_power_up = "low";
defparam \ciphertext[27]~I .oe_register_mode = "none";
defparam \ciphertext[27]~I .oe_sync_reset = "none";
defparam \ciphertext[27]~I .operation_mode = "output";
defparam \ciphertext[27]~I .output_async_reset = "none";
defparam \ciphertext[27]~I .output_power_up = "low";
defparam \ciphertext[27]~I .output_register_mode = "none";
defparam \ciphertext[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[28]~I (
	.datain(\build:12:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[28]));
// synopsys translate_off
defparam \ciphertext[28]~I .input_async_reset = "none";
defparam \ciphertext[28]~I .input_power_up = "low";
defparam \ciphertext[28]~I .input_register_mode = "none";
defparam \ciphertext[28]~I .input_sync_reset = "none";
defparam \ciphertext[28]~I .oe_async_reset = "none";
defparam \ciphertext[28]~I .oe_power_up = "low";
defparam \ciphertext[28]~I .oe_register_mode = "none";
defparam \ciphertext[28]~I .oe_sync_reset = "none";
defparam \ciphertext[28]~I .operation_mode = "output";
defparam \ciphertext[28]~I .output_async_reset = "none";
defparam \ciphertext[28]~I .output_power_up = "low";
defparam \ciphertext[28]~I .output_register_mode = "none";
defparam \ciphertext[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[29]~I (
	.datain(\build:12:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[29]));
// synopsys translate_off
defparam \ciphertext[29]~I .input_async_reset = "none";
defparam \ciphertext[29]~I .input_power_up = "low";
defparam \ciphertext[29]~I .input_register_mode = "none";
defparam \ciphertext[29]~I .input_sync_reset = "none";
defparam \ciphertext[29]~I .oe_async_reset = "none";
defparam \ciphertext[29]~I .oe_power_up = "low";
defparam \ciphertext[29]~I .oe_register_mode = "none";
defparam \ciphertext[29]~I .oe_sync_reset = "none";
defparam \ciphertext[29]~I .operation_mode = "output";
defparam \ciphertext[29]~I .output_async_reset = "none";
defparam \ciphertext[29]~I .output_power_up = "low";
defparam \ciphertext[29]~I .output_register_mode = "none";
defparam \ciphertext[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[30]~I (
	.datain(\build:12:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[30]));
// synopsys translate_off
defparam \ciphertext[30]~I .input_async_reset = "none";
defparam \ciphertext[30]~I .input_power_up = "low";
defparam \ciphertext[30]~I .input_register_mode = "none";
defparam \ciphertext[30]~I .input_sync_reset = "none";
defparam \ciphertext[30]~I .oe_async_reset = "none";
defparam \ciphertext[30]~I .oe_power_up = "low";
defparam \ciphertext[30]~I .oe_register_mode = "none";
defparam \ciphertext[30]~I .oe_sync_reset = "none";
defparam \ciphertext[30]~I .operation_mode = "output";
defparam \ciphertext[30]~I .output_async_reset = "none";
defparam \ciphertext[30]~I .output_power_up = "low";
defparam \ciphertext[30]~I .output_register_mode = "none";
defparam \ciphertext[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[31]~I (
	.datain(\build:12:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[31]));
// synopsys translate_off
defparam \ciphertext[31]~I .input_async_reset = "none";
defparam \ciphertext[31]~I .input_power_up = "low";
defparam \ciphertext[31]~I .input_register_mode = "none";
defparam \ciphertext[31]~I .input_sync_reset = "none";
defparam \ciphertext[31]~I .oe_async_reset = "none";
defparam \ciphertext[31]~I .oe_power_up = "low";
defparam \ciphertext[31]~I .oe_register_mode = "none";
defparam \ciphertext[31]~I .oe_sync_reset = "none";
defparam \ciphertext[31]~I .operation_mode = "output";
defparam \ciphertext[31]~I .output_async_reset = "none";
defparam \ciphertext[31]~I .output_power_up = "low";
defparam \ciphertext[31]~I .output_register_mode = "none";
defparam \ciphertext[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[32]~I (
	.datain(\build:11:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[32]));
// synopsys translate_off
defparam \ciphertext[32]~I .input_async_reset = "none";
defparam \ciphertext[32]~I .input_power_up = "low";
defparam \ciphertext[32]~I .input_register_mode = "none";
defparam \ciphertext[32]~I .input_sync_reset = "none";
defparam \ciphertext[32]~I .oe_async_reset = "none";
defparam \ciphertext[32]~I .oe_power_up = "low";
defparam \ciphertext[32]~I .oe_register_mode = "none";
defparam \ciphertext[32]~I .oe_sync_reset = "none";
defparam \ciphertext[32]~I .operation_mode = "output";
defparam \ciphertext[32]~I .output_async_reset = "none";
defparam \ciphertext[32]~I .output_power_up = "low";
defparam \ciphertext[32]~I .output_register_mode = "none";
defparam \ciphertext[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[33]~I (
	.datain(\build:11:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[33]));
// synopsys translate_off
defparam \ciphertext[33]~I .input_async_reset = "none";
defparam \ciphertext[33]~I .input_power_up = "low";
defparam \ciphertext[33]~I .input_register_mode = "none";
defparam \ciphertext[33]~I .input_sync_reset = "none";
defparam \ciphertext[33]~I .oe_async_reset = "none";
defparam \ciphertext[33]~I .oe_power_up = "low";
defparam \ciphertext[33]~I .oe_register_mode = "none";
defparam \ciphertext[33]~I .oe_sync_reset = "none";
defparam \ciphertext[33]~I .operation_mode = "output";
defparam \ciphertext[33]~I .output_async_reset = "none";
defparam \ciphertext[33]~I .output_power_up = "low";
defparam \ciphertext[33]~I .output_register_mode = "none";
defparam \ciphertext[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[34]~I (
	.datain(\build:11:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[34]));
// synopsys translate_off
defparam \ciphertext[34]~I .input_async_reset = "none";
defparam \ciphertext[34]~I .input_power_up = "low";
defparam \ciphertext[34]~I .input_register_mode = "none";
defparam \ciphertext[34]~I .input_sync_reset = "none";
defparam \ciphertext[34]~I .oe_async_reset = "none";
defparam \ciphertext[34]~I .oe_power_up = "low";
defparam \ciphertext[34]~I .oe_register_mode = "none";
defparam \ciphertext[34]~I .oe_sync_reset = "none";
defparam \ciphertext[34]~I .operation_mode = "output";
defparam \ciphertext[34]~I .output_async_reset = "none";
defparam \ciphertext[34]~I .output_power_up = "low";
defparam \ciphertext[34]~I .output_register_mode = "none";
defparam \ciphertext[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[35]~I (
	.datain(\build:11:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[35]));
// synopsys translate_off
defparam \ciphertext[35]~I .input_async_reset = "none";
defparam \ciphertext[35]~I .input_power_up = "low";
defparam \ciphertext[35]~I .input_register_mode = "none";
defparam \ciphertext[35]~I .input_sync_reset = "none";
defparam \ciphertext[35]~I .oe_async_reset = "none";
defparam \ciphertext[35]~I .oe_power_up = "low";
defparam \ciphertext[35]~I .oe_register_mode = "none";
defparam \ciphertext[35]~I .oe_sync_reset = "none";
defparam \ciphertext[35]~I .operation_mode = "output";
defparam \ciphertext[35]~I .output_async_reset = "none";
defparam \ciphertext[35]~I .output_power_up = "low";
defparam \ciphertext[35]~I .output_register_mode = "none";
defparam \ciphertext[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[36]~I (
	.datain(\build:11:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[36]));
// synopsys translate_off
defparam \ciphertext[36]~I .input_async_reset = "none";
defparam \ciphertext[36]~I .input_power_up = "low";
defparam \ciphertext[36]~I .input_register_mode = "none";
defparam \ciphertext[36]~I .input_sync_reset = "none";
defparam \ciphertext[36]~I .oe_async_reset = "none";
defparam \ciphertext[36]~I .oe_power_up = "low";
defparam \ciphertext[36]~I .oe_register_mode = "none";
defparam \ciphertext[36]~I .oe_sync_reset = "none";
defparam \ciphertext[36]~I .operation_mode = "output";
defparam \ciphertext[36]~I .output_async_reset = "none";
defparam \ciphertext[36]~I .output_power_up = "low";
defparam \ciphertext[36]~I .output_register_mode = "none";
defparam \ciphertext[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[37]~I (
	.datain(\build:11:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[37]));
// synopsys translate_off
defparam \ciphertext[37]~I .input_async_reset = "none";
defparam \ciphertext[37]~I .input_power_up = "low";
defparam \ciphertext[37]~I .input_register_mode = "none";
defparam \ciphertext[37]~I .input_sync_reset = "none";
defparam \ciphertext[37]~I .oe_async_reset = "none";
defparam \ciphertext[37]~I .oe_power_up = "low";
defparam \ciphertext[37]~I .oe_register_mode = "none";
defparam \ciphertext[37]~I .oe_sync_reset = "none";
defparam \ciphertext[37]~I .operation_mode = "output";
defparam \ciphertext[37]~I .output_async_reset = "none";
defparam \ciphertext[37]~I .output_power_up = "low";
defparam \ciphertext[37]~I .output_register_mode = "none";
defparam \ciphertext[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[38]~I (
	.datain(\build:11:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[38]));
// synopsys translate_off
defparam \ciphertext[38]~I .input_async_reset = "none";
defparam \ciphertext[38]~I .input_power_up = "low";
defparam \ciphertext[38]~I .input_register_mode = "none";
defparam \ciphertext[38]~I .input_sync_reset = "none";
defparam \ciphertext[38]~I .oe_async_reset = "none";
defparam \ciphertext[38]~I .oe_power_up = "low";
defparam \ciphertext[38]~I .oe_register_mode = "none";
defparam \ciphertext[38]~I .oe_sync_reset = "none";
defparam \ciphertext[38]~I .operation_mode = "output";
defparam \ciphertext[38]~I .output_async_reset = "none";
defparam \ciphertext[38]~I .output_power_up = "low";
defparam \ciphertext[38]~I .output_register_mode = "none";
defparam \ciphertext[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[39]~I (
	.datain(\build:11:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[39]));
// synopsys translate_off
defparam \ciphertext[39]~I .input_async_reset = "none";
defparam \ciphertext[39]~I .input_power_up = "low";
defparam \ciphertext[39]~I .input_register_mode = "none";
defparam \ciphertext[39]~I .input_sync_reset = "none";
defparam \ciphertext[39]~I .oe_async_reset = "none";
defparam \ciphertext[39]~I .oe_power_up = "low";
defparam \ciphertext[39]~I .oe_register_mode = "none";
defparam \ciphertext[39]~I .oe_sync_reset = "none";
defparam \ciphertext[39]~I .operation_mode = "output";
defparam \ciphertext[39]~I .output_async_reset = "none";
defparam \ciphertext[39]~I .output_power_up = "low";
defparam \ciphertext[39]~I .output_register_mode = "none";
defparam \ciphertext[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[40]~I (
	.datain(\build:10:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[40]));
// synopsys translate_off
defparam \ciphertext[40]~I .input_async_reset = "none";
defparam \ciphertext[40]~I .input_power_up = "low";
defparam \ciphertext[40]~I .input_register_mode = "none";
defparam \ciphertext[40]~I .input_sync_reset = "none";
defparam \ciphertext[40]~I .oe_async_reset = "none";
defparam \ciphertext[40]~I .oe_power_up = "low";
defparam \ciphertext[40]~I .oe_register_mode = "none";
defparam \ciphertext[40]~I .oe_sync_reset = "none";
defparam \ciphertext[40]~I .operation_mode = "output";
defparam \ciphertext[40]~I .output_async_reset = "none";
defparam \ciphertext[40]~I .output_power_up = "low";
defparam \ciphertext[40]~I .output_register_mode = "none";
defparam \ciphertext[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[41]~I (
	.datain(\build:10:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[41]));
// synopsys translate_off
defparam \ciphertext[41]~I .input_async_reset = "none";
defparam \ciphertext[41]~I .input_power_up = "low";
defparam \ciphertext[41]~I .input_register_mode = "none";
defparam \ciphertext[41]~I .input_sync_reset = "none";
defparam \ciphertext[41]~I .oe_async_reset = "none";
defparam \ciphertext[41]~I .oe_power_up = "low";
defparam \ciphertext[41]~I .oe_register_mode = "none";
defparam \ciphertext[41]~I .oe_sync_reset = "none";
defparam \ciphertext[41]~I .operation_mode = "output";
defparam \ciphertext[41]~I .output_async_reset = "none";
defparam \ciphertext[41]~I .output_power_up = "low";
defparam \ciphertext[41]~I .output_register_mode = "none";
defparam \ciphertext[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[42]~I (
	.datain(\build:10:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[42]));
// synopsys translate_off
defparam \ciphertext[42]~I .input_async_reset = "none";
defparam \ciphertext[42]~I .input_power_up = "low";
defparam \ciphertext[42]~I .input_register_mode = "none";
defparam \ciphertext[42]~I .input_sync_reset = "none";
defparam \ciphertext[42]~I .oe_async_reset = "none";
defparam \ciphertext[42]~I .oe_power_up = "low";
defparam \ciphertext[42]~I .oe_register_mode = "none";
defparam \ciphertext[42]~I .oe_sync_reset = "none";
defparam \ciphertext[42]~I .operation_mode = "output";
defparam \ciphertext[42]~I .output_async_reset = "none";
defparam \ciphertext[42]~I .output_power_up = "low";
defparam \ciphertext[42]~I .output_register_mode = "none";
defparam \ciphertext[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[43]~I (
	.datain(\build:10:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[43]));
// synopsys translate_off
defparam \ciphertext[43]~I .input_async_reset = "none";
defparam \ciphertext[43]~I .input_power_up = "low";
defparam \ciphertext[43]~I .input_register_mode = "none";
defparam \ciphertext[43]~I .input_sync_reset = "none";
defparam \ciphertext[43]~I .oe_async_reset = "none";
defparam \ciphertext[43]~I .oe_power_up = "low";
defparam \ciphertext[43]~I .oe_register_mode = "none";
defparam \ciphertext[43]~I .oe_sync_reset = "none";
defparam \ciphertext[43]~I .operation_mode = "output";
defparam \ciphertext[43]~I .output_async_reset = "none";
defparam \ciphertext[43]~I .output_power_up = "low";
defparam \ciphertext[43]~I .output_register_mode = "none";
defparam \ciphertext[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[44]~I (
	.datain(\build:10:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[44]));
// synopsys translate_off
defparam \ciphertext[44]~I .input_async_reset = "none";
defparam \ciphertext[44]~I .input_power_up = "low";
defparam \ciphertext[44]~I .input_register_mode = "none";
defparam \ciphertext[44]~I .input_sync_reset = "none";
defparam \ciphertext[44]~I .oe_async_reset = "none";
defparam \ciphertext[44]~I .oe_power_up = "low";
defparam \ciphertext[44]~I .oe_register_mode = "none";
defparam \ciphertext[44]~I .oe_sync_reset = "none";
defparam \ciphertext[44]~I .operation_mode = "output";
defparam \ciphertext[44]~I .output_async_reset = "none";
defparam \ciphertext[44]~I .output_power_up = "low";
defparam \ciphertext[44]~I .output_register_mode = "none";
defparam \ciphertext[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[45]~I (
	.datain(\build:10:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[45]));
// synopsys translate_off
defparam \ciphertext[45]~I .input_async_reset = "none";
defparam \ciphertext[45]~I .input_power_up = "low";
defparam \ciphertext[45]~I .input_register_mode = "none";
defparam \ciphertext[45]~I .input_sync_reset = "none";
defparam \ciphertext[45]~I .oe_async_reset = "none";
defparam \ciphertext[45]~I .oe_power_up = "low";
defparam \ciphertext[45]~I .oe_register_mode = "none";
defparam \ciphertext[45]~I .oe_sync_reset = "none";
defparam \ciphertext[45]~I .operation_mode = "output";
defparam \ciphertext[45]~I .output_async_reset = "none";
defparam \ciphertext[45]~I .output_power_up = "low";
defparam \ciphertext[45]~I .output_register_mode = "none";
defparam \ciphertext[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[46]~I (
	.datain(\build:10:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[46]));
// synopsys translate_off
defparam \ciphertext[46]~I .input_async_reset = "none";
defparam \ciphertext[46]~I .input_power_up = "low";
defparam \ciphertext[46]~I .input_register_mode = "none";
defparam \ciphertext[46]~I .input_sync_reset = "none";
defparam \ciphertext[46]~I .oe_async_reset = "none";
defparam \ciphertext[46]~I .oe_power_up = "low";
defparam \ciphertext[46]~I .oe_register_mode = "none";
defparam \ciphertext[46]~I .oe_sync_reset = "none";
defparam \ciphertext[46]~I .operation_mode = "output";
defparam \ciphertext[46]~I .output_async_reset = "none";
defparam \ciphertext[46]~I .output_power_up = "low";
defparam \ciphertext[46]~I .output_register_mode = "none";
defparam \ciphertext[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[47]~I (
	.datain(\build:10:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[47]));
// synopsys translate_off
defparam \ciphertext[47]~I .input_async_reset = "none";
defparam \ciphertext[47]~I .input_power_up = "low";
defparam \ciphertext[47]~I .input_register_mode = "none";
defparam \ciphertext[47]~I .input_sync_reset = "none";
defparam \ciphertext[47]~I .oe_async_reset = "none";
defparam \ciphertext[47]~I .oe_power_up = "low";
defparam \ciphertext[47]~I .oe_register_mode = "none";
defparam \ciphertext[47]~I .oe_sync_reset = "none";
defparam \ciphertext[47]~I .operation_mode = "output";
defparam \ciphertext[47]~I .output_async_reset = "none";
defparam \ciphertext[47]~I .output_power_up = "low";
defparam \ciphertext[47]~I .output_register_mode = "none";
defparam \ciphertext[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[48]~I (
	.datain(\build:9:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[48]));
// synopsys translate_off
defparam \ciphertext[48]~I .input_async_reset = "none";
defparam \ciphertext[48]~I .input_power_up = "low";
defparam \ciphertext[48]~I .input_register_mode = "none";
defparam \ciphertext[48]~I .input_sync_reset = "none";
defparam \ciphertext[48]~I .oe_async_reset = "none";
defparam \ciphertext[48]~I .oe_power_up = "low";
defparam \ciphertext[48]~I .oe_register_mode = "none";
defparam \ciphertext[48]~I .oe_sync_reset = "none";
defparam \ciphertext[48]~I .operation_mode = "output";
defparam \ciphertext[48]~I .output_async_reset = "none";
defparam \ciphertext[48]~I .output_power_up = "low";
defparam \ciphertext[48]~I .output_register_mode = "none";
defparam \ciphertext[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[49]~I (
	.datain(\build:9:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[49]));
// synopsys translate_off
defparam \ciphertext[49]~I .input_async_reset = "none";
defparam \ciphertext[49]~I .input_power_up = "low";
defparam \ciphertext[49]~I .input_register_mode = "none";
defparam \ciphertext[49]~I .input_sync_reset = "none";
defparam \ciphertext[49]~I .oe_async_reset = "none";
defparam \ciphertext[49]~I .oe_power_up = "low";
defparam \ciphertext[49]~I .oe_register_mode = "none";
defparam \ciphertext[49]~I .oe_sync_reset = "none";
defparam \ciphertext[49]~I .operation_mode = "output";
defparam \ciphertext[49]~I .output_async_reset = "none";
defparam \ciphertext[49]~I .output_power_up = "low";
defparam \ciphertext[49]~I .output_register_mode = "none";
defparam \ciphertext[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[50]~I (
	.datain(\build:9:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[50]));
// synopsys translate_off
defparam \ciphertext[50]~I .input_async_reset = "none";
defparam \ciphertext[50]~I .input_power_up = "low";
defparam \ciphertext[50]~I .input_register_mode = "none";
defparam \ciphertext[50]~I .input_sync_reset = "none";
defparam \ciphertext[50]~I .oe_async_reset = "none";
defparam \ciphertext[50]~I .oe_power_up = "low";
defparam \ciphertext[50]~I .oe_register_mode = "none";
defparam \ciphertext[50]~I .oe_sync_reset = "none";
defparam \ciphertext[50]~I .operation_mode = "output";
defparam \ciphertext[50]~I .output_async_reset = "none";
defparam \ciphertext[50]~I .output_power_up = "low";
defparam \ciphertext[50]~I .output_register_mode = "none";
defparam \ciphertext[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[51]~I (
	.datain(\build:9:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[51]));
// synopsys translate_off
defparam \ciphertext[51]~I .input_async_reset = "none";
defparam \ciphertext[51]~I .input_power_up = "low";
defparam \ciphertext[51]~I .input_register_mode = "none";
defparam \ciphertext[51]~I .input_sync_reset = "none";
defparam \ciphertext[51]~I .oe_async_reset = "none";
defparam \ciphertext[51]~I .oe_power_up = "low";
defparam \ciphertext[51]~I .oe_register_mode = "none";
defparam \ciphertext[51]~I .oe_sync_reset = "none";
defparam \ciphertext[51]~I .operation_mode = "output";
defparam \ciphertext[51]~I .output_async_reset = "none";
defparam \ciphertext[51]~I .output_power_up = "low";
defparam \ciphertext[51]~I .output_register_mode = "none";
defparam \ciphertext[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[52]~I (
	.datain(\build:9:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[52]));
// synopsys translate_off
defparam \ciphertext[52]~I .input_async_reset = "none";
defparam \ciphertext[52]~I .input_power_up = "low";
defparam \ciphertext[52]~I .input_register_mode = "none";
defparam \ciphertext[52]~I .input_sync_reset = "none";
defparam \ciphertext[52]~I .oe_async_reset = "none";
defparam \ciphertext[52]~I .oe_power_up = "low";
defparam \ciphertext[52]~I .oe_register_mode = "none";
defparam \ciphertext[52]~I .oe_sync_reset = "none";
defparam \ciphertext[52]~I .operation_mode = "output";
defparam \ciphertext[52]~I .output_async_reset = "none";
defparam \ciphertext[52]~I .output_power_up = "low";
defparam \ciphertext[52]~I .output_register_mode = "none";
defparam \ciphertext[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[53]~I (
	.datain(\build:9:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[53]));
// synopsys translate_off
defparam \ciphertext[53]~I .input_async_reset = "none";
defparam \ciphertext[53]~I .input_power_up = "low";
defparam \ciphertext[53]~I .input_register_mode = "none";
defparam \ciphertext[53]~I .input_sync_reset = "none";
defparam \ciphertext[53]~I .oe_async_reset = "none";
defparam \ciphertext[53]~I .oe_power_up = "low";
defparam \ciphertext[53]~I .oe_register_mode = "none";
defparam \ciphertext[53]~I .oe_sync_reset = "none";
defparam \ciphertext[53]~I .operation_mode = "output";
defparam \ciphertext[53]~I .output_async_reset = "none";
defparam \ciphertext[53]~I .output_power_up = "low";
defparam \ciphertext[53]~I .output_register_mode = "none";
defparam \ciphertext[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[54]~I (
	.datain(\build:9:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[54]));
// synopsys translate_off
defparam \ciphertext[54]~I .input_async_reset = "none";
defparam \ciphertext[54]~I .input_power_up = "low";
defparam \ciphertext[54]~I .input_register_mode = "none";
defparam \ciphertext[54]~I .input_sync_reset = "none";
defparam \ciphertext[54]~I .oe_async_reset = "none";
defparam \ciphertext[54]~I .oe_power_up = "low";
defparam \ciphertext[54]~I .oe_register_mode = "none";
defparam \ciphertext[54]~I .oe_sync_reset = "none";
defparam \ciphertext[54]~I .operation_mode = "output";
defparam \ciphertext[54]~I .output_async_reset = "none";
defparam \ciphertext[54]~I .output_power_up = "low";
defparam \ciphertext[54]~I .output_register_mode = "none";
defparam \ciphertext[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[55]~I (
	.datain(\build:9:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[55]));
// synopsys translate_off
defparam \ciphertext[55]~I .input_async_reset = "none";
defparam \ciphertext[55]~I .input_power_up = "low";
defparam \ciphertext[55]~I .input_register_mode = "none";
defparam \ciphertext[55]~I .input_sync_reset = "none";
defparam \ciphertext[55]~I .oe_async_reset = "none";
defparam \ciphertext[55]~I .oe_power_up = "low";
defparam \ciphertext[55]~I .oe_register_mode = "none";
defparam \ciphertext[55]~I .oe_sync_reset = "none";
defparam \ciphertext[55]~I .operation_mode = "output";
defparam \ciphertext[55]~I .output_async_reset = "none";
defparam \ciphertext[55]~I .output_power_up = "low";
defparam \ciphertext[55]~I .output_register_mode = "none";
defparam \ciphertext[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[56]~I (
	.datain(\build:8:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[56]));
// synopsys translate_off
defparam \ciphertext[56]~I .input_async_reset = "none";
defparam \ciphertext[56]~I .input_power_up = "low";
defparam \ciphertext[56]~I .input_register_mode = "none";
defparam \ciphertext[56]~I .input_sync_reset = "none";
defparam \ciphertext[56]~I .oe_async_reset = "none";
defparam \ciphertext[56]~I .oe_power_up = "low";
defparam \ciphertext[56]~I .oe_register_mode = "none";
defparam \ciphertext[56]~I .oe_sync_reset = "none";
defparam \ciphertext[56]~I .operation_mode = "output";
defparam \ciphertext[56]~I .output_async_reset = "none";
defparam \ciphertext[56]~I .output_power_up = "low";
defparam \ciphertext[56]~I .output_register_mode = "none";
defparam \ciphertext[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[57]~I (
	.datain(\build:8:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[57]));
// synopsys translate_off
defparam \ciphertext[57]~I .input_async_reset = "none";
defparam \ciphertext[57]~I .input_power_up = "low";
defparam \ciphertext[57]~I .input_register_mode = "none";
defparam \ciphertext[57]~I .input_sync_reset = "none";
defparam \ciphertext[57]~I .oe_async_reset = "none";
defparam \ciphertext[57]~I .oe_power_up = "low";
defparam \ciphertext[57]~I .oe_register_mode = "none";
defparam \ciphertext[57]~I .oe_sync_reset = "none";
defparam \ciphertext[57]~I .operation_mode = "output";
defparam \ciphertext[57]~I .output_async_reset = "none";
defparam \ciphertext[57]~I .output_power_up = "low";
defparam \ciphertext[57]~I .output_register_mode = "none";
defparam \ciphertext[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[58]~I (
	.datain(\build:8:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[58]));
// synopsys translate_off
defparam \ciphertext[58]~I .input_async_reset = "none";
defparam \ciphertext[58]~I .input_power_up = "low";
defparam \ciphertext[58]~I .input_register_mode = "none";
defparam \ciphertext[58]~I .input_sync_reset = "none";
defparam \ciphertext[58]~I .oe_async_reset = "none";
defparam \ciphertext[58]~I .oe_power_up = "low";
defparam \ciphertext[58]~I .oe_register_mode = "none";
defparam \ciphertext[58]~I .oe_sync_reset = "none";
defparam \ciphertext[58]~I .operation_mode = "output";
defparam \ciphertext[58]~I .output_async_reset = "none";
defparam \ciphertext[58]~I .output_power_up = "low";
defparam \ciphertext[58]~I .output_register_mode = "none";
defparam \ciphertext[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[59]~I (
	.datain(\build:8:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[59]));
// synopsys translate_off
defparam \ciphertext[59]~I .input_async_reset = "none";
defparam \ciphertext[59]~I .input_power_up = "low";
defparam \ciphertext[59]~I .input_register_mode = "none";
defparam \ciphertext[59]~I .input_sync_reset = "none";
defparam \ciphertext[59]~I .oe_async_reset = "none";
defparam \ciphertext[59]~I .oe_power_up = "low";
defparam \ciphertext[59]~I .oe_register_mode = "none";
defparam \ciphertext[59]~I .oe_sync_reset = "none";
defparam \ciphertext[59]~I .operation_mode = "output";
defparam \ciphertext[59]~I .output_async_reset = "none";
defparam \ciphertext[59]~I .output_power_up = "low";
defparam \ciphertext[59]~I .output_register_mode = "none";
defparam \ciphertext[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[60]~I (
	.datain(\build:8:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[60]));
// synopsys translate_off
defparam \ciphertext[60]~I .input_async_reset = "none";
defparam \ciphertext[60]~I .input_power_up = "low";
defparam \ciphertext[60]~I .input_register_mode = "none";
defparam \ciphertext[60]~I .input_sync_reset = "none";
defparam \ciphertext[60]~I .oe_async_reset = "none";
defparam \ciphertext[60]~I .oe_power_up = "low";
defparam \ciphertext[60]~I .oe_register_mode = "none";
defparam \ciphertext[60]~I .oe_sync_reset = "none";
defparam \ciphertext[60]~I .operation_mode = "output";
defparam \ciphertext[60]~I .output_async_reset = "none";
defparam \ciphertext[60]~I .output_power_up = "low";
defparam \ciphertext[60]~I .output_register_mode = "none";
defparam \ciphertext[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[61]~I (
	.datain(\build:8:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[61]));
// synopsys translate_off
defparam \ciphertext[61]~I .input_async_reset = "none";
defparam \ciphertext[61]~I .input_power_up = "low";
defparam \ciphertext[61]~I .input_register_mode = "none";
defparam \ciphertext[61]~I .input_sync_reset = "none";
defparam \ciphertext[61]~I .oe_async_reset = "none";
defparam \ciphertext[61]~I .oe_power_up = "low";
defparam \ciphertext[61]~I .oe_register_mode = "none";
defparam \ciphertext[61]~I .oe_sync_reset = "none";
defparam \ciphertext[61]~I .operation_mode = "output";
defparam \ciphertext[61]~I .output_async_reset = "none";
defparam \ciphertext[61]~I .output_power_up = "low";
defparam \ciphertext[61]~I .output_register_mode = "none";
defparam \ciphertext[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[62]~I (
	.datain(\build:8:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[62]));
// synopsys translate_off
defparam \ciphertext[62]~I .input_async_reset = "none";
defparam \ciphertext[62]~I .input_power_up = "low";
defparam \ciphertext[62]~I .input_register_mode = "none";
defparam \ciphertext[62]~I .input_sync_reset = "none";
defparam \ciphertext[62]~I .oe_async_reset = "none";
defparam \ciphertext[62]~I .oe_power_up = "low";
defparam \ciphertext[62]~I .oe_register_mode = "none";
defparam \ciphertext[62]~I .oe_sync_reset = "none";
defparam \ciphertext[62]~I .operation_mode = "output";
defparam \ciphertext[62]~I .output_async_reset = "none";
defparam \ciphertext[62]~I .output_power_up = "low";
defparam \ciphertext[62]~I .output_register_mode = "none";
defparam \ciphertext[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[63]~I (
	.datain(\build:8:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[63]));
// synopsys translate_off
defparam \ciphertext[63]~I .input_async_reset = "none";
defparam \ciphertext[63]~I .input_power_up = "low";
defparam \ciphertext[63]~I .input_register_mode = "none";
defparam \ciphertext[63]~I .input_sync_reset = "none";
defparam \ciphertext[63]~I .oe_async_reset = "none";
defparam \ciphertext[63]~I .oe_power_up = "low";
defparam \ciphertext[63]~I .oe_register_mode = "none";
defparam \ciphertext[63]~I .oe_sync_reset = "none";
defparam \ciphertext[63]~I .operation_mode = "output";
defparam \ciphertext[63]~I .output_async_reset = "none";
defparam \ciphertext[63]~I .output_power_up = "low";
defparam \ciphertext[63]~I .output_register_mode = "none";
defparam \ciphertext[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[64]~I (
	.datain(\build:7:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[64]));
// synopsys translate_off
defparam \ciphertext[64]~I .input_async_reset = "none";
defparam \ciphertext[64]~I .input_power_up = "low";
defparam \ciphertext[64]~I .input_register_mode = "none";
defparam \ciphertext[64]~I .input_sync_reset = "none";
defparam \ciphertext[64]~I .oe_async_reset = "none";
defparam \ciphertext[64]~I .oe_power_up = "low";
defparam \ciphertext[64]~I .oe_register_mode = "none";
defparam \ciphertext[64]~I .oe_sync_reset = "none";
defparam \ciphertext[64]~I .operation_mode = "output";
defparam \ciphertext[64]~I .output_async_reset = "none";
defparam \ciphertext[64]~I .output_power_up = "low";
defparam \ciphertext[64]~I .output_register_mode = "none";
defparam \ciphertext[64]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[65]~I (
	.datain(\build:7:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[65]));
// synopsys translate_off
defparam \ciphertext[65]~I .input_async_reset = "none";
defparam \ciphertext[65]~I .input_power_up = "low";
defparam \ciphertext[65]~I .input_register_mode = "none";
defparam \ciphertext[65]~I .input_sync_reset = "none";
defparam \ciphertext[65]~I .oe_async_reset = "none";
defparam \ciphertext[65]~I .oe_power_up = "low";
defparam \ciphertext[65]~I .oe_register_mode = "none";
defparam \ciphertext[65]~I .oe_sync_reset = "none";
defparam \ciphertext[65]~I .operation_mode = "output";
defparam \ciphertext[65]~I .output_async_reset = "none";
defparam \ciphertext[65]~I .output_power_up = "low";
defparam \ciphertext[65]~I .output_register_mode = "none";
defparam \ciphertext[65]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[66]~I (
	.datain(\build:7:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[66]));
// synopsys translate_off
defparam \ciphertext[66]~I .input_async_reset = "none";
defparam \ciphertext[66]~I .input_power_up = "low";
defparam \ciphertext[66]~I .input_register_mode = "none";
defparam \ciphertext[66]~I .input_sync_reset = "none";
defparam \ciphertext[66]~I .oe_async_reset = "none";
defparam \ciphertext[66]~I .oe_power_up = "low";
defparam \ciphertext[66]~I .oe_register_mode = "none";
defparam \ciphertext[66]~I .oe_sync_reset = "none";
defparam \ciphertext[66]~I .operation_mode = "output";
defparam \ciphertext[66]~I .output_async_reset = "none";
defparam \ciphertext[66]~I .output_power_up = "low";
defparam \ciphertext[66]~I .output_register_mode = "none";
defparam \ciphertext[66]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[67]~I (
	.datain(\build:7:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[67]));
// synopsys translate_off
defparam \ciphertext[67]~I .input_async_reset = "none";
defparam \ciphertext[67]~I .input_power_up = "low";
defparam \ciphertext[67]~I .input_register_mode = "none";
defparam \ciphertext[67]~I .input_sync_reset = "none";
defparam \ciphertext[67]~I .oe_async_reset = "none";
defparam \ciphertext[67]~I .oe_power_up = "low";
defparam \ciphertext[67]~I .oe_register_mode = "none";
defparam \ciphertext[67]~I .oe_sync_reset = "none";
defparam \ciphertext[67]~I .operation_mode = "output";
defparam \ciphertext[67]~I .output_async_reset = "none";
defparam \ciphertext[67]~I .output_power_up = "low";
defparam \ciphertext[67]~I .output_register_mode = "none";
defparam \ciphertext[67]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[68]~I (
	.datain(\build:7:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[68]));
// synopsys translate_off
defparam \ciphertext[68]~I .input_async_reset = "none";
defparam \ciphertext[68]~I .input_power_up = "low";
defparam \ciphertext[68]~I .input_register_mode = "none";
defparam \ciphertext[68]~I .input_sync_reset = "none";
defparam \ciphertext[68]~I .oe_async_reset = "none";
defparam \ciphertext[68]~I .oe_power_up = "low";
defparam \ciphertext[68]~I .oe_register_mode = "none";
defparam \ciphertext[68]~I .oe_sync_reset = "none";
defparam \ciphertext[68]~I .operation_mode = "output";
defparam \ciphertext[68]~I .output_async_reset = "none";
defparam \ciphertext[68]~I .output_power_up = "low";
defparam \ciphertext[68]~I .output_register_mode = "none";
defparam \ciphertext[68]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[69]~I (
	.datain(\build:7:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[69]));
// synopsys translate_off
defparam \ciphertext[69]~I .input_async_reset = "none";
defparam \ciphertext[69]~I .input_power_up = "low";
defparam \ciphertext[69]~I .input_register_mode = "none";
defparam \ciphertext[69]~I .input_sync_reset = "none";
defparam \ciphertext[69]~I .oe_async_reset = "none";
defparam \ciphertext[69]~I .oe_power_up = "low";
defparam \ciphertext[69]~I .oe_register_mode = "none";
defparam \ciphertext[69]~I .oe_sync_reset = "none";
defparam \ciphertext[69]~I .operation_mode = "output";
defparam \ciphertext[69]~I .output_async_reset = "none";
defparam \ciphertext[69]~I .output_power_up = "low";
defparam \ciphertext[69]~I .output_register_mode = "none";
defparam \ciphertext[69]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[70]~I (
	.datain(\build:7:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[70]));
// synopsys translate_off
defparam \ciphertext[70]~I .input_async_reset = "none";
defparam \ciphertext[70]~I .input_power_up = "low";
defparam \ciphertext[70]~I .input_register_mode = "none";
defparam \ciphertext[70]~I .input_sync_reset = "none";
defparam \ciphertext[70]~I .oe_async_reset = "none";
defparam \ciphertext[70]~I .oe_power_up = "low";
defparam \ciphertext[70]~I .oe_register_mode = "none";
defparam \ciphertext[70]~I .oe_sync_reset = "none";
defparam \ciphertext[70]~I .operation_mode = "output";
defparam \ciphertext[70]~I .output_async_reset = "none";
defparam \ciphertext[70]~I .output_power_up = "low";
defparam \ciphertext[70]~I .output_register_mode = "none";
defparam \ciphertext[70]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[71]~I (
	.datain(\build:7:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[71]));
// synopsys translate_off
defparam \ciphertext[71]~I .input_async_reset = "none";
defparam \ciphertext[71]~I .input_power_up = "low";
defparam \ciphertext[71]~I .input_register_mode = "none";
defparam \ciphertext[71]~I .input_sync_reset = "none";
defparam \ciphertext[71]~I .oe_async_reset = "none";
defparam \ciphertext[71]~I .oe_power_up = "low";
defparam \ciphertext[71]~I .oe_register_mode = "none";
defparam \ciphertext[71]~I .oe_sync_reset = "none";
defparam \ciphertext[71]~I .operation_mode = "output";
defparam \ciphertext[71]~I .output_async_reset = "none";
defparam \ciphertext[71]~I .output_power_up = "low";
defparam \ciphertext[71]~I .output_register_mode = "none";
defparam \ciphertext[71]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[72]~I (
	.datain(\build:6:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[72]));
// synopsys translate_off
defparam \ciphertext[72]~I .input_async_reset = "none";
defparam \ciphertext[72]~I .input_power_up = "low";
defparam \ciphertext[72]~I .input_register_mode = "none";
defparam \ciphertext[72]~I .input_sync_reset = "none";
defparam \ciphertext[72]~I .oe_async_reset = "none";
defparam \ciphertext[72]~I .oe_power_up = "low";
defparam \ciphertext[72]~I .oe_register_mode = "none";
defparam \ciphertext[72]~I .oe_sync_reset = "none";
defparam \ciphertext[72]~I .operation_mode = "output";
defparam \ciphertext[72]~I .output_async_reset = "none";
defparam \ciphertext[72]~I .output_power_up = "low";
defparam \ciphertext[72]~I .output_register_mode = "none";
defparam \ciphertext[72]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[73]~I (
	.datain(\build:6:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[73]));
// synopsys translate_off
defparam \ciphertext[73]~I .input_async_reset = "none";
defparam \ciphertext[73]~I .input_power_up = "low";
defparam \ciphertext[73]~I .input_register_mode = "none";
defparam \ciphertext[73]~I .input_sync_reset = "none";
defparam \ciphertext[73]~I .oe_async_reset = "none";
defparam \ciphertext[73]~I .oe_power_up = "low";
defparam \ciphertext[73]~I .oe_register_mode = "none";
defparam \ciphertext[73]~I .oe_sync_reset = "none";
defparam \ciphertext[73]~I .operation_mode = "output";
defparam \ciphertext[73]~I .output_async_reset = "none";
defparam \ciphertext[73]~I .output_power_up = "low";
defparam \ciphertext[73]~I .output_register_mode = "none";
defparam \ciphertext[73]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[74]~I (
	.datain(\build:6:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[74]));
// synopsys translate_off
defparam \ciphertext[74]~I .input_async_reset = "none";
defparam \ciphertext[74]~I .input_power_up = "low";
defparam \ciphertext[74]~I .input_register_mode = "none";
defparam \ciphertext[74]~I .input_sync_reset = "none";
defparam \ciphertext[74]~I .oe_async_reset = "none";
defparam \ciphertext[74]~I .oe_power_up = "low";
defparam \ciphertext[74]~I .oe_register_mode = "none";
defparam \ciphertext[74]~I .oe_sync_reset = "none";
defparam \ciphertext[74]~I .operation_mode = "output";
defparam \ciphertext[74]~I .output_async_reset = "none";
defparam \ciphertext[74]~I .output_power_up = "low";
defparam \ciphertext[74]~I .output_register_mode = "none";
defparam \ciphertext[74]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[75]~I (
	.datain(\build:6:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[75]));
// synopsys translate_off
defparam \ciphertext[75]~I .input_async_reset = "none";
defparam \ciphertext[75]~I .input_power_up = "low";
defparam \ciphertext[75]~I .input_register_mode = "none";
defparam \ciphertext[75]~I .input_sync_reset = "none";
defparam \ciphertext[75]~I .oe_async_reset = "none";
defparam \ciphertext[75]~I .oe_power_up = "low";
defparam \ciphertext[75]~I .oe_register_mode = "none";
defparam \ciphertext[75]~I .oe_sync_reset = "none";
defparam \ciphertext[75]~I .operation_mode = "output";
defparam \ciphertext[75]~I .output_async_reset = "none";
defparam \ciphertext[75]~I .output_power_up = "low";
defparam \ciphertext[75]~I .output_register_mode = "none";
defparam \ciphertext[75]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[76]~I (
	.datain(\build:6:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[76]));
// synopsys translate_off
defparam \ciphertext[76]~I .input_async_reset = "none";
defparam \ciphertext[76]~I .input_power_up = "low";
defparam \ciphertext[76]~I .input_register_mode = "none";
defparam \ciphertext[76]~I .input_sync_reset = "none";
defparam \ciphertext[76]~I .oe_async_reset = "none";
defparam \ciphertext[76]~I .oe_power_up = "low";
defparam \ciphertext[76]~I .oe_register_mode = "none";
defparam \ciphertext[76]~I .oe_sync_reset = "none";
defparam \ciphertext[76]~I .operation_mode = "output";
defparam \ciphertext[76]~I .output_async_reset = "none";
defparam \ciphertext[76]~I .output_power_up = "low";
defparam \ciphertext[76]~I .output_register_mode = "none";
defparam \ciphertext[76]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[77]~I (
	.datain(\build:6:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[77]));
// synopsys translate_off
defparam \ciphertext[77]~I .input_async_reset = "none";
defparam \ciphertext[77]~I .input_power_up = "low";
defparam \ciphertext[77]~I .input_register_mode = "none";
defparam \ciphertext[77]~I .input_sync_reset = "none";
defparam \ciphertext[77]~I .oe_async_reset = "none";
defparam \ciphertext[77]~I .oe_power_up = "low";
defparam \ciphertext[77]~I .oe_register_mode = "none";
defparam \ciphertext[77]~I .oe_sync_reset = "none";
defparam \ciphertext[77]~I .operation_mode = "output";
defparam \ciphertext[77]~I .output_async_reset = "none";
defparam \ciphertext[77]~I .output_power_up = "low";
defparam \ciphertext[77]~I .output_register_mode = "none";
defparam \ciphertext[77]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[78]~I (
	.datain(\build:6:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[78]));
// synopsys translate_off
defparam \ciphertext[78]~I .input_async_reset = "none";
defparam \ciphertext[78]~I .input_power_up = "low";
defparam \ciphertext[78]~I .input_register_mode = "none";
defparam \ciphertext[78]~I .input_sync_reset = "none";
defparam \ciphertext[78]~I .oe_async_reset = "none";
defparam \ciphertext[78]~I .oe_power_up = "low";
defparam \ciphertext[78]~I .oe_register_mode = "none";
defparam \ciphertext[78]~I .oe_sync_reset = "none";
defparam \ciphertext[78]~I .operation_mode = "output";
defparam \ciphertext[78]~I .output_async_reset = "none";
defparam \ciphertext[78]~I .output_power_up = "low";
defparam \ciphertext[78]~I .output_register_mode = "none";
defparam \ciphertext[78]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[79]~I (
	.datain(\build:6:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[79]));
// synopsys translate_off
defparam \ciphertext[79]~I .input_async_reset = "none";
defparam \ciphertext[79]~I .input_power_up = "low";
defparam \ciphertext[79]~I .input_register_mode = "none";
defparam \ciphertext[79]~I .input_sync_reset = "none";
defparam \ciphertext[79]~I .oe_async_reset = "none";
defparam \ciphertext[79]~I .oe_power_up = "low";
defparam \ciphertext[79]~I .oe_register_mode = "none";
defparam \ciphertext[79]~I .oe_sync_reset = "none";
defparam \ciphertext[79]~I .operation_mode = "output";
defparam \ciphertext[79]~I .output_async_reset = "none";
defparam \ciphertext[79]~I .output_power_up = "low";
defparam \ciphertext[79]~I .output_register_mode = "none";
defparam \ciphertext[79]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[80]~I (
	.datain(\build:5:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[80]));
// synopsys translate_off
defparam \ciphertext[80]~I .input_async_reset = "none";
defparam \ciphertext[80]~I .input_power_up = "low";
defparam \ciphertext[80]~I .input_register_mode = "none";
defparam \ciphertext[80]~I .input_sync_reset = "none";
defparam \ciphertext[80]~I .oe_async_reset = "none";
defparam \ciphertext[80]~I .oe_power_up = "low";
defparam \ciphertext[80]~I .oe_register_mode = "none";
defparam \ciphertext[80]~I .oe_sync_reset = "none";
defparam \ciphertext[80]~I .operation_mode = "output";
defparam \ciphertext[80]~I .output_async_reset = "none";
defparam \ciphertext[80]~I .output_power_up = "low";
defparam \ciphertext[80]~I .output_register_mode = "none";
defparam \ciphertext[80]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[81]~I (
	.datain(\build:5:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[81]));
// synopsys translate_off
defparam \ciphertext[81]~I .input_async_reset = "none";
defparam \ciphertext[81]~I .input_power_up = "low";
defparam \ciphertext[81]~I .input_register_mode = "none";
defparam \ciphertext[81]~I .input_sync_reset = "none";
defparam \ciphertext[81]~I .oe_async_reset = "none";
defparam \ciphertext[81]~I .oe_power_up = "low";
defparam \ciphertext[81]~I .oe_register_mode = "none";
defparam \ciphertext[81]~I .oe_sync_reset = "none";
defparam \ciphertext[81]~I .operation_mode = "output";
defparam \ciphertext[81]~I .output_async_reset = "none";
defparam \ciphertext[81]~I .output_power_up = "low";
defparam \ciphertext[81]~I .output_register_mode = "none";
defparam \ciphertext[81]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[82]~I (
	.datain(\build:5:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[82]));
// synopsys translate_off
defparam \ciphertext[82]~I .input_async_reset = "none";
defparam \ciphertext[82]~I .input_power_up = "low";
defparam \ciphertext[82]~I .input_register_mode = "none";
defparam \ciphertext[82]~I .input_sync_reset = "none";
defparam \ciphertext[82]~I .oe_async_reset = "none";
defparam \ciphertext[82]~I .oe_power_up = "low";
defparam \ciphertext[82]~I .oe_register_mode = "none";
defparam \ciphertext[82]~I .oe_sync_reset = "none";
defparam \ciphertext[82]~I .operation_mode = "output";
defparam \ciphertext[82]~I .output_async_reset = "none";
defparam \ciphertext[82]~I .output_power_up = "low";
defparam \ciphertext[82]~I .output_register_mode = "none";
defparam \ciphertext[82]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[83]~I (
	.datain(\build:5:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[83]));
// synopsys translate_off
defparam \ciphertext[83]~I .input_async_reset = "none";
defparam \ciphertext[83]~I .input_power_up = "low";
defparam \ciphertext[83]~I .input_register_mode = "none";
defparam \ciphertext[83]~I .input_sync_reset = "none";
defparam \ciphertext[83]~I .oe_async_reset = "none";
defparam \ciphertext[83]~I .oe_power_up = "low";
defparam \ciphertext[83]~I .oe_register_mode = "none";
defparam \ciphertext[83]~I .oe_sync_reset = "none";
defparam \ciphertext[83]~I .operation_mode = "output";
defparam \ciphertext[83]~I .output_async_reset = "none";
defparam \ciphertext[83]~I .output_power_up = "low";
defparam \ciphertext[83]~I .output_register_mode = "none";
defparam \ciphertext[83]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[84]~I (
	.datain(\build:5:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[84]));
// synopsys translate_off
defparam \ciphertext[84]~I .input_async_reset = "none";
defparam \ciphertext[84]~I .input_power_up = "low";
defparam \ciphertext[84]~I .input_register_mode = "none";
defparam \ciphertext[84]~I .input_sync_reset = "none";
defparam \ciphertext[84]~I .oe_async_reset = "none";
defparam \ciphertext[84]~I .oe_power_up = "low";
defparam \ciphertext[84]~I .oe_register_mode = "none";
defparam \ciphertext[84]~I .oe_sync_reset = "none";
defparam \ciphertext[84]~I .operation_mode = "output";
defparam \ciphertext[84]~I .output_async_reset = "none";
defparam \ciphertext[84]~I .output_power_up = "low";
defparam \ciphertext[84]~I .output_register_mode = "none";
defparam \ciphertext[84]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[85]~I (
	.datain(\build:5:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[85]));
// synopsys translate_off
defparam \ciphertext[85]~I .input_async_reset = "none";
defparam \ciphertext[85]~I .input_power_up = "low";
defparam \ciphertext[85]~I .input_register_mode = "none";
defparam \ciphertext[85]~I .input_sync_reset = "none";
defparam \ciphertext[85]~I .oe_async_reset = "none";
defparam \ciphertext[85]~I .oe_power_up = "low";
defparam \ciphertext[85]~I .oe_register_mode = "none";
defparam \ciphertext[85]~I .oe_sync_reset = "none";
defparam \ciphertext[85]~I .operation_mode = "output";
defparam \ciphertext[85]~I .output_async_reset = "none";
defparam \ciphertext[85]~I .output_power_up = "low";
defparam \ciphertext[85]~I .output_register_mode = "none";
defparam \ciphertext[85]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[86]~I (
	.datain(\build:5:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[86]));
// synopsys translate_off
defparam \ciphertext[86]~I .input_async_reset = "none";
defparam \ciphertext[86]~I .input_power_up = "low";
defparam \ciphertext[86]~I .input_register_mode = "none";
defparam \ciphertext[86]~I .input_sync_reset = "none";
defparam \ciphertext[86]~I .oe_async_reset = "none";
defparam \ciphertext[86]~I .oe_power_up = "low";
defparam \ciphertext[86]~I .oe_register_mode = "none";
defparam \ciphertext[86]~I .oe_sync_reset = "none";
defparam \ciphertext[86]~I .operation_mode = "output";
defparam \ciphertext[86]~I .output_async_reset = "none";
defparam \ciphertext[86]~I .output_power_up = "low";
defparam \ciphertext[86]~I .output_register_mode = "none";
defparam \ciphertext[86]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[87]~I (
	.datain(\build:5:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[87]));
// synopsys translate_off
defparam \ciphertext[87]~I .input_async_reset = "none";
defparam \ciphertext[87]~I .input_power_up = "low";
defparam \ciphertext[87]~I .input_register_mode = "none";
defparam \ciphertext[87]~I .input_sync_reset = "none";
defparam \ciphertext[87]~I .oe_async_reset = "none";
defparam \ciphertext[87]~I .oe_power_up = "low";
defparam \ciphertext[87]~I .oe_register_mode = "none";
defparam \ciphertext[87]~I .oe_sync_reset = "none";
defparam \ciphertext[87]~I .operation_mode = "output";
defparam \ciphertext[87]~I .output_async_reset = "none";
defparam \ciphertext[87]~I .output_power_up = "low";
defparam \ciphertext[87]~I .output_register_mode = "none";
defparam \ciphertext[87]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[88]~I (
	.datain(\build:4:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[88]));
// synopsys translate_off
defparam \ciphertext[88]~I .input_async_reset = "none";
defparam \ciphertext[88]~I .input_power_up = "low";
defparam \ciphertext[88]~I .input_register_mode = "none";
defparam \ciphertext[88]~I .input_sync_reset = "none";
defparam \ciphertext[88]~I .oe_async_reset = "none";
defparam \ciphertext[88]~I .oe_power_up = "low";
defparam \ciphertext[88]~I .oe_register_mode = "none";
defparam \ciphertext[88]~I .oe_sync_reset = "none";
defparam \ciphertext[88]~I .operation_mode = "output";
defparam \ciphertext[88]~I .output_async_reset = "none";
defparam \ciphertext[88]~I .output_power_up = "low";
defparam \ciphertext[88]~I .output_register_mode = "none";
defparam \ciphertext[88]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[89]~I (
	.datain(\build:4:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[89]));
// synopsys translate_off
defparam \ciphertext[89]~I .input_async_reset = "none";
defparam \ciphertext[89]~I .input_power_up = "low";
defparam \ciphertext[89]~I .input_register_mode = "none";
defparam \ciphertext[89]~I .input_sync_reset = "none";
defparam \ciphertext[89]~I .oe_async_reset = "none";
defparam \ciphertext[89]~I .oe_power_up = "low";
defparam \ciphertext[89]~I .oe_register_mode = "none";
defparam \ciphertext[89]~I .oe_sync_reset = "none";
defparam \ciphertext[89]~I .operation_mode = "output";
defparam \ciphertext[89]~I .output_async_reset = "none";
defparam \ciphertext[89]~I .output_power_up = "low";
defparam \ciphertext[89]~I .output_register_mode = "none";
defparam \ciphertext[89]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[90]~I (
	.datain(\build:4:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[90]));
// synopsys translate_off
defparam \ciphertext[90]~I .input_async_reset = "none";
defparam \ciphertext[90]~I .input_power_up = "low";
defparam \ciphertext[90]~I .input_register_mode = "none";
defparam \ciphertext[90]~I .input_sync_reset = "none";
defparam \ciphertext[90]~I .oe_async_reset = "none";
defparam \ciphertext[90]~I .oe_power_up = "low";
defparam \ciphertext[90]~I .oe_register_mode = "none";
defparam \ciphertext[90]~I .oe_sync_reset = "none";
defparam \ciphertext[90]~I .operation_mode = "output";
defparam \ciphertext[90]~I .output_async_reset = "none";
defparam \ciphertext[90]~I .output_power_up = "low";
defparam \ciphertext[90]~I .output_register_mode = "none";
defparam \ciphertext[90]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[91]~I (
	.datain(\build:4:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[91]));
// synopsys translate_off
defparam \ciphertext[91]~I .input_async_reset = "none";
defparam \ciphertext[91]~I .input_power_up = "low";
defparam \ciphertext[91]~I .input_register_mode = "none";
defparam \ciphertext[91]~I .input_sync_reset = "none";
defparam \ciphertext[91]~I .oe_async_reset = "none";
defparam \ciphertext[91]~I .oe_power_up = "low";
defparam \ciphertext[91]~I .oe_register_mode = "none";
defparam \ciphertext[91]~I .oe_sync_reset = "none";
defparam \ciphertext[91]~I .operation_mode = "output";
defparam \ciphertext[91]~I .output_async_reset = "none";
defparam \ciphertext[91]~I .output_power_up = "low";
defparam \ciphertext[91]~I .output_register_mode = "none";
defparam \ciphertext[91]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[92]~I (
	.datain(\build:4:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[92]));
// synopsys translate_off
defparam \ciphertext[92]~I .input_async_reset = "none";
defparam \ciphertext[92]~I .input_power_up = "low";
defparam \ciphertext[92]~I .input_register_mode = "none";
defparam \ciphertext[92]~I .input_sync_reset = "none";
defparam \ciphertext[92]~I .oe_async_reset = "none";
defparam \ciphertext[92]~I .oe_power_up = "low";
defparam \ciphertext[92]~I .oe_register_mode = "none";
defparam \ciphertext[92]~I .oe_sync_reset = "none";
defparam \ciphertext[92]~I .operation_mode = "output";
defparam \ciphertext[92]~I .output_async_reset = "none";
defparam \ciphertext[92]~I .output_power_up = "low";
defparam \ciphertext[92]~I .output_register_mode = "none";
defparam \ciphertext[92]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[93]~I (
	.datain(\build:4:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[93]));
// synopsys translate_off
defparam \ciphertext[93]~I .input_async_reset = "none";
defparam \ciphertext[93]~I .input_power_up = "low";
defparam \ciphertext[93]~I .input_register_mode = "none";
defparam \ciphertext[93]~I .input_sync_reset = "none";
defparam \ciphertext[93]~I .oe_async_reset = "none";
defparam \ciphertext[93]~I .oe_power_up = "low";
defparam \ciphertext[93]~I .oe_register_mode = "none";
defparam \ciphertext[93]~I .oe_sync_reset = "none";
defparam \ciphertext[93]~I .operation_mode = "output";
defparam \ciphertext[93]~I .output_async_reset = "none";
defparam \ciphertext[93]~I .output_power_up = "low";
defparam \ciphertext[93]~I .output_register_mode = "none";
defparam \ciphertext[93]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[94]~I (
	.datain(\build:4:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[94]));
// synopsys translate_off
defparam \ciphertext[94]~I .input_async_reset = "none";
defparam \ciphertext[94]~I .input_power_up = "low";
defparam \ciphertext[94]~I .input_register_mode = "none";
defparam \ciphertext[94]~I .input_sync_reset = "none";
defparam \ciphertext[94]~I .oe_async_reset = "none";
defparam \ciphertext[94]~I .oe_power_up = "low";
defparam \ciphertext[94]~I .oe_register_mode = "none";
defparam \ciphertext[94]~I .oe_sync_reset = "none";
defparam \ciphertext[94]~I .operation_mode = "output";
defparam \ciphertext[94]~I .output_async_reset = "none";
defparam \ciphertext[94]~I .output_power_up = "low";
defparam \ciphertext[94]~I .output_register_mode = "none";
defparam \ciphertext[94]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[95]~I (
	.datain(\build:4:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[95]));
// synopsys translate_off
defparam \ciphertext[95]~I .input_async_reset = "none";
defparam \ciphertext[95]~I .input_power_up = "low";
defparam \ciphertext[95]~I .input_register_mode = "none";
defparam \ciphertext[95]~I .input_sync_reset = "none";
defparam \ciphertext[95]~I .oe_async_reset = "none";
defparam \ciphertext[95]~I .oe_power_up = "low";
defparam \ciphertext[95]~I .oe_register_mode = "none";
defparam \ciphertext[95]~I .oe_sync_reset = "none";
defparam \ciphertext[95]~I .operation_mode = "output";
defparam \ciphertext[95]~I .output_async_reset = "none";
defparam \ciphertext[95]~I .output_power_up = "low";
defparam \ciphertext[95]~I .output_register_mode = "none";
defparam \ciphertext[95]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[96]~I (
	.datain(\build:3:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[96]));
// synopsys translate_off
defparam \ciphertext[96]~I .input_async_reset = "none";
defparam \ciphertext[96]~I .input_power_up = "low";
defparam \ciphertext[96]~I .input_register_mode = "none";
defparam \ciphertext[96]~I .input_sync_reset = "none";
defparam \ciphertext[96]~I .oe_async_reset = "none";
defparam \ciphertext[96]~I .oe_power_up = "low";
defparam \ciphertext[96]~I .oe_register_mode = "none";
defparam \ciphertext[96]~I .oe_sync_reset = "none";
defparam \ciphertext[96]~I .operation_mode = "output";
defparam \ciphertext[96]~I .output_async_reset = "none";
defparam \ciphertext[96]~I .output_power_up = "low";
defparam \ciphertext[96]~I .output_register_mode = "none";
defparam \ciphertext[96]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[97]~I (
	.datain(\build:3:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[97]));
// synopsys translate_off
defparam \ciphertext[97]~I .input_async_reset = "none";
defparam \ciphertext[97]~I .input_power_up = "low";
defparam \ciphertext[97]~I .input_register_mode = "none";
defparam \ciphertext[97]~I .input_sync_reset = "none";
defparam \ciphertext[97]~I .oe_async_reset = "none";
defparam \ciphertext[97]~I .oe_power_up = "low";
defparam \ciphertext[97]~I .oe_register_mode = "none";
defparam \ciphertext[97]~I .oe_sync_reset = "none";
defparam \ciphertext[97]~I .operation_mode = "output";
defparam \ciphertext[97]~I .output_async_reset = "none";
defparam \ciphertext[97]~I .output_power_up = "low";
defparam \ciphertext[97]~I .output_register_mode = "none";
defparam \ciphertext[97]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[98]~I (
	.datain(\build:3:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[98]));
// synopsys translate_off
defparam \ciphertext[98]~I .input_async_reset = "none";
defparam \ciphertext[98]~I .input_power_up = "low";
defparam \ciphertext[98]~I .input_register_mode = "none";
defparam \ciphertext[98]~I .input_sync_reset = "none";
defparam \ciphertext[98]~I .oe_async_reset = "none";
defparam \ciphertext[98]~I .oe_power_up = "low";
defparam \ciphertext[98]~I .oe_register_mode = "none";
defparam \ciphertext[98]~I .oe_sync_reset = "none";
defparam \ciphertext[98]~I .operation_mode = "output";
defparam \ciphertext[98]~I .output_async_reset = "none";
defparam \ciphertext[98]~I .output_power_up = "low";
defparam \ciphertext[98]~I .output_register_mode = "none";
defparam \ciphertext[98]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[99]~I (
	.datain(\build:3:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[99]));
// synopsys translate_off
defparam \ciphertext[99]~I .input_async_reset = "none";
defparam \ciphertext[99]~I .input_power_up = "low";
defparam \ciphertext[99]~I .input_register_mode = "none";
defparam \ciphertext[99]~I .input_sync_reset = "none";
defparam \ciphertext[99]~I .oe_async_reset = "none";
defparam \ciphertext[99]~I .oe_power_up = "low";
defparam \ciphertext[99]~I .oe_register_mode = "none";
defparam \ciphertext[99]~I .oe_sync_reset = "none";
defparam \ciphertext[99]~I .operation_mode = "output";
defparam \ciphertext[99]~I .output_async_reset = "none";
defparam \ciphertext[99]~I .output_power_up = "low";
defparam \ciphertext[99]~I .output_register_mode = "none";
defparam \ciphertext[99]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[100]~I (
	.datain(\build:3:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[100]));
// synopsys translate_off
defparam \ciphertext[100]~I .input_async_reset = "none";
defparam \ciphertext[100]~I .input_power_up = "low";
defparam \ciphertext[100]~I .input_register_mode = "none";
defparam \ciphertext[100]~I .input_sync_reset = "none";
defparam \ciphertext[100]~I .oe_async_reset = "none";
defparam \ciphertext[100]~I .oe_power_up = "low";
defparam \ciphertext[100]~I .oe_register_mode = "none";
defparam \ciphertext[100]~I .oe_sync_reset = "none";
defparam \ciphertext[100]~I .operation_mode = "output";
defparam \ciphertext[100]~I .output_async_reset = "none";
defparam \ciphertext[100]~I .output_power_up = "low";
defparam \ciphertext[100]~I .output_register_mode = "none";
defparam \ciphertext[100]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[101]~I (
	.datain(\build:3:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[101]));
// synopsys translate_off
defparam \ciphertext[101]~I .input_async_reset = "none";
defparam \ciphertext[101]~I .input_power_up = "low";
defparam \ciphertext[101]~I .input_register_mode = "none";
defparam \ciphertext[101]~I .input_sync_reset = "none";
defparam \ciphertext[101]~I .oe_async_reset = "none";
defparam \ciphertext[101]~I .oe_power_up = "low";
defparam \ciphertext[101]~I .oe_register_mode = "none";
defparam \ciphertext[101]~I .oe_sync_reset = "none";
defparam \ciphertext[101]~I .operation_mode = "output";
defparam \ciphertext[101]~I .output_async_reset = "none";
defparam \ciphertext[101]~I .output_power_up = "low";
defparam \ciphertext[101]~I .output_register_mode = "none";
defparam \ciphertext[101]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[102]~I (
	.datain(\build:3:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[102]));
// synopsys translate_off
defparam \ciphertext[102]~I .input_async_reset = "none";
defparam \ciphertext[102]~I .input_power_up = "low";
defparam \ciphertext[102]~I .input_register_mode = "none";
defparam \ciphertext[102]~I .input_sync_reset = "none";
defparam \ciphertext[102]~I .oe_async_reset = "none";
defparam \ciphertext[102]~I .oe_power_up = "low";
defparam \ciphertext[102]~I .oe_register_mode = "none";
defparam \ciphertext[102]~I .oe_sync_reset = "none";
defparam \ciphertext[102]~I .operation_mode = "output";
defparam \ciphertext[102]~I .output_async_reset = "none";
defparam \ciphertext[102]~I .output_power_up = "low";
defparam \ciphertext[102]~I .output_register_mode = "none";
defparam \ciphertext[102]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[103]~I (
	.datain(\build:3:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[103]));
// synopsys translate_off
defparam \ciphertext[103]~I .input_async_reset = "none";
defparam \ciphertext[103]~I .input_power_up = "low";
defparam \ciphertext[103]~I .input_register_mode = "none";
defparam \ciphertext[103]~I .input_sync_reset = "none";
defparam \ciphertext[103]~I .oe_async_reset = "none";
defparam \ciphertext[103]~I .oe_power_up = "low";
defparam \ciphertext[103]~I .oe_register_mode = "none";
defparam \ciphertext[103]~I .oe_sync_reset = "none";
defparam \ciphertext[103]~I .operation_mode = "output";
defparam \ciphertext[103]~I .output_async_reset = "none";
defparam \ciphertext[103]~I .output_power_up = "low";
defparam \ciphertext[103]~I .output_register_mode = "none";
defparam \ciphertext[103]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[104]~I (
	.datain(\build:2:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[104]));
// synopsys translate_off
defparam \ciphertext[104]~I .input_async_reset = "none";
defparam \ciphertext[104]~I .input_power_up = "low";
defparam \ciphertext[104]~I .input_register_mode = "none";
defparam \ciphertext[104]~I .input_sync_reset = "none";
defparam \ciphertext[104]~I .oe_async_reset = "none";
defparam \ciphertext[104]~I .oe_power_up = "low";
defparam \ciphertext[104]~I .oe_register_mode = "none";
defparam \ciphertext[104]~I .oe_sync_reset = "none";
defparam \ciphertext[104]~I .operation_mode = "output";
defparam \ciphertext[104]~I .output_async_reset = "none";
defparam \ciphertext[104]~I .output_power_up = "low";
defparam \ciphertext[104]~I .output_register_mode = "none";
defparam \ciphertext[104]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[105]~I (
	.datain(\build:2:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[105]));
// synopsys translate_off
defparam \ciphertext[105]~I .input_async_reset = "none";
defparam \ciphertext[105]~I .input_power_up = "low";
defparam \ciphertext[105]~I .input_register_mode = "none";
defparam \ciphertext[105]~I .input_sync_reset = "none";
defparam \ciphertext[105]~I .oe_async_reset = "none";
defparam \ciphertext[105]~I .oe_power_up = "low";
defparam \ciphertext[105]~I .oe_register_mode = "none";
defparam \ciphertext[105]~I .oe_sync_reset = "none";
defparam \ciphertext[105]~I .operation_mode = "output";
defparam \ciphertext[105]~I .output_async_reset = "none";
defparam \ciphertext[105]~I .output_power_up = "low";
defparam \ciphertext[105]~I .output_register_mode = "none";
defparam \ciphertext[105]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[106]~I (
	.datain(\build:2:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[106]));
// synopsys translate_off
defparam \ciphertext[106]~I .input_async_reset = "none";
defparam \ciphertext[106]~I .input_power_up = "low";
defparam \ciphertext[106]~I .input_register_mode = "none";
defparam \ciphertext[106]~I .input_sync_reset = "none";
defparam \ciphertext[106]~I .oe_async_reset = "none";
defparam \ciphertext[106]~I .oe_power_up = "low";
defparam \ciphertext[106]~I .oe_register_mode = "none";
defparam \ciphertext[106]~I .oe_sync_reset = "none";
defparam \ciphertext[106]~I .operation_mode = "output";
defparam \ciphertext[106]~I .output_async_reset = "none";
defparam \ciphertext[106]~I .output_power_up = "low";
defparam \ciphertext[106]~I .output_register_mode = "none";
defparam \ciphertext[106]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[107]~I (
	.datain(\build:2:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[107]));
// synopsys translate_off
defparam \ciphertext[107]~I .input_async_reset = "none";
defparam \ciphertext[107]~I .input_power_up = "low";
defparam \ciphertext[107]~I .input_register_mode = "none";
defparam \ciphertext[107]~I .input_sync_reset = "none";
defparam \ciphertext[107]~I .oe_async_reset = "none";
defparam \ciphertext[107]~I .oe_power_up = "low";
defparam \ciphertext[107]~I .oe_register_mode = "none";
defparam \ciphertext[107]~I .oe_sync_reset = "none";
defparam \ciphertext[107]~I .operation_mode = "output";
defparam \ciphertext[107]~I .output_async_reset = "none";
defparam \ciphertext[107]~I .output_power_up = "low";
defparam \ciphertext[107]~I .output_register_mode = "none";
defparam \ciphertext[107]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[108]~I (
	.datain(\build:2:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[108]));
// synopsys translate_off
defparam \ciphertext[108]~I .input_async_reset = "none";
defparam \ciphertext[108]~I .input_power_up = "low";
defparam \ciphertext[108]~I .input_register_mode = "none";
defparam \ciphertext[108]~I .input_sync_reset = "none";
defparam \ciphertext[108]~I .oe_async_reset = "none";
defparam \ciphertext[108]~I .oe_power_up = "low";
defparam \ciphertext[108]~I .oe_register_mode = "none";
defparam \ciphertext[108]~I .oe_sync_reset = "none";
defparam \ciphertext[108]~I .operation_mode = "output";
defparam \ciphertext[108]~I .output_async_reset = "none";
defparam \ciphertext[108]~I .output_power_up = "low";
defparam \ciphertext[108]~I .output_register_mode = "none";
defparam \ciphertext[108]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[109]~I (
	.datain(\build:2:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[109]));
// synopsys translate_off
defparam \ciphertext[109]~I .input_async_reset = "none";
defparam \ciphertext[109]~I .input_power_up = "low";
defparam \ciphertext[109]~I .input_register_mode = "none";
defparam \ciphertext[109]~I .input_sync_reset = "none";
defparam \ciphertext[109]~I .oe_async_reset = "none";
defparam \ciphertext[109]~I .oe_power_up = "low";
defparam \ciphertext[109]~I .oe_register_mode = "none";
defparam \ciphertext[109]~I .oe_sync_reset = "none";
defparam \ciphertext[109]~I .operation_mode = "output";
defparam \ciphertext[109]~I .output_async_reset = "none";
defparam \ciphertext[109]~I .output_power_up = "low";
defparam \ciphertext[109]~I .output_register_mode = "none";
defparam \ciphertext[109]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[110]~I (
	.datain(\build:2:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[110]));
// synopsys translate_off
defparam \ciphertext[110]~I .input_async_reset = "none";
defparam \ciphertext[110]~I .input_power_up = "low";
defparam \ciphertext[110]~I .input_register_mode = "none";
defparam \ciphertext[110]~I .input_sync_reset = "none";
defparam \ciphertext[110]~I .oe_async_reset = "none";
defparam \ciphertext[110]~I .oe_power_up = "low";
defparam \ciphertext[110]~I .oe_register_mode = "none";
defparam \ciphertext[110]~I .oe_sync_reset = "none";
defparam \ciphertext[110]~I .operation_mode = "output";
defparam \ciphertext[110]~I .output_async_reset = "none";
defparam \ciphertext[110]~I .output_power_up = "low";
defparam \ciphertext[110]~I .output_register_mode = "none";
defparam \ciphertext[110]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[111]~I (
	.datain(\build:2:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[111]));
// synopsys translate_off
defparam \ciphertext[111]~I .input_async_reset = "none";
defparam \ciphertext[111]~I .input_power_up = "low";
defparam \ciphertext[111]~I .input_register_mode = "none";
defparam \ciphertext[111]~I .input_sync_reset = "none";
defparam \ciphertext[111]~I .oe_async_reset = "none";
defparam \ciphertext[111]~I .oe_power_up = "low";
defparam \ciphertext[111]~I .oe_register_mode = "none";
defparam \ciphertext[111]~I .oe_sync_reset = "none";
defparam \ciphertext[111]~I .operation_mode = "output";
defparam \ciphertext[111]~I .output_async_reset = "none";
defparam \ciphertext[111]~I .output_power_up = "low";
defparam \ciphertext[111]~I .output_register_mode = "none";
defparam \ciphertext[111]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[112]~I (
	.datain(\build:1:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[112]));
// synopsys translate_off
defparam \ciphertext[112]~I .input_async_reset = "none";
defparam \ciphertext[112]~I .input_power_up = "low";
defparam \ciphertext[112]~I .input_register_mode = "none";
defparam \ciphertext[112]~I .input_sync_reset = "none";
defparam \ciphertext[112]~I .oe_async_reset = "none";
defparam \ciphertext[112]~I .oe_power_up = "low";
defparam \ciphertext[112]~I .oe_register_mode = "none";
defparam \ciphertext[112]~I .oe_sync_reset = "none";
defparam \ciphertext[112]~I .operation_mode = "output";
defparam \ciphertext[112]~I .output_async_reset = "none";
defparam \ciphertext[112]~I .output_power_up = "low";
defparam \ciphertext[112]~I .output_register_mode = "none";
defparam \ciphertext[112]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[113]~I (
	.datain(\build:1:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[113]));
// synopsys translate_off
defparam \ciphertext[113]~I .input_async_reset = "none";
defparam \ciphertext[113]~I .input_power_up = "low";
defparam \ciphertext[113]~I .input_register_mode = "none";
defparam \ciphertext[113]~I .input_sync_reset = "none";
defparam \ciphertext[113]~I .oe_async_reset = "none";
defparam \ciphertext[113]~I .oe_power_up = "low";
defparam \ciphertext[113]~I .oe_register_mode = "none";
defparam \ciphertext[113]~I .oe_sync_reset = "none";
defparam \ciphertext[113]~I .operation_mode = "output";
defparam \ciphertext[113]~I .output_async_reset = "none";
defparam \ciphertext[113]~I .output_power_up = "low";
defparam \ciphertext[113]~I .output_register_mode = "none";
defparam \ciphertext[113]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[114]~I (
	.datain(\build:1:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[114]));
// synopsys translate_off
defparam \ciphertext[114]~I .input_async_reset = "none";
defparam \ciphertext[114]~I .input_power_up = "low";
defparam \ciphertext[114]~I .input_register_mode = "none";
defparam \ciphertext[114]~I .input_sync_reset = "none";
defparam \ciphertext[114]~I .oe_async_reset = "none";
defparam \ciphertext[114]~I .oe_power_up = "low";
defparam \ciphertext[114]~I .oe_register_mode = "none";
defparam \ciphertext[114]~I .oe_sync_reset = "none";
defparam \ciphertext[114]~I .operation_mode = "output";
defparam \ciphertext[114]~I .output_async_reset = "none";
defparam \ciphertext[114]~I .output_power_up = "low";
defparam \ciphertext[114]~I .output_register_mode = "none";
defparam \ciphertext[114]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[115]~I (
	.datain(\build:1:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[115]));
// synopsys translate_off
defparam \ciphertext[115]~I .input_async_reset = "none";
defparam \ciphertext[115]~I .input_power_up = "low";
defparam \ciphertext[115]~I .input_register_mode = "none";
defparam \ciphertext[115]~I .input_sync_reset = "none";
defparam \ciphertext[115]~I .oe_async_reset = "none";
defparam \ciphertext[115]~I .oe_power_up = "low";
defparam \ciphertext[115]~I .oe_register_mode = "none";
defparam \ciphertext[115]~I .oe_sync_reset = "none";
defparam \ciphertext[115]~I .operation_mode = "output";
defparam \ciphertext[115]~I .output_async_reset = "none";
defparam \ciphertext[115]~I .output_power_up = "low";
defparam \ciphertext[115]~I .output_register_mode = "none";
defparam \ciphertext[115]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[116]~I (
	.datain(\build:1:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[116]));
// synopsys translate_off
defparam \ciphertext[116]~I .input_async_reset = "none";
defparam \ciphertext[116]~I .input_power_up = "low";
defparam \ciphertext[116]~I .input_register_mode = "none";
defparam \ciphertext[116]~I .input_sync_reset = "none";
defparam \ciphertext[116]~I .oe_async_reset = "none";
defparam \ciphertext[116]~I .oe_power_up = "low";
defparam \ciphertext[116]~I .oe_register_mode = "none";
defparam \ciphertext[116]~I .oe_sync_reset = "none";
defparam \ciphertext[116]~I .operation_mode = "output";
defparam \ciphertext[116]~I .output_async_reset = "none";
defparam \ciphertext[116]~I .output_power_up = "low";
defparam \ciphertext[116]~I .output_register_mode = "none";
defparam \ciphertext[116]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[117]~I (
	.datain(\build:1:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[117]));
// synopsys translate_off
defparam \ciphertext[117]~I .input_async_reset = "none";
defparam \ciphertext[117]~I .input_power_up = "low";
defparam \ciphertext[117]~I .input_register_mode = "none";
defparam \ciphertext[117]~I .input_sync_reset = "none";
defparam \ciphertext[117]~I .oe_async_reset = "none";
defparam \ciphertext[117]~I .oe_power_up = "low";
defparam \ciphertext[117]~I .oe_register_mode = "none";
defparam \ciphertext[117]~I .oe_sync_reset = "none";
defparam \ciphertext[117]~I .operation_mode = "output";
defparam \ciphertext[117]~I .output_async_reset = "none";
defparam \ciphertext[117]~I .output_power_up = "low";
defparam \ciphertext[117]~I .output_register_mode = "none";
defparam \ciphertext[117]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[118]~I (
	.datain(\build:1:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[118]));
// synopsys translate_off
defparam \ciphertext[118]~I .input_async_reset = "none";
defparam \ciphertext[118]~I .input_power_up = "low";
defparam \ciphertext[118]~I .input_register_mode = "none";
defparam \ciphertext[118]~I .input_sync_reset = "none";
defparam \ciphertext[118]~I .oe_async_reset = "none";
defparam \ciphertext[118]~I .oe_power_up = "low";
defparam \ciphertext[118]~I .oe_register_mode = "none";
defparam \ciphertext[118]~I .oe_sync_reset = "none";
defparam \ciphertext[118]~I .operation_mode = "output";
defparam \ciphertext[118]~I .output_async_reset = "none";
defparam \ciphertext[118]~I .output_power_up = "low";
defparam \ciphertext[118]~I .output_register_mode = "none";
defparam \ciphertext[118]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[119]~I (
	.datain(\build:1:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[119]));
// synopsys translate_off
defparam \ciphertext[119]~I .input_async_reset = "none";
defparam \ciphertext[119]~I .input_power_up = "low";
defparam \ciphertext[119]~I .input_register_mode = "none";
defparam \ciphertext[119]~I .input_sync_reset = "none";
defparam \ciphertext[119]~I .oe_async_reset = "none";
defparam \ciphertext[119]~I .oe_power_up = "low";
defparam \ciphertext[119]~I .oe_register_mode = "none";
defparam \ciphertext[119]~I .oe_sync_reset = "none";
defparam \ciphertext[119]~I .operation_mode = "output";
defparam \ciphertext[119]~I .output_async_reset = "none";
defparam \ciphertext[119]~I .output_power_up = "low";
defparam \ciphertext[119]~I .output_register_mode = "none";
defparam \ciphertext[119]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[120]~I (
	.datain(\build:0:sbox_i|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[120]));
// synopsys translate_off
defparam \ciphertext[120]~I .input_async_reset = "none";
defparam \ciphertext[120]~I .input_power_up = "low";
defparam \ciphertext[120]~I .input_register_mode = "none";
defparam \ciphertext[120]~I .input_sync_reset = "none";
defparam \ciphertext[120]~I .oe_async_reset = "none";
defparam \ciphertext[120]~I .oe_power_up = "low";
defparam \ciphertext[120]~I .oe_register_mode = "none";
defparam \ciphertext[120]~I .oe_sync_reset = "none";
defparam \ciphertext[120]~I .operation_mode = "output";
defparam \ciphertext[120]~I .output_async_reset = "none";
defparam \ciphertext[120]~I .output_power_up = "low";
defparam \ciphertext[120]~I .output_register_mode = "none";
defparam \ciphertext[120]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[121]~I (
	.datain(\build:0:sbox_i|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[121]));
// synopsys translate_off
defparam \ciphertext[121]~I .input_async_reset = "none";
defparam \ciphertext[121]~I .input_power_up = "low";
defparam \ciphertext[121]~I .input_register_mode = "none";
defparam \ciphertext[121]~I .input_sync_reset = "none";
defparam \ciphertext[121]~I .oe_async_reset = "none";
defparam \ciphertext[121]~I .oe_power_up = "low";
defparam \ciphertext[121]~I .oe_register_mode = "none";
defparam \ciphertext[121]~I .oe_sync_reset = "none";
defparam \ciphertext[121]~I .operation_mode = "output";
defparam \ciphertext[121]~I .output_async_reset = "none";
defparam \ciphertext[121]~I .output_power_up = "low";
defparam \ciphertext[121]~I .output_register_mode = "none";
defparam \ciphertext[121]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[122]~I (
	.datain(\build:0:sbox_i|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[122]));
// synopsys translate_off
defparam \ciphertext[122]~I .input_async_reset = "none";
defparam \ciphertext[122]~I .input_power_up = "low";
defparam \ciphertext[122]~I .input_register_mode = "none";
defparam \ciphertext[122]~I .input_sync_reset = "none";
defparam \ciphertext[122]~I .oe_async_reset = "none";
defparam \ciphertext[122]~I .oe_power_up = "low";
defparam \ciphertext[122]~I .oe_register_mode = "none";
defparam \ciphertext[122]~I .oe_sync_reset = "none";
defparam \ciphertext[122]~I .operation_mode = "output";
defparam \ciphertext[122]~I .output_async_reset = "none";
defparam \ciphertext[122]~I .output_power_up = "low";
defparam \ciphertext[122]~I .output_register_mode = "none";
defparam \ciphertext[122]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[123]~I (
	.datain(\build:0:sbox_i|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[123]));
// synopsys translate_off
defparam \ciphertext[123]~I .input_async_reset = "none";
defparam \ciphertext[123]~I .input_power_up = "low";
defparam \ciphertext[123]~I .input_register_mode = "none";
defparam \ciphertext[123]~I .input_sync_reset = "none";
defparam \ciphertext[123]~I .oe_async_reset = "none";
defparam \ciphertext[123]~I .oe_power_up = "low";
defparam \ciphertext[123]~I .oe_register_mode = "none";
defparam \ciphertext[123]~I .oe_sync_reset = "none";
defparam \ciphertext[123]~I .operation_mode = "output";
defparam \ciphertext[123]~I .output_async_reset = "none";
defparam \ciphertext[123]~I .output_power_up = "low";
defparam \ciphertext[123]~I .output_register_mode = "none";
defparam \ciphertext[123]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[124]~I (
	.datain(\build:0:sbox_i|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[124]));
// synopsys translate_off
defparam \ciphertext[124]~I .input_async_reset = "none";
defparam \ciphertext[124]~I .input_power_up = "low";
defparam \ciphertext[124]~I .input_register_mode = "none";
defparam \ciphertext[124]~I .input_sync_reset = "none";
defparam \ciphertext[124]~I .oe_async_reset = "none";
defparam \ciphertext[124]~I .oe_power_up = "low";
defparam \ciphertext[124]~I .oe_register_mode = "none";
defparam \ciphertext[124]~I .oe_sync_reset = "none";
defparam \ciphertext[124]~I .operation_mode = "output";
defparam \ciphertext[124]~I .output_async_reset = "none";
defparam \ciphertext[124]~I .output_power_up = "low";
defparam \ciphertext[124]~I .output_register_mode = "none";
defparam \ciphertext[124]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[125]~I (
	.datain(\build:0:sbox_i|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[125]));
// synopsys translate_off
defparam \ciphertext[125]~I .input_async_reset = "none";
defparam \ciphertext[125]~I .input_power_up = "low";
defparam \ciphertext[125]~I .input_register_mode = "none";
defparam \ciphertext[125]~I .input_sync_reset = "none";
defparam \ciphertext[125]~I .oe_async_reset = "none";
defparam \ciphertext[125]~I .oe_power_up = "low";
defparam \ciphertext[125]~I .oe_register_mode = "none";
defparam \ciphertext[125]~I .oe_sync_reset = "none";
defparam \ciphertext[125]~I .operation_mode = "output";
defparam \ciphertext[125]~I .output_async_reset = "none";
defparam \ciphertext[125]~I .output_power_up = "low";
defparam \ciphertext[125]~I .output_register_mode = "none";
defparam \ciphertext[125]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[126]~I (
	.datain(\build:0:sbox_i|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[126]));
// synopsys translate_off
defparam \ciphertext[126]~I .input_async_reset = "none";
defparam \ciphertext[126]~I .input_power_up = "low";
defparam \ciphertext[126]~I .input_register_mode = "none";
defparam \ciphertext[126]~I .input_sync_reset = "none";
defparam \ciphertext[126]~I .oe_async_reset = "none";
defparam \ciphertext[126]~I .oe_power_up = "low";
defparam \ciphertext[126]~I .oe_register_mode = "none";
defparam \ciphertext[126]~I .oe_sync_reset = "none";
defparam \ciphertext[126]~I .operation_mode = "output";
defparam \ciphertext[126]~I .output_async_reset = "none";
defparam \ciphertext[126]~I .output_power_up = "low";
defparam \ciphertext[126]~I .output_register_mode = "none";
defparam \ciphertext[126]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ciphertext[127]~I (
	.datain(\build:0:sbox_i|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ciphertext[127]));
// synopsys translate_off
defparam \ciphertext[127]~I .input_async_reset = "none";
defparam \ciphertext[127]~I .input_power_up = "low";
defparam \ciphertext[127]~I .input_register_mode = "none";
defparam \ciphertext[127]~I .input_sync_reset = "none";
defparam \ciphertext[127]~I .oe_async_reset = "none";
defparam \ciphertext[127]~I .oe_power_up = "low";
defparam \ciphertext[127]~I .oe_register_mode = "none";
defparam \ciphertext[127]~I .oe_sync_reset = "none";
defparam \ciphertext[127]~I .operation_mode = "output";
defparam \ciphertext[127]~I .output_async_reset = "none";
defparam \ciphertext[127]~I .output_power_up = "low";
defparam \ciphertext[127]~I .output_register_mode = "none";
defparam \ciphertext[127]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
