##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_IntClock
		4.3::Critical Path Report for ps2_clock(0)_PAD
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ps2_clock(0)_PAD:F)
		5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (ps2_clock(0)_PAD:F vs. ps2_clock(0)_PAD:F)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1                  | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_1(fixed-function)  | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_2                  | N/A                   | Target: 3.00 MHz    | 
Clock: CyBUS_CLK                | Frequency: 51.32 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz   | 
Clock: UART_IntClock            | Frequency: 51.32 MHz  | Target: 0.46 MHz    | 
Clock: ps2_clock(0)_PAD         | Frequency: 20.29 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         UART_IntClock     41666.7          22182       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         ps2_clock(0)_PAD  N/A              N/A         1666.67          -1481       N/A              N/A         N/A              N/A         
UART_IntClock     UART_IntClock     2.16667e+006     2147439     N/A              N/A         N/A              N/A         N/A              N/A         
ps2_clock(0)_PAD  ps2_clock(0)_PAD  N/A              N/A         N/A              N/A         10000            -39281      N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name           Setup to Clk  Clock Name:Phase    
------------------  ------------  ------------------  
ps2_data(0)_PAD:in  9865          ps2_clock(0)_PAD:F  


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase    
-------------------  ------------  ------------------  
Tx(0)_PAD            30738         UART_IntClock:R     
ps2_data(0)_PAD:out  39415         ps2_clock(0)_PAD:F  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 51.32 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22182p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16015
-------------------------------------   ----- 
End-of-path arrival time (ps)           16015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell2         2009   2009  22182  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      6392   8401  22182  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  11751  22182  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   4264  16015  22182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 51.32 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22182p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16015
-------------------------------------   ----- 
End-of-path arrival time (ps)           16015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell2         2009   2009  22182  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      6392   8401  22182  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  11751  22182  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   4264  16015  22182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for ps2_clock(0)_PAD
**********************************************
Clock: ps2_clock(0)_PAD
Frequency: 20.29 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_1051\/main_4
Capture Clock  : \PS2:Net_1051\/clock_0
Path slack     : -39281p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       45771
-------------------------------------   ----- 
End-of-path arrival time (ps)           65432
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q                macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input          iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out            iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in             iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb                 iocell3       7659  52074  -39281  RISE       1
\PS2:Net_1051_split_4\/main_0  macrocell13   7095  59169  -39281  RISE       1
\PS2:Net_1051_split_4\/q       macrocell13   3350  62519  -39281  RISE       1
\PS2:Net_1051\/main_4          macrocell44   2913  65432  -39281  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22182p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16015
-------------------------------------   ----- 
End-of-path arrival time (ps)           16015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell2         2009   2009  22182  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      6392   8401  22182  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  11751  22182  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   4264  16015  22182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ps2_clock(0)_PAD:F)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:dataIn:Sync:ctrl_reg\/control_6
Path End       : \PS2:Net_525_1\/main_8
Capture Clock  : \PS2:Net_525_1\/clock_0
Path slack     : -1481p

Capture Clock Arrival Time                                 5000
+ Clock path delay                                        17125
+ Cycle adjust (CyBUS_CLK:R#3 vs. ps2_clock(0)_PAD:F#9)   -3333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            15281

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16763
-------------------------------------   ----- 
End-of-path arrival time (ps)           16763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PS2:dataIn:Sync:ctrl_reg\/busclk                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\PS2:dataIn:Sync:ctrl_reg\/control_6  controlcell2   2050   2050  -1481  RISE       1
\PS2:Net_525_1_split\/main_6          macrocell12    2802   4852  -1481  RISE       1
\PS2:Net_525_1_split\/q               macrocell12    3350   8202  -1481  RISE       1
\PS2:Net_525_1_split_1\/main_9        macrocell11    2919  11120  -1481  RISE       1
\PS2:Net_525_1_split_1\/q             macrocell11    3350  14470  -1481  RISE       1
\PS2:Net_525_1\/main_8                macrocell49    2292  16763  -1481  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1


5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13037
-------------------------------------   ----- 
End-of-path arrival time (ps)           13037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell26     1250   1250  2147439  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell3      3918   5168  2147439  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   8518  2147439  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   4520  13037  2147439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (ps2_clock(0)_PAD:F vs. ps2_clock(0)_PAD:F)
*************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_1051\/main_4
Capture Clock  : \PS2:Net_1051\/clock_0
Path slack     : -39281p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       45771
-------------------------------------   ----- 
End-of-path arrival time (ps)           65432
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q                macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input          iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out            iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in             iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb                 iocell3       7659  52074  -39281  RISE       1
\PS2:Net_1051_split_4\/main_0  macrocell13   7095  59169  -39281  RISE       1
\PS2:Net_1051_split_4\/q       macrocell13   3350  62519  -39281  RISE       1
\PS2:Net_1051\/main_4          macrocell44   2913  65432  -39281  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_1051\/main_4
Capture Clock  : \PS2:Net_1051\/clock_0
Path slack     : -39281p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       45771
-------------------------------------   ----- 
End-of-path arrival time (ps)           65432
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q                macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input          iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out            iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in             iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb                 iocell3       7659  52074  -39281  RISE       1
\PS2:Net_1051_split_4\/main_0  macrocell13   7095  59169  -39281  RISE       1
\PS2:Net_1051_split_4\/q       macrocell13   3350  62519  -39281  RISE       1
\PS2:Net_1051\/main_4          macrocell44   2913  65432  -39281  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:PS2_Core:parity\/main_3
Capture Clock  : \PS2:PS2_Core:parity\/clock_0
Path slack     : -36688p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17121
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28611

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       45638
-------------------------------------   ----- 
End-of-path arrival time (ps)           65299
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q                       macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input                 iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out                   iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in                    iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb                        iocell3       7659  52074  -39281  RISE       1
\PS2:PS2_Core:parity_split_3\/main_0  macrocell18   6965  59039  -36688  RISE       1
\PS2:PS2_Core:parity_split_3\/q       macrocell18   3350  62389  -36688  RISE       1
\PS2:PS2_Core:parity\/main_3          macrocell43   2910  65299  -36688  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:PS2_Core:parity\/clock_0                            macrocell43   9389  22121  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_525_0\/main_8
Capture Clock  : \PS2:Net_525_0\/clock_0
Path slack     : -35307p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       44261
-------------------------------------   ----- 
End-of-path arrival time (ps)           63922
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q               macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input         iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out           iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in            iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb                iocell3       7659  52074  -39281  RISE       1
\PS2:Net_525_0_split\/main_0  macrocell10   6207  58282  -35307  RISE       1
\PS2:Net_525_0_split\/q       macrocell10   3350  61632  -35307  RISE       1
\PS2:Net_525_0\/main_8        macrocell50   2290  63922  -35307  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_1052\/main_0
Capture Clock  : \PS2:Net_1052\/clock_0
Path slack     : -31663p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               16016
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27506

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       39508
-------------------------------------   ----- 
End-of-path arrival time (ps)           59169
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q        macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input  iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out    iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in     iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb         iocell3       7659  52074  -39281  RISE       1
\PS2:Net_1052\/main_0  macrocell51   7095  59169  -31663  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1052\/clock_0                                   macrocell51   8284  21016  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_525_4\/main_0
Capture Clock  : \PS2:Net_525_4\/clock_0
Path slack     : -29645p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       38599
-------------------------------------   ----- 
End-of-path arrival time (ps)           58260
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q         macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input   iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out     iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in      iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb          iocell3       7659  52074  -39281  RISE       1
\PS2:Net_525_4\/main_0  macrocell46   6186  58260  -29645  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_525_1\/main_0
Capture Clock  : \PS2:Net_525_1\/clock_0
Path slack     : -29645p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       38599
-------------------------------------   ----- 
End-of-path arrival time (ps)           58260
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q         macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input   iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out     iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in      iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb          iocell3       7659  52074  -39281  RISE       1
\PS2:Net_525_1\/main_0  macrocell49   6186  58260  -29645  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_525_0\/main_0
Capture Clock  : \PS2:Net_525_0\/clock_0
Path slack     : -29645p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       38599
-------------------------------------   ----- 
End-of-path arrival time (ps)           58260
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q         macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input   iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out     iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in      iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb          iocell3       7659  52074  -39281  RISE       1
\PS2:Net_525_0\/main_0  macrocell50   6186  58260  -29645  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_525_3\/main_0
Capture Clock  : \PS2:Net_525_3\/clock_0
Path slack     : -29628p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17121
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28611

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       38578
-------------------------------------   ----- 
End-of-path arrival time (ps)           58239
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q         macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input   iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out     iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in      iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb          iocell3       7659  52074  -39281  RISE       1
\PS2:Net_525_3\/main_0  macrocell47   6165  58239  -29628  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_525_2\/main_0
Capture Clock  : \PS2:Net_525_2\/clock_0
Path slack     : -29603p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       39665
-------------------------------------   ----- 
End-of-path arrival time (ps)           59326
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q         macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input   iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out     iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in      iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb          iocell3       7659  52074  -39281  RISE       1
\PS2:Net_525_2\/main_0  macrocell48   7252  59326  -29603  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_750_2\/main_0
Capture Clock  : \PS2:Net_750_2\/clock_0
Path slack     : -29603p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       39665
-------------------------------------   ----- 
End-of-path arrival time (ps)           59326
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q         macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input   iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out     iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in      iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb          iocell3       7659  52074  -39281  RISE       1
\PS2:Net_750_2\/main_0  macrocell54   7252  59326  -29603  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_2\/clock_0                                  macrocell54  10501  23233  FALL       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_750_7\/main_0
Capture Clock  : \PS2:Net_750_7\/clock_0
Path slack     : -29603p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       39665
-------------------------------------   ----- 
End-of-path arrival time (ps)           59326
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q         macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input   iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out     iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in      iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb          iocell3       7659  52074  -39281  RISE       1
\PS2:Net_750_7\/main_0  macrocell59   7252  59326  -29603  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_7\/clock_0                                  macrocell59  10501  23233  FALL       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_750_0\/main_0
Capture Clock  : \PS2:Net_750_0\/clock_0
Path slack     : -29592p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       39651
-------------------------------------   ----- 
End-of-path arrival time (ps)           59312
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q         macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input   iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out     iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in      iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb          iocell3       7659  52074  -39281  RISE       1
\PS2:Net_750_0\/main_0  macrocell52   7238  59312  -29592  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_0\/clock_0                                  macrocell52  10498  23230  FALL       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_750_3\/main_0
Capture Clock  : \PS2:Net_750_3\/clock_0
Path slack     : -29592p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       39651
-------------------------------------   ----- 
End-of-path arrival time (ps)           59312
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q         macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input   iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out     iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in      iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb          iocell3       7659  52074  -39281  RISE       1
\PS2:Net_750_3\/main_0  macrocell55   7238  59312  -29592  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_3\/clock_0                                  macrocell55  10498  23230  FALL       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_750_5\/main_0
Capture Clock  : \PS2:Net_750_5\/clock_0
Path slack     : -29592p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       39651
-------------------------------------   ----- 
End-of-path arrival time (ps)           59312
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q         macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input   iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out     iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in      iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb          iocell3       7659  52074  -39281  RISE       1
\PS2:Net_750_5\/main_0  macrocell57   7238  59312  -29592  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_5\/clock_0                                  macrocell57  10498  23230  FALL       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_750_6\/main_0
Capture Clock  : \PS2:Net_750_6\/clock_0
Path slack     : -29592p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       39651
-------------------------------------   ----- 
End-of-path arrival time (ps)           59312
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q         macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input   iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out     iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in      iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb          iocell3       7659  52074  -39281  RISE       1
\PS2:Net_750_6\/main_0  macrocell58   7238  59312  -29592  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_6\/clock_0                                  macrocell58  10498  23230  FALL       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_750_1\/main_0
Capture Clock  : \PS2:Net_750_1\/clock_0
Path slack     : -29320p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       39378
-------------------------------------   ----- 
End-of-path arrival time (ps)           59039
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q         macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input   iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out     iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in      iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb          iocell3       7659  52074  -39281  RISE       1
\PS2:Net_750_1\/main_0  macrocell53   6965  59039  -29320  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_1\/clock_0                                  macrocell53  10498  23230  FALL       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_750_4\/main_0
Capture Clock  : \PS2:Net_750_4\/clock_0
Path slack     : -29320p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       39378
-------------------------------------   ----- 
End-of-path arrival time (ps)           59039
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q         macrocell42   1250  20911  -39281  RISE       1
ps2_data(0)/pin_input   iocell3       8067  28978  -39281  RISE       1
ps2_data(0)/pad_out     iocell3      15437  44415  -39281  RISE       1
ps2_data(0)/pad_in      iocell3          0  44415  -39281  RISE       1
ps2_data(0)/fb          iocell3       7659  52074  -39281  RISE       1
\PS2:Net_750_4\/main_0  macrocell56   6965  59039  -29320  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_4\/clock_0                                  macrocell56  10498  23230  FALL       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_998\/main_4
Capture Clock  : \PS2:Net_998\/clock_0
Path slack     : -13567p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                       16485
-------------------------------------   ----- 
End-of-path arrival time (ps)           39718
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q             macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_998_split_1\/main_4  macrocell39   9578  34061  -13567  RISE       1
\PS2:Net_998_split_1\/q       macrocell39   3350  37411  -13567  RISE       1
\PS2:Net_998\/main_4          macrocell42   2307  39718  -13567  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_1051\/main_2
Capture Clock  : \PS2:Net_1051\/clock_0
Path slack     : -13557p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                       16475
-------------------------------------   ----- 
End-of-path arrival time (ps)           39708
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q              macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_1051_split_2\/main_4  macrocell15   9578  34061  -13557  RISE       1
\PS2:Net_1051_split_2\/q       macrocell15   3350  37411  -13557  RISE       1
\PS2:Net_1051\/main_2          macrocell44   2297  39708  -13557  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_998\/main_6
Capture Clock  : \PS2:Net_998\/clock_0
Path slack     : -13551p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                       16469
-------------------------------------   ----- 
End-of-path arrival time (ps)           39702
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q             macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_998_split_3\/main_5  macrocell22   9580  34063  -13551  RISE       1
\PS2:Net_998_split_3\/q       macrocell22   3350  37413  -13551  RISE       1
\PS2:Net_998\/main_6          macrocell42   2289  39702  -13551  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_1051\/main_1
Capture Clock  : \PS2:Net_1051\/clock_0
Path slack     : -13549p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                       16467
-------------------------------------   ----- 
End-of-path arrival time (ps)           39700
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q              macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_1051_split_1\/main_4  macrocell16   9580  34063  -13549  RISE       1
\PS2:Net_1051_split_1\/q       macrocell16   3350  37413  -13549  RISE       1
\PS2:Net_1051\/main_1          macrocell44   2287  39700  -13549  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_1051\/main_3
Capture Clock  : \PS2:Net_1051\/clock_0
Path slack     : -12698p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                       15616
-------------------------------------   ----- 
End-of-path arrival time (ps)           38849
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q              macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_1051_split_3\/main_4  macrocell14   8086  32569  -12698  RISE       1
\PS2:Net_1051_split_3\/q       macrocell14   3350  35919  -12698  RISE       1
\PS2:Net_1051\/main_3          macrocell44   2930  38849  -12698  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_998\/main_5
Capture Clock  : \PS2:Net_998\/clock_0
Path slack     : -12694p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                       15612
-------------------------------------   ----- 
End-of-path arrival time (ps)           38845
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q             macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_998_split_2\/main_5  macrocell24   8086  32569  -12694  RISE       1
\PS2:Net_998_split_2\/q       macrocell24   3350  35919  -12694  RISE       1
\PS2:Net_998\/main_5          macrocell42   2927  38845  -12694  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:PS2_Core:parity\/main_1
Capture Clock  : \PS2:PS2_Core:parity\/clock_0
Path slack     : -12466p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17121
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28611

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                       17844
-------------------------------------   ----- 
End-of-path arrival time (ps)           41077
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q                     macrocell48   1250  24483  -13567  RISE       1
\PS2:PS2_Core:parity_split_1\/main_4  macrocell20   9578  34061  -12466  RISE       1
\PS2:PS2_Core:parity_split_1\/q       macrocell20   3350  37411  -12466  RISE       1
\PS2:PS2_Core:parity\/main_1          macrocell43   3666  41077  -12466  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:PS2_Core:parity\/clock_0                            macrocell43   9389  22121  FALL       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_1051\/main_0
Capture Clock  : \PS2:Net_1051\/clock_0
Path slack     : -12411p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                       15329
-------------------------------------   ----- 
End-of-path arrival time (ps)           38562
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q            macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_1051_split\/main_4  macrocell17   7799  32282  -12411  RISE       1
\PS2:Net_1051_split\/q       macrocell17   3350  35632  -12411  RISE       1
\PS2:Net_1051\/main_0        macrocell44   2930  38562  -12411  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_998\/main_3
Capture Clock  : \PS2:Net_998\/clock_0
Path slack     : -12405p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                       15323
-------------------------------------   ----- 
End-of-path arrival time (ps)           38556
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q           macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_998_split\/main_4  macrocell1    7799  32282  -12405  RISE       1
\PS2:Net_998_split\/q       macrocell1    3350  35632  -12405  RISE       1
\PS2:Net_998\/main_3        macrocell42   2924  38556  -12405  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:PS2_Core:parity\/main_2
Capture Clock  : \PS2:PS2_Core:parity\/clock_0
Path slack     : -10233p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17121
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28611

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                       15611
-------------------------------------   ----- 
End-of-path arrival time (ps)           38844
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q                     macrocell48   1250  24483  -13567  RISE       1
\PS2:PS2_Core:parity_split_2\/main_5  macrocell19   8086  32569  -10233  RISE       1
\PS2:PS2_Core:parity_split_2\/q       macrocell19   3350  35919  -10233  RISE       1
\PS2:PS2_Core:parity\/main_2          macrocell43   2926  38844  -10233  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:PS2_Core:parity\/clock_0                            macrocell43   9389  22121  FALL       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:PS2_Core:parity\/main_0
Capture Clock  : \PS2:PS2_Core:parity\/clock_0
Path slack     : -9938p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17121
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28611

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                       15317
-------------------------------------   ----- 
End-of-path arrival time (ps)           38550
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q                   macrocell48   1250  24483  -13567  RISE       1
\PS2:PS2_Core:parity_split\/main_4  macrocell21   7799  32282   -9938  RISE       1
\PS2:PS2_Core:parity_split\/q       macrocell21   3350  35632   -9938  RISE       1
\PS2:PS2_Core:parity\/main_0        macrocell43   2918  38550   -9938  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:PS2_Core:parity\/clock_0                            macrocell43   9389  22121  FALL       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_525_1\/main_8
Capture Clock  : \PS2:Net_525_1\/clock_0
Path slack     : -9035p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                       14416
-------------------------------------   ----- 
End-of-path arrival time (ps)           37649
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q               macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_525_1_split_1\/main_4  macrocell11   7524  32007   -9035  RISE       1
\PS2:Net_525_1_split_1\/q       macrocell11   3350  35357   -9035  RISE       1
\PS2:Net_525_1\/main_8          macrocell49   2292  37649   -9035  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_1052\/main_6
Capture Clock  : \PS2:Net_1052\/clock_0
Path slack     : -4746p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               16016
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27506

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        9019
-------------------------------------   ----- 
End-of-path arrival time (ps)           32252
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q      macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_1052\/main_6  macrocell51   7769  32252   -4746  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1052\/clock_0                                   macrocell51   8284  21016  FALL       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_998\/main_2
Capture Clock  : \PS2:Net_998\/clock_0
Path slack     : -4595p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        8624
-------------------------------------   ----- 
End-of-path arrival time (ps)           30746
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q     macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_998\/main_2  macrocell42   7374  30746   -4595  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_525_3\/main_6
Capture Clock  : \PS2:Net_525_3\/clock_0
Path slack     : -3396p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17121
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28611

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        8774
-------------------------------------   ----- 
End-of-path arrival time (ps)           32007
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q       macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_525_3\/main_6  macrocell47   7524  32007   -3396  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_1052\/main_7
Capture Clock  : \PS2:Net_1052\/clock_0
Path slack     : -3125p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               16016
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27506

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        8507
-------------------------------------   ----- 
End-of-path arrival time (ps)           30632
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q      macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_1052\/main_7  macrocell51   7257  30632   -3125  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1052\/clock_0                                   macrocell51   8284  21016  FALL       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_525_4\/main_4
Capture Clock  : \PS2:Net_525_4\/clock_0
Path slack     : -3054p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        9547
-------------------------------------   ----- 
End-of-path arrival time (ps)           31668
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q       macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_525_4\/main_4  macrocell46   8297  31668   -3054  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_525_1\/main_5
Capture Clock  : \PS2:Net_525_1\/clock_0
Path slack     : -3054p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        9547
-------------------------------------   ----- 
End-of-path arrival time (ps)           31668
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q       macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_525_1\/main_5  macrocell49   8297  31668   -3054  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_525_0\/main_4
Capture Clock  : \PS2:Net_525_0\/clock_0
Path slack     : -3054p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        9547
-------------------------------------   ----- 
End-of-path arrival time (ps)           31668
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q       macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_525_0\/main_4  macrocell50   8297  31668   -3054  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_998\/main_1
Capture Clock  : \PS2:Net_998\/clock_0
Path slack     : -3044p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        7071
-------------------------------------   ----- 
End-of-path arrival time (ps)           29195
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q     macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_998\/main_1  macrocell42   5821  29195  -3044  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_525_2\/main_4
Capture Clock  : \PS2:Net_525_2\/clock_0
Path slack     : -2915p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                       10517
-------------------------------------   ----- 
End-of-path arrival time (ps)           32638
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q       macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_525_2\/main_4  macrocell48   9267  32638   -2915  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_750_2\/main_4
Capture Clock  : \PS2:Net_750_2\/clock_0
Path slack     : -2915p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                       10517
-------------------------------------   ----- 
End-of-path arrival time (ps)           32638
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q       macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_750_2\/main_4  macrocell54   9267  32638   -2915  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_2\/clock_0                                  macrocell54  10501  23233  FALL       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_750_7\/main_4
Capture Clock  : \PS2:Net_750_7\/clock_0
Path slack     : -2915p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                       10517
-------------------------------------   ----- 
End-of-path arrival time (ps)           32638
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q       macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_750_7\/main_4  macrocell59   9267  32638   -2915  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_7\/clock_0                                  macrocell59  10501  23233  FALL       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_1052\/main_5
Capture Clock  : \PS2:Net_1052\/clock_0
Path slack     : -2736p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               16016
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27506

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        8121
-------------------------------------   ----- 
End-of-path arrival time (ps)           30242
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q      macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_1052\/main_5  macrocell51   6871  30242   -2736  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1052\/clock_0                                   macrocell51   8284  21016  FALL       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_1052\/main_8
Capture Clock  : \PS2:Net_1052\/clock_0
Path slack     : -2431p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               16016
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27506

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        7813
-------------------------------------   ----- 
End-of-path arrival time (ps)           29938
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q      macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_1052\/main_8  macrocell51   6563  29938   -2431  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1052\/clock_0                                   macrocell51   8284  21016  FALL       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_750_0\/main_4
Capture Clock  : \PS2:Net_750_0\/clock_0
Path slack     : -2343p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        9941
-------------------------------------   ----- 
End-of-path arrival time (ps)           32062
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q       macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_750_0\/main_4  macrocell52   8691  32062   -2343  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_0\/clock_0                                  macrocell52  10498  23230  FALL       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_750_3\/main_4
Capture Clock  : \PS2:Net_750_3\/clock_0
Path slack     : -2343p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        9941
-------------------------------------   ----- 
End-of-path arrival time (ps)           32062
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q       macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_750_3\/main_4  macrocell55   8691  32062   -2343  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_3\/clock_0                                  macrocell55  10498  23230  FALL       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_750_5\/main_4
Capture Clock  : \PS2:Net_750_5\/clock_0
Path slack     : -2343p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        9941
-------------------------------------   ----- 
End-of-path arrival time (ps)           32062
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q       macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_750_5\/main_4  macrocell57   8691  32062   -2343  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_5\/clock_0                                  macrocell57  10498  23230  FALL       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_750_6\/main_4
Capture Clock  : \PS2:Net_750_6\/clock_0
Path slack     : -2343p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        9941
-------------------------------------   ----- 
End-of-path arrival time (ps)           32062
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q       macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_750_6\/main_4  macrocell58   8691  32062   -2343  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_6\/clock_0                                  macrocell58  10498  23230  FALL       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_525_4\/main_5
Capture Clock  : \PS2:Net_525_4\/clock_0
Path slack     : -2026p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        7408
-------------------------------------   ----- 
End-of-path arrival time (ps)           30641
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q       macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_525_4\/main_5  macrocell46   6158  30641   -2026  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_525_0\/main_5
Capture Clock  : \PS2:Net_525_0\/clock_0
Path slack     : -2026p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        7408
-------------------------------------   ----- 
End-of-path arrival time (ps)           30641
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q       macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_525_0\/main_5  macrocell50   6158  30641   -2026  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_525_3\/main_5
Capture Clock  : \PS2:Net_525_3\/clock_0
Path slack     : -1707p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17121
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28611

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        8197
-------------------------------------   ----- 
End-of-path arrival time (ps)           30318
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q       macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_525_3\/main_5  macrocell47   6947  30318   -1707  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_525_2\/main_6
Capture Clock  : \PS2:Net_525_2\/clock_0
Path slack     : -1335p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        8934
-------------------------------------   ----- 
End-of-path arrival time (ps)           31058
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q       macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_525_2\/main_6  macrocell48   7684  31058   -1335  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_750_2\/main_6
Capture Clock  : \PS2:Net_750_2\/clock_0
Path slack     : -1335p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        8934
-------------------------------------   ----- 
End-of-path arrival time (ps)           31058
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q       macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_750_2\/main_6  macrocell54   7684  31058   -1335  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_2\/clock_0                                  macrocell54  10501  23233  FALL       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_750_7\/main_6
Capture Clock  : \PS2:Net_750_7\/clock_0
Path slack     : -1335p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        8934
-------------------------------------   ----- 
End-of-path arrival time (ps)           31058
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q       macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_750_7\/main_6  macrocell59   7684  31058   -1335  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_7\/clock_0                                  macrocell59  10501  23233  FALL       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_525_4\/main_6
Capture Clock  : \PS2:Net_525_4\/clock_0
Path slack     : -1252p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        7742
-------------------------------------   ----- 
End-of-path arrival time (ps)           29866
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q       macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_525_4\/main_6  macrocell46   6492  29866   -1252  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_525_1\/main_6
Capture Clock  : \PS2:Net_525_1\/clock_0
Path slack     : -1252p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        7742
-------------------------------------   ----- 
End-of-path arrival time (ps)           29866
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q       macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_525_1\/main_6  macrocell49   6492  29866   -1252  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_525_0\/main_6
Capture Clock  : \PS2:Net_525_0\/clock_0
Path slack     : -1252p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        7742
-------------------------------------   ----- 
End-of-path arrival time (ps)           29866
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q       macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_525_0\/main_6  macrocell50   6492  29866   -1252  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_750_0\/main_2
Capture Clock  : \PS2:Net_750_0\/clock_0
Path slack     : -981p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       11039
-------------------------------------   ----- 
End-of-path arrival time (ps)           30701
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q       macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_750_0\/main_2  macrocell52   9789  30701   -981  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_0\/clock_0                                  macrocell52  10498  23230  FALL       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_750_3\/main_2
Capture Clock  : \PS2:Net_750_3\/clock_0
Path slack     : -981p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       11039
-------------------------------------   ----- 
End-of-path arrival time (ps)           30701
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q       macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_750_3\/main_2  macrocell55   9789  30701   -981  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_3\/clock_0                                  macrocell55  10498  23230  FALL       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_750_5\/main_2
Capture Clock  : \PS2:Net_750_5\/clock_0
Path slack     : -981p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       11039
-------------------------------------   ----- 
End-of-path arrival time (ps)           30701
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q       macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_750_5\/main_2  macrocell57   9789  30701   -981  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_5\/clock_0                                  macrocell57  10498  23230  FALL       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_750_6\/main_2
Capture Clock  : \PS2:Net_750_6\/clock_0
Path slack     : -981p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       11039
-------------------------------------   ----- 
End-of-path arrival time (ps)           30701
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q       macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_750_6\/main_2  macrocell58   9789  30701   -981  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_6\/clock_0                                  macrocell58  10498  23230  FALL       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_525_2\/main_2
Capture Clock  : \PS2:Net_525_2\/clock_0
Path slack     : -974p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       11036
-------------------------------------   ----- 
End-of-path arrival time (ps)           30697
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q       macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_525_2\/main_2  macrocell48   9786  30697   -974  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_750_2\/main_2
Capture Clock  : \PS2:Net_750_2\/clock_0
Path slack     : -974p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       11036
-------------------------------------   ----- 
End-of-path arrival time (ps)           30697
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q       macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_750_2\/main_2  macrocell54   9786  30697   -974  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_2\/clock_0                                  macrocell54  10501  23233  FALL       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_750_7\/main_2
Capture Clock  : \PS2:Net_750_7\/clock_0
Path slack     : -974p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       11036
-------------------------------------   ----- 
End-of-path arrival time (ps)           30697
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q       macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_750_7\/main_2  macrocell59   9786  30697   -974  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_7\/clock_0                                  macrocell59  10501  23233  FALL       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_525_4\/main_1
Capture Clock  : \PS2:Net_525_4\/clock_0
Path slack     : -695p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        9648
-------------------------------------   ----- 
End-of-path arrival time (ps)           29309
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q        macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_525_4\/main_1  macrocell46   8398  29309   -695  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_525_1\/main_2
Capture Clock  : \PS2:Net_525_1\/clock_0
Path slack     : -695p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        9648
-------------------------------------   ----- 
End-of-path arrival time (ps)           29309
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q        macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_525_1\/main_2  macrocell49   8398  29309   -695  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_525_0\/main_1
Capture Clock  : \PS2:Net_525_0\/clock_0
Path slack     : -695p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        9648
-------------------------------------   ----- 
End-of-path arrival time (ps)           29309
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q        macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_525_0\/main_1  macrocell50   8398  29309   -695  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_750_1\/main_2
Capture Clock  : \PS2:Net_750_1\/clock_0
Path slack     : -413p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       10472
-------------------------------------   ----- 
End-of-path arrival time (ps)           30133
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q       macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_750_1\/main_2  macrocell53   9222  30133   -413  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_1\/clock_0                                  macrocell53  10498  23230  FALL       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_750_4\/main_2
Capture Clock  : \PS2:Net_750_4\/clock_0
Path slack     : -413p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       10472
-------------------------------------   ----- 
End-of-path arrival time (ps)           30133
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q       macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_750_4\/main_2  macrocell56   9222  30133   -413  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_4\/clock_0                                  macrocell56  10498  23230  FALL       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_525_3\/main_7
Capture Clock  : \PS2:Net_525_3\/clock_0
Path slack     : -325p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17121
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28611

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6812
-------------------------------------   ----- 
End-of-path arrival time (ps)           28936
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q       macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_525_3\/main_7  macrocell47   5562  28936    -325  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:PS2_Core:parity\/q
Path End       : \PS2:Net_1052\/main_1
Capture Clock  : \PS2:Net_1052\/clock_0
Path slack     : -206p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               16016
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27506

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        5591
-------------------------------------   ----- 
End-of-path arrival time (ps)           27712
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:PS2_Core:parity\/clock_0                            macrocell43   9389  22121  FALL       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\PS2:PS2_Core:parity\/q  macrocell43   1250  23371  -7849  RISE       1
\PS2:Net_1052\/main_1    macrocell51   4341  27712   -206  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1052\/clock_0                                   macrocell51   8284  21016  FALL       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_750_0\/main_1
Capture Clock  : \PS2:Net_750_0\/clock_0
Path slack     : -134p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       10192
-------------------------------------   ----- 
End-of-path arrival time (ps)           29853
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q        macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_750_0\/main_1  macrocell52   8942  29853   -134  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_0\/clock_0                                  macrocell52  10498  23230  FALL       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_750_3\/main_1
Capture Clock  : \PS2:Net_750_3\/clock_0
Path slack     : -134p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       10192
-------------------------------------   ----- 
End-of-path arrival time (ps)           29853
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q        macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_750_3\/main_1  macrocell55   8942  29853   -134  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_3\/clock_0                                  macrocell55  10498  23230  FALL       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_750_5\/main_1
Capture Clock  : \PS2:Net_750_5\/clock_0
Path slack     : -134p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       10192
-------------------------------------   ----- 
End-of-path arrival time (ps)           29853
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q        macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_750_5\/main_1  macrocell57   8942  29853   -134  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_5\/clock_0                                  macrocell57  10498  23230  FALL       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_750_6\/main_1
Capture Clock  : \PS2:Net_750_6\/clock_0
Path slack     : -134p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                       10192
-------------------------------------   ----- 
End-of-path arrival time (ps)           29853
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q        macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_750_6\/main_1  macrocell58   8942  29853   -134  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_6\/clock_0                                  macrocell58  10498  23230  FALL       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_1052\/main_4
Capture Clock  : \PS2:Net_1052\/clock_0
Path slack     : -67p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               16016
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27506

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        5448
-------------------------------------   ----- 
End-of-path arrival time (ps)           27573
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q      macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_1052\/main_4  macrocell51   4198  27573    -67  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1052\/clock_0                                   macrocell51   8284  21016  FALL       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_750_1\/main_4
Capture Clock  : \PS2:Net_750_1\/clock_0
Path slack     : 7p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        7591
-------------------------------------   ----- 
End-of-path arrival time (ps)           29712
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q       macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_750_1\/main_4  macrocell53   6341  29712       7  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_1\/clock_0                                  macrocell53  10498  23230  FALL       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_3\/q
Path End       : \PS2:Net_750_4\/main_4
Capture Clock  : \PS2:Net_750_4\/clock_0
Path slack     : 7p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        7591
-------------------------------------   ----- 
End-of-path arrival time (ps)           29712
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_3\/q       macrocell47   1250  23371  -10649  RISE       1
\PS2:Net_750_4\/main_4  macrocell56   6341  29712       7  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_4\/clock_0                                  macrocell56  10498  23230  FALL       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_525_2\/main_7
Capture Clock  : \PS2:Net_525_2\/clock_0
Path slack     : 182p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        7417
-------------------------------------   ----- 
End-of-path arrival time (ps)           29541
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q       macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_525_2\/main_7  macrocell48   6167  29541     182  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_750_2\/main_7
Capture Clock  : \PS2:Net_750_2\/clock_0
Path slack     : 182p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        7417
-------------------------------------   ----- 
End-of-path arrival time (ps)           29541
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q       macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_750_2\/main_7  macrocell54   6167  29541     182  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_2\/clock_0                                  macrocell54  10501  23233  FALL       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_750_7\/main_7
Capture Clock  : \PS2:Net_750_7\/clock_0
Path slack     : 182p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        7417
-------------------------------------   ----- 
End-of-path arrival time (ps)           29541
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q       macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_750_7\/main_7  macrocell59   6167  29541     182  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_7\/clock_0                                  macrocell59  10501  23233  FALL       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_525_4\/main_7
Capture Clock  : \PS2:Net_525_4\/clock_0
Path slack     : 215p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6275
-------------------------------------   ----- 
End-of-path arrival time (ps)           28400
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q       macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_525_4\/main_7  macrocell46   5025  28400     215  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_525_1\/main_7
Capture Clock  : \PS2:Net_525_1\/clock_0
Path slack     : 215p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6275
-------------------------------------   ----- 
End-of-path arrival time (ps)           28400
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q       macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_525_1\/main_7  macrocell49   5025  28400     215  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_525_0\/main_7
Capture Clock  : \PS2:Net_525_0\/clock_0
Path slack     : 215p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6275
-------------------------------------   ----- 
End-of-path arrival time (ps)           28400
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q       macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_525_0\/main_7  macrocell50   5025  28400     215  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_525_3\/main_2
Capture Clock  : \PS2:Net_525_3\/clock_0
Path slack     : 331p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17121
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28611

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        8620
-------------------------------------   ----- 
End-of-path arrival time (ps)           28281
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q        macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_525_3\/main_2  macrocell47   7370  28281    331  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_750_0\/main_7
Capture Clock  : \PS2:Net_750_0\/clock_0
Path slack     : 411p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        7184
-------------------------------------   ----- 
End-of-path arrival time (ps)           29308
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q       macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_750_0\/main_7  macrocell52   5934  29308     411  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_0\/clock_0                                  macrocell52  10498  23230  FALL       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_750_3\/main_7
Capture Clock  : \PS2:Net_750_3\/clock_0
Path slack     : 411p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        7184
-------------------------------------   ----- 
End-of-path arrival time (ps)           29308
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q       macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_750_3\/main_7  macrocell55   5934  29308     411  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_3\/clock_0                                  macrocell55  10498  23230  FALL       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_750_5\/main_7
Capture Clock  : \PS2:Net_750_5\/clock_0
Path slack     : 411p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        7184
-------------------------------------   ----- 
End-of-path arrival time (ps)           29308
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q       macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_750_5\/main_7  macrocell57   5934  29308     411  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_5\/clock_0                                  macrocell57  10498  23230  FALL       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_750_6\/main_7
Capture Clock  : \PS2:Net_750_6\/clock_0
Path slack     : 411p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        7184
-------------------------------------   ----- 
End-of-path arrival time (ps)           29308
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q       macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_750_6\/main_7  macrocell58   5934  29308     411  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_6\/clock_0                                  macrocell58  10498  23230  FALL       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_750_1\/main_1
Capture Clock  : \PS2:Net_750_1\/clock_0
Path slack     : 416p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        9643
-------------------------------------   ----- 
End-of-path arrival time (ps)           29304
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q        macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_750_1\/main_1  macrocell53   8393  29304    416  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_1\/clock_0                                  macrocell53  10498  23230  FALL       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_750_4\/main_1
Capture Clock  : \PS2:Net_750_4\/clock_0
Path slack     : 416p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        9643
-------------------------------------   ----- 
End-of-path arrival time (ps)           29304
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q        macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_750_4\/main_1  macrocell56   8393  29304    416  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_4\/clock_0                                  macrocell56  10498  23230  FALL       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_525_2\/main_1
Capture Clock  : \PS2:Net_525_2\/clock_0
Path slack     : 467p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        9595
-------------------------------------   ----- 
End-of-path arrival time (ps)           29256
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q        macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_525_2\/main_1  macrocell48   8345  29256    467  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_750_2\/main_1
Capture Clock  : \PS2:Net_750_2\/clock_0
Path slack     : 467p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        9595
-------------------------------------   ----- 
End-of-path arrival time (ps)           29256
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q        macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_750_2\/main_1  macrocell54   8345  29256    467  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_2\/clock_0                                  macrocell54  10501  23233  FALL       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_750_7\/main_1
Capture Clock  : \PS2:Net_750_7\/clock_0
Path slack     : 467p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        9595
-------------------------------------   ----- 
End-of-path arrival time (ps)           29256
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q        macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_750_7\/main_1  macrocell59   8345  29256    467  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_7\/clock_0                                  macrocell59  10501  23233  FALL       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_750_6\/q
Path End       : \PS2:Net_750_6\/main_8
Capture Clock  : \PS2:Net_750_6\/clock_0
Path slack     : 514p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      18230
+ Data path delay                        5976
-------------------------------------   ----- 
End-of-path arrival time (ps)           29205
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_6\/clock_0                                  macrocell58  10498  23230  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_750_6\/q       macrocell58   1250  24480    514  RISE       1
\PS2:Net_750_6\/main_8  macrocell58   4726  29205    514  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_6\/clock_0                                  macrocell58  10498  23230  FALL       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_750_1\/main_6
Capture Clock  : \PS2:Net_750_1\/clock_0
Path slack     : 708p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6887
-------------------------------------   ----- 
End-of-path arrival time (ps)           29012
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q       macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_750_1\/main_6  macrocell53   5637  29012     708  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_1\/clock_0                                  macrocell53  10498  23230  FALL       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_750_4\/main_6
Capture Clock  : \PS2:Net_750_4\/clock_0
Path slack     : 708p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6887
-------------------------------------   ----- 
End-of-path arrival time (ps)           29012
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q       macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_750_4\/main_6  macrocell56   5637  29012     708  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_4\/clock_0                                  macrocell56  10498  23230  FALL       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_750_1\/main_7
Capture Clock  : \PS2:Net_750_1\/clock_0
Path slack     : 720p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6875
-------------------------------------   ----- 
End-of-path arrival time (ps)           29000
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q       macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_750_1\/main_7  macrocell53   5625  29000     720  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_1\/clock_0                                  macrocell53  10498  23230  FALL       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_750_4\/main_7
Capture Clock  : \PS2:Net_750_4\/clock_0
Path slack     : 720p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6875
-------------------------------------   ----- 
End-of-path arrival time (ps)           29000
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q       macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_750_4\/main_7  macrocell56   5625  29000     720  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_4\/clock_0                                  macrocell56  10498  23230  FALL       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_750_0\/main_6
Capture Clock  : \PS2:Net_750_0\/clock_0
Path slack     : 727p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6868
-------------------------------------   ----- 
End-of-path arrival time (ps)           28992
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q       macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_750_0\/main_6  macrocell52   5618  28992     727  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_0\/clock_0                                  macrocell52  10498  23230  FALL       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_750_3\/main_6
Capture Clock  : \PS2:Net_750_3\/clock_0
Path slack     : 727p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6868
-------------------------------------   ----- 
End-of-path arrival time (ps)           28992
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q       macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_750_3\/main_6  macrocell55   5618  28992     727  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_3\/clock_0                                  macrocell55  10498  23230  FALL       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_750_5\/main_6
Capture Clock  : \PS2:Net_750_5\/clock_0
Path slack     : 727p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6868
-------------------------------------   ----- 
End-of-path arrival time (ps)           28992
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q       macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_750_5\/main_6  macrocell57   5618  28992     727  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_5\/clock_0                                  macrocell57  10498  23230  FALL       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_1\/q
Path End       : \PS2:Net_750_6\/main_6
Capture Clock  : \PS2:Net_750_6\/clock_0
Path slack     : 727p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6868
-------------------------------------   ----- 
End-of-path arrival time (ps)           28992
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_1\/q       macrocell49   1250  23375  -12176  RISE       1
\PS2:Net_750_6\/main_6  macrocell58   5618  28992     727  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_6\/clock_0                                  macrocell58  10498  23230  FALL       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1051\/q
Path End       : \PS2:Net_1052\/main_2
Capture Clock  : \PS2:Net_1052\/clock_0
Path slack     : 783p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               16016
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27506

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        7062
-------------------------------------   ----- 
End-of-path arrival time (ps)           26723
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1051\/clock_0                                   macrocell44   6929  19661  FALL       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1051\/q       macrocell44   1250  20911  -7798  RISE       1
\PS2:Net_1052\/main_2  macrocell51   5812  26723    783  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1052\/clock_0                                   macrocell51   8284  21016  FALL       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_750_0\/main_3
Capture Clock  : \PS2:Net_750_0\/clock_0
Path slack     : 822p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6773
-------------------------------------   ----- 
End-of-path arrival time (ps)           28898
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q       macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_750_0\/main_3  macrocell52   5523  28898    822  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_0\/clock_0                                  macrocell52  10498  23230  FALL       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_750_3\/main_3
Capture Clock  : \PS2:Net_750_3\/clock_0
Path slack     : 822p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6773
-------------------------------------   ----- 
End-of-path arrival time (ps)           28898
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q       macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_750_3\/main_3  macrocell55   5523  28898    822  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_3\/clock_0                                  macrocell55  10498  23230  FALL       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_750_5\/main_3
Capture Clock  : \PS2:Net_750_5\/clock_0
Path slack     : 822p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6773
-------------------------------------   ----- 
End-of-path arrival time (ps)           28898
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q       macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_750_5\/main_3  macrocell57   5523  28898    822  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_5\/clock_0                                  macrocell57  10498  23230  FALL       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_750_6\/main_3
Capture Clock  : \PS2:Net_750_6\/clock_0
Path slack     : 822p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6773
-------------------------------------   ----- 
End-of-path arrival time (ps)           28898
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q       macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_750_6\/main_3  macrocell58   5523  28898    822  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_6\/clock_0                                  macrocell58  10498  23230  FALL       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_1052\/q
Path End       : \PS2:Net_1052\/main_9
Capture Clock  : \PS2:Net_1052\/clock_0
Path slack     : 875p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               16016
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27506

Launch Clock Arrival Time                    5000
+ Clock path delay                      16016
+ Data path delay                        5615
-------------------------------------   ----- 
End-of-path arrival time (ps)           26632
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1052\/clock_0                                   macrocell51   8284  21016  FALL       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_1052\/q       macrocell51   1250  22266    875  RISE       1
\PS2:Net_1052\/main_9  macrocell51   4365  26632    875  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1052\/clock_0                                   macrocell51   8284  21016  FALL       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_750_3\/q
Path End       : \PS2:Net_750_3\/main_8
Capture Clock  : \PS2:Net_750_3\/clock_0
Path slack     : 895p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      18230
+ Data path delay                        5595
-------------------------------------   ----- 
End-of-path arrival time (ps)           28825
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_3\/clock_0                                  macrocell55  10498  23230  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_750_3\/q       macrocell55   1250  24480    895  RISE       1
\PS2:Net_750_3\/main_8  macrocell55   4345  28825    895  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_3\/clock_0                                  macrocell55  10498  23230  FALL       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_998\/q
Path End       : \PS2:Net_998\/main_0
Capture Clock  : \PS2:Net_998\/clock_0
Path slack     : 1220p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               14661
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   26151

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        5270
-------------------------------------   ----- 
End-of-path arrival time (ps)           24931
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_998\/q       macrocell42   1250  20911  -39281  RISE       1
\PS2:Net_998\/main_0  macrocell42   4020  24931    1220  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_998\/clock_0                                    macrocell42   6929  19661  FALL       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_525_3\/main_3
Capture Clock  : \PS2:Net_525_3\/clock_0
Path slack     : 1266p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17121
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28611

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        7684
-------------------------------------   ----- 
End-of-path arrival time (ps)           27346
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q       macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_525_3\/main_3  macrocell47   6434  27346   1266  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_525_4\/main_2
Capture Clock  : \PS2:Net_525_4\/clock_0
Path slack     : 1266p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        7687
-------------------------------------   ----- 
End-of-path arrival time (ps)           27348
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q       macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_525_4\/main_2  macrocell46   6437  27348   1266  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_525_1\/main_3
Capture Clock  : \PS2:Net_525_1\/clock_0
Path slack     : 1266p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        7687
-------------------------------------   ----- 
End-of-path arrival time (ps)           27348
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q       macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_525_1\/main_3  macrocell49   6437  27348   1266  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_525_0\/main_2
Capture Clock  : \PS2:Net_525_0\/clock_0
Path slack     : 1266p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        7687
-------------------------------------   ----- 
End-of-path arrival time (ps)           27348
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q       macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_525_0\/main_2  macrocell50   6437  27348   1266  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_750_1\/main_3
Capture Clock  : \PS2:Net_750_1\/clock_0
Path slack     : 1380p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6215
-------------------------------------   ----- 
End-of-path arrival time (ps)           28339
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q       macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_750_1\/main_3  macrocell53   4965  28339   1380  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_1\/clock_0                                  macrocell53  10498  23230  FALL       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_750_4\/main_3
Capture Clock  : \PS2:Net_750_4\/clock_0
Path slack     : 1380p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        6215
-------------------------------------   ----- 
End-of-path arrival time (ps)           28339
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q       macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_750_4\/main_3  macrocell56   4965  28339   1380  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_4\/clock_0                                  macrocell56  10498  23230  FALL       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_0\/q
Path End       : \PS2:Net_525_3\/main_8
Capture Clock  : \PS2:Net_525_3\/clock_0
Path slack     : 1465p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17121
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28611

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        5021
-------------------------------------   ----- 
End-of-path arrival time (ps)           27146
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_0\/q       macrocell50   1250  23375  -10645  RISE       1
\PS2:Net_525_3\/main_8  macrocell47   3771  27146    1465  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_750_7\/q
Path End       : \PS2:Net_750_7\/main_8
Capture Clock  : \PS2:Net_750_7\/clock_0
Path slack     : 1517p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        4973
-------------------------------------   ----- 
End-of-path arrival time (ps)           28205
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_7\/clock_0                                  macrocell59  10501  23233  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_750_7\/q       macrocell59   1250  24483   1517  RISE       1
\PS2:Net_750_7\/main_8  macrocell59   3723  28205   1517  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_7\/clock_0                                  macrocell59  10501  23233  FALL       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_750_4\/q
Path End       : \PS2:Net_750_4\/main_8
Capture Clock  : \PS2:Net_750_4\/clock_0
Path slack     : 1629p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      18230
+ Data path delay                        4861
-------------------------------------   ----- 
End-of-path arrival time (ps)           28090
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_4\/clock_0                                  macrocell56  10498  23230  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_750_4\/q       macrocell56   1250  24480   1629  RISE       1
\PS2:Net_750_4\/main_8  macrocell56   3611  28090   1629  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_4\/clock_0                                  macrocell56  10498  23230  FALL       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_525_2\/main_3
Capture Clock  : \PS2:Net_525_2\/clock_0
Path slack     : 1812p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        5787
-------------------------------------   ----- 
End-of-path arrival time (ps)           27911
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q       macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_525_2\/main_3  macrocell48   4537  27911   1812  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_750_2\/main_3
Capture Clock  : \PS2:Net_750_2\/clock_0
Path slack     : 1812p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        5787
-------------------------------------   ----- 
End-of-path arrival time (ps)           27911
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q       macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_750_2\/main_3  macrocell54   4537  27911   1812  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_2\/clock_0                                  macrocell54  10501  23233  FALL       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_750_7\/main_3
Capture Clock  : \PS2:Net_750_7\/clock_0
Path slack     : 1812p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        5787
-------------------------------------   ----- 
End-of-path arrival time (ps)           27911
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q       macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_750_7\/main_3  macrocell59   4537  27911   1812  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_7\/clock_0                                  macrocell59  10501  23233  FALL       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_525_2\/main_5
Capture Clock  : \PS2:Net_525_2\/clock_0
Path slack     : 1960p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        4530
-------------------------------------   ----- 
End-of-path arrival time (ps)           27762
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q       macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_525_2\/main_5  macrocell48   3280  27762    1960  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_750_2\/main_5
Capture Clock  : \PS2:Net_750_2\/clock_0
Path slack     : 1960p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        4530
-------------------------------------   ----- 
End-of-path arrival time (ps)           27762
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q       macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_750_2\/main_5  macrocell54   3280  27762    1960  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_2\/clock_0                                  macrocell54  10501  23233  FALL       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_750_7\/main_5
Capture Clock  : \PS2:Net_750_7\/clock_0
Path slack     : 1960p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        4530
-------------------------------------   ----- 
End-of-path arrival time (ps)           27762
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q       macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_750_7\/main_5  macrocell59   3280  27762    1960  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_7\/clock_0                                  macrocell59  10501  23233  FALL       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_750_1\/main_5
Capture Clock  : \PS2:Net_750_1\/clock_0
Path slack     : 1962p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        4525
-------------------------------------   ----- 
End-of-path arrival time (ps)           27758
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q       macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_750_1\/main_5  macrocell53   3275  27758    1962  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_1\/clock_0                                  macrocell53  10498  23230  FALL       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_750_4\/main_5
Capture Clock  : \PS2:Net_750_4\/clock_0
Path slack     : 1962p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        4525
-------------------------------------   ----- 
End-of-path arrival time (ps)           27758
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q       macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_750_4\/main_5  macrocell56   3275  27758    1962  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_4\/clock_0                                  macrocell56  10498  23230  FALL       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:PS2_Core:parity\/q
Path End       : \PS2:Net_525_3\/main_1
Capture Clock  : \PS2:Net_525_3\/clock_0
Path slack     : 1970p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17121
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28611

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        4520
-------------------------------------   ----- 
End-of-path arrival time (ps)           26641
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:PS2_Core:parity\/clock_0                            macrocell43   9389  22121  FALL       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\PS2:PS2_Core:parity\/q  macrocell43   1250  23371  -7849  RISE       1
\PS2:Net_525_3\/main_1   macrocell47   3270  26641   1970  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:PS2_Core:parity\/q
Path End       : \PS2:Net_525_1\/main_1
Capture Clock  : \PS2:Net_525_1\/clock_0
Path slack     : 1979p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      17121
+ Data path delay                        4514
-------------------------------------   ----- 
End-of-path arrival time (ps)           26635
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:PS2_Core:parity\/clock_0                            macrocell43   9389  22121  FALL       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\PS2:PS2_Core:parity\/q  macrocell43   1250  23371  -7849  RISE       1
\PS2:Net_525_1\/main_1   macrocell49   3264  26635   1979  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_750_0\/main_5
Capture Clock  : \PS2:Net_750_0\/clock_0
Path slack     : 1980p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        4507
-------------------------------------   ----- 
End-of-path arrival time (ps)           27740
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q       macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_750_0\/main_5  macrocell52   3257  27740    1980  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_0\/clock_0                                  macrocell52  10498  23230  FALL       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_750_3\/main_5
Capture Clock  : \PS2:Net_750_3\/clock_0
Path slack     : 1980p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        4507
-------------------------------------   ----- 
End-of-path arrival time (ps)           27740
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q       macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_750_3\/main_5  macrocell55   3257  27740    1980  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_3\/clock_0                                  macrocell55  10498  23230  FALL       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_750_5\/main_5
Capture Clock  : \PS2:Net_750_5\/clock_0
Path slack     : 1980p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        4507
-------------------------------------   ----- 
End-of-path arrival time (ps)           27740
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q       macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_750_5\/main_5  macrocell57   3257  27740    1980  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_5\/clock_0                                  macrocell57  10498  23230  FALL       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_2\/q
Path End       : \PS2:Net_750_6\/main_5
Capture Clock  : \PS2:Net_750_6\/clock_0
Path slack     : 1980p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        4507
-------------------------------------   ----- 
End-of-path arrival time (ps)           27740
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\PS2:Net_525_2\/q       macrocell48   1250  24483  -13567  RISE       1
\PS2:Net_750_6\/main_5  macrocell58   3257  27740    1980  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_6\/clock_0                                  macrocell58  10498  23230  FALL       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_7\/q
Path End       : \PS2:Net_1052\/main_3
Capture Clock  : \PS2:Net_1052\/clock_0
Path slack     : 2208p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               16016
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   27506

Launch Clock Arrival Time                    5000
+ Clock path delay                      14661
+ Data path delay                        5638
-------------------------------------   ----- 
End-of-path arrival time (ps)           25299
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_7\/clock_0                                  macrocell45   6929  19661  FALL       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_7\/q      macrocell45   1250  20911  -7781  RISE       1
\PS2:Net_1052\/main_3  macrocell51   4388  25299   2208  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_1052\/clock_0                                   macrocell51   8284  21016  FALL       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_750_5\/q
Path End       : \PS2:Net_750_5\/main_8
Capture Clock  : \PS2:Net_750_5\/clock_0
Path slack     : 2442p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      18230
+ Data path delay                        4048
-------------------------------------   ----- 
End-of-path arrival time (ps)           27278
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_5\/clock_0                                  macrocell57  10498  23230  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_750_5\/q       macrocell57   1250  24480   2442  RISE       1
\PS2:Net_750_5\/main_8  macrocell57   2798  27278   2442  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_5\/clock_0                                  macrocell57  10498  23230  FALL       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_750_0\/q
Path End       : \PS2:Net_750_0\/main_8
Capture Clock  : \PS2:Net_750_0\/clock_0
Path slack     : 2450p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      18230
+ Data path delay                        4040
-------------------------------------   ----- 
End-of-path arrival time (ps)           27269
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_0\/clock_0                                  macrocell52  10498  23230  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_750_0\/q       macrocell52   1250  24480   2450  RISE       1
\PS2:Net_750_0\/main_8  macrocell52   2790  27269   2450  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_0\/clock_0                                  macrocell52  10498  23230  FALL       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_750_2\/q
Path End       : \PS2:Net_750_2\/main_8
Capture Clock  : \PS2:Net_750_2\/clock_0
Path slack     : 2451p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18233
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29723

Launch Clock Arrival Time                    5000
+ Clock path delay                      18233
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           27272
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_2\/clock_0                                  macrocell54  10501  23233  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_750_2\/q       macrocell54   1250  24483   2451  RISE       1
\PS2:Net_750_2\/main_8  macrocell54   2789  27272   2451  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_2\/clock_0                                  macrocell54  10501  23233  FALL       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_750_1\/q
Path End       : \PS2:Net_750_1\/main_8
Capture Clock  : \PS2:Net_750_1\/clock_0
Path slack     : 2452p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               18230
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   29720

Launch Clock Arrival Time                    5000
+ Clock path delay                      18230
+ Data path delay                        4038
-------------------------------------   ----- 
End-of-path arrival time (ps)           27267
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_1\/clock_0                                  macrocell53  10498  23230  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_750_1\/q       macrocell53   1250  24480   2452  RISE       1
\PS2:Net_750_1\/main_8  macrocell53   2788  27267   2452  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_750_1\/clock_0                                  macrocell53  10498  23230  FALL       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_525_3\/main_4
Capture Clock  : \PS2:Net_525_3\/clock_0
Path slack     : 2634p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17121
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28611

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        3852
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q       macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_525_3\/main_4  macrocell47   2602  25977   2634  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_525_4\/main_3
Capture Clock  : \PS2:Net_525_4\/clock_0
Path slack     : 2637p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        3853
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q       macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_525_4\/main_3  macrocell46   2603  25977   2637  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_525_1\/main_4
Capture Clock  : \PS2:Net_525_1\/clock_0
Path slack     : 2637p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        3853
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q       macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_525_1\/main_4  macrocell49   2603  25977   2637  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_1\/clock_0                                  macrocell49   9393  22125  FALL       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:Net_525_4\/q
Path End       : \PS2:Net_525_0\/main_3
Capture Clock  : \PS2:Net_525_0\/clock_0
Path slack     : 2637p

Capture Clock Arrival Time                                        5000
+ Clock path delay                                               17125
+ Cycle adjust (ps2_clock(0)_PAD:F#1 vs. ps2_clock(0)_PAD:F#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   28615

Launch Clock Arrival Time                    5000
+ Clock path delay                      17125
+ Data path delay                        3853
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_4\/clock_0                                  macrocell46   9393  22125  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\PS2:Net_525_4\/q       macrocell46   1250  23375  -9654  RISE       1
\PS2:Net_525_0\/main_3  macrocell50   2603  25977   2637  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_0\/clock_0                                  macrocell50   9393  22125  FALL       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:controlReg:Sync:ctrl_reg\/control_1
Path End       : \PS2:Net_525_2\/main_8
Capture Clock  : \PS2:Net_525_2\/clock_0
Path slack     : 5260p

Capture Clock Arrival Time                                 5000
+ Clock path delay                                        18233
+ Cycle adjust (CyBUS_CLK:R#3 vs. ps2_clock(0)_PAD:F#9)   -3333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            16390

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11130
-------------------------------------   ----- 
End-of-path arrival time (ps)           11130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PS2:controlReg:Sync:ctrl_reg\/busclk                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PS2:controlReg:Sync:ctrl_reg\/control_1  controlcell1   2050   2050   -643  RISE       1
\PS2:Net_525_2\/main_8                    macrocell48    9080  11130   5260  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_2\/clock_0                                  macrocell48  10501  23233  FALL       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:controlReg:Sync:ctrl_reg\/control_1
Path End       : \PS2:Net_525_3\/main_9
Capture Clock  : \PS2:Net_525_3\/clock_0
Path slack     : 5480p

Capture Clock Arrival Time                                 5000
+ Clock path delay                                        17121
+ Cycle adjust (CyBUS_CLK:R#3 vs. ps2_clock(0)_PAD:F#9)   -3333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            15278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9798
-------------------------------------   ---- 
End-of-path arrival time (ps)           9798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PS2:controlReg:Sync:ctrl_reg\/busclk                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PS2:controlReg:Sync:ctrl_reg\/control_1  controlcell1   2050   2050   -643  RISE       1
\PS2:Net_525_3\/main_9                    macrocell47    7748   9798   5480  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
ps2_clock(0)_PAD:in                                      PS2Keyboard      0   5000  FALL       1
ps2_clock(0)/pad_in                                      iocell4          0   5000  FALL       1
ps2_clock(0)/fb                                          iocell4       7732  12732  FALL       1
\PS2:Net_525_3\/clock_0                                  macrocell47   9389  22121  FALL       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22182p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16015
-------------------------------------   ----- 
End-of-path arrival time (ps)           16015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell2         2009   2009  22182  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      6392   8401  22182  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  11751  22182  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   4264  16015  22182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29666p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8491
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                        iocell2       2009   2009  22182  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell31   6482   8491  29666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 29666p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8491
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                     iocell2       2009   2009  22182  RISE       1
\UART:BUART:rx_last\/main_0  macrocell41   6482   8491  29666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell41         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 29756p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8401
-------------------------------------   ---- 
End-of-path arrival time (ps)           8401
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                         iocell2       2009   2009  22182  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell37   6392   8401  29756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 29756p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8401
-------------------------------------   ---- 
End-of-path arrival time (ps)           8401
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                         iocell2       2009   2009  22182  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell38   6392   8401  29756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30220p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7937
-------------------------------------   ---- 
End-of-path arrival time (ps)           7937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                        iocell2       2009   2009  22182  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell34   5928   7937  30220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30220p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7937
-------------------------------------   ---- 
End-of-path arrival time (ps)           7937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                         iocell2       2009   2009  22182  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell40   5928   7937  30220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13037
-------------------------------------   ----- 
End-of-path arrival time (ps)           13037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell26     1250   1250  2147439  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell3      3918   5168  2147439  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   8518  2147439  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   4520  13037  2147439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150801p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10505
-------------------------------------   ----- 
End-of-path arrival time (ps)           10505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell30   1250   1250  2150801  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell6    3647   4897  2150801  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350   8247  2150801  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2258  10505  2150801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2153273p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12894
-------------------------------------   ----- 
End-of-path arrival time (ps)           12894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153273  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell4      3652   7232  2153273  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell4      3350  10582  2153273  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    2312  12894  2153273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2154599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11567
-------------------------------------   ----- 
End-of-path arrival time (ps)           11567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2154599  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell8      2306   5886  2154599  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell8      3350   9236  2154599  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    2331  11567  2154599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155189p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell27     1250   1250  2147708  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4218   5468  2155189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell27   1250   1250  2147708  RISE       1
\UART:BUART:txn\/main_2    macrocell25   6523   7773  2155384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155466p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5190
-------------------------------------   ---- 
End-of-path arrival time (ps)           5190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell26     1250   1250  2147439  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3940   5190  2155466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155765p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell31     1250   1250  2151889  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3641   4891  2155765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155885p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148789  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4582   4772  2155885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155910p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2155910  RISE       1
\UART:BUART:txn\/main_3                macrocell25     2877   7247  2155910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155925p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153273  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell27     3652   7232  2155925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2155942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell27   1250   1250  2147708  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell26   5965   7215  2155942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2155942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell27   1250   1250  2147708  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell28   5965   7215  2155942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2155942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell27   1250   1250  2147708  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell29   5965   7215  2155942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7144
-------------------------------------   ---- 
End-of-path arrival time (ps)           7144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2156013  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell31   5894   7144  2156013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7144
-------------------------------------   ---- 
End-of-path arrival time (ps)           7144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell35   1250   1250  2156013  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell32   5894   7144  2156013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7144
-------------------------------------   ---- 
End-of-path arrival time (ps)           7144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2156013  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell33   5894   7144  2156013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156233p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell35     1250   1250  2156013  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3174   4424  2156233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156533p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2156013  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell34   5373   6623  2156533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156533p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2156013  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell40   5373   6623  2156533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell30     1250   1250  2150801  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2602   3852  2156805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157128p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157128  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell34   4088   6028  2157128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157218p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell38   1250   1250  2151121  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell31   4689   5939  2157218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157223p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell38   1250   1250  2151121  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell40   4683   5933  2157223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157280p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell37   1250   1250  2152041  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell40   4627   5877  2157280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157128  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell31   3560   5500  2157657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157128  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell32   3560   5500  2157657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157128  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell33   3560   5500  2157657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell37   1250   1250  2152041  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell31   4070   5320  2157837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157934p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2157934  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell26     5033   5223  2157934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157934p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2157934  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell28     5033   5223  2157934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell32     1250   1250  2155484  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4317   5567  2157970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell26   1250   1250  2147439  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell27   3918   5168  2157989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158135p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell34   1250   1250  2151453  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell36   3772   5022  2158135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158252p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2150801  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell31   3655   4905  2158252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158252p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2150801  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell32   3655   4905  2158252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158252p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2150801  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell33   3655   4905  2158252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell27   1250   1250  2147708  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell27   3649   4899  2158258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2150801  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell34   3647   4897  2158259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2150801  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell40   3647   4897  2158259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158291p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell31   1250   1250  2151889  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell36   3615   4865  2158291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158361  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell35   2856   4796  2158361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158361  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell37   2856   4796  2158361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158361  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell38   2856   4796  2158361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158362p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158362  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell35   2855   4795  2158362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158362p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158362  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell37   2855   4795  2158362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158362p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158362  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell38   2855   4795  2158362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158362p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158362  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell35   2854   4794  2158362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158449p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148789  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell26     4517   4707  2158449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158449p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148789  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell28     4517   4707  2158449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158449p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148789  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell29     4517   4707  2158449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158457p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell33   1250   1250  2151897  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell36   3450   4700  2158457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158463p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2157934  RISE       1
\UART:BUART:txn\/main_5                      macrocell25     4504   4694  2158463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158464p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell28   1250   1250  2147915  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell27   3443   4693  2158464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158466p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell29   1250   1250  2158466  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell27   3441   4691  2158466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158489p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158489  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell31   2728   4668  2158489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158489p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158489  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell32   2728   4668  2158489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158489p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158489  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell33   2728   4668  2158489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158499p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158489  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell34   2718   4658  2158499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158626  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell31   2591   4531  2158626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158626  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell32   2591   4531  2158626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158626  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell33   2591   4531  2158626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158626  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell34   2579   4519  2158637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158695p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell38   1250   1250  2151121  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell37   3212   4462  2158695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158695p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell38   1250   1250  2151121  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell38   3212   4462  2158695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell34   1250   1250  2151453  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell31   3007   4257  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell34   1250   1250  2151453  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell32   3007   4257  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell34   1250   1250  2151453  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell33   3007   4257  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158911p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell34   1250   1250  2151453  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell34   2996   4246  2158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158911p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell34   1250   1250  2151453  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell40   2996   4246  2158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158914p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell26   1250   1250  2147439  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell26   2993   4243  2158914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158914p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell26   1250   1250  2147439  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell28   2993   4243  2158914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158914p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell26   1250   1250  2147439  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell29   2993   4243  2158914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158939p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell26   1250   1250  2147439  RISE       1
\UART:BUART:txn\/main_1    macrocell25   2967   4217  2158939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell30   1250   1250  2150801  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell36   2593   3843  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159338p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148789  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell27     3628   3818  2159338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159347p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell31   1250   1250  2151889  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell34   2560   3810  2159347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159347p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell31   1250   1250  2151889  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell40   2560   3810  2159347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell31   1250   1250  2151889  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell31   2556   3806  2159350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell31   1250   1250  2151889  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell32   2556   3806  2159350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell31   1250   1250  2151889  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell33   2556   3806  2159350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159355p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell33   1250   1250  2151897  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell34   2552   3802  2159355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159355p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell33   1250   1250  2151897  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell40   2552   3802  2159355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell28   1250   1250  2147915  RISE       1
\UART:BUART:txn\/main_4    macrocell25   2546   3796  2159360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell33   1250   1250  2151897  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell31   2545   3795  2159361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell33   1250   1250  2151897  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell32   2545   3795  2159361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell33   1250   1250  2151897  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell33   2545   3795  2159361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159364p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell28   1250   1250  2147915  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell26   2543   3793  2159364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159364p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell28   1250   1250  2147915  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell28   2543   3793  2159364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159364p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell28   1250   1250  2147915  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell29   2543   3793  2159364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159366p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell29   1250   1250  2158466  RISE       1
\UART:BUART:txn\/main_6   macrocell25   2541   3791  2159366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159371p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell29   1250   1250  2158466  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell26   2535   3785  2159371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159371p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell29   1250   1250  2158466  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell28   2535   3785  2159371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell37   1250   1250  2152041  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell37   2291   3541  2159615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159658p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell25   1250   1250  2159658  RISE       1
\UART:BUART:txn\/main_0  macrocell25   2248   3498  2159658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell41   1250   1250  2159669  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell34   2238   3488  2159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2162045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell40    1250   1250  2162045  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   2871   4121  2162045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

