# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 450 0.001024 4096 160 4600 5504 3.25274 107.85 104.856 216.015 216.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1680 0.000256 1024 430 1000 67072 4.5479 3.40909 73.3804 104.583 186.021 186.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 820 0.001024 1024 220 490 13824 0.722112 0.694176 6.90832 26.3138 34.7082 34.7832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 680 6.4e-05 512 245 310 155648 26.0788 6.70723 30.9656 208.953 272.949 273.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 850 3.2e-05 512 270 290 409600 43.1257 13.3263 77.4649 417.639 551.8 551.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 910 6.4e-05 4096 150 2610 263168 72.8733 55.5953 3211.87 1694.43 5034.87 5034.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1210 0.000128 2048 150 4390 142592 17.8223 14.3727 1339.74 419.095 1791.14 1791.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1230 0.000128 2048 290 1450 129024 22.8316 14.3889 454.847 419.608 911.808 911.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 940 6.4e-05 4096 200 7780 249344 121.079 69.1871 9078.64 2013.84 11283 11283.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 950 0.000512 2048 200 1770 31424 3.97171 103.437 201.873 309.324 309.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 450 0.001024 4096 160 4600 5472 3.26019 122.973 104.818 231.102 231.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1680 0.000256 1024 430 1000 67392 4.57664 3.42682 85.6123 104.981 198.701 198.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 820 0.001024 1024 220 490 13680 0.722944 0.698016 7.82246 26.3275 35.6419 35.7162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 680 6.4e-05 512 245 310 147456 26.0375 6.57933 33.9352 204.321 271.119 271.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 850 3.2e-05 512 270 290 405504 42.7781 13.2141 87.8959 414.564 558.69 558.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 910 6.4e-05 4096 150 2610 262944 73.0583 55.6964 3645.64 1676.32 5450.81 5450.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1210 0.000128 2048 150 4390 142272 17.8714 14.4138 1598.27 419.289 2049.94 2050.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1230 0.000128 2048 290 1450 129024 22.8444 14.3706 519.868 419.3 976.513 976.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 940 6.4e-05 4096 200 7780 249408 121.183 69.2669 10690.1 2014.16 12895 12895.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 950 0.000512 2048 200 1770 31464 3.98595 118.073 202.091 324.195 324.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 450 0.001024 4096 160 4600 5440 3.24285 129.198 104.598 237.089 237.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1680 0.000256 1024 430 1000 66880 4.54886 3.40621 88.6068 104.518 201.181 201.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 820 0.001024 1024 220 490 13600 0.716256 0.690336 8.13034 26.2019 35.8114 35.8887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 680 6.4e-05 512 245 310 143360 26.7347 6.62733 34.3221 206.203 274.131 274.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 850 3.2e-05 512 270 290 409600 43.3463 13.3735 92.6531 419.011 568.623 568.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 910 6.4e-05 4096 150 2610 263040 72.8924 55.6809 3811.22 1675.58 5615.48 5615.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1210 0.000128 2048 150 4390 142400 17.8312 14.4646 1667.1 419.125 2118.62 2118.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1230 0.000128 2048 290 1450 129280 22.7812 14.394 546.892 419.124 1003.32 1003.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 940 6.4e-05 4096 200 7780 249600 120.755 69.2123 11121.7 2015.03 13327 13327.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 950 0.000512 2048 200 1770 31440 3.98352 123.689 201.965 329.682 329.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 450 0.001024 4096 160 4600 5472 3.25226 119.792 104.856 227.955 228.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1680 0.000256 1024 430 1000 67200 4.55261 3.41021 82.9567 104.8 195.821 195.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 820 0.001024 1024 220 490 13632 0.717536 0.691072 7.64147 26.2686 35.3926 35.4696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 680 6.4e-05 512 245 310 147456 26.3022 6.6208 32.9533 206.225 272.35 272.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 850 3.2e-05 512 270 290 393216 43.4786 13.1236 82.9704 412.161 551.975 552.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 910 6.4e-05 4096 150 2610 263040 72.7129 55.5908 3557.52 1674.98 5360.91 5361.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1210 0.000128 2048 150 4390 142080 17.7683 14.3727 1547.02 418.474 1997.75 1997.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1230 0.000128 2048 290 1450 129024 22.6879 14.3644 507.368 418.488 963.042 963.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 940 6.4e-05 4096 200 7780 248832 120.624 69.1756 10323.3 2011.57 12524.9 12525.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 950 0.000512 2048 200 1770 31392 3.98474 114.704 201.875 320.606 320.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 450 0.001024 4096 160 4600 5400 3.25101 121.404 104.569 229.279 229.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1680 0.000256 1024 430 1000 67200 4.58531 3.42016 84.0091 104.946 197.06 197.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 820 0.001024 1024 220 490 13600 0.7232 0.69568 7.69667 26.3066 35.4921 35.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 680 6.4e-05 512 245 310 140800 27.059 6.63347 31.8704 206.376 272.194 272.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 850 3.2e-05 512 270 290 396800 43.3044 13.1652 84.5893 412.465 553.762 553.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 910 6.4e-05 4096 150 2610 263200 73.2526 55.7343 3595.02 1677.39 5401.51 5401.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1210 0.000128 2048 150 4390 142400 17.9023 14.3811 1575.44 419.056 2026.88 2026.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1230 0.000128 2048 290 1450 128800 22.8899 14.3812 513.493 419.068 969.964 970.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 940 6.4e-05 4096 200 7780 248800 121.608 69.3124 10454.1 2015.54 12660.9 12661.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 950 0.000512 2048 200 1770 31400 3.97766 115.407 201.99 321.42 321.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 450 0.001024 4096 160 4600 5376 3.23981 121.131 104.515 228.936 228.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1680 0.000256 1024 430 1000 67200 4.55843 3.41494 86.6695 104.904 199.648 199.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 820 0.001024 1024 220 490 13440 0.717344 0.688192 7.88691 26.1413 35.5077 35.5857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 680 6.4e-05 512 245 310 143360 25.9629 6.57002 33.6837 202.281 268.737 268.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 850 3.2e-05 512 270 290 401408 42.9785 13.1871 88.5269 413.891 558.823 559.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 910 6.4e-05 4096 150 2610 262976 72.9063 55.6585 3677.65 1676.8 5483.12 5483.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1210 0.000128 2048 150 4390 142016 17.7966 14.437 1609.34 418.868 2060.54 2060.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1230 0.000128 2048 290 1450 129024 22.7157 14.3423 527.784 418.887 983.861 983.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 940 6.4e-05 4096 200 7780 249088 120.641 69.1435 10685.3 2014.21 12889.6 12889.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 950 0.000512 2048 200 1770 31360 3.97517 119.21 201.921 325.15 325.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 450 0.001024 4096 160 4600 5400 3.24403 122.503 104.618 230.416 230.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1680 0.000256 1024 430 1000 66720 4.57216 3.41098 86.0673 104.583 198.734 198.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 820 0.001024 1024 220 490 13440 0.718592 0.685408 7.86538 26.0488 35.3904 35.4652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 680 6.4e-05 512 245 310 138240 27.2462 6.63152 32.4503 206.267 272.836 273.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 850 3.2e-05 512 270 290 399360 43.0223 13.1574 88.4896 412.238 557.149 557.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 910 6.4e-05 4096 150 2610 262560 73.0892 55.7199 3702.33 1674.34 5505.58 5505.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1210 0.000128 2048 150 4390 142080 17.8682 14.3686 1617.36 418.855 2068.55 2068.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1230 0.000128 2048 290 1450 128640 22.7618 14.3547 528.671 417.579 983.497 983.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 940 6.4e-05 4096 200 7780 248640 121.508 69.3534 10769.5 2015.18 12975.8 12976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 950 0.000512 2048 200 1770 31320 3.9624 119.4 201.765 325.17 325.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 450 0.001024 4096 160 4600 5376 3.24502 0 104.513 107.772 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 450 0.001024 4096 160 4600 5376 3.2561 119.111 104.936 227.357 227.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1680 0.000256 1024 430 1000 66816 4.54458 3.40378 83.8297 104.487 196.367 196.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 820 0.001024 1024 220 490 13440 0.715136 0.691968 7.78339 26.1588 35.4173 35.4957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 680 6.4e-05 512 245 310 122880 26.9166 6.5432 28.2764 198.195 260.172 260.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 850 3.2e-05 512 270 290 393216 43.4906 13.1319 84.7356 412.533 554.131 554.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 910 6.4e-05 4096 150 2610 262656 72.7894 55.605 3600.58 1674.78 5403.87 5403.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1210 0.000128 2048 150 4390 142080 17.7947 14.3343 1573.47 419.048 2024.75 2024.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1230 0.000128 2048 290 1450 127488 22.7263 14.3167 509.662 416.996 963.842 963.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 940 6.4e-05 4096 200 7780 248832 121.086 69.2285 10521.4 2013.93 12725.9 12726.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 950 0.000512 2048 200 1770 31296 3.97088 116.548 201.959 322.523 322.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 450 0.001024 4096 160 4600 5200 3.23994 123.413 103.944 230.652 230.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1680 0.000256 1024 430 1000 66400 4.56522 3.41411 89.8607 104.449 202.385 202.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 820 0.001024 1024 220 490 13200 0.718112 0.688928 8.10205 26.1433 35.7229 35.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 680 6.4e-05 512 245 310 128000 28.2194 6.63328 31.5747 206.258 272.932 273.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 850 3.2e-05 512 270 290 384000 44.4511 13.1621 88.5372 412.167 558.562 558.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 910 6.4e-05 4096 150 2610 262400 73.087 55.7052 3818.04 1674.27 5621.2 5621.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1210 0.000128 2048 150 4390 142400 17.8602 14.3874 1692.8 418.949 2144.1 2144.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1230 0.000128 2048 290 1450 128000 22.7812 14.3539 546.208 416.819 1000.29 1000.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 940 6.4e-05 4096 200 7780 248000 121.804 69.4415 11198.1 2022.2 13411.8 13412.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 950 0.000512 2048 200 1770 31200 3.9568 123.786 201.635 329.422 329.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 450 0.001024 4096 160 4600 5120 3.2297 132.461 103.828 239.569 239.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1680 0.000256 1024 430 1000 66560 4.55958 3.41165 105.25 104.84 218.163 218.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 820 0.001024 1024 220 490 13312 0.712416 0.683072 9.42448 25.8824 36.7708 36.8477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 680 6.4e-05 512 245 310 131072 26.2328 6.54106 38.2101 198.182 269.405 269.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 850 3.2e-05 512 270 290 393216 44.6245 13.3226 107.201 417.766 583.15 583.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 910 6.4e-05 4096 150 2610 262144 72.6803 55.5722 4500.28 1671.08 6299.72 6299.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1210 0.000128 2048 150 4390 141312 17.7999 14.3278 1960.32 418.229 2410.78 2410.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1230 0.000128 2048 290 1450 126976 22.8203 14.3712 636.884 420.08 1094.29 1094.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 940 6.4e-05 4096 200 7780 247808 120.9 69.1877 13022 2013.16 15225.5 15225.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 950 0.000512 2048 200 1770 31232 3.97776 145.654 201.869 351.545 351.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 450 0.001024 4096 160 4605 5504 3.25018 106.011 105.784 215.099 215.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1680 0.000256 1024 430 1005 67328 4.56448 3.41539 73.0247 105.886 186.992 187.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 820 0.001024 1024 220 495 13760 0.718848 0.693632 12.45 26.521 40.4559 40.5325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 680 6.4e-05 512 245 315 143360 27.3451 6.7072 47.5241 210.933 292.76 292.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 850 3.2e-05 512 270 300 397312 44.5076 13.3218 129.357 421.617 609.05 609.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 910 6.4e-05 4096 150 2610 263168 72.8561 55.6016 3332.48 1692.12 5153.17 5153.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1210 0.000128 2048 150 4395 142592 17.7877 14.3891 1370.01 423.013 1825.31 1825.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1230 0.000128 2048 290 1455 129024 22.7901 14.4155 447.742 423.032 908.112 908.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 940 6.4e-05 4096 200 7785 249600 120.651 69.1259 9140.98 2031.5 11362.5 11362.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 950 0.000512 2048 200 1770 31488 3.9895 100.389 203.98 308.403 308.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 450 0.001024 4096 160 4605 5520 3.26614 108.254 104.979 216.554 216.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1680 0.000256 1024 430 1005 67360 4.58211 3.42333 73.9564 104.973 187.037 187.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 820 0.001024 1024 220 495 13760 0.722176 0.69552 6.82202 26.2799 34.5906 34.6665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 680 6.4e-05 512 245 315 143360 27.4717 6.73222 28.9038 209.922 273.283 273.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 850 3.2e-05 512 270 300 399360 44.4641 13.3898 77.7583 419.304 555.164 555.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 910 6.4e-05 4096 150 2610 263040 73.1392 55.7186 3168.56 1676.61 4974.14 4974.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1210 0.000128 2048 150 4395 142560 17.8872 14.4404 1387.15 419.334 1838.92 1839.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1230 0.000128 2048 290 1455 128960 22.9147 14.3719 453.703 419.344 910.47 910.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 940 6.4e-05 4096 200 7785 249600 121.268 69.2549 9217.18 2013.69 11421.7 11421.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 950 0.000512 2048 200 1770 31480 3.98509 102.269 202.044 308.344 308.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 450 0.001024 4096 160 4605 5472 3.2465 107.105 104.787 215.192 215.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1680 0.000256 1024 430 1005 67200 4.55408 3.41427 72.9905 104.834 185.896 185.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 820 0.001024 1024 220 495 13728 0.718848 0.691072 6.744 26.2318 34.4557 34.5311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 680 6.4e-05 512 245 315 141312 26.9435 6.62541 28.2702 206.39 268.474 268.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 850 3.2e-05 512 270 300 393216 44.3527 13.2908 75.9229 416.659 550.466 550.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 910 6.4e-05 4096 150 2610 263040 72.9727 55.6605 3161.53 1677.39 4967.66 4967.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1210 0.000128 2048 150 4395 142464 17.8065 14.3483 1375.26 420.401 1827.92 1828.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1230 0.000128 2048 290 1455 128640 22.7747 14.4053 448.253 418.777 904.346 904.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 940 6.4e-05 4096 200 7785 249600 120.897 69.1874 9205.89 2017.77 11414 11414.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 950 0.000512 2048 200 1770 31488 3.9817 101.595 202.103 307.726 307.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 450 0.001024 4096 160 4605 5488 3.25542 109.239 104.828 217.377 217.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1680 0.000256 1024 430 1005 67200 4.57677 3.41725 75.1777 104.758 188.029 188.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 820 0.001024 1024 220 495 13664 0.718976 0.692224 6.93626 26.1964 34.6175 34.6941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 680 6.4e-05 512 245 315 136192 27.5417 6.64986 28.1651 206.912 269.514 269.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 850 3.2e-05 512 270 300 394240 44.7306 13.3814 78.5468 418.375 555.272 555.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 910 6.4e-05 4096 150 2610 262976 73.1004 55.6995 3221.42 1675.4 5025.73 5025.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1210 0.000128 2048 150 4395 142464 17.8709 14.541 1411.34 419.046 1862.91 1863.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1230 0.000128 2048 290 1455 128576 22.8576 14.4073 459.765 418.45 915.613 915.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 940 6.4e-05 4096 200 7785 249536 121.265 69.2497 9364.96 2015.74 11571.5 11571.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 950 0.000512 2048 200 1770 31472 3.97866 104.589 202.014 310.628 310.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 450 0.001024 4096 160 4605 5440 3.24982 110.973 104.598 218.874 218.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1680 0.000256 1024 430 1005 67072 4.55661 3.40538 76.1137 104.579 188.758 188.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 820 0.001024 1024 220 495 13696 0.721344 0.691168 7.14298 26.3134 34.9381 35.0204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 680 6.4e-05 512 245 315 139264 27.6315 6.71376 29.558 208.939 273.09 273.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 850 3.2e-05 512 270 300 393216 44.6459 13.3325 80.1257 417.628 555.974 556.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 910 6.4e-05 4096 150 2610 262912 72.9083 55.5927 3295.5 1675.55 5099.67 5099.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1210 0.000128 2048 150 4395 142592 17.8278 14.3312 1384.39 419.083 1835.75 1835.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1230 0.000128 2048 290 1455 129024 22.8076 14.3585 470.482 419.095 926.875 927.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 940 6.4e-05 4096 200 7785 249344 120.9 69.1814 9296.25 2013.78 11500.4 11500.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 950 0.000512 2048 200 1770 31424 3.97517 106.279 201.873 312.172 312.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 450 0.001024 4096 160 4605 5472 3.25811 124.713 104.815 232.838 232.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1680 0.000256 1024 430 1005 67104 4.57645 3.42342 87.1907 104.893 200.182 200.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 820 0.001024 1024 220 495 13680 0.720544 0.692544 8.20234 26.3015 35.9915 36.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 680 6.4e-05 512 245 315 138240 26.8724 6.59011 33.4838 204.147 271.339 271.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 850 3.2e-05 512 270 300 387072 44.5113 13.2143 89.6153 414.204 561.785 561.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 910 6.4e-05 4096 150 2610 262656 73.0933 55.6995 3707.57 1674.88 5511.35 5511.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1210 0.000128 2048 150 4395 142272 17.8471 14.3493 1629.53 419.141 2080.97 2081.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1230 0.000128 2048 290 1455 129024 22.8246 14.3663 535.034 418.943 991.296 991.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 940 6.4e-05 4096 200 7785 249408 121.215 69.2677 10799.4 2012.43 13002.6 13002.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 950 0.000512 2048 200 1770 31464 3.98746 120.115 201.993 326.139 326.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 450 0.001024 4096 160 4605 5440 3.24691 122.585 104.784 230.669 230.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1680 0.000256 1024 430 1005 66880 4.54982 3.40787 85.2247 104.615 197.893 197.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 820 0.001024 1024 220 495 13600 0.718272 0.688288 7.91142 26.2289 35.6182 35.6946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 680 6.4e-05 512 245 315 133120 27.706 6.62733 31.5478 206.41 272.535 272.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 850 3.2e-05 512 270 300 399360 44.3052 13.3734 90.3695 419.408 567.695 567.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 910 6.4e-05 4096 150 2610 263040 72.8792 55.6746 3623.87 1677.2 5429.73 5429.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1210 0.000128 2048 150 4395 142400 17.8247 14.4015 1593.01 419.516 2044.86 2044.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1230 0.000128 2048 290 1455 128640 22.8016 14.3565 520.824 419.534 977.645 977.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 940 6.4e-05 4096 200 7785 249600 120.686 69.2208 10535.4 2018.06 12743.6 12743.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 950 0.000512 2048 200 1770 31440 3.98541 117.553 202.051 323.632 323.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 450 0.001024 4096 160 4605 5376 3.2416 127.428 104.427 235.148 235.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1680 0.000256 1024 430 1005 67200 4.55011 3.41197 91.3572 104.798 204.215 204.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 820 0.001024 1024 220 495 13632 0.71904 0.69408 8.49149 26.2694 36.2465 36.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 680 6.4e-05 512 245 315 135168 27.4151 6.61936 34.3167 206.228 274.828 275.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 850 3.2e-05 512 270 300 380928 44.6059 13.1339 92.202 412.165 562.345 562.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 910 6.4e-05 4096 150 2610 262656 72.7178 55.594 3850.93 1675.02 5654.37 5654.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1210 0.000128 2048 150 4395 142080 17.7767 14.362 1689.43 418.472 2140.15 2140.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1230 0.000128 2048 290 1455 128256 22.7187 14.3416 552.009 420.263 1009.46 1009.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 940 6.4e-05 4096 200 7785 248832 120.585 69.1636 11167.8 2011.6 13369.4 13369.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 950 0.000512 2048 200 1770 31392 3.97517 124.883 203.95 332.852 332.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 450 0.001024 4096 160 4605 5400 3.25427 126.921 104.579 234.808 234.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1680 0.000256 1024 430 1005 67200 4.57725 3.42173 90.4056 104.869 203.371 203.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 820 0.001024 1024 220 495 13600 0.724992 0.690688 8.33427 26.2846 36.1065 36.1861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 680 6.4e-05 512 245 315 140800 27.041 6.63552 35.4503 206.234 275.601 275.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 850 3.2e-05 512 270 300 384000 44.4387 13.1704 92.1794 412.176 562.195 562.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 910 6.4e-05 4096 150 2610 262800 73.2996 55.7407 3829.63 1676.18 5634.95 5635.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1210 0.000128 2048 150 4395 142400 17.8954 14.3719 1683.59 418.759 2134.71 2134.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1230 0.000128 2048 290 1455 128800 22.8699 14.4244 551.466 418.769 1007.66 1007.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 940 6.4e-05 4096 200 7785 248800 121.555 69.3185 11097.9 2017.47 13306.5 13306.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 950 0.000512 2048 200 1770 31400 3.96902 124.953 201.908 330.877 330.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 450 0.001024 4096 160 4605 5376 3.24403 0 104.507 107.764 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 450 0.001024 4096 160 4605 5400 3.2457 126.781 104.7 234.782 234.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1680 0.000256 1024 430 1005 66720 4.56528 3.41674 88.5332 104.588 201.207 201.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 820 0.001024 1024 220 495 13440 0.7168 0.68608 8.23798 26.0464 35.7565 35.8349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 680 6.4e-05 512 245 315 138240 27.2523 6.63142 34.3451 206.267 274.745 274.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 850 3.2e-05 512 270 300 384000 44.4306 13.1578 90.7891 412.242 560.861 561.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 910 6.4e-05 4096 150 2610 262560 73.0261 55.7079 3799.66 1674.36 5602.86 5602.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1210 0.000128 2048 150 4395 142080 17.8677 14.3537 1661.94 418.863 2113.12 2113.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1230 0.000128 2048 290 1455 127680 22.8336 14.3979 540.499 417.586 995.446 995.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 940 6.4e-05 4096 200 7785 248640 121.477 69.3438 11033.6 2018.56 13243.3 13243.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 950 0.000512 2048 200 1770 31320 3.96326 122.012 201.755 327.772 327.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 450 0.001024 4096 160 4605 5376 3.25222 120.755 104.622 228.684 228.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1680 0.000256 1024 430 1005 67072 4.54931 3.40918 85.3714 104.683 198.113 198.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 820 0.001024 1024 220 495 13312 0.712704 0.68672 7.86163 26.0567 35.392 35.4673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 680 6.4e-05 512 245 315 131072 28.4272 6.70291 31.2915 209.023 275.687 275.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 850 3.2e-05 512 270 300 393216 44.5584 13.3305 89.0325 417.74 564.901 565.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 910 6.4e-05 4096 150 2610 262656 72.9092 55.575 3652.85 1676.11 5457.55 5457.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1210 0.000128 2048 150 4395 141824 17.7674 14.3852 1593.73 417.949 2043.93 2044.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1230 0.000128 2048 290 1455 128000 22.7345 14.3543 520.338 417.959 975.516 975.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 940 6.4e-05 4096 200 7785 248832 121.238 69.302 10591.8 2017.62 12800.3 12800.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 950 0.000512 2048 200 1770 31360 3.97814 117.226 201.896 323.145 323.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 450 0.001024 4096 160 4605 5184 3.23126 129.169 103.916 236.37 236.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1680 0.000256 1024 430 1005 66816 4.54634 3.40378 99.8657 104.409 212.326 212.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 820 0.001024 1024 220 495 13440 0.718848 0.688128 9.38349 26.1396 37.0004 37.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 680 6.4e-05 512 245 315 122880 26.9371 6.56598 34.6605 198.137 266.556 266.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 850 3.2e-05 512 270 300 368640 45.829 13.1372 98.6642 412.226 570.099 570.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 910 6.4e-05 4096 150 2610 261888 72.9134 55.588 4219.61 1673.44 6021.65 6021.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1210 0.000128 2048 150 4395 142080 17.7879 14.3524 1854.81 418.734 2305.8 2305.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1230 0.000128 2048 290 1455 127488 22.7131 14.3673 603.675 416.687 1057.57 1057.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 940 6.4e-05 4096 200 7785 248832 121.002 69.2289 12241.9 2013.18 14445.6 14445.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 950 0.000512 2048 200 1770 31296 3.97405 136.716 201.872 342.608 342.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 450 0.001024 4096 160 4605 5200 3.24307 132.307 104.042 239.644 239.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1680 0.000256 1024 430 1005 66400 4.57062 3.42016 99.8365 104.463 212.389 212.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 820 0.001024 1024 220 495 13200 0.720256 0.688128 9.16672 26.1484 36.7952 36.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 680 6.4e-05 512 245 315 128000 28.2187 6.62912 36.2971 206.394 277.789 277.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 850 3.2e-05 512 270 300 384000 44.4824 13.1645 103.201 412.237 573.328 573.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 910 6.4e-05 4096 150 2610 262400 73.0837 55.7025 4243.43 1674.54 6046.87 6046.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1210 0.000128 2048 150 4395 142400 17.8508 14.3655 1867.05 419.021 2318.39 2318.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1230 0.000128 2048 290 1455 128000 22.7751 14.3556 606.584 416.887 1060.73 1060.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 940 6.4e-05 4096 200 7785 248000 121.73 69.4487 12372.6 2023.48 14587.5 14587.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 950 0.000512 2048 200 1770 31200 3.96083 137.103 201.634 342.741 342.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 450 0.001024 4096 160 4605 5120 3.22765 120.411 103.932 227.622 227.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1680 0.000256 1024 430 1005 66560 4.56144 3.40838 90.4904 104.858 203.416 203.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 820 0.001024 1024 220 495 12800 0.710368 0.684352 7.98198 25.8932 35.3418 35.4183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 680 6.4e-05 512 245 315 98304 29.2369 6.53926 25.4419 198.126 259.596 259.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 850 3.2e-05 512 270 300 393216 44.6028 13.3222 95.7895 417.833 571.786 571.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 910 6.4e-05 4096 150 2610 261120 72.8285 55.5561 3877.29 1671.34 5677.12 5677.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1210 0.000128 2048 150 4395 141312 17.805 14.3408 1693.64 418.292 2144.19 2144.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1230 0.000128 2048 290 1455 126976 22.8107 14.4402 551.553 418.3 1007.23 1007.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 940 6.4e-05 4096 200 7785 247808 121.175 69.1539 11227.5 2017.8 13435.9 13436.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 950 0.000512 2048 200 1770 31232 3.98106 125.291 201.886 331.2 331.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 450 0.001024 4096 160 4600 5536 3.25222 103.67 104.862 211.837 211.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1680 0.000256 1024 430 1000 67072 4.56125 3.41539 68.778 104.883 181.739 181.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 820 0.001024 1024 220 500 13696 0.720896 0.69392 11.6908 26.2738 39.4532 39.5289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 680 6.4e-05 512 245 320 139264 27.6634 6.70579 42.9431 208.926 286.487 286.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 850 3.2e-05 512 270 300 405504 43.666 13.3244 126.02 417.606 600.86 601.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 910 6.4e-05 4096 150 2620 263296 72.8124 55.6044 3154.76 1676.03 4959.31 4959.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1210 0.000128 2048 150 4400 142464 17.8001 14.3467 1297.65 419.001 1748.91 1749.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1230 0.000128 2048 290 1460 129280 22.7461 14.3667 425.449 419.01 881.706 881.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 940 6.4e-05 4096 200 7780 249600 120.632 69.1545 8605.42 2012.31 10807.8 10808.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 950 0.000512 2048 200 1780 31456 3.98131 95.7564 201.987 301.77 301.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 450 0.001024 4096 160 4600 5520 3.26051 112.708 105.838 221.859 221.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1680 0.000256 1024 430 1000 67040 4.58634 3.42608 77.4465 105.918 191.479 191.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 820 0.001024 1024 220 500 13680 0.720896 0.692672 7.26822 26.5148 35.269 35.3444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 680 6.4e-05 512 245 320 138240 27.9347 6.72989 29.6672 211.66 276.237 276.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 850 3.2e-05 512 270 300 409600 43.406 13.3863 83.7467 423.101 563.88 564.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 910 6.4e-05 4096 150 2620 263200 73.0579 55.7099 3329.56 1691.81 5150.24 5150.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1210 0.000128 2048 150 4400 142560 17.876 14.3654 1460.01 423.125 1915.48 1915.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1230 0.000128 2048 290 1460 129280 22.8726 14.4056 478.845 424.615 940.871 940.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 940 6.4e-05 4096 200 7780 249600 121.213 69.2558 9667.73 2032.04 11890.5 11890.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 950 0.000512 2048 200 1780 31440 3.98522 107.799 203.996 315.825 315.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 450 0.001024 4096 160 4600 5520 3.25632 106.83 104.943 215.081 215.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1680 0.000256 1024 430 1000 67008 4.56493 3.41338 72.3276 104.814 185.22 185.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 820 0.001024 1024 220 500 13632 0.7168 0.690176 6.74531 26.2244 34.4472 34.5229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 680 6.4e-05 512 245 320 135168 27.4498 6.62275 27.0042 206.495 267.812 267.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 850 3.2e-05 512 270 300 405504 43.177 13.3016 77.1285 416.588 550.435 550.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 910 6.4e-05 4096 150 2620 263232 72.8758 55.6707 3102.61 1677.18 4908.44 4908.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1210 0.000128 2048 150 4400 142464 17.8086 14.5236 1361.78 419.206 1813.42 1813.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1230 0.000128 2048 290 1460 129024 22.7094 14.3699 445.449 418.707 901.367 901.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 940 6.4e-05 4096 200 7780 249216 121.016 69.2496 8991.8 2014.71 11197 11197.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 950 0.000512 2048 200 1780 31440 3.97942 100.779 202.075 306.878 306.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 450 0.001024 4096 160 4600 5488 3.2561 108.304 104.826 216.44 216.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1680 0.000256 1024 430 1000 66976 4.57923 3.41811 73.9343 104.839 186.869 186.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 820 0.001024 1024 220 500 13664 0.719424 0.69168 6.94259 26.2167 34.6429 34.7167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 680 6.4e-05 512 245 320 136192 27.5132 6.64781 28.161 207.076 269.642 269.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 850 3.2e-05 512 270 300 408576 43.3807 13.3714 79.9606 418.705 555.655 555.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 910 6.4e-05 4096 150 2620 262976 73.0554 55.7065 3148.64 1676.72 4954.22 4954.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1210 0.000128 2048 150 4400 142464 17.8754 14.3626 1377.58 419.365 1829.29 1829.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1230 0.000128 2048 290 1460 129024 22.8052 14.3765 452.117 418.785 908.211 908.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 940 6.4e-05 4096 200 7780 249536 121.218 69.2581 9137.16 2014.01 11341.9 11342.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 950 0.000512 2048 200 1780 31416 3.9744 102.509 202.034 308.559 308.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 450 0.001024 4096 160 4600 5504 3.25427 109.103 104.858 217.269 217.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1680 0.000256 1024 430 1000 66816 4.55792 3.40365 73.1985 104.588 185.848 185.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 820 0.001024 1024 220 500 13696 0.723328 0.695616 7.03757 26.3147 34.8438 34.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 680 6.4e-05 512 245 320 139264 27.6352 6.7096 28.8428 208.95 272.38 272.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 850 3.2e-05 512 270 300 401408 43.8305 13.3311 78.6673 417.641 553.712 553.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 910 6.4e-05 4096 150 2620 263168 72.8351 55.6113 3194.85 1675.53 4998.94 4999.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1210 0.000128 2048 150 4400 142336 17.8312 14.3258 1333.34 419.103 1784.7 1784.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1230 0.000128 2048 290 1460 129024 22.8045 14.3421 456.837 419.108 913.221 913.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 940 6.4e-05 4096 200 7780 249344 120.93 69.1984 8988.49 2017.8 11196.7 11196.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 950 0.000512 2048 200 1780 31424 3.97526 102.57 201.99 308.577 308.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 450 0.001024 4096 160 4600 5472 3.25837 130.743 104.838 238.89 238.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1680 0.000256 1024 430 1000 67104 4.56938 3.42326 92.3947 104.893 205.379 205.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 820 0.001024 1024 220 500 13680 0.722912 0.690496 8.67213 26.3008 36.4585 36.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 680 6.4e-05 512 245 320 129024 27.7627 6.57898 33.3222 204.25 272.156 272.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 850 3.2e-05 512 270 300 396288 43.5983 13.2135 96.0428 414.212 567.299 567.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 910 6.4e-05 4096 150 2620 262944 72.9887 55.6998 3886.09 1674.9 5689.78 5689.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1210 0.000128 2048 150 4400 142272 17.8495 14.3589 1709.15 418.938 2160.39 2160.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1230 0.000128 2048 290 1460 129024 22.8117 14.3898 561.811 419.006 1018.15 1018.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 940 6.4e-05 4096 200 7780 249408 121.091 69.246 11291.4 2015.6 13497.6 13497.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 950 0.000512 2048 200 1780 31392 3.96899 126.523 201.921 332.453 332.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 450 0.001024 4096 160 4600 5328 3.2385 93.5502 104.344 201.185 201.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1680 0.000256 1024 430 1000 66816 4.55043 3.41018 64.5347 104.606 177.2 177.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 820 0.001024 1024 220 500 13536 0.719136 0.688128 6.14054 26.2075 33.8282 33.8991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 680 6.4e-05 512 245 320 110592 28.1036 6.54746 20.2826 198.017 253.196 253.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 850 3.2e-05 512 270 300 387072 43.3195 13.0455 65.9872 408.079 530.662 530.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 910 6.4e-05 4096 150 2620 262656 72.8678 55.6674 2698.21 1675.31 4502.16 4502.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1210 0.000128 2048 150 4400 142272 17.8071 14.3601 1190.31 419.196 1641.78 1641.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1230 0.000128 2048 290 1460 127872 22.7232 14.3428 388.318 417.606 843.122 843.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 940 6.4e-05 4096 200 7780 248832 121.183 69.3694 7817.67 2016.51 10025 10025.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 950 0.000512 2048 200 1780 31248 3.9609 88.023 201.724 293.752 293.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 450 0.001024 4096 160 4600 5440 3.24784 126.608 104.699 234.607 234.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1680 0.000256 1024 430 1000 66560 4.54678 3.40582 87.4418 104.619 200.112 200.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 820 0.001024 1024 220 500 13600 0.718272 0.690176 8.26045 26.225 35.9636 36.0428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 680 6.4e-05 512 245 320 133120 27.6923 6.63142 32.9585 206.499 274.029 274.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 850 3.2e-05 512 270 300 409600 43.306 13.3753 95.1105 419.428 571.456 571.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 910 6.4e-05 4096 150 2620 263040 72.8414 55.6644 3762.44 1677.21 5568.26 5568.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1210 0.000128 2048 150 4400 142400 17.8136 14.377 1653.56 419.532 2105.4 2105.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1230 0.000128 2048 290 1460 129280 22.7684 14.3552 543.641 419.598 1000.5 1000.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 940 6.4e-05 4096 200 7780 249600 120.698 69.2017 10948.9 2014.65 13153.7 13154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 950 0.000512 2048 200 1780 31360 3.97133 121.922 201.955 327.896 327.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 450 0.001024 4096 160 4600 5280 3.23584 91.902 104.185 199.378 199.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1680 0.000256 1024 430 1000 65920 4.53776 3.39597 61.3026 104.207 173.545 173.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 820 0.001024 1024 220 500 13440 0.71472 0.687424 5.79853 26.1014 33.3692 33.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 680 6.4e-05 512 245 320 122880 28.5374 6.61782 21.7506 206.29 263.443 263.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 850 3.2e-05 512 270 300 389120 43.8729 13.1297 64.0316 412.261 533.532 533.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 910 6.4e-05 4096 150 2620 263040 72.7608 55.6175 2627.6 1676.27 4432.36 4432.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1210 0.000128 2048 150 4400 141440 17.7297 14.3317 1145.75 418.473 1596.39 1596.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1230 0.000128 2048 290 1460 128000 22.5972 14.3258 377.295 415.979 830.324 830.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 940 6.4e-05 4096 200 7780 249600 120.598 69.198 7630.95 2025.57 9860.64 9860.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 950 0.000512 2048 200 1780 31200 3.94685 85.778 201.657 291.426 291.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 450 0.001024 4096 160 4600 5472 3.2495 120.209 104.859 228.371 228.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1680 0.000256 1024 430 1000 66816 4.55101 3.41062 82.1546 104.8 195.017 195.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 820 0.001024 1024 220 500 13632 0.719008 0.690176 7.85683 26.2697 35.6087 35.6849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 680 6.4e-05 512 245 320 135168 27.4217 6.61936 31.4112 206.221 271.923 272.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 850 3.2e-05 512 270 300 393216 43.4265 13.1221 85.6574 412.166 554.617 554.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 910 6.4e-05 4096 150 2620 263040 72.6674 55.5848 3535.08 1675.03 5338.48 5338.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1210 0.000128 2048 150 4400 142080 17.7603 14.3374 1544.12 418.494 1994.82 1994.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1230 0.000128 2048 290 1460 129024 22.6619 14.3333 508.673 418.498 964.303 964.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 940 6.4e-05 4096 200 7780 248832 120.63 69.1517 10258.8 2011.75 12460.6 12460.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 950 0.000512 2048 200 1780 31392 3.98646 114.698 201.991 320.722 320.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 450 0.001024 4096 160 4600 5376 3.25286 89.1162 104.956 197.377 197.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1680 0.000256 1024 430 1000 66048 4.55066 3.40106 58.818 104.504 171.372 171.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 820 0.001024 1024 220 500 13440 0.716736 0.689664 5.65245 26.1702 33.2974 33.3745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 680 6.4e-05 512 245 320 122880 26.9332 6.53949 20.8638 198.232 252.818 252.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 850 3.2e-05 512 270 300 393216 43.5064 13.1236 62.1167 412.608 531.595 531.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 910 6.4e-05 4096 150 2620 262656 72.759 55.6047 2504.25 1675 4307.72 4307.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1210 0.000128 2048 150 4400 142080 17.7851 14.3585 1098.65 419.229 1550.13 1550.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1230 0.000128 2048 290 1460 127488 22.7055 14.3343 359.068 417.088 813.325 813.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 940 6.4e-05 4096 200 7780 248832 120.979 69.1995 7286.21 2014.39 9491.05 9491.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 950 0.000512 2048 200 1780 31296 3.98131 81.8442 202.073 287.943 288.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 450 0.001024 4096 160 4600 5400 3.24899 122.508 104.491 230.304 230.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1680 0.000256 1024 430 1000 66800 4.57728 3.42221 86.3629 104.866 199.331 199.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 820 0.001024 1024 220 500 13600 0.722944 0.690272 8.14058 26.2916 35.9136 35.9906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 680 6.4e-05 512 245 320 128000 28.1963 6.64141 31.1369 206.227 272.442 272.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 850 3.2e-05 512 270 300 396800 43.2684 13.1693 90.4982 412.164 559.337 559.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 910 6.4e-05 4096 150 2620 263200 73.2163 55.7227 3683.95 1676.12 5489.12 5489.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1210 0.000128 2048 150 4400 142400 17.8888 14.4833 1616.75 418.75 2067.98 2068.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1230 0.000128 2048 290 1460 128800 22.8702 14.3775 529.937 418.764 986.085 986.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 940 6.4e-05 4096 200 7780 248800 121.547 69.3294 10654.3 2015.59 12861.1 12861.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 950 0.000512 2048 200 1780 31300 3.96442 118.737 201.755 324.502 324.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 450 0.001024 4096 160 4600 5200 3.23536 90.225 103.943 197.458 197.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1680 0.000256 1024 430 1000 66400 4.56982 3.41197 61.0087 104.452 173.543 173.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 820 0.001024 1024 220 500 13200 0.717312 0.688128 5.71792 26.147 33.3412 33.4193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 680 6.4e-05 512 245 320 128000 28.2323 6.62358 22.4173 206.264 263.779 263.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 850 3.2e-05 512 270 300 384000 44.4859 13.1608 62.5186 412.187 532.602 532.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 910 6.4e-05 4096 150 2620 262400 73.0755 55.7371 2580.14 1674.33 4383.39 4383.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1210 0.000128 2048 150 4400 142400 17.8602 14.392 1135.76 419.071 1587.18 1587.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1230 0.000128 2048 290 1460 128000 22.7938 14.3712 371.559 416.84 825.694 825.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 940 6.4e-05 4096 200 7780 248000 121.787 69.4588 7448.1 2023.29 9662.91 9663.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 950 0.000512 2048 200 1780 31200 3.95747 83.9142 201.74 289.656 289.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 450 0.001024 4096 160 4600 5376 3.24134 147.567 104.416 255.277 255.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1680 0.000256 1024 430 1000 66752 4.55805 3.41357 111.089 104.806 223.967 224.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 820 0.001024 1024 220 500 13440 0.71632 0.68816 10.4569 26.1135 38.0478 38.1263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 680 6.4e-05 512 245 320 129024 27.2037 6.57229 40.2841 202.091 276.405 276.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 850 3.2e-05 512 270 300 401408 42.9963 13.1917 117.606 413.49 587.525 587.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 910 6.4e-05 4096 150 2620 262976 72.8282 55.6665 4681.47 1675.21 6485.29 6485.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1210 0.000128 2048 150 4400 142016 17.7854 14.3506 2044.36 418.472 2495.07 2495.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1230 0.000128 2048 290 1460 129024 22.6887 14.3796 674.645 418.475 1130.32 1130.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 940 6.4e-05 4096 200 7780 249088 120.538 69.1371 13507.9 2014.66 15712.6 15712.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 950 0.000512 2048 200 1780 31360 3.97261 152.041 201.932 357.99 358.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 450 0.001024 4096 160 4600 5152 3.2256 96.0127 103.825 203.115 203.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1680 0.000256 1024 430 1000 65408 4.52435 3.3816 70.4931 103.766 182.268 182.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 820 0.001024 1024 220 500 13440 0.718688 0.692224 6.81203 26.2697 34.5628 34.6427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 680 6.4e-05 512 245 320 114688 26.6228 6.43619 23.8425 192.584 249.733 249.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 850 3.2e-05 512 270 300 372736 43.8656 13.0355 72.1138 404.02 533.271 533.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 910 6.4e-05 4096 150 2620 262528 72.6676 55.608 3073.36 1673.67 4875.41 4875.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1210 0.000128 2048 150 4400 141568 17.774 14.4311 1340.22 418.929 1791.46 1791.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1230 0.000128 2048 290 1460 129024 22.6898 14.3344 443.441 418.846 899.443 899.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 940 6.4e-05 4096 200 7780 249088 120.418 69.1523 8942.32 2011.5 11143.7 11143.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 950 0.000512 2048 200 1780 31136 3.95504 99.3887 201.648 305.037 305.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 450 0.001024 4096 160 4600 5400 3.24813 142.51 104.692 250.503 250.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1680 0.000256 1024 430 1000 66720 4.56016 3.41606 105.553 104.662 218.291 218.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 820 0.001024 1024 220 500 13440 0.715008 0.68624 9.83034 26.0654 37.3695 37.4476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 680 6.4e-05 512 245 320 122880 28.6328 6.632 37.2111 206.566 279.292 279.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 850 3.2e-05 512 270 300 399360 43.0225 13.1526 112.968 412.526 581.906 582.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 910 6.4e-05 4096 150 2620 262560 73.0067 55.693 4500.69 1675.52 6305.01 6305.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1210 0.000128 2048 150 4400 142080 17.8483 14.3749 1963.35 419.153 2414.83 2414.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1230 0.000128 2048 290 1460 128640 22.7344 14.3565 645.324 417.884 1100.43 1100.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 940 6.4e-05 4096 200 7780 248640 121.481 69.3149 13035.7 2016.45 15243.2 15243.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 950 0.000512 2048 200 1780 31320 3.96288 147.029 201.95 352.986 353.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 450 0.001024 4096 160 4600 5280 3.25018 97.4752 104.708 205.486 205.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1680 0.000256 1024 430 1000 66240 4.56598 3.41402 71.736 104.836 184.651 184.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 820 0.001024 1024 220 500 13440 0.718848 0.690432 6.78426 26.23 34.4956 34.5724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 680 6.4e-05 512 245 320 122880 28.5983 6.62941 25.2245 206.521 267.222 267.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 850 3.2e-05 512 270 300 399360 42.9478 13.1502 76.284 412.655 545.282 545.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 910 6.4e-05 4096 150 2620 262080 72.8943 55.671 3040.29 1676.38 4845.35 4845.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1210 0.000128 2048 150 4400 141120 17.7942 14.404 1321.63 418.255 1772.2 1772.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1230 0.000128 2048 290 1460 128640 22.6898 14.3568 438.436 418.395 894.01 894.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 940 6.4e-05 4096 200 7780 247680 121.008 69.199 8769.83 2012.84 10973.2 10973.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 950 0.000512 2048 200 1780 31200 3.97456 98.2498 201.956 304.224 304.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 450 0.001024 4096 160 4600 5376 3.24877 0 104.532 107.794 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 450 0.001024 4096 160 4600 5120 3.22346 95.8973 103.912 203.083 203.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1680 0.000256 1024 430 1000 66560 4.5624 3.40899 69.2876 104.925 182.283 182.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 820 0.001024 1024 220 500 12800 0.714144 0.68128 6.39411 25.9012 33.7627 33.8392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 680 6.4e-05 512 245 320 98304 29.2291 6.54054 19.6737 198.252 253.938 254.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 850 3.2e-05 512 270 300 393216 44.6149 13.3341 72.3823 418.112 548.678 548.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 910 6.4e-05 4096 150 2620 262144 72.6296 55.5477 2934.6 1672.46 4735.36 4735.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1210 0.000128 2048 150 4400 141312 17.7987 14.334 1273.66 418.576 1724.47 1724.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1230 0.000128 2048 290 1460 126976 22.8263 14.3462 416.804 418.582 872.687 872.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 940 6.4e-05 4096 200 7780 247808 120.907 69.1548 8471 2016.27 10677.6 10677.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 950 0.000512 2048 200 1780 31232 3.98272 95.1922 202.07 301.289 301.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 450 0.001024 4096 160 4600 5376 3.25062 122.367 104.933 230.605 230.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1680 0.000256 1024 430 1000 66048 4.54493 3.40467 87.9757 104.485 200.512 200.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 820 0.001024 1024 220 500 13440 0.7168 0.68608 8.46886 26.1589 36.102 36.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 680 6.4e-05 512 245 320 122880 26.9327 6.54269 31.39 198.188 263.302 263.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 850 3.2e-05 512 270 300 393216 43.4914 13.1252 93.1085 412.522 562.483 562.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 910 6.4e-05 4096 150 2620 262656 72.7567 55.5913 3834.91 1674.76 5638.12 5638.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1210 0.000128 2048 150 4400 142080 17.7823 14.3503 1668.8 419.039 2120.08 2120.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1230 0.000128 2048 290 1460 127488 22.7231 14.3194 543.458 416.991 997.62 997.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 940 6.4e-05 4096 200 7780 248832 120.993 69.2028 11097.5 2040.61 13328.6 13328.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 950 0.000512 2048 200 1780 31296 3.97757 124.97 202.071 331.062 331.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 450 0.001024 4096 160 4600 4992 3.22483 86.9478 103.914 194.138 194.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1680 0.000256 1024 430 1000 64512 4.53155 3.37459 61.5689 103.724 173.298 173.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 820 0.001024 1024 220 500 12288 0.700416 0.671808 5.54474 25.4425 32.4314 32.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 680 6.4e-05 512 245 320 98304 29.2502 6.54134 18.0596 198.345 252.438 252.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 850 3.2e-05 512 270 300 344064 44.9375 12.8184 58.1372 396.225 512.358 512.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 910 6.4e-05 4096 150 2620 262656 72.75 55.5799 2665.22 1675.9 4469.55 4469.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1210 0.000128 2048 150 4400 141312 17.7522 14.3278 1161.5 417.653 1611.34 1611.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1230 0.000128 2048 290 1460 125952 22.5689 14.3462 377.771 413.444 828.264 828.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 940 6.4e-05 4096 200 7780 245760 121.475 69.2524 7627.44 2018.35 9836.77 9837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 950 0.000512 2048 200 1780 31104 3.98112 86.3804 202.075 292.48 292.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 450 0.001024 4096 160 4600 5200 3.23443 127.212 104.043 234.545 234.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1680 0.000256 1024 430 1000 66400 4.56294 3.41542 93.0753 104.55 205.704 205.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 820 0.001024 1024 220 500 13200 0.718848 0.687392 8.62317 26.1713 36.271 36.3479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 680 6.4e-05 512 245 320 128000 28.2107 6.63082 34.017 206.564 275.668 275.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 850 3.2e-05 512 270 300 384000 44.4691 13.1629 95.178 412.587 565.64 565.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 910 6.4e-05 4096 150 2620 262400 73.0711 55.7035 3918.8 1675.96 5723.63 5723.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1210 0.000128 2048 150 4400 142400 17.8688 14.4541 1726.06 419.377 2177.87 2177.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1230 0.000128 2048 290 1460 128000 22.7942 14.358 563.156 417.245 1017.69 1017.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 940 6.4e-05 4096 200 7780 248000 121.783 69.4395 11323.9 2021.02 13536.4 13536.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 950 0.000512 2048 200 1780 31200 3.95917 127.517 201.845 333.365 333.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 450 0.001024 4096 160 4600 4800 3.19283 90.6854 103.195 197.126 197.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1680 0.000256 1024 430 1000 65600 4.52115 3.37971 65.7684 103.749 177.516 177.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 820 0.001024 1024 220 500 12000 0.703264 0.672352 5.8823 25.3652 32.6941 32.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 680 6.4e-05 512 245 320 102400 30.5292 6.63117 19.6319 206.599 263.634 263.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 850 3.2e-05 512 270 300 358400 46.8184 13.1441 63.2157 412.716 536.142 536.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 910 6.4e-05 4096 150 2620 262400 72.9347 55.6696 2783.44 1677 4589.15 4589.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1210 0.000128 2048 150 4400 140800 17.7721 14.463 1231.19 417.762 1681.29 1681.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1230 0.000128 2048 290 1460 124800 22.7291 14.2725 391.467 413.484 842.09 842.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 940 6.4e-05 4096 200 7780 246400 121.469 69.2077 8167.76 2014.41 10373.1 10373.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 950 0.000512 2048 200 1780 30800 3.9345 90.4429 200.258 294.68 294.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 450 0.001024 4096 160 4608 5504 3.26656 101.822 104.909 210.051 210.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1680 0.000256 1024 430 1008 67200 4.55766 3.41824 68.3523 104.972 181.4 181.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 820 0.001024 1024 220 504 13696 0.719008 0.692416 11.6341 26.2945 39.4122 39.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 680 6.4e-05 512 245 312 131072 28.3948 6.7113 24.5242 209.103 268.977 269.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 850 3.2e-05 512 270 288 401408 43.9641 13.3327 117.866 417.967 593.369 593.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 910 6.4e-05 4096 150 2616 262528 72.8576 55.5976 3119.39 1677.46 4925.42 4925.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1210 0.000128 2048 150 4392 142464 17.808 14.4335 1280.34 419.364 1732.05 1732.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1230 0.000128 2048 290 1464 128768 22.7897 14.3626 421.764 420.226 879.272 879.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 940 6.4e-05 4096 200 7800 249344 120.903 69.2172 8537.51 2015.41 10743.3 10743.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 950 0.000512 2048 200 1776 31456 3.98246 94.4978 202.034 300.555 300.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 450 0.001024 4096 160 4608 5480 3.26448 105.8 104.823 213.938 213.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1680 0.000256 1024 430 1008 67200 4.58518 3.42659 72.6948 104.98 185.786 185.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 820 0.001024 1024 220 504 13680 0.720896 0.692256 6.79955 26.2801 34.5647 34.6405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 680 6.4e-05 512 245 312 133120 28.389 6.73075 26.2855 209.796 271.443 271.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 850 3.2e-05 512 270 288 399360 44.3984 13.3873 74.0881 419.35 551.465 551.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 910 6.4e-05 4096 150 2616 262400 73.195 55.6995 3092 1676.81 4897.8 4897.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1210 0.000128 2048 150 4392 142400 17.8796 14.3933 1356.22 419.383 1807.98 1808.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1230 0.000128 2048 290 1464 128640 22.8959 14.3796 446.8 419.385 903.595 903.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 940 6.4e-05 4096 200 7800 249280 121.527 69.2952 8987.54 2015.6 11194.2 11194.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 950 0.000512 2048 200 1776 31440 3.97664 100.208 202.01 306.236 306.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 450 0.001024 4096 160 4608 5472 3.26941 105.266 104.837 213.426 213.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1680 0.000256 1024 430 1008 67008 4.56266 3.41421 72.0902 104.832 184.999 185.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 820 0.001024 1024 220 504 13632 0.716864 0.691936 6.75606 26.2295 34.4682 34.5436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 680 6.4e-05 512 245 312 129024 28.008 6.62733 25.5713 206.391 266.846 267.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 850 3.2e-05 512 270 288 399360 43.6901 13.2936 73.9469 416.647 547.821 548.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 910 6.4e-05 4096 150 2616 262464 72.9598 55.6595 3043.09 1677.49 4849.3 4849.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1210 0.000128 2048 150 4392 142272 17.8156 14.3565 1331.02 419.281 1782.58 1782.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1230 0.000128 2048 290 1464 128640 22.7582 14.4518 439.046 418.864 895.258 895.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 940 6.4e-05 4096 200 7800 249216 121.093 69.2759 8862.35 2014.88 11067.9 11068.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 950 0.000512 2048 200 1776 31440 3.98336 98.9453 202.033 305.009 305.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 450 0.001024 4096 160 4608 5376 3.25683 75.5889 104.553 183.448 183.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1680 0.000256 1024 430 1008 66816 4.54198 3.40586 46.2102 104.876 159.136 159.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 820 0.001024 1024 220 504 13632 0.720032 0.689728 4.46995 26.2877 32.2379 32.3133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 680 6.4e-05 512 245 312 122880 28.5572 6.61818 16.0537 206.376 257.842 258.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 850 3.2e-05 512 270 288 393216 43.4561 13.1268 47.0416 412.469 516.328 516.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 910 6.4e-05 4096 150 2616 262272 72.7925 55.5802 1962.87 1676.26 3767.6 3767.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1210 0.000128 2048 150 4392 142080 17.7707 14.3463 858.773 418.795 1309.79 1309.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1230 0.000128 2048 290 1464 128256 22.7481 14.3539 283.067 418.82 739.122 739.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 940 6.4e-05 4096 200 7800 248832 120.951 69.1971 5712.95 2016.99 7920.36 7920.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 950 0.000512 2048 200 1776 31392 3.97722 63.844 202.022 269.886 269.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 450 0.001024 4096 160 4608 5488 3.27117 119.462 104.884 227.668 227.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1680 0.000256 1024 430 1008 66976 4.57267 3.41539 82.773 104.749 195.611 195.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 820 0.001024 1024 220 504 13552 0.718848 0.69024 7.7831 26.1917 35.4565 35.5328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 680 6.4e-05 512 245 312 129024 28.2374 6.64448 29.8305 206.888 271.847 272.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 850 3.2e-05 512 270 288 401408 43.9738 13.3689 86.0892 418.322 561.992 562.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 910 6.4e-05 4096 150 2616 262304 73.0993 55.7148 3541.11 1675.17 5345.19 5345.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1210 0.000128 2048 150 4392 142464 17.8565 14.3784 1539.28 418.98 1990.6 1990.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1230 0.000128 2048 290 1464 128576 22.8208 14.3711 506.932 418.387 962.639 962.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 940 6.4e-05 4096 200 7800 249088 121.367 69.3426 10269.7 2017.22 12477.9 12478.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 950 0.000512 2048 200 1776 31416 3.98026 113.825 201.9 319.748 319.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 450 0.001024 4096 160 4608 5376 3.26285 79.7889 104.651 187.756 187.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1680 0.000256 1024 430 1008 66752 4.56496 3.41536 52.6462 104.908 165.633 165.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 820 0.001024 1024 220 504 13440 0.7152 0.68608 5.11018 26.1378 32.7197 32.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 680 6.4e-05 512 245 312 114688 28.5463 6.56842 17.1144 202.285 254.76 254.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 850 3.2e-05 512 270 288 387072 44.3323 13.1855 53.2693 413.889 524.911 525.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 910 6.4e-05 4096 150 2616 262080 72.9847 55.6604 2220.37 1677.01 4026.13 4026.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1210 0.000128 2048 150 4392 142016 17.7938 14.3585 971.294 418.989 1422.54 1422.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1230 0.000128 2048 290 1464 128128 22.7565 14.373 320.774 418.948 776.986 777.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 940 6.4e-05 4096 200 7800 248192 121.239 69.3347 6437.89 2018.02 8646.77 8647.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 950 0.000512 2048 200 1776 31360 3.9815 72.3279 201.986 278.34 278.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 450 0.001024 4096 160 4608 5440 3.26246 115.218 104.668 223.201 223.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1680 0.000256 1024 430 1008 66816 4.55034 3.40458 78.4892 104.6 191.143 191.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 820 0.001024 1024 220 504 13696 0.720608 0.692224 7.60218 26.3187 35.4045 35.4796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 680 6.4e-05 512 245 312 131072 28.4125 6.7089 29.0092 208.976 273.353 273.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 850 3.2e-05 512 270 288 401408 43.8141 13.3303 82.6848 417.698 557.761 557.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 910 6.4e-05 4096 150 2616 262400 72.9007 55.6102 3417.5 1675.79 5221.91 5221.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1210 0.000128 2048 150 4392 142336 17.8135 14.3483 1428.04 419.147 1879.45 1879.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1230 0.000128 2048 290 1464 128512 22.7814 14.4241 491.761 420.493 949.589 949.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 940 6.4e-05 4096 200 7800 249344 120.967 69.2298 9628.86 2014.41 11833.7 11833.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 950 0.000512 2048 200 1776 31424 3.98112 110.909 201.959 316.893 316.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 450 0.001024 4096 160 4608 5376 3.26042 79.7429 104.669 187.725 187.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1680 0.000256 1024 430 1008 66560 4.55805 3.41171 52.2258 104.685 164.984 165.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 820 0.001024 1024 220 504 13312 0.71584 0.68704 5.10141 26.0607 32.6354 32.7107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 680 6.4e-05 512 245 312 131072 28.4449 6.70614 19.7516 209.021 264.168 264.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 850 3.2e-05 512 270 288 393216 44.6172 13.3284 54.8646 417.736 530.788 530.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 910 6.4e-05 4096 150 2616 262144 72.9136 55.5976 2257.59 1676.2 4062.41 4062.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1210 0.000128 2048 150 4392 141824 17.7668 14.3662 916.205 417.972 1366.42 1366.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1230 0.000128 2048 290 1464 128000 22.728 14.3386 323.841 417.954 778.99 779.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 940 6.4e-05 4096 200 7800 248832 121.225 69.3162 6217.34 2017.54 8425.71 8425.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 950 0.000512 2048 200 1776 31360 3.98157 73.097 201.95 279.074 279.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 450 0.001024 4096 160 4608 5472 3.2689 124.434 104.875 232.634 232.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1680 0.000256 1024 430 1008 67104 4.57798 3.42186 88.1627 104.903 201.169 201.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 820 0.001024 1024 220 504 13680 0.724416 0.690176 8.27699 26.3027 36.0603 36.1386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 680 6.4e-05 512 245 312 119808 28.506 6.58218 29.2155 204.177 268.726 268.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 850 3.2e-05 512 270 288 396288 43.6255 13.2177 89.5017 414.258 560.84 561.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 910 6.4e-05 4096 150 2616 262080 73.117 55.6892 3733.45 1675.12 5537.48 5537.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1210 0.000128 2048 150 4392 142272 17.8486 14.3587 1638.48 418.985 2089.77 2089.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1230 0.000128 2048 290 1464 128448 22.8342 14.4144 539.314 418.996 995.687 995.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 940 6.4e-05 4096 200 7800 248832 121.407 69.335 10865.5 2015.65 13072.1 13072.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 950 0.000512 2048 200 1776 31392 3.98166 120.817 201.877 326.723 326.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 450 0.001024 4096 160 4608 5328 3.25648 92.158 104.562 200.028 200.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1680 0.000256 1024 430 1008 66816 4.55904 3.41363 61.9942 104.693 174.766 174.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 820 0.001024 1024 220 504 13536 0.718848 0.688128 5.97779 26.2297 33.6821 33.7613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 680 6.4e-05 512 245 312 110592 28.1053 6.54835 19.2523 198.185 252.341 252.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 850 3.2e-05 512 270 288 387072 43.3384 13.0477 61.7956 408.417 526.841 527.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 910 6.4e-05 4096 150 2616 262080 72.9335 55.638 2610.24 1676.66 4415.58 4415.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1210 0.000128 2048 150 4392 142272 17.8062 14.3916 1147.18 419.469 1598.96 1599.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1230 0.000128 2048 290 1464 127872 22.7323 14.3565 376.678 417.944 831.844 831.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 940 6.4e-05 4096 200 7800 248832 121.154 69.3461 7602.36 2019.77 9812.9 9813.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 950 0.000512 2048 200 1776 31248 3.95898 84.3571 201.769 290.13 290.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 450 0.001024 4096 160 4608 5440 3.26541 120.247 104.822 228.387 228.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1680 0.000256 1024 430 1008 66880 4.54528 3.4064 83.2108 104.607 195.87 195.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 820 0.001024 1024 220 504 13600 0.718848 0.688128 7.9049 26.2265 35.6089 35.6846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 680 6.4e-05 512 245 312 122880 28.5627 6.62426 28.4388 206.387 270.261 270.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 850 3.2e-05 512 270 288 399360 44.3029 13.3756 85.5725 419.373 562.866 563.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 910 6.4e-05 4096 150 2616 262400 72.925 55.6785 3560.7 1677.12 5366.53 5366.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1210 0.000128 2048 150 4392 142400 17.8163 14.4037 1561.46 419.537 2013.32 2013.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1230 0.000128 2048 290 1464 128640 22.7942 14.3585 513.156 419.49 969.933 970.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 940 6.4e-05 4096 200 7800 248960 121.14 69.341 10356.1 2017.87 12564.7 12564.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 950 0.000512 2048 200 1776 31360 3.96512 114.628 201.904 320.542 320.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 450 0.001024 4096 160 4608 5280 3.25427 88.5084 104.405 196.221 196.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1680 0.000256 1024 430 1008 66560 4.53011 3.39046 60.1468 104.295 172.462 172.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 820 0.001024 1024 220 504 13440 0.714752 0.685408 5.74432 26.1218 33.3339 33.4112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 680 6.4e-05 512 245 312 122880 28.5308 6.61811 20.8236 206.463 262.679 262.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 850 3.2e-05 512 270 288 389120 43.8664 13.1278 60.5037 412.607 530.346 530.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 910 6.4e-05 4096 150 2616 262400 72.8023 55.584 2538.01 1677.65 4344.16 4344.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1210 0.000128 2048 150 4392 141440 17.7293 14.4078 1106.41 418.026 1556.67 1556.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1230 0.000128 2048 290 1464 126720 22.7143 14.3606 362.957 416.324 816.488 816.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 940 6.4e-05 4096 200 7800 248320 121.608 69.3976 7363.62 2022.66 9577.56 9577.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 950 0.000512 2048 200 1776 31200 3.95206 82.6656 201.693 288.356 288.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 450 0.001024 4096 160 4608 5376 3.25251 144.692 104.483 252.478 252.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1680 0.000256 1024 430 1008 66816 4.55085 3.40826 108.075 104.8 220.935 221.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 820 0.001024 1024 220 504 13632 0.716896 0.691168 10.2687 26.273 38.023 38.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 680 6.4e-05 512 245 312 122880 28.5401 6.61504 36.8381 206.22 278.457 278.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 850 3.2e-05 512 270 288 393216 43.4773 13.8434 109.217 412.168 578.945 579.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 910 6.4e-05 4096 150 2616 262272 72.8086 55.5889 4529.77 1675.04 6333.31 6333.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1210 0.000128 2048 150 4392 142080 17.763 14.3437 1982.12 418.487 2432.82 2432.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1230 0.000128 2048 290 1464 128256 22.739 14.3342 653.836 418.509 1109.55 1109.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 940 6.4e-05 4096 200 7800 248832 120.871 69.179 13106.6 2011.44 15308.4 15308.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 950 0.000512 2048 200 1776 31392 3.97059 147.106 201.94 353.058 353.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 450 0.001024 4096 160 4608 5184 3.24659 94.7652 103.937 202 202.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1680 0.000256 1024 430 1008 66048 4.54672 3.40618 67.9535 104.387 180.394 180.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 820 0.001024 1024 220 504 13440 0.716448 0.68976 6.5295 26.1305 34.1375 34.2126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 680 6.4e-05 512 245 312 98304 29.2013 6.54131 19.4779 198.005 253.477 253.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 850 3.2e-05 512 270 288 393216 43.4624 13.1288 71.0492 412.126 540.003 540.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 910 6.4e-05 4096 150 2616 261888 72.885 55.5858 2921.71 1673.11 4723.4 4723.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1210 0.000128 2048 150 4392 142080 17.7882 14.3749 1271.9 418.65 1722.82 1722.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1230 0.000128 2048 290 1464 127488 22.7147 14.4864 418.385 416.599 872.318 872.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 940 6.4e-05 4096 200 7800 248832 120.97 69.2072 8510.19 2012.04 10712.7 10712.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 950 0.000512 2048 200 1776 31296 3.97744 95.2647 201.915 301.202 301.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 450 0.001024 4096 160 4608 5400 3.25917 142.992 104.713 251.015 251.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1680 0.000256 1024 430 1008 67200 4.57984 3.42112 106.472 104.953 219.526 219.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 820 0.001024 1024 220 504 13600 0.723808 0.692224 10.0016 26.3073 37.7961 37.8737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 680 6.4e-05 512 245 312 128000 28.1944 6.63757 38.1086 206.402 279.591 279.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 850 3.2e-05 512 270 288 384000 44.4242 13.1685 105.793 412.518 576.151 576.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 910 6.4e-05 4096 150 2616 262400 73.2957 55.7588 4480.56 1677.57 6287.3 6287.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1210 0.000128 2048 150 4392 142000 17.9112 14.3799 1949.66 419.097 2401.15 2401.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1230 0.000128 2048 290 1464 128000 22.8872 14.409 642.182 419.111 1098.72 1098.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 940 6.4e-05 4096 200 7800 248800 121.78 69.4201 13003.5 2015.37 15210.3 15210.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 950 0.000512 2048 200 1776 31400 3.98336 146.346 202.062 352.436 352.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 450 0.001024 4096 160 4608 5200 3.24813 97.4295 104.068 204.803 204.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1680 0.000256 1024 430 1008 66400 4.56106 3.41389 71.526 104.438 184.041 184.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 820 0.001024 1024 220 504 13200 0.72 0.687584 6.80346 26.1447 34.426 34.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 680 6.4e-05 512 245 312 128000 28.2183 6.63149 25.8533 206.236 267.182 267.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 850 3.2e-05 512 270 288 384000 44.4614 13.162 71.4417 412.115 541.424 541.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 910 6.4e-05 4096 150 2616 261600 73.1322 55.6859 3028.94 1674.1 4831.97 4832.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1210 0.000128 2048 150 4392 141600 17.8711 14.5019 1319.81 419.643 1771.93 1772.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1230 0.000128 2048 290 1464 126400 22.8789 14.3508 431.532 416.77 885.664 885.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 940 6.4e-05 4096 200 7800 248000 122.181 69.4529 8759.74 2018.73 10970.4 10970.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 950 0.000512 2048 200 1776 31200 3.96851 97.5258 201.679 303.216 303.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 450 0.001024 4096 160 4608 5376 3.25718 138.49 104.579 246.378 246.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1680 0.000256 1024 430 1008 66752 4.5568 3.41197 102.952 104.838 215.861 215.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 820 0.001024 1024 220 504 13440 0.714752 0.6864 9.78835 26.1217 37.3826 37.4597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 680 6.4e-05 512 245 312 114688 28.5404 6.56384 33.2788 202.146 270.769 270.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 850 3.2e-05 512 270 288 387072 44.3357 13.184 103.77 413.613 575.142 575.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 910 6.4e-05 4096 150 2616 262080 72.9676 55.655 4389.37 1675.68 6193.78 6193.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1210 0.000128 2048 150 4392 142016 17.7889 14.3711 1915.93 418.589 2366.78 2366.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1230 0.000128 2048 290 1464 128128 22.751 14.3604 632.391 418.605 1088.24 1088.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 940 6.4e-05 4096 200 7800 248192 121.247 69.3186 12694.6 2015.32 14900.8 14901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 950 0.000512 2048 200 1776 31360 3.98026 141.966 201.917 347.909 347.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 450 0.001024 4096 160 4608 5152 3.24403 94.0891 104.061 201.445 201.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1680 0.000256 1024 430 1008 65408 4.52403 3.3799 67.5324 103.865 179.403 179.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 820 0.001024 1024 220 504 13440 0.717376 0.690624 6.60077 26.2928 34.3778 34.4507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 680 6.4e-05 512 245 312 86016 29.3253 6.4344 16.9575 192.756 245.715 245.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 850 3.2e-05 512 270 288 372736 43.8665 13.037 66.4747 404.397 528.01 528.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 910 6.4e-05 4096 150 2616 261632 72.8173 55.5971 2885.37 1675.23 4689.11 4689.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1210 0.000128 2048 150 4392 141568 17.7764 14.3971 1260.14 419.332 1711.75 1711.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1230 0.000128 2048 290 1464 127232 22.8005 14.3667 415.271 419.24 871.807 871.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 940 6.4e-05 4096 200 7800 247296 121.907 69.442 8329.66 2025.22 10546.5 10546.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 950 0.000512 2048 200 1776 31136 3.95757 93.0745 201.69 298.766 298.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 450 0.001024 4096 160 4608 5400 3.26573 135.202 104.73 243.25 243.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1680 0.000256 1024 430 1008 66720 4.57613 3.41197 100.845 104.573 213.505 213.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 820 0.001024 1024 220 504 13440 0.718208 0.684096 9.52678 26.0412 37.0408 37.1154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 680 6.4e-05 512 245 312 122880 28.6134 6.63565 34.7197 206.315 276.527 276.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 850 3.2e-05 512 270 288 384000 44.4814 13.1605 99.5635 412.162 569.61 569.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 910 6.4e-05 4096 150 2616 262080 73.1058 55.7147 4236.48 1674.04 6039.45 6039.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1210 0.000128 2048 150 4392 142080 17.8449 14.3562 1856.55 418.794 2307.66 2307.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1230 0.000128 2048 290 1464 127680 22.8243 14.3682 608.758 417.517 1063.6 1063.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 940 6.4e-05 4096 200 7800 248640 121.417 69.3533 12255.6 2018.51 14465.2 14465.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 950 0.000512 2048 200 1776 31320 3.97782 137.001 201.816 342.839 342.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 450 0.001024 4096 160 4608 5280 3.26048 94.5638 104.734 202.611 202.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1680 0.000256 1024 430 1008 66240 4.56762 3.41168 65.5031 104.731 178.314 178.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 820 0.001024 1024 220 504 13440 0.720288 0.690176 6.42739 26.2021 34.111 34.1916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 680 6.4e-05 512 245 312 122880 28.5832 6.62733 22.8486 206.309 264.612 264.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 850 3.2e-05 512 270 288 368640 45.8426 13.1483 62.9825 412.252 534.471 534.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 910 6.4e-05 4096 150 2616 262080 72.9085 55.6646 2732.2 1674.69 4535.57 4535.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1210 0.000128 2048 150 4392 141120 17.7864 14.3513 1188.25 417.817 1638.31 1638.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1230 0.000128 2048 290 1464 126720 22.819 14.3558 390.254 417.835 845.388 845.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 940 6.4e-05 4096 200 7800 247680 121.028 69.2329 7883.21 2014.48 10088.2 10088.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 950 0.000512 2048 200 1776 31200 3.97107 88.7366 201.806 294.557 294.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 450 0.001024 4096 160 4608 5376 3.25837 129.862 104.73 237.902 237.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1680 0.000256 1024 430 1008 66560 4.55392 3.40819 96.3922 104.743 209.2 209.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 820 0.001024 1024 220 504 13312 0.714336 0.687904 8.99091 26.0722 36.5346 36.6108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 680 6.4e-05 512 245 312 131072 28.4188 6.7113 35.3686 209.138 279.885 280.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 850 3.2e-05 512 270 288 393216 44.6062 13.3366 98.3499 417.984 574.516 574.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 910 6.4e-05 4096 150 2616 262144 72.9197 55.5862 4052.02 1677.11 5857.74 5857.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1210 0.000128 2048 150 4392 141824 17.7558 14.3237 1771 419.014 2222.2 2222.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1230 0.000128 2048 290 1464 128000 22.744 14.3258 583.938 418.196 1039.33 1039.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 940 6.4e-05 4096 200 7800 248832 121.184 69.3079 11734.2 2022.86 13947.8 13948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 950 0.000512 2048 200 1776 31360 3.97766 131.182 202.024 337.226 337.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 450 0.001024 4096 160 4608 5120 3.24198 90.366 103.98 197.64 197.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1680 0.000256 1024 430 1008 66560 4.56 3.40992 64.5873 104.858 177.517 177.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 820 0.001024 1024 220 504 12800 0.712416 0.682336 5.80467 25.8847 33.1565 33.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 680 6.4e-05 512 245 312 98304 29.2203 6.53328 18.24 198.123 252.362 252.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 850 3.2e-05 512 270 288 393216 44.6046 13.3269 66.3343 417.829 542.339 542.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 910 6.4e-05 4096 150 2616 261120 72.8184 55.5479 2731.97 1671.38 4531.82 4531.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1210 0.000128 2048 150 4392 141312 17.8013 14.3728 1192.01 418.397 1642.68 1642.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1230 0.000128 2048 290 1464 126976 22.8094 14.3508 392.49 418.303 848.088 848.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 940 6.4e-05 4096 200 7800 247808 121.203 69.2065 7965.31 2013.53 10169.5 10169.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 950 0.000512 2048 200 1776 31232 3.98026 89.2232 201.951 295.197 295.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 450 0.001024 4096 160 4600 5536 3.25347 112.895 104.874 221.075 221.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1680 0.000256 1024 430 1000 67200 4.5551 3.41539 77.0887 104.898 190.056 190.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 820 0.001024 1024 220 500 13632 0.720384 0.690176 13.0706 26.2757 40.8254 40.9059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 680 6.4e-05 512 245 325 151552 26.4821 6.70816 33.4505 208.956 275.833 276.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 850 3.2e-05 512 270 300 393216 44.769 13.3284 133.85 417.681 609.869 610.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 910 6.4e-05 4096 150 2625 263040 72.7853 55.6038 3514.92 1676.29 5319.71 5319.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1210 0.000128 2048 150 4400 142464 17.7928 14.3684 1450.08 419.055 1901.41 1901.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1230 0.000128 2048 290 1450 128768 22.781 14.4568 474.458 419.073 930.899 931.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 940 6.4e-05 4096 200 7800 249600 120.721 69.1961 9635.38 2012.39 11838 11838.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 950 0.000512 2048 200 1775 31456 3.97952 107.515 201.941 313.492 313.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 450 0.001024 4096 160 4600 5520 3.2552 104.226 104.901 212.438 212.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1680 0.000256 1024 430 1000 67200 4.58845 3.4303 69.1861 104.98 182.289 182.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 820 0.001024 1024 220 500 13600 0.722272 0.69392 6.51235 26.2867 34.2866 34.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 680 6.4e-05 512 245 325 148480 26.9759 6.73245 29.324 209.791 273.069 273.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 850 3.2e-05 512 270 300 394240 44.8896 13.3933 72.9899 419.346 550.866 551.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 910 6.4e-05 4096 150 2625 262880 73.1525 55.7051 2978.78 1676.78 4784.52 4784.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1210 0.000128 2048 150 4400 142560 17.899 14.3715 1305.28 419.373 1757.03 1757.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1230 0.000128 2048 290 1450 128640 22.9018 14.4598 425.775 419.376 882.642 882.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 940 6.4e-05 4096 200 7800 249600 121.4 69.2738 8655.35 2013.89 10860.2 10860.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 950 0.000512 2048 200 1775 31440 3.97098 95.8956 201.996 301.908 301.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 450 0.001024 4096 160 4600 5440 3.25011 72.364 104.857 180.522 180.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1680 0.000256 1024 430 1000 66880 4.54922 3.4073 44.7702 104.607 157.436 157.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 820 0.001024 1024 220 500 13440 0.718816 0.690176 11.2316 26.2263 38.9369 39.0149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 680 6.4e-05 512 245 325 143360 26.7265 6.62448 18.8544 206.391 258.836 259.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 850 3.2e-05 512 270 300 389120 45.4926 13.3738 107.566 419.372 586.052 586.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 910 6.4e-05 4096 150 2625 262720 72.9813 55.6664 2145.68 1677.01 3951.45 3951.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1210 0.000128 2048 150 4400 142400 17.8258 14.3865 840.987 419.48 1292.79 1292.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1230 0.000128 2048 290 1450 128640 22.7943 14.3527 275.408 419.496 732.185 732.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 940 6.4e-05 4096 200 7800 249600 120.922 69.2294 5587.09 2017.86 7795.37 7795.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 950 0.000512 2048 200 1775 31360 3.97904 61.9821 201.889 267.896 267.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 450 0.001024 4096 160 4600 5520 3.25424 109.122 104.959 217.389 217.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1680 0.000256 1024 430 1000 67008 4.56294 3.41402 73.7987 104.837 186.715 186.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 820 0.001024 1024 220 500 13536 0.719136 0.692224 6.89731 26.2306 34.6094 34.6866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 680 6.4e-05 512 245 325 147456 26.3208 6.62451 31.2618 206.38 270.834 271.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 850 3.2e-05 512 270 300 393216 44.2894 13.2977 77.9383 416.639 552.406 552.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 910 6.4e-05 4096 150 2625 263040 72.8977 55.6524 3175.24 1677.37 4981.27 4981.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1210 0.000128 2048 150 4400 142464 17.7891 14.3647 1385.95 419.266 1837.48 1837.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1230 0.000128 2048 290 1450 128256 22.8015 14.3802 451.704 418.768 907.787 907.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 940 6.4e-05 4096 200 7800 249216 121.074 69.2662 9200.32 2017.31 11408.3 11408.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 950 0.000512 2048 200 1775 31440 3.98336 102.149 202.029 308.206 308.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 450 0.001024 4096 160 4600 5472 3.25254 78.6248 104.956 186.886 186.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1680 0.000256 1024 430 1000 66816 4.5513 3.40627 47.1973 104.9 160.154 160.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 820 0.001024 1024 220 500 13440 0.720192 0.690112 4.5944 26.2947 32.3708 32.4464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 680 6.4e-05 512 245 325 147456 26.3004 6.61731 20.5444 206.476 260.184 260.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 850 3.2e-05 512 270 300 380928 44.6237 13.1231 48.721 412.542 519.245 519.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 910 6.4e-05 4096 150 2625 262656 72.7625 55.6032 2044.54 1676.57 3849.58 3849.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1210 0.000128 2048 150 4400 142080 17.7727 14.5017 893.569 418.995 1344.94 1345.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1230 0.000128 2048 290 1450 128256 22.7156 14.338 291.275 419 747.454 747.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 940 6.4e-05 4096 200 7800 248832 120.9 69.208 5957.08 2013.3 8160.76 8160.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 950 0.000512 2048 200 1775 31392 3.97789 66.2354 202.024 272.282 272.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 450 0.001024 4096 160 4600 5488 3.25574 114.608 104.741 222.658 222.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1680 0.000256 1024 430 1000 66976 4.57693 3.41606 79.0325 104.762 191.884 191.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 820 0.001024 1024 220 500 13552 0.718848 0.686912 7.50717 26.1942 35.1785 35.2551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 680 6.4e-05 512 245 325 143360 26.9332 6.64582 33.1309 206.905 273.862 274.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 850 3.2e-05 512 270 300 394240 44.6732 13.3767 84.2018 418.366 560.858 561.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 910 6.4e-05 4096 150 2625 262752 73.066 55.7078 3404.6 1675.35 5208.83 5208.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1210 0.000128 2048 150 4400 142464 17.854 14.3542 1489.65 419.102 1941.06 1941.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1230 0.000128 2048 290 1450 128128 22.8481 14.3885 486.208 418.443 942.017 942.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 940 6.4e-05 4096 200 7800 249536 121.275 69.2652 9874.24 2017.96 12083 12083.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 950 0.000512 2048 200 1775 31416 3.97926 109.591 201.894 315.509 315.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 450 0.001024 4096 160 4600 5376 3.24608 78.2417 104.399 185.94 185.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1680 0.000256 1024 430 1000 66752 4.56163 3.41402 50.268 104.792 163.133 163.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 820 0.001024 1024 220 500 13440 0.717472 0.688768 4.9031 26.1098 32.4881 32.5657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 680 6.4e-05 512 245 325 129024 27.2221 6.57018 19.2423 202.059 255.345 255.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 850 3.2e-05 512 270 300 387072 44.3195 13.1932 53.2567 413.435 524.445 524.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 910 6.4e-05 4096 150 2625 262528 72.8923 55.6481 2140.48 1674.99 3944.11 3944.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1210 0.000128 2048 150 4400 142016 17.7981 14.3537 934.338 418.51 1385.1 1385.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1230 0.000128 2048 290 1450 128128 22.7631 14.3916 305.356 418.413 761.053 761.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 940 6.4e-05 4096 200 7800 249088 120.887 69.204 6215.43 2009.64 8415.43 8415.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 950 0.000512 2048 200 1775 31360 3.97578 69.6131 201.862 275.495 275.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 450 0.001024 4096 160 4600 5504 3.25507 117.297 104.961 225.564 225.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1680 0.000256 1024 430 1000 66816 4.55018 3.40413 82.0958 104.683 194.831 194.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 820 0.001024 1024 220 500 13568 0.720768 0.6936 7.77453 26.3351 35.5931 35.6698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 680 6.4e-05 512 245 325 147456 26.887 6.70694 35.2883 209.147 278.273 278.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 850 3.2e-05 512 270 300 393216 44.5857 13.3222 87.18 418.021 563.35 563.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 910 6.4e-05 4096 150 2625 262912 72.8606 55.5927 3525.01 1677.12 5330.69 5330.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1210 0.000128 2048 150 4400 142336 17.8128 14.3376 1506.47 419.47 1958.2 1958.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1230 0.000128 2048 290 1450 128512 22.7917 14.6125 504.275 419.673 961.483 961.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 940 6.4e-05 4096 200 7800 249344 120.936 69.2265 10047.6 2015.93 12254 12254.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 950 0.000512 2048 200 1775 31424 3.97258 114.219 202.027 320.262 320.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 450 0.001024 4096 160 4600 5376 3.24003 0 104.59 107.846 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 450 0.001024 4096 160 4600 5472 3.26074 125.889 104.818 234.019 234.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1680 0.000256 1024 430 1000 67104 4.57814 3.42547 87.3518 104.981 200.437 200.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 820 0.001024 1024 220 500 13536 0.721856 0.688544 8.19891 26.3253 36.0057 36.0838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 680 6.4e-05 512 245 325 138240 26.8716 6.58784 35.014 204.321 273.038 273.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 850 3.2e-05 512 270 300 387072 44.4909 13.2153 90.72 414.556 563.214 563.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 910 6.4e-05 4096 150 2625 262656 73.0482 55.7044 3728.36 1676.31 5533.53 5533.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1210 0.000128 2048 150 4400 142272 17.859 14.3829 1636.1 419.342 2087.79 2087.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1230 0.000128 2048 290 1450 128448 22.8475 14.441 532.107 419.301 988.824 988.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 940 6.4e-05 4096 200 7800 249408 121.213 69.27 10910.9 2042.28 13143.9 13144.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 950 0.000512 2048 200 1775 31392 3.97107 121.258 201.959 327.231 327.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 450 0.001024 4096 160 4600 5328 3.24061 94.3661 104.405 202.063 202.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1680 0.000256 1024 430 1000 66816 4.55821 3.40992 62.9676 104.67 175.703 175.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 820 0.001024 1024 220 500 13248 0.7184 0.690912 5.97606 26.2167 33.6747 33.7508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 680 6.4e-05 512 245 325 129024 26.4366 6.54349 23.8611 198.138 255.223 255.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 850 3.2e-05 512 270 300 368640 44.9996 13.054 62.6969 408.322 529.311 529.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 910 6.4e-05 4096 150 2625 262656 72.8318 55.6301 2669.5 1676.23 4474.3 4474.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1210 0.000128 2048 150 4400 142272 17.814 14.3767 1175.87 419.471 1627.63 1627.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1230 0.000128 2048 290 1450 127872 22.7109 14.3394 382.507 417.841 837.528 837.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 940 6.4e-05 4096 200 7800 248832 121.162 69.3339 7782.72 2017.36 9990.85 9991.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 950 0.000512 2048 200 1775 31248 3.95958 86.3478 201.744 292.095 292.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 450 0.001024 4096 160 4600 5440 3.24813 122.302 104.703 230.309 230.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1680 0.000256 1024 430 1000 66880 4.54512 3.40618 84.7453 104.616 197.415 197.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 820 0.001024 1024 220 500 13440 0.719232 0.68784 8.02957 26.2364 35.7448 35.8218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 680 6.4e-05 512 245 325 143360 26.7303 6.71334 35.342 206.41 275.441 275.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 850 3.2e-05 512 270 300 389120 45.2083 13.3754 88.5996 419.422 566.847 567.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 910 6.4e-05 4096 150 2625 262720 72.9293 55.6741 3630.19 1677.2 5436.1 5436.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1210 0.000128 2048 150 4400 142400 17.8148 14.3585 1594.99 419.526 2046.8 2046.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1230 0.000128 2048 290 1450 128640 22.7941 14.3688 520.543 419.534 977.373 977.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 940 6.4e-05 4096 200 7800 249600 120.875 69.2346 10569.7 2033.17 12793.3 12793.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 950 0.000512 2048 200 1775 31360 3.97517 117.101 201.893 323.012 323.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 450 0.001024 4096 160 4600 5280 3.23248 88.3979 104.249 195.935 195.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1680 0.000256 1024 430 1000 66560 4.5297 3.39482 59.9295 104.272 172.228 172.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 820 0.001024 1024 220 500 13120 0.716896 0.68608 5.73258 26.1195 33.3275 33.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 680 6.4e-05 512 245 325 143360 26.7132 6.61766 25.3213 206.417 265.316 265.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 850 3.2e-05 512 270 300 368640 45.7765 13.1287 59.8 412.516 531.457 531.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 910 6.4e-05 4096 150 2625 262400 72.8223 55.6081 2547.77 1677.27 4353.58 4353.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1210 0.000128 2048 150 4400 141440 17.7381 14.3646 1110.6 417.937 1560.75 1560.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1230 0.000128 2048 290 1450 126720 22.7124 14.3043 361.949 416.23 815.33 815.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 940 6.4e-05 4096 200 7800 249600 120.859 69.2401 7399.1 2017.32 9606.79 9607.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 950 0.000512 2048 200 1775 31200 3.9591 82.3808 201.669 288.057 288.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 450 0.001024 4096 160 4600 5472 3.25632 143.763 104.873 251.945 252.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1680 0.000256 1024 430 1000 66816 4.55459 3.41197 103.893 104.813 216.774 216.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 820 0.001024 1024 220 500 13440 0.718912 0.690176 9.91056 26.2784 37.6709 37.7508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 680 6.4e-05 512 245 325 147456 26.2881 6.61795 45.1291 206.263 284.542 284.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 850 3.2e-05 512 270 300 380928 44.6538 13.1292 107.721 412.225 577.967 578.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 910 6.4e-05 4096 150 2625 262656 72.7389 55.5894 4424.92 1675.29 6228.65 6228.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1210 0.000128 2048 150 4400 142080 17.7663 14.402 1926.12 418.554 2376.95 2377.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1230 0.000128 2048 290 1450 128256 22.729 14.3421 631.541 420.796 1089.55 1089.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 940 6.4e-05 4096 200 7800 248832 120.896 69.196 12815.8 2018.48 15024.6 15024.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 950 0.000512 2048 200 1775 31392 3.98048 144.445 201.943 350.414 350.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 450 0.001024 4096 160 4600 5376 3.25632 97.2286 104.855 205.394 205.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1680 0.000256 1024 430 1000 66048 4.55133 3.40582 68.5771 104.418 181.053 181.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 820 0.001024 1024 220 500 13056 0.71744 0.692224 6.44173 26.1374 34.0585 34.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 680 6.4e-05 512 245 325 122880 26.9372 6.54336 25.2925 198.125 257.143 257.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 850 3.2e-05 512 270 300 368640 45.8095 13.1318 69.5755 412.233 540.99 541.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 910 6.4e-05 4096 150 2625 261888 72.8993 55.6075 2963.51 1673.47 4765.6 4765.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1210 0.000128 2048 150 4400 142080 17.7869 14.3487 1297.05 418.739 1748.03 1748.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1230 0.000128 2048 290 1450 127488 22.7176 14.4382 423.342 416.685 877.311 877.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 940 6.4e-05 4096 200 7800 248832 120.957 69.2141 8617.24 2014.9 10822.6 10822.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 950 0.000512 2048 200 1775 31296 3.98157 96.256 201.928 302.209 302.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 450 0.001024 4096 160 4600 5400 3.24986 141.692 104.58 249.575 249.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1680 0.000256 1024 430 1000 66800 4.58614 3.42061 103.334 104.952 216.4 216.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 820 0.001024 1024 220 500 13600 0.724704 0.690016 9.82016 26.3077 37.6134 37.6917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 680 6.4e-05 512 245 325 140800 27.0387 6.63552 43.2547 206.402 283.579 283.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 850 3.2e-05 512 270 300 384000 44.4518 13.1664 108.738 412.515 579.115 579.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 910 6.4e-05 4096 150 2625 262800 73.2522 55.7426 4461.4 1677.56 6268.07 6268.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1210 0.000128 2048 150 4400 142400 17.8948 14.3714 1937.93 419.112 2389.41 2389.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1230 0.000128 2048 290 1450 128000 22.9086 14.3879 632.227 419.175 1088.83 1088.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 940 6.4e-05 4096 200 7800 248800 121.84 69.4211 12919.3 2015.38 15126.2 15126.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 950 0.000512 2048 200 1775 31400 3.9831 145.19 202.054 351.272 351.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 450 0.001024 4096 160 4600 5200 3.23174 99.0003 103.938 206.223 206.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1680 0.000256 1024 430 1000 66400 4.56931 3.41088 69.7896 104.443 182.312 182.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 820 0.001024 1024 220 500 13200 0.717408 0.69056 6.72118 26.1468 34.3476 34.4247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 680 6.4e-05 512 245 325 128000 28.2131 6.63142 26.5754 206.246 267.91 268.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 850 3.2e-05 512 270 300 384000 44.4662 13.1598 72.8658 412.149 542.875 543.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 910 6.4e-05 4096 150 2625 262400 73.0579 55.7035 2982.66 1674.2 4785.74 4785.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1210 0.000128 2048 150 4400 142400 17.8535 14.4261 1297.77 418.94 1749.09 1749.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1230 0.000128 2048 290 1450 126400 22.9087 14.3489 418.109 416.801 872.296 872.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 940 6.4e-05 4096 200 7800 248000 122.212 69.4586 8603.14 2020.62 10815.7 10816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 950 0.000512 2048 200 1775 31200 3.95398 95.7114 201.683 301.391 301.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 450 0.001024 4096 160 4600 5376 3.24493 135.37 104.509 243.177 243.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1680 0.000256 1024 430 1000 66752 4.55779 3.41216 100.215 104.897 213.184 213.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 820 0.001024 1024 220 500 13440 0.714752 0.686688 9.52214 26.1383 37.1337 37.2081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 680 6.4e-05 512 245 325 129024 27.2096 6.56867 38.321 202.34 274.686 274.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 850 3.2e-05 512 270 300 387072 44.3351 13.189 105.157 413.862 576.788 576.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 910 6.4e-05 4096 150 2625 262528 72.903 55.6687 4287.11 1676.71 6092.5 6092.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1210 0.000128 2048 150 4400 142016 17.7934 14.463 1874.25 418.84 2325.46 2325.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1230 0.000128 2048 290 1450 128128 22.7652 14.3584 613.651 418.855 1069.76 1069.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 940 6.4e-05 4096 200 7800 249088 120.872 69.1771 12408.3 2017.98 14616.6 14616.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 950 0.000512 2048 200 1775 31360 3.9799 138.593 201.963 344.582 344.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 450 0.001024 4096 160 4600 5152 3.22224 93.1287 103.916 200.323 200.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1680 0.000256 1024 430 1000 65408 4.52547 3.3792 65.4471 103.859 177.311 177.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 820 0.001024 1024 220 500 13440 0.721024 0.690016 6.43638 26.292 34.2105 34.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 680 6.4e-05 512 245 325 114688 26.6225 6.43795 22.6594 192.748 248.708 248.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 850 3.2e-05 512 270 300 372736 43.8668 13.0311 67.4601 404.469 529.067 529.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 910 6.4e-05 4096 150 2625 261632 72.826 55.5844 2798.67 1675.09 4602.28 4602.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1210 0.000128 2048 150 4400 141568 17.7695 14.3299 1223.66 419.185 1675.06 1675.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1230 0.000128 2048 290 1450 127232 22.7911 14.3442 399.38 419.195 855.843 855.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 940 6.4e-05 4096 200 7800 249088 120.743 69.13 8112.29 2015.4 10317.8 10318.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 950 0.000512 2048 200 1775 31136 3.9543 90.382 201.672 296.051 296.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 450 0.001024 4096 160 4600 5400 3.24704 132.613 104.686 240.598 240.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1680 0.000256 1024 430 1000 66720 4.56992 3.41453 97.9119 104.661 210.658 210.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 820 0.001024 1024 220 500 13200 0.715456 0.686464 9.20573 26.0658 36.7477 36.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 680 6.4e-05 512 245 325 138240 27.2456 6.63354 39.7378 206.492 280.353 280.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 850 3.2e-05 512 270 300 384000 44.4506 13.1625 102.076 412.522 572.454 572.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 910 6.4e-05 4096 150 2625 262560 72.9993 55.7019 4148.85 1675.45 5953.11 5953.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1210 0.000128 2048 150 4400 142080 17.852 14.3781 1814.46 419.15 2265.95 2266.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1230 0.000128 2048 290 1450 127680 22.825 14.3721 591.14 417.872 1046.34 1046.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 940 6.4e-05 4096 200 7800 248640 121.458 69.3258 11970.2 2020.63 14181.8 14182.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 950 0.000512 2048 200 1775 31320 3.97706 133.702 201.892 339.612 339.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 450 0.001024 4096 160 4600 5280 3.24403 92.9219 104.683 200.905 200.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1680 0.000256 1024 430 1000 66240 4.56397 3.41395 64.2969 104.81 177.186 177.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 820 0.001024 1024 220 500 12960 0.720192 0.687968 5.7033 26.2208 33.402 33.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 680 6.4e-05 512 245 325 122880 28.5979 6.62714 23.7189 206.469 265.658 265.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 850 3.2e-05 512 270 300 368640 45.8309 13.1485 65.0883 412.56 536.867 537.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 910 6.4e-05 4096 150 2625 262080 72.8854 55.6515 2755.63 1675.96 4560.23 4560.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1210 0.000128 2048 150 4400 141120 17.789 14.3442 1200.99 418.14 1651.37 1651.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1230 0.000128 2048 290 1450 126720 22.8418 14.3579 391.703 418.156 847.188 847.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 940 6.4e-05 4096 200 7800 247680 121.055 69.1959 7983.1 2012.36 10186 10186.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 950 0.000512 2048 200 1775 31200 3.96886 90.2472 201.893 296.153 296.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 450 0.001024 4096 160 4600 5376 3.24768 0 104.615 107.874 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 450 0.001024 4096 160 4600 5120 3.22973 91.1852 103.904 198.373 198.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1680 0.000256 1024 430 1000 66560 4.5583 3.40845 65.2595 104.915 178.243 178.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 820 0.001024 1024 220 500 12800 0.714144 0.684384 5.80515 25.9023 33.1772 33.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 680 6.4e-05 512 245 325 131072 26.2429 6.53933 25.6788 198.403 257.114 257.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 850 3.2e-05 512 270 300 393216 44.6089 13.3263 70.3653 418.056 546.604 546.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 910 6.4e-05 4096 150 2625 261120 72.8373 55.5372 2819.39 1672.27 4620.14 4620.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1210 0.000128 2048 150 4400 141312 17.7987 14.3583 1226.51 418.523 1677.3 1677.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1230 0.000128 2048 290 1450 126976 22.8266 14.3462 399.578 418.528 855.412 855.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 940 6.4e-05 4096 200 7800 247808 121.199 69.1503 8197.97 2017.61 10406.2 10406.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 950 0.000512 2048 200 1775 31232 3.97914 90.9901 202.011 297.024 297.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 450 0.001024 4096 160 4608 5504 3.26682 101.119 104.826 209.264 209.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1680 0.000256 1024 430 1024 67200 4.5593 3.41814 68.5294 104.888 181.499 181.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 820 0.001024 1024 220 512 13504 0.716992 0.694272 11.0385 26.2777 38.7986 38.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 680 6.4e-05 512 245 320 139264 27.6069 6.70998 26.3567 208.93 269.84 270.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 850 3.2e-05 512 270 288 385024 45.5271 13.3225 106.721 417.629 583.44 583.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 910 6.4e-05 4096 150 2624 262784 72.8595 55.6001 3057.43 1676.09 4862.09 4862.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1210 0.000128 2048 150 4416 142464 17.7997 14.338 1277.47 419.013 1728.74 1728.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1230 0.000128 2048 290 1472 128768 22.789 14.348 419.922 419.02 876.216 876.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 940 6.4e-05 4096 200 7808 249088 121.017 69.2593 8418.17 2015.27 10624 10624.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 950 0.000512 2048 200 1792 31392 3.97824 94.2032 201.957 300.184 300.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 450 0.001024 4096 160 4608 5440 3.25885 69.8757 104.735 177.929 177.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1680 0.000256 1024 430 1024 66816 4.55174 3.40528 44.2959 104.674 157.024 157.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 820 0.001024 1024 220 512 13440 0.720704 0.69056 10.926 26.3341 38.7413 38.8178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 680 6.4e-05 512 245 320 139264 27.6677 6.70758 38.0032 209.12 281.731 281.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 850 3.2e-05 512 270 288 385024 45.6391 13.3281 99.832 417.984 577.029 577.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 910 6.4e-05 4096 150 2624 262656 72.9294 55.5976 2088.2 1676.95 3893.79 3893.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1210 0.000128 2048 150 4416 142336 17.8271 14.3343 820.865 419.427 1272.56 1272.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1230 0.000128 2048 290 1472 128512 22.7911 14.3317 270.379 419.442 727.081 727.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 940 6.4e-05 4096 200 7808 248832 121.382 69.3034 5416.31 2018.47 7625.73 7625.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 950 0.000512 2048 200 1792 31360 3.97098 60.8824 202.042 266.938 266.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 450 0.001024 4096 160 4608 5480 3.26755 102.4 104.824 210.546 210.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1680 0.000256 1024 430 1024 67200 4.58336 3.42221 70.611 104.984 183.703 183.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 820 0.001024 1024 220 512 13520 0.722336 0.69024 6.62317 26.2848 34.393 34.4705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 680 6.4e-05 512 245 320 138240 27.951 6.73101 26.8985 209.801 271.621 271.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 850 3.2e-05 512 270 288 389120 45.2765 13.3853 70.5242 419.347 548.772 548.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 910 6.4e-05 4096 150 2624 262720 73.1667 55.7056 2969.3 1676.84 4775.13 4775.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1210 0.000128 2048 150 4416 142400 17.8848 14.3694 1304.08 419.376 1755.82 1755.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1230 0.000128 2048 290 1472 128960 22.8957 14.3993 429.832 419.385 886.65 886.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 940 6.4e-05 4096 200 7808 248960 121.612 69.3706 8636 2017.35 10844.6 10844.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 950 0.000512 2048 200 1792 31400 3.97722 96.9696 202.081 303.071 303.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 450 0.001024 4096 160 4608 5440 3.2664 73.0317 104.741 181.093 181.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1680 0.000256 1024 430 1024 66880 4.54691 3.40957 45.0449 104.523 157.629 157.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 820 0.001024 1024 220 512 13440 0.719808 0.688768 4.3249 26.2043 32.0088 32.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 680 6.4e-05 512 245 320 133120 27.7018 6.63165 17.0172 206.224 257.823 258.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 850 3.2e-05 512 270 288 389120 45.2354 13.3794 45.7119 419.039 523.612 523.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 910 6.4e-05 4096 150 2624 262720 72.9194 55.663 2140.69 1675.68 3945.06 3945.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1210 0.000128 2048 150 4416 142400 17.8203 14.3603 840.165 419.141 1291.6 1291.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1230 0.000128 2048 290 1472 128640 22.812 14.3612 275.733 419.159 732.201 732.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 940 6.4e-05 4096 200 7808 248960 121.225 69.3284 5559.51 2017.49 7767.85 7768.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 950 0.000512 2048 200 1792 31360 3.98419 62.5626 202.001 268.594 268.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 450 0.001024 4096 160 4608 5472 3.26582 110.483 104.814 218.614 218.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1680 0.000256 1024 430 1024 67008 4.55482 3.41386 76.3002 104.81 189.179 189.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 820 0.001024 1024 220 512 13440 0.718112 0.689632 7.1912 26.2265 34.8964 34.9713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 680 6.4e-05 512 245 320 135168 27.4458 6.62528 28.762 206.345 269.422 269.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 850 3.2e-05 512 270 288 380928 45.4198 13.2997 75.6041 416.559 551.123 551.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 910 6.4e-05 4096 150 2624 262656 72.9365 55.6533 3209.74 1677 5015.45 5015.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1210 0.000128 2048 150 4416 142272 17.7956 14.3503 1411.99 419.182 1863.42 1863.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1230 0.000128 2048 290 1472 128640 22.7434 14.3542 463.372 418.679 919.279 919.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 940 6.4e-05 4096 200 7808 248832 121.144 69.3316 9317.94 2029.65 11538.3 11538.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 950 0.000512 2048 200 1792 31392 3.98083 105.285 202.078 311.388 311.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 450 0.001024 4096 160 4608 5376 3.2527 76.146 104.562 184.013 184.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1680 0.000256 1024 430 1024 66816 4.55491 3.40784 49.525 104.883 162.468 162.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 820 0.001024 1024 220 512 13440 0.718432 0.692064 4.77261 26.2905 32.5447 32.6222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 680 6.4e-05 512 245 320 135168 27.4299 6.61914 18.909 206.398 259.606 259.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 850 3.2e-05 512 270 288 368640 45.796 13.1297 47.612 412.506 519.277 519.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 910 6.4e-05 4096 150 2624 262272 72.7654 55.5848 2042.44 1676.38 3847.27 3847.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1210 0.000128 2048 150 4416 142080 17.7628 14.3355 900.961 418.95 1352.12 1352.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1230 0.000128 2048 290 1472 128256 22.7366 14.3454 296.259 418.94 752.414 752.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 940 6.4e-05 4096 200 7808 248064 121.162 69.2674 5918.1 2017.18 8125.98 8126.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 950 0.000512 2048 200 1792 31296 3.97517 67.4896 201.955 273.465 273.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 450 0.001024 4096 160 4608 5488 3.26979 107.468 104.938 215.73 215.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1680 0.000256 1024 430 1024 66976 4.56954 3.41875 75.6292 104.821 188.537 188.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 820 0.001024 1024 220 512 13440 0.720192 0.689792 7.18643 26.2138 34.8794 34.9547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 680 6.4e-05 512 245 320 136192 27.5395 6.64816 28.7181 207.032 270.188 270.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 850 3.2e-05 512 270 288 387072 45.3983 13.3799 75.3544 418.764 553.14 553.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 910 6.4e-05 4096 150 2624 262528 73.1558 55.6978 3151.34 1676.35 4956.65 4956.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1210 0.000128 2048 150 4416 142464 17.8655 14.3726 1387.56 419.282 1839.18 1839.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1230 0.000128 2048 290 1472 128576 22.829 14.3993 456.852 418.702 912.915 913.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 940 6.4e-05 4096 200 7808 249088 121.649 69.3838 9137.92 2016.09 11345.3 11345.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 950 0.000512 2048 200 1792 31360 3.97312 103.062 202.011 309.09 309.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 450 0.001024 4096 160 4608 5376 3.25654 74.3068 104.562 182.181 182.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1680 0.000256 1024 430 1024 66752 4.56448 3.4353 48.2159 104.819 161.137 161.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 820 0.001024 1024 220 512 13216 0.718848 0.687936 4.61843 26.1202 32.2132 32.2907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 680 6.4e-05 512 245 320 129024 27.2206 6.56794 17.8413 202.117 253.997 254.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 850 3.2e-05 512 270 288 372736 45.6758 13.1891 47.0396 413.548 519.69 519.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 910 6.4e-05 4096 150 2624 262528 72.9321 55.6795 2015.47 1675.49 3819.67 3819.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1210 0.000128 2048 150 4416 142016 17.7932 14.3884 884.51 418.636 1335.43 1335.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1230 0.000128 2048 290 1472 128128 22.7521 14.3891 290.842 418.656 746.769 746.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 940 6.4e-05 4096 200 7808 248192 121.266 69.3243 5844.09 2015.15 8050.11 8050.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 950 0.000512 2048 200 1792 31248 3.96218 65.611 203.924 273.54 273.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 450 0.001024 4096 160 4608 5376 3.26963 64.9931 104.84 173.156 173.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1680 0.000256 1024 430 1024 66528 4.58214 3.42339 39.6809 104.877 152.667 152.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 820 0.001024 1024 220 512 13104 0.718496 0.687392 3.99139 26.0378 31.5062 31.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 680 6.4e-05 512 245 320 129024 27.2583 6.57571 15 202.111 251.184 251.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 850 3.2e-05 512 270 288 387072 45.3602 13.3779 40.7712 418.309 518.064 518.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 910 6.4e-05 4096 150 2624 262080 73.1538 55.7264 1661.05 1673 3463.04 3463.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1210 0.000128 2048 150 4416 141792 17.8635 14.368 726.532 418.583 1177.46 1177.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1230 0.000128 2048 290 1472 127680 22.8665 14.4082 239.707 418.601 695.716 695.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 940 6.4e-05 4096 200 7808 248640 121.548 69.2534 4815.13 2012.98 7019.19 7019.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 950 0.000512 2048 200 1792 31248 3.98058 54.2471 201.914 260.185 260.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 450 0.001024 4096 160 4608 5440 3.26157 108.751 104.746 216.812 216.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1680 0.000256 1024 430 1024 66816 4.55437 3.41018 75.6993 104.683 188.449 188.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 820 0.001024 1024 220 512 13440 0.72272 0.694272 7.33853 26.3391 35.1655 35.2442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 680 6.4e-05 512 245 320 139264 27.6312 6.70323 29.6476 209.143 273.368 273.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 850 3.2e-05 512 270 288 385024 45.3565 13.3263 76.1922 418.026 553.146 553.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 910 6.4e-05 4096 150 2624 262656 72.9172 55.6134 3203.31 1677.09 5009.04 5009.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1210 0.000128 2048 150 4416 142336 17.8158 14.3387 1360.96 419.484 1812.71 1812.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1230 0.000128 2048 290 1472 128512 22.7907 14.5244 462.439 419.49 919.378 919.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 940 6.4e-05 4096 200 7808 248832 121.33 69.313 9042.92 2018.6 11252.4 11252.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 950 0.000512 2048 200 1792 31360 3.97792 104.391 202.047 310.459 310.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 450 0.001024 4096 160 4608 5376 3.26246 78.2049 104.738 186.257 186.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1680 0.000256 1024 430 1024 66560 4.5575 3.40992 50.4077 104.758 163.235 163.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 820 0.001024 1024 220 512 13056 0.716192 0.6872 4.78064 26.0755 32.3315 32.4096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 680 6.4e-05 512 245 320 131072 28.433 6.70925 19.22 209.164 263.774 263.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 850 3.2e-05 512 270 288 376832 46.1928 13.3288 50.8358 418.027 528.614 528.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 910 6.4e-05 4096 150 2624 262656 72.8799 55.5951 2166.43 1677.26 3972.27 3972.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1210 0.000128 2048 150 4416 141824 17.7559 14.3372 874.065 418.353 1324.61 1324.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1230 0.000128 2048 290 1472 128000 22.7443 14.3335 308.386 418.246 763.84 763.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 940 6.4e-05 4096 200 7808 248832 121.24 69.292 5950.84 2020.59 8162.23 8162.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 950 0.000512 2048 200 1792 31232 3.96534 70.1919 201.872 276.075 276.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 450 0.001024 4096 160 4608 5184 3.2439 66.117 104.052 173.464 173.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1680 0.000256 1024 430 1024 66048 4.54861 3.40592 41.7546 104.496 154.304 154.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 820 0.001024 1024 220 512 13056 0.717376 0.690368 4.0167 26.1633 31.66 31.7379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 680 6.4e-05 512 245 320 122880 26.924 6.54131 15.1844 198.216 247.104 247.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 850 3.2e-05 512 270 288 368640 45.8452 13.1272 41.5469 412.581 513.333 513.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 910 6.4e-05 4096 150 2624 261888 72.898 55.593 1785.4 1674.9 3588.9 3589.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1210 0.000128 2048 150 4416 142080 17.7847 14.4559 732.396 419.094 1183.83 1183.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1230 0.000128 2048 290 1472 127488 22.7093 14.6198 257 417.049 711.964 712.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 940 6.4e-05 4096 200 7808 247296 121.799 69.4039 4881.81 2022.56 7095.84 7096.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 950 0.000512 2048 200 1792 31104 3.95056 58.0772 201.693 263.766 263.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 450 0.001024 4096 160 4608 5472 3.26784 148.241 104.937 256.501 256.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1680 0.000256 1024 430 1024 67104 4.57635 3.42976 110.261 104.969 223.336 223.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 820 0.001024 1024 220 512 13392 0.720896 0.690912 10.2976 26.3196 38.1018 38.1768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 680 6.4e-05 512 245 320 129024 27.7792 6.58637 39.3187 204.293 278.229 278.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 850 3.2e-05 512 270 288 377856 45.3102 13.2137 106.444 414.501 579.71 579.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 910 6.4e-05 4096 150 2624 262368 73.1043 55.7081 4539.02 1676.07 6344.01 6344.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1210 0.000128 2048 150 4416 142272 17.8481 14.3646 1998.87 419.231 2450.42 2450.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1230 0.000128 2048 290 1472 128448 22.8476 14.3618 657.923 419.258 1114.53 1114.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 940 6.4e-05 4096 200 7808 248832 121.659 69.3884 13134.8 2021.23 15347.4 15347.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 950 0.000512 2048 200 1792 31320 3.97194 148.355 201.947 354.32 354.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 450 0.001024 4096 160 4608 5328 3.26006 98.4842 104.574 206.369 206.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1680 0.000256 1024 430 1024 66816 4.55318 3.40982 68.8163 104.704 181.583 181.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 820 0.001024 1024 220 512 13248 0.719488 0.6912 6.48448 26.2269 34.1915 34.2699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 680 6.4e-05 512 245 320 110592 28.0975 6.54336 22.1445 198.206 255.233 255.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 850 3.2e-05 512 270 288 368640 45.0267 13.485 67.0437 408.466 534.259 534.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 910 6.4e-05 4096 150 2624 262080 72.9389 55.6349 2900.17 1676.84 4705.68 4705.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1210 0.000128 2048 150 4416 142272 17.8103 14.3894 1276.54 419.522 1728.37 1728.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1230 0.000128 2048 290 1472 127872 22.7134 14.3858 417.359 417.985 872.573 872.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 940 6.4e-05 4096 200 7808 248832 121.202 69.3801 8539.69 2017.94 10748.5 10748.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 950 0.000512 2048 200 1792 31248 3.97654 95.0129 201.951 300.981 301.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 450 0.001024 4096 160 4608 5184 4.15411 83.8844 104.177 192.555 192.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1680 0.000256 1024 430 1024 66528 4.57728 3.41629 56.6414 104.794 169.529 169.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 820 0.001024 1024 220 512 12960 0.71296 0.680512 5.43299 25.9352 32.8329 32.9088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 680 6.4e-05 512 245 320 110592 29.4014 6.58349 18.3778 204.414 259.026 259.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 850 3.2e-05 512 270 288 359424 46.0084 13.062 54.1309 408.456 521.9 522.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 910 6.4e-05 4096 150 2624 261792 73.0805 55.716 2359.65 1675.5 4164.05 4164.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1210 0.000128 2048 150 4416 141696 17.8064 14.442 1036.38 418.122 1486.86 1486.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1230 0.000128 2048 290 1472 127872 22.8207 14.3708 342.852 418.301 798.479 798.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 940 6.4e-05 4096 200 7808 247104 121.785 69.3221 6925.72 2015.39 9132.49 9132.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 950 0.000512 2048 200 1792 31104 3.96288 78.4978 201.763 284.266 284.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 450 0.001024 4096 160 4608 5440 3.2681 138.641 104.825 246.787 246.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1680 0.000256 1024 430 1024 66880 4.54547 3.41149 101.452 104.61 214.12 214.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 820 0.001024 1024 220 512 13440 0.717344 0.688224 9.55898 26.226 37.2632 37.3381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 680 6.4e-05 512 245 320 133120 27.6978 6.62733 38.2197 206.384 279.174 279.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 850 3.2e-05 512 270 288 389120 45.235 13.3796 103.231 419.368 581.454 581.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 910 6.4e-05 4096 150 2624 262720 72.9132 55.672 4275.26 1677.04 6080.99 6081.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1210 0.000128 2048 150 4416 142400 17.8156 14.3688 1869.8 419.484 2321.56 2321.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1230 0.000128 2048 290 1472 128640 22.8005 14.3627 616.523 419.49 1073.31 1073.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 940 6.4e-05 4096 200 7808 248960 121.095 69.3453 12392.8 2017.87 14601.4 14601.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 950 0.000512 2048 200 1792 31360 3.98541 140.653 206.983 351.664 351.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 450 0.001024 4096 160 4608 5280 3.25427 96.3035 104.307 203.917 203.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1680 0.000256 1024 430 1024 66560 4.53466 3.39763 68.7196 104.277 181.03 181.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 820 0.001024 1024 220 512 13120 0.715776 0.68784 6.62685 26.1004 34.2053 34.2835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 680 6.4e-05 512 245 320 122880 28.5282 6.6208 24.1105 206.258 265.769 265.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 850 3.2e-05 512 270 288 368640 45.7652 13.1281 66.0276 412.2 537.36 537.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 910 6.4e-05 4096 150 2624 262400 72.836 55.5868 2875.06 1676.01 4679.61 4679.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1210 0.000128 2048 150 4416 141440 17.7243 14.3436 1245.58 417.617 1695.37 1695.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1230 0.000128 2048 290 1472 126720 22.7214 14.3305 407.063 415.916 860.165 860.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 940 6.4e-05 4096 200 7808 248320 121.632 69.4402 8306.15 2020.38 10517.9 10518.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 950 0.000512 2048 200 1792 31200 3.96234 92.4759 201.781 298.266 298.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 450 0.001024 4096 160 4608 5280 3.26563 83.5799 104.732 191.633 191.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1680 0.000256 1024 430 1024 66240 4.56477 3.41203 57.2005 104.727 170.005 170.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 820 0.001024 1024 220 512 12960 0.718848 0.690112 5.31046 26.2021 32.9932 33.0695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 680 6.4e-05 512 245 320 122880 28.6016 6.62278 20.3802 206.314 262.164 262.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 850 3.2e-05 512 270 288 368640 45.8401 13.1492 55.613 412.248 527.083 527.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 910 6.4e-05 4096 150 2624 262080 72.8682 55.6605 2412.03 1674.71 4215.38 4215.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1210 0.000128 2048 150 4416 141120 17.796 14.3509 1037.85 417.828 1487.93 1488.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1230 0.000128 2048 290 1472 126720 22.8124 14.3501 340.908 417.84 796.038 796.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 940 6.4e-05 4096 200 7808 247680 121.256 69.141 6984.31 2013 9187.97 9188.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 950 0.000512 2048 200 1792 31200 3.98336 77.826 201.991 283.842 283.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 450 0.001024 4096 160 4608 5376 3.25837 127.952 104.551 235.818 235.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1680 0.000256 1024 430 1024 66816 4.54995 3.40992 96.8658 104.873 209.801 209.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 820 0.001024 1024 220 512 13440 0.71904 0.693216 9.18125 26.293 36.9588 37.0409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 680 6.4e-05 512 245 320 135168 27.4412 6.62157 36.8441 206.447 277.597 277.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 850 3.2e-05 512 270 288 368640 45.8262 13.1237 92.9776 412.463 564.632 564.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 910 6.4e-05 4096 150 2624 262272 72.781 55.5706 4020.76 1676.25 5825.47 5825.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1210 0.000128 2048 150 4416 142080 17.7593 14.3526 1765.9 418.792 2216.91 2217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1230 0.000128 2048 290 1472 128256 22.7284 14.3462 582.86 418.8 1038.87 1039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 940 6.4e-05 4096 200 7808 248064 121.132 69.3143 11609 2017.13 13816.8 13817.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 950 0.000512 2048 200 1792 31296 3.97213 131.124 201.947 337.087 337.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 450 0.001024 4096 160 4608 5184 3.24803 89.0683 103.978 196.347 196.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1680 0.000256 1024 430 1024 66048 4.55363 3.92192 62.1327 104.422 175.133 175.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 820 0.001024 1024 220 512 13056 0.718848 0.690176 5.7097 26.1441 33.3349 33.4139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 680 6.4e-05 512 245 320 122880 26.9479 6.53363 21.9779 198.075 253.781 253.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 850 3.2e-05 512 270 288 368640 45.8003 13.1281 60.6639 412.283 532.116 532.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 910 6.4e-05 4096 150 2624 261888 72.8994 55.5909 2607.47 1673.69 4409.76 4409.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1210 0.000128 2048 150 4416 142080 17.7787 14.4712 1151.56 418.793 1602.7 1602.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1230 0.000128 2048 290 1472 127488 22.7203 14.3165 378.553 416.75 832.467 832.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 940 6.4e-05 4096 200 7808 247296 121.822 69.4187 7547.77 2021.07 9760.35 9760.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 950 0.000512 2048 200 1792 31104 3.95059 85.3646 203.996 293.355 293.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 450 0.001024 4096 160 4608 5184 3.25712 80.7941 104.494 188.596 188.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1680 0.000256 1024 430 1024 65664 4.53466 3.38739 54.5549 104.037 166.615 166.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 820 0.001024 1024 220 512 12672 0.713024 0.683968 5.33619 26.0139 32.8205 32.8979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 680 6.4e-05 512 245 320 110592 28.1037 6.53853 17.6767 198.141 250.711 250.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 850 3.2e-05 512 270 288 331776 46.0453 12.8123 47.956 395.868 502.929 503.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 910 6.4e-05 4096 150 2624 261504 72.836 55.5806 2260.98 1676.26 4065.76 4065.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1210 0.000128 2048 150 4416 141696 17.7603 14.3343 993.925 418.022 1444.15 1444.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1230 0.000128 2048 290 1472 126720 22.6315 14.3102 325.274 414.942 777.288 777.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 940 6.4e-05 4096 200 7808 246528 121.456 69.304 6500.28 2017.85 8709.16 8709.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 950 0.000512 2048 200 1792 31104 3.97094 73.3837 201.873 279.271 279.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 450 0.001024 4096 160 4608 5400 3.26237 129.51 104.631 237.457 237.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1680 0.000256 1024 430 1024 67200 4.57862 3.42426 96.0519 104.87 209.028 209.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 820 0.001024 1024 220 512 13400 0.724672 0.694048 8.96893 26.2871 36.7463 36.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 680 6.4e-05 512 245 320 128000 28.2143 6.63981 34.4377 206.326 275.872 276.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 850 3.2e-05 512 270 288 371200 45.704 13.1756 92.2317 412.17 563.526 563.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 910 6.4e-05 4096 150 2624 262800 73.287 55.7319 3977.11 1676.16 5782.39 5782.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1210 0.000128 2048 150 4416 142000 17.9033 14.3971 1737.54 418.756 2188.71 2188.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1230 0.000128 2048 290 1472 128800 22.8728 14.373 575.041 418.763 1031.19 1031.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 940 6.4e-05 4096 200 7808 248800 121.783 69.4158 11490.5 2013.79 13695.8 13696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 950 0.000512 2048 200 1792 31300 3.9799 129.074 206.85 339.948 340.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 450 0.001024 4096 160 4608 5200 3.25018 91.9496 104.086 199.339 199.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1680 0.000256 1024 430 1024 66400 4.56707 3.41533 65.3531 104.456 177.893 177.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 820 0.001024 1024 220 512 13200 0.720128 0.690176 6.15014 26.1532 33.7839 33.8597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 680 6.4e-05 512 245 320 128000 28.2083 6.63142 24.0561 206.284 265.429 265.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 850 3.2e-05 512 270 288 358400 46.8506 13.1512 62.1061 412.213 534.56 534.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 910 6.4e-05 4096 150 2624 262400 73.0611 55.7036 2789.2 1674.5 4592.58 4592.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1210 0.000128 2048 150 4416 141600 17.8762 14.5348 1215.29 418.986 1666.8 1666.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1230 0.000128 2048 290 1472 128000 22.775 14.3534 399.864 416.856 853.981 854.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 940 6.4e-05 4096 200 7808 248000 122.197 69.4692 8091.6 2019.13 10302.7 10302.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 950 0.000512 2048 200 1792 31200 3.97923 90.0028 201.882 295.906 295.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 450 0.001024 4096 160 4608 5100 3.24813 81.5514 104.167 189.022 189.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1680 0.000256 1024 430 1024 66000 4.53158 3.3833 54.3503 103.602 165.966 166.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 820 0.001024 1024 220 512 13200 0.72448 0.692256 5.54598 26.3035 33.3382 33.4125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 680 6.4e-05 512 245 320 115200 29.3551 6.63962 18.5917 206.506 261.336 261.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 850 3.2e-05 512 270 288 345600 48.2728 13.1645 50.2292 412.599 524.504 524.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 910 6.4e-05 4096 150 2624 261600 73.297 55.7457 2288.28 1676.31 4093.74 4093.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1210 0.000128 2048 150 4416 140400 17.8222 14.3544 993.747 416.381 1442.41 1442.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1230 0.000128 2048 290 1472 124800 22.7955 14.3127 322.911 413.256 773.401 773.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 940 6.4e-05 4096 200 7808 247200 122.899 69.7319 6654.46 2027.69 8875.07 8875.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 950 0.000512 2048 200 1792 30900 3.9465 74.3195 200.382 278.691 278.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 450 0.001024 4096 160 4608 5376 3.25427 124.514 104.561 232.381 232.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1680 0.000256 1024 430 1024 66752 4.55734 3.41891 91.41 104.813 204.299 204.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 820 0.001024 1024 220 512 13216 0.7168 0.686048 8.53126 26.1148 36.123 36.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 680 6.4e-05 512 245 320 129024 27.2322 6.5673 33.5692 202.11 269.722 269.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 850 3.2e-05 512 270 288 372736 45.6626 13.185 89.0285 413.531 561.649 561.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 910 6.4e-05 4096 150 2624 262528 72.9351 55.6619 3884.15 1675.39 5688.24 5688.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1210 0.000128 2048 150 4416 142016 17.7797 14.3462 1701.98 418.509 2152.72 2152.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1230 0.000128 2048 290 1472 128128 22.7522 14.3647 560.095 418.521 1015.86 1015.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 940 6.4e-05 4096 200 7808 248192 121.226 69.3514 11215.8 2015.05 13421.7 13421.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 950 0.000512 2048 200 1792 31248 3.96602 126.233 201.781 332.023 332.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 450 0.001024 4096 160 4608 5152 3.24355 88.8054 104.062 196.162 196.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1680 0.000256 1024 430 1024 65408 4.52627 3.38147 62.5027 103.863 174.374 174.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 820 0.001024 1024 220 512 12992 0.718944 0.692224 5.88086 26.2944 33.6585 33.7358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 680 6.4e-05 512 245 320 114688 26.6203 6.43686 21.1056 192.762 247.168 247.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 850 3.2e-05 512 270 288 344064 46.6077 13.038 57.705 404.633 522.225 522.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 910 6.4e-05 4096 150 2624 261632 72.838 55.5967 2691.08 1675.2 4494.83 4494.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1210 0.000128 2048 150 4416 141568 17.7754 14.4333 1179.47 419.316 1631.1 1631.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1230 0.000128 2048 290 1472 127232 22.7953 14.416 389.571 419.23 846.145 846.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 940 6.4e-05 4096 200 7808 247296 121.916 69.417 7818.49 2025.7 10035.8 10036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 950 0.000512 2048 200 1792 31136 3.96493 88.1049 201.871 293.984 294.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 450 0.001024 4096 160 4608 5040 3.23994 78.4715 104.069 185.83 185.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1680 0.000256 1024 430 1024 64512 4.5137 3.3695 51.962 103.428 163.374 163.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 820 0.001024 1024 220 512 12768 0.712704 0.677408 5.05443 25.8455 32.3585 32.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 680 6.4e-05 512 245 320 129024 27.2545 6.56989 20.0185 202.466 256.55 256.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 850 3.2e-05 512 270 288 344064 46.6551 13.041 48.1717 404.488 512.59 512.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 910 6.4e-05 4096 150 2624 262080 72.8685 55.6427 2209.41 1675.91 4013.94 4014.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1210 0.000128 2048 150 4416 141120 17.8509 14.415 961.02 419.539 1412.93 1413.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1230 0.000128 2048 290 1472 126336 22.9668 14.3956 314.7 420.927 773.119 773.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 940 6.4e-05 4096 200 7808 247296 122.202 69.5544 6418.17 2024.3 8634.49 8634.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 950 0.000512 2048 200 1792 30912 3.94877 71.8092 202.171 277.972 278.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 450 0.001024 4096 160 4608 5400 3.26461 124.962 104.749 233.031 233.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1680 0.000256 1024 430 1024 66720 4.57094 3.41664 89.5158 104.586 202.197 202.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 820 0.001024 1024 220 512 13200 0.718304 0.684224 8.46579 26.0454 35.9829 36.0626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 680 6.4e-05 512 245 320 122880 28.6355 6.63824 31.3475 206.269 273.142 273.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 850 3.2e-05 512 270 288 368640 45.9066 13.1607 86.179 412.246 557.738 557.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 910 6.4e-05 4096 150 2624 262080 73.1208 55.71 3832.98 1674.36 5636.3 5636.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1210 0.000128 2048 150 4416 142080 17.8422 14.3626 1663.85 418.864 2115.03 2115.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1230 0.000128 2048 290 1472 127680 22.8484 14.3952 544.893 417.593 999.863 999.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 940 6.4e-05 4096 200 7808 248640 121.712 69.3122 11105.6 2018.89 13315.8 13316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 950 0.000512 2048 200 1792 31320 3.98211 125.615 202.011 331.653 331.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 450 0.001024 4096 160 4608 5280 3.26474 91.8444 104.81 199.971 200.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1680 0.000256 1024 430 1024 66240 4.56784 3.41197 64.954 104.809 177.839 177.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 820 0.001024 1024 220 512 12960 0.719584 0.690176 6.04586 26.2206 33.7451 33.8237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 680 6.4e-05 512 245 320 122880 28.5912 6.62938 22.9049 206.468 264.842 265.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 850 3.2e-05 512 270 288 368640 45.8212 13.1488 62.5483 412.556 534.316 534.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 910 6.4e-05 4096 150 2624 262080 72.895 55.6706 2701.92 1675.96 4506.54 4506.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1210 0.000128 2048 150 4416 141120 17.7981 14.3503 1182.88 419.533 1634.66 1634.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1230 0.000128 2048 290 1472 126720 22.8399 14.3442 387.648 418.15 843.114 843.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 940 6.4e-05 4096 200 7808 247680 121.291 69.1377 7794.59 2012.45 9997.74 9997.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 950 0.000512 2048 200 1792 31200 3.98134 88.3008 202.066 294.392 294.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 450 0.001024 4096 160 4608 5040 3.24813 78.116 104.108 185.526 185.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1680 0.000256 1024 430 1024 66240 4.58544 3.4263 53.4548 104.91 166.481 166.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 820 0.001024 1024 220 512 12240 0.714048 0.674464 4.80461 25.7251 31.9892 32.0676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 680 6.4e-05 512 245 320 92160 27.4546 6.0591 14.6774 185.831 234.274 234.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 850 3.2e-05 512 270 288 322560 48.3993 13.0528 45.8488 402.102 509.65 509.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 910 6.4e-05 4096 150 2624 260640 73.085 55.679 2248.76 1670.51 4048.14 4048.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1210 0.000128 2048 150 4416 141120 17.8719 14.3729 983.279 418.222 1433.85 1433.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1230 0.000128 2048 290 1472 126720 22.9386 14.3715 323.196 418.234 778.875 779.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 940 6.4e-05 4096 200 7808 247680 121.574 69.3085 6576.17 2013.68 8781.01 8781.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 950 0.000512 2048 200 1792 30960 3.96221 73.0112 201.684 278.704 278.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 450 0.001024 4096 160 4608 5376 3.26013 123.631 104.737 231.681 231.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1680 0.000256 1024 430 1024 66560 4.55216 3.412 90.9833 104.756 203.804 203.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 820 0.001024 1024 220 512 13056 0.714752 0.688544 8.21862 26.0763 35.7703 35.8476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 680 6.4e-05 512 245 320 131072 28.4119 6.70976 33.7122 209.16 278.247 278.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 850 3.2e-05 512 270 288 376832 46.216 13.3231 89.0877 418.024 566.89 567.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 910 6.4e-05 4096 150 2624 262656 72.9093 55.5901 3809.35 1677.25 5615.2 5615.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1210 0.000128 2048 150 4416 141824 17.7642 14.3319 1669.5 418.228 2119.92 2120.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1230 0.000128 2048 290 1472 128000 22.7479 14.3715 549.794 418.232 1005.28 1005.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 940 6.4e-05 4096 200 7808 248832 121.178 69.3217 11012.8 2025.63 13229.2 13229.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 950 0.000512 2048 200 1792 31232 3.96634 123.607 201.873 329.49 329.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 450 0.001024 4096 160 4608 5120 3.24736 90.1652 104.048 197.513 197.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1680 0.000256 1024 430 1024 66560 4.56333 3.40992 62.2056 104.926 175.208 175.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 820 0.001024 1024 220 512 12800 0.713504 0.684288 5.79987 25.9058 33.1761 33.2557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 680 6.4e-05 512 245 320 98304 29.2429 6.53846 17.7403 198.262 252.028 252.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 850 3.2e-05 512 270 288 360448 47.8152 13.3266 58.3315 418.108 537.819 538.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 910 6.4e-05 4096 150 2624 261120 72.8226 55.557 2567.92 1672.44 4368.84 4368.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1210 0.000128 2048 150 4416 141312 17.8081 14.3329 1129.68 418.564 1580.49 1580.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1230 0.000128 2048 290 1472 126976 22.8079 14.3427 370.521 418.581 826.385 826.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 940 6.4e-05 4096 200 7808 247808 121.221 69.1735 7443.33 2016.82 9650.83 9651.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 950 0.000512 2048 200 1792 30976 3.94736 83.3949 200.475 287.862 287.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 450 0.001024 4096 160 4608 4992 3.24419 79.1764 103.963 186.438 186.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1680 0.000256 1024 430 1024 64512 4.53277 3.3751 53.5989 103.64 165.248 165.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 820 0.001024 1024 220 512 12288 0.702784 0.668864 4.86339 25.3683 31.6745 31.7522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 680 6.4e-05 512 245 320 98304 29.246 6.53786 16.0994 198.178 250.304 250.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 850 3.2e-05 512 270 288 344064 44.9493 12.8205 50.3514 395.882 504.246 504.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 910 6.4e-05 4096 150 2624 261120 72.8818 55.6063 2345 1674.51 4148.11 4148.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1210 0.000128 2048 150 4416 141312 17.7521 14.3242 1014.88 417.196 1464.26 1464.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1230 0.000128 2048 290 1472 125952 22.5744 14.2578 330.923 413.089 780.981 781.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 940 6.4e-05 4096 200 7808 245760 121.493 69.2294 6779.46 2016.51 8986.97 8987.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 950 0.000512 2048 200 1792 30720 3.92019 75.5118 200.041 279.519 279.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 450 0.001024 4096 160 4600 5536 3.25427 103.206 104.859 211.374 211.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1680 0.000256 1024 430 1000 67072 4.56326 3.41811 69.0787 104.884 182.046 182.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 820 0.001024 1024 220 520 13568 0.720768 0.692224 11.3195 26.2715 39.0753 39.1553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 680 6.4e-05 512 245 320 114688 29.8536 6.7031 22.3203 208.926 268.044 268.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 850 3.2e-05 512 270 320 380928 45.9201 13.3224 115.913 417.614 593.015 593.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 910 6.4e-05 4096 150 2640 262528 72.845 55.5949 3128.95 1676.07 4933.57 4933.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1210 0.000128 2048 150 4400 142464 17.7869 14.391 1290.7 419.006 1741.98 1742.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1230 0.000128 2048 290 1480 128768 22.8 14.3543 429.706 419.02 886.011 886.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 940 6.4e-05 4096 200 7800 249088 120.963 69.2876 8566.84 2017.01 10774.4 10774.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 950 0.000512 2048 200 1800 31360 3.99155 96.5823 201.953 302.572 302.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 450 0.001024 4096 160 4600 5504 3.25158 73.2671 104.872 181.443 181.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1680 0.000256 1024 430 1000 66816 4.54909 3.40858 44.1366 104.603 156.8 156.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 820 0.001024 1024 220 520 13568 0.723968 0.691616 11.3039 26.3176 39.1054 39.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 680 6.4e-05 512 245 320 114688 29.9384 6.70627 31.4607 208.973 277.321 277.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 850 3.2e-05 512 270 320 376832 46.4356 13.3193 109.281 417.705 586.98 587.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 910 6.4e-05 4096 150 2640 262400 72.9281 55.5877 2136.46 1675.74 3940.82 3940.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1210 0.000128 2048 150 4400 142336 17.8216 14.3303 828.648 419.149 1280.05 1280.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1230 0.000128 2048 290 1480 128512 22.7749 14.398 274.82 419.825 731.949 732.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 940 6.4e-05 4096 200 7800 248832 121.153 69.3269 5512.12 2016.83 7719.7 7719.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 950 0.000512 2048 200 1800 31296 3.98342 62.0531 201.888 267.967 268.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 450 0.001024 4096 160 4600 5520 3.26278 114.316 104.889 222.521 222.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1680 0.000256 1024 430 1000 67040 4.57453 3.42246 78.3362 104.97 191.404 191.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 820 0.001024 1024 220 520 13520 0.721088 0.69328 7.58013 26.2779 35.3455 35.4244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 680 6.4e-05 512 245 320 117760 29.7747 6.73421 26.0443 209.771 272.566 272.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 850 3.2e-05 512 270 320 378880 46.2914 13.3814 82.6564 419.285 561.855 562.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 910 6.4e-05 4096 150 2640 262400 73.1144 55.7201 3376.49 1676.58 5182.02 5182.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1210 0.000128 2048 150 4400 142560 17.8573 14.3892 1475.78 419.379 1927.52 1927.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1230 0.000128 2048 290 1480 128960 22.872 14.3872 489.096 419.32 945.812 945.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 940 6.4e-05 4096 200 7800 248960 121.431 69.3815 9789.11 2017.14 11997.3 11997.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 950 0.000512 2048 200 1800 31360 3.98739 108.963 202.055 315.049 315.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 450 0.001024 4096 160 4600 5440 3.25011 79.5193 104.704 187.527 187.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1680 0.000256 1024 430 1000 66560 4.54746 3.40685 50.2813 104.618 162.953 163.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 820 0.001024 1024 220 520 13440 0.718848 0.690176 4.98669 26.2273 32.6933 32.7721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 680 6.4e-05 512 245 320 112640 29.5229 6.62323 16.3996 206.404 259.192 259.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 850 3.2e-05 512 270 320 378880 46.2514 13.3764 54.0795 419.411 533.361 533.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 910 6.4e-05 4096 150 2640 262400 72.9115 55.6709 2134.83 1677.19 3940.72 3940.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1210 0.000128 2048 150 4400 142400 17.8282 14.3873 932.114 419.617 1384.06 1384.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1230 0.000128 2048 290 1480 128640 22.8009 14.3559 310.737 419.533 767.557 767.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 940 6.4e-05 4096 200 7800 248960 121.098 69.3459 6179.11 2018.15 8387.98 8388.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 950 0.000512 2048 200 1800 31280 3.98064 70.4182 201.963 276.405 276.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 450 0.001024 4096 160 4600 5400 3.2495 66.8242 104.588 174.717 174.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1680 0.000256 1024 430 1000 66720 4.57382 3.4143 41.5036 104.559 154.153 154.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 820 0.001024 1024 220 520 13200 0.718336 0.686112 12.8612 26.0401 40.3757 40.4561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 680 6.4e-05 512 245 320 107520 30.114 6.63152 13.0951 206.215 256.285 256.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 850 3.2e-05 512 270 320 368640 46.0145 13.1586 114.645 412.126 586.188 586.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 910 6.4e-05 4096 150 2640 262080 73.1172 55.7211 2039.49 1673.89 3842.32 3842.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1210 0.000128 2048 150 4400 142080 17.8599 14.3679 762.251 418.746 1213.33 1213.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1230 0.000128 2048 290 1480 127680 22.8577 14.3628 253.047 417.482 707.883 708.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 940 6.4e-05 4096 200 7800 248640 121.486 69.3561 5046.97 2014.6 7252.68 7252.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 950 0.000512 2048 200 1800 31200 3.95866 57.7493 201.764 263.516 263.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 450 0.001024 4096 160 4600 5520 3.25293 105.748 104.863 213.919 213.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1680 0.000256 1024 430 1000 67008 4.55674 3.41286 72.1565 104.733 184.96 185.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 820 0.001024 1024 220 520 13536 0.718848 0.690176 7.0321 26.2022 34.7106 34.7871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 680 6.4e-05 512 245 320 110592 29.7163 6.62531 22.4671 206.192 265.247 265.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 850 3.2e-05 512 270 320 374784 46.0618 13.3054 75.5214 416.259 551.387 551.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 910 6.4e-05 4096 150 2640 262464 72.9277 55.6493 3098.12 1675.81 4902.61 4902.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1210 0.000128 2048 150 4400 142464 17.7843 14.3606 1352.38 418.886 1803.51 1803.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1230 0.000128 2048 290 1480 128640 22.7407 14.3989 449.348 418.379 905 905.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 940 6.4e-05 4096 200 7800 248832 121.063 69.2996 8958.64 2015.04 11164.3 11164.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 950 0.000512 2048 200 1800 31344 3.98301 101.496 201.961 307.486 307.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 450 0.001024 4096 160 4600 5472 3.25434 75.1514 104.954 183.416 183.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1680 0.000256 1024 430 1000 66816 4.55312 3.41216 47.7675 104.897 160.733 160.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 820 0.001024 1024 220 520 13440 0.722176 0.69088 4.7392 26.2964 32.5217 32.5996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 680 6.4e-05 512 245 320 110592 29.6792 6.61904 15.1409 206.416 258.112 258.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 850 3.2e-05 512 270 320 368640 45.7655 13.1277 49.2791 412.561 521.361 521.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 910 6.4e-05 4096 150 2640 262272 72.7997 55.5923 2020.89 1676.58 3825.97 3826.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1210 0.000128 2048 150 4400 142080 17.755 14.3444 880.29 418.981 1331.47 1331.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1230 0.000128 2048 290 1480 128256 22.7377 14.3645 292.612 418.978 748.821 748.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 940 6.4e-05 4096 200 7800 248064 121.149 69.3077 5821.32 2019.06 8031.13 8031.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 950 0.000512 2048 200 1800 31296 3.98717 65.8756 202.052 271.961 272.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 450 0.001024 4096 160 4600 5328 3.24339 64.3887 104.318 172.003 172.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1680 0.000256 1024 430 1000 66816 4.55104 3.40886 39.2604 104.584 151.903 152.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 820 0.001024 1024 220 520 13248 0.718592 0.689472 3.97309 26.1998 31.6522 31.7277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 680 6.4e-05 512 245 320 92160 29.8563 6.54115 10.8131 197.974 245.426 245.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 850 3.2e-05 512 270 320 350208 46.7899 13.0526 39.0177 407.986 507.088 507.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 910 6.4e-05 4096 150 2640 262080 72.944 55.6456 1660.56 1674.92 3464.18 3464.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1210 0.000128 2048 150 4400 142272 17.8182 14.4564 729.149 419.035 1180.56 1180.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1230 0.000128 2048 290 1480 127872 22.7273 14.4809 241.877 417.5 696.717 696.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 940 6.4e-05 4096 200 7800 248832 121.186 69.3512 4804.86 2015.77 7011.43 7011.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 950 0.000512 2048 200 1800 31248 3.99293 54.5116 201.943 260.49 260.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 450 0.001024 4096 160 4600 5488 3.25837 140.937 104.743 248.993 249.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1680 0.000256 1024 430 1000 66976 4.57856 3.4136 104.963 104.759 217.813 217.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 820 0.001024 1024 220 520 13440 0.722944 0.692224 10.1304 26.1984 37.8129 37.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 680 6.4e-05 512 245 320 114688 29.5155 6.65133 33.5079 206.915 276.839 277.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 850 3.2e-05 512 270 320 379904 46.0496 13.3733 109.912 418.365 587.94 588.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 910 6.4e-05 4096 150 2640 262304 73.1147 55.6995 4408.67 1675.41 6213 6213.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1210 0.000128 2048 150 4400 142464 17.8597 14.363 1938.03 419.035 2389.39 2389.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1230 0.000128 2048 290 1480 128576 22.8022 14.4937 645.297 418.468 1101.19 1101.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 940 6.4e-05 4096 200 7800 248640 121.584 69.408 12730.1 2020.48 14941.8 14942.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 950 0.000512 2048 200 1800 31304 3.97949 145.658 204.726 354.408 354.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 450 0.001024 4096 160 4600 5376 3.24506 93.1532 104.413 200.865 200.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1680 0.000256 1024 430 1000 66752 4.56125 3.41197 65.9646 104.802 178.842 178.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 820 0.001024 1024 220 520 13216 0.71584 0.685632 6.3441 26.1141 33.9329 34.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 680 6.4e-05 512 245 320 100352 29.9224 6.57037 19.1342 202.086 257.954 258.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 850 3.2e-05 512 270 320 372736 45.6699 13.1912 69.7473 413.492 542.34 542.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 910 6.4e-05 4096 150 2640 262080 72.971 55.6679 2778.44 1675.27 4582.46 4582.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1210 0.000128 2048 150 4400 142016 17.7802 14.3565 1216.4 419.14 1667.78 1667.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1230 0.000128 2048 290 1480 128128 22.761 14.3917 404.696 418.478 860.468 860.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 940 6.4e-05 4096 200 7800 248192 121.219 69.3269 8004.22 2014.77 10209.8 10210
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 950 0.000512 2048 200 1800 31248 3.97958 90.8042 201.858 296.686 296.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 450 0.001024 4096 160 4600 5376 3.25517 81.1334 104.828 189.27 189.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1680 0.000256 1024 430 1000 66528 4.58515 3.42787 53.5501 104.994 166.656 166.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 820 0.001024 1024 220 520 13104 0.717536 0.687904 5.10301 26.0677 32.6453 32.7203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 680 6.4e-05 512 245 320 107520 29.2693 6.58186 17.089 202.345 255.525 255.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 850 3.2e-05 512 270 320 365568 47.4719 13.3775 55.7192 418.789 535.592 535.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 910 6.4e-05 4096 150 2640 261408 73.1817 55.7363 2252.64 1674.92 4056.59 4056.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1210 0.000128 2048 150 4400 141792 17.8384 14.3688 981.744 419.071 1433.12 1433.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1230 0.000128 2048 290 1480 127680 22.847 14.3864 327.082 419.085 783.526 783.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 940 6.4e-05 4096 200 7800 247296 122.365 69.5288 6495.7 2022.33 8710.18 8710.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 950 0.000512 2048 200 1800 31080 3.94931 74.0822 201.664 279.738 279.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 450 0.001024 4096 160 4600 5504 3.25587 133.597 104.954 241.862 241.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1680 0.000256 1024 430 1000 66816 4.5528 3.40787 97.6179 104.681 210.36 210.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 820 0.001024 1024 220 520 13568 0.721344 0.6936 9.53053 26.3357 37.3524 37.4313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 680 6.4e-05 512 245 320 114688 29.874 6.7113 31.5877 209.225 277.642 277.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 850 3.2e-05 512 270 320 376832 46.2325 13.3295 102.335 418.027 580.164 580.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 910 6.4e-05 4096 150 2640 262400 72.8944 55.5894 4113.86 1677.07 5919.53 5919.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1210 0.000128 2048 150 4400 142336 17.8012 14.3394 1781.56 419.475 2233.28 2233.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1230 0.000128 2048 290 1480 128512 22.7902 14.3836 597.721 419.479 1054.51 1054.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 940 6.4e-05 4096 200 7800 248832 121.089 69.2894 11761.9 2021.71 13974.3 13974.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 950 0.000512 2048 200 1800 31296 3.97514 135.127 201.968 341.114 341.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 450 0.001024 4096 160 4600 5376 3.24403 0 104.612 107.871 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 450 0.001024 4096 160 4600 5376 3.25555 76.6474 104.873 184.831 184.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1680 0.000256 1024 430 1000 66048 4.55914 3.40758 49.5857 104.433 162.092 162.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 820 0.001024 1024 220 520 13056 0.722464 0.688768 4.84752 26.1411 32.4731 32.5504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 680 6.4e-05 512 245 320 98304 29.2259 6.53622 14.6161 198.085 248.713 248.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 850 3.2e-05 512 270 320 368640 45.8488 13.1284 53.4451 412.297 524.962 525.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 910 6.4e-05 4096 150 2640 261888 72.8838 55.6131 2129.11 1673.96 3931.68 3931.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1210 0.000128 2048 150 4400 142080 17.7813 14.338 895.66 418.811 1346.7 1346.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1230 0.000128 2048 290 1480 127488 22.7187 14.4012 305.42 416.818 759.491 759.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 940 6.4e-05 4096 200 7800 247296 121.832 69.4107 5953.29 2021 8165.81 8166.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 950 0.000512 2048 200 1800 31104 3.96474 69.6548 201.72 275.383 275.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 450 0.001024 4096 160 4600 5472 3.25728 136.002 104.817 244.13 244.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1680 0.000256 1024 430 1000 67104 4.58096 3.42464 99.9836 104.981 213.072 213.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 820 0.001024 1024 220 520 13536 0.722944 0.690528 9.668 26.3207 37.4748 37.5521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 680 6.4e-05 512 245 320 110592 29.4069 6.58637 31.3543 204.414 272.01 272.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 850 3.2e-05 512 270 320 368640 46.2751 13.2178 103.122 414.555 577.408 577.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 910 6.4e-05 4096 150 2640 262368 73.1056 55.7199 4207.1 1676.28 6012.32 6012.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1210 0.000128 2048 150 4400 142272 17.8532 14.3618 1842.84 419.28 2294.44 2294.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1230 0.000128 2048 290 1480 128448 22.8496 14.3808 612.687 419.285 1069.34 1069.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 940 6.4e-05 4096 200 7800 248832 121.466 69.3529 12169.5 2017.07 14377.6 14377.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 950 0.000512 2048 200 1800 31320 3.98714 137.73 202.043 343.805 343.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 450 0.001024 4096 160 4600 5328 3.23994 94.9088 104.341 202.544 202.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1680 0.000256 1024 430 1000 66816 4.55731 3.41357 65.3165 104.606 177.994 178.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 820 0.001024 1024 220 520 13248 0.718496 0.690176 6.47267 26.2026 34.1545 34.2325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 680 6.4e-05 512 245 320 92160 29.8362 6.53824 17.5035 198.027 252.153 252.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 850 3.2e-05 512 270 320 350208 46.7866 13.0519 64.3134 408.093 532.483 532.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 910 6.4e-05 4096 150 2640 262080 72.9019 55.6561 2736.11 1675.27 4540.05 4540.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1210 0.000128 2048 150 4400 142272 17.823 14.3859 1195.99 419.228 1647.53 1647.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1230 0.000128 2048 290 1480 127872 22.7267 14.4124 396.756 417.598 851.623 851.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 940 6.4e-05 4096 200 7800 248832 121.163 69.3773 7877.77 2019.54 10088.1 10088.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 950 0.000512 2048 200 1800 31248 3.99216 89.1494 201.956 295.143 295.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 450 0.001024 4096 160 4600 5184 3.23789 84.3366 104.053 191.679 191.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1680 0.000256 1024 430 1000 66528 4.56582 3.4175 57.5268 104.798 170.409 170.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 820 0.001024 1024 220 520 12960 0.713056 0.681952 5.71194 25.9379 33.116 33.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 680 6.4e-05 512 245 320 110592 29.4153 6.58173 18.3567 204.438 259.041 259.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 850 3.2e-05 512 270 320 359424 46.006 13.056 58.1824 408.506 525.994 526.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 910 6.4e-05 4096 150 2640 261792 73.0845 55.7075 2412.93 1675.69 4217.52 4217.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1210 0.000128 2048 150 4400 141696 17.8134 14.3647 1049.94 418.166 1500.38 1500.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1230 0.000128 2048 290 1480 127872 22.8112 14.4404 350.373 418.202 805.962 806.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 940 6.4e-05 4096 200 7800 247104 121.815 69.3105 6929.9 2015.74 9137.03 9137.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 950 0.000512 2048 200 1800 31104 3.96464 78.4937 202.557 285.059 285.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 450 0.001024 4096 160 4600 5184 3.23994 76.3597 104.36 184.014 184.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1680 0.000256 1024 430 1000 65664 4.52781 3.38534 50.5251 104.04 162.579 162.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 820 0.001024 1024 220 520 12672 0.713216 0.68608 4.82099 26.0214 32.3114 32.3895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 680 6.4e-05 512 245 320 73728 31.5403 6.53859 11.318 198.142 247.787 247.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 850 3.2e-05 512 270 320 331776 46.0366 12.8205 48.3213 395.87 503.288 503.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 910 6.4e-05 4096 150 2640 261504 72.8533 55.5938 2142.81 1676.26 3947.63 3947.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1210 0.000128 2048 150 4400 141696 17.7552 14.3289 933.686 418.027 1383.9 1384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1230 0.000128 2048 290 1480 126720 22.6319 14.3051 308.485 415.604 761.161 761.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 940 6.4e-05 4096 200 7800 246528 121.437 69.3213 6200.45 2017.85 8409.34 8409.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 950 0.000512 2048 200 1800 31104 3.99168 70.4613 201.965 276.463 276.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 450 0.001024 4096 160 4600 5440 3.24819 131.457 104.686 239.445 239.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1680 0.000256 1024 430 1000 66560 4.55379 3.40589 93.4532 104.604 206.115 206.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 820 0.001024 1024 220 520 13440 0.718784 0.688992 9.16986 26.2249 36.8706 36.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 680 6.4e-05 512 245 320 112640 29.5184 6.62938 30.1407 206.466 273.004 273.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 850 3.2e-05 512 270 320 378880 46.2293 13.3809 99.8321 419.365 579.05 579.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 910 6.4e-05 4096 150 2640 262400 72.9064 55.6714 3964.35 1677.15 5770.18 5770.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1210 0.000128 2048 150 4400 142400 17.8217 14.3531 1727.22 419.474 2178.97 2179.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1230 0.000128 2048 290 1480 128640 22.7997 14.3958 575.362 419.486 1032.18 1032.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 940 6.4e-05 4096 200 7800 248960 121.113 69.3329 11424 2017.91 13632.6 13632.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 950 0.000512 2048 200 1800 31280 3.98131 129.548 201.958 335.531 335.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 450 0.001024 4096 160 4600 5280 3.23789 90.7312 104.171 198.193 198.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1680 0.000256 1024 430 1000 65920 4.53219 3.39926 62.7733 104.197 175.004 175.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 820 0.001024 1024 220 520 13120 0.7168 0.687008 6.05261 26.0959 33.6234 33.7009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 680 6.4e-05 512 245 320 102400 30.4798 6.61901 19.088 206.265 262.699 262.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 850 3.2e-05 512 270 320 368640 45.7548 13.1293 66.5779 412.205 537.907 538.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 910 6.4e-05 4096 150 2640 262400 72.8124 55.5955 2702 1676.01 4506.53 4506.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1210 0.000128 2048 150 4400 141440 17.7363 14.3979 1170.27 417.624 1620.14 1620.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1230 0.000128 2048 290 1480 126720 22.7179 14.3606 387.41 416.628 841.248 841.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 940 6.4e-05 4096 200 7800 248320 121.595 69.417 7825.53 2020.5 10037.3 10037.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 950 0.000512 2048 200 1800 31200 3.97926 88.265 201.871 294.159 294.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 450 0.001024 4096 160 4600 5280 3.24781 82.8559 104.687 190.844 190.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1680 0.000256 1024 430 1000 66240 4.57104 3.41584 53.2321 104.822 166.142 166.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 820 0.001024 1024 220 520 12960 0.718976 0.688128 5.40278 26.2244 33.1039 33.1807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 680 6.4e-05 512 245 320 92160 31.3966 6.62938 14.6039 206.488 259.369 259.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 850 3.2e-05 512 270 320 368640 45.8385 13.1499 55.9453 412.604 527.777 527.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 910 6.4e-05 4096 150 2640 262080 72.8599 55.6679 2254.14 1676.17 4058.94 4059.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1210 0.000128 2048 150 4400 141120 17.8027 14.3585 972.939 418.19 1423.39 1423.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1230 0.000128 2048 290 1480 126720 22.8216 14.3588 323.751 418.197 779.262 779.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 940 6.4e-05 4096 200 7800 247680 121.009 69.228 6529.07 2014.74 8734.31 8734.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 950 0.000512 2048 200 1800 30960 3.9568 73.6482 200.487 278.137 278.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 450 0.001024 4096 160 4600 5120 3.23584 76.9038 104.269 184.459 184.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1680 0.000256 1024 430 1000 65280 4.51805 3.36896 50.5682 103.65 162.202 162.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 820 0.001024 1024 220 520 12800 0.72256 0.693472 4.81638 26.3385 32.6416 32.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 680 6.4e-05 512 245 320 81920 29.7366 6.43674 12.618 192.827 241.869 242.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 850 3.2e-05 512 270 320 368640 45.8501 13.1335 54.1555 412.7 526.072 526.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 910 6.4e-05 4096 150 2640 261120 72.7229 55.5315 2252.23 1671.62 4052.2 4052.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1210 0.000128 2048 150 4400 140800 17.7012 14.338 952.147 416.73 1401.02 1401.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1230 0.000128 2048 290 1480 125440 22.6004 14.2563 315.03 413.311 765.325 765.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 940 6.4e-05 4096 200 7800 245760 121.159 69.0557 6496.06 2012.22 8698.75 8698.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 950 0.000512 2048 200 1800 31040 3.98102 73.446 201.963 279.434 279.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 450 0.001024 4096 160 4600 5472 3.25488 125.058 104.865 233.229 233.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1680 0.000256 1024 430 1000 66816 4.55347 3.41261 87.7051 104.799 200.569 200.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 820 0.001024 1024 220 520 13440 0.7192 0.692352 8.63139 26.2727 36.3875 36.4667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 680 6.4e-05 512 245 320 110592 29.7042 6.62173 27.99 206.231 270.797 270.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 850 3.2e-05 512 270 320 368640 45.7871 13.126 91.2668 412.194 562.62 562.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 910 6.4e-05 4096 150 2640 262272 72.8085 55.5849 3765.67 1675.09 5569.27 5569.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1210 0.000128 2048 150 4400 142080 17.766 14.4425 1626.06 418.503 2076.88 2076.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1230 0.000128 2048 290 1480 128256 22.7179 14.3329 540.522 418.513 996.219 996.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 940 6.4e-05 4096 200 7800 248064 121.175 69.3313 10854.5 2015.72 13061 13061.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 950 0.000512 2048 200 1800 31296 3.98886 122.541 201.95 328.524 328.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 450 0.001024 4096 160 4600 5376 3.25434 91.1168 104.954 199.377 199.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1680 0.000256 1024 430 1000 66048 4.55238 3.40787 61.9186 104.508 174.488 174.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 820 0.001024 1024 220 520 13056 0.721056 0.68944 6.03978 26.1628 33.6848 33.7636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 680 6.4e-05 512 245 320 98304 29.2336 6.5416 17.877 198.241 252.138 252.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 850 3.2e-05 512 270 320 368640 45.8208 13.128 65.0297 412.614 536.835 537.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 910 6.4e-05 4096 150 2640 261888 72.9352 55.5865 2658.21 1675.13 4461.97 4462.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1210 0.000128 2048 150 4400 142080 17.7929 14.3436 1159.63 419.185 1611.06 1611.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1230 0.000128 2048 290 1480 127488 22.7039 14.3217 384.321 417.088 838.566 838.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 940 6.4e-05 4096 200 7800 247296 121.793 69.4004 7640.16 2022.74 9854.37 9854.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 950 0.000512 2048 200 1800 31104 3.95891 86.4742 201.797 292.276 292.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 450 0.001024 4096 160 4600 5184 3.23834 79.0951 104.416 186.804 186.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1680 0.000256 1024 430 1000 65664 4.53149 3.38739 51.5604 104.098 163.678 163.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 820 0.001024 1024 220 520 12672 0.714656 0.68608 4.90285 26.0339 32.4086 32.4854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 680 6.4e-05 512 245 320 73728 31.5486 6.53725 11.5267 198.252 248.11 248.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 850 3.2e-05 512 270 320 331776 46.021 12.8165 49.1355 396.087 504.29 504.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 910 6.4e-05 4096 150 2640 261504 72.8394 55.5923 2182.71 1677.44 3988.68 3988.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1210 0.000128 2048 150 4400 141696 17.7548 14.3319 946.822 418.259 1397.27 1397.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1230 0.000128 2048 290 1480 126720 22.6096 14.3056 314.535 415.181 766.763 766.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 940 6.4e-05 4096 200 7800 246528 121.444 69.2749 6269.6 2019.13 8479.73 8479.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 950 0.000512 2048 200 1800 31104 3.98362 71.6578 202.034 277.719 277.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 450 0.001024 4096 160 4600 4992 3.2279 72.6426 103.826 179.752 179.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1680 0.000256 1024 430 1000 64512 4.53638 3.37744 48.0452 103.632 159.692 159.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 820 0.001024 1024 220 520 12288 0.701088 0.668608 4.83738 25.3691 31.645 31.7221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 680 6.4e-05 512 245 320 98304 29.2732 6.53555 14.4083 198.171 248.631 248.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 850 3.2e-05 512 270 320 344064 44.9678 12.8225 48.0891 395.86 501.976 502.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 910 6.4e-05 4096 150 2640 261120 72.8884 55.5832 2045.44 1674.45 3848.47 3848.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1210 0.000128 2048 150 4400 141312 17.766 14.3331 891.219 417.18 1340.6 1340.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1230 0.000128 2048 290 1480 125952 22.5875 14.3032 294.436 413.08 744.535 744.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 940 6.4e-05 4096 200 7800 245760 121.454 69.2182 5842.53 2014.48 8047.94 8048.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 950 0.000512 2048 200 1800 30720 3.9424 65.792 200.127 269.905 269.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 450 0.001024 4096 160 4600 5400 3.24813 125.927 104.59 233.819 233.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1680 0.000256 1024 430 1000 66800 4.58141 3.42221 90.9447 104.964 204.01 204.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 820 0.001024 1024 220 520 13400 0.722144 0.691136 8.70195 26.3126 36.5003 36.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 680 6.4e-05 512 245 320 102400 30.5368 6.64093 26.6764 206.424 270.526 270.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 850 3.2e-05 512 270 320 371200 45.6841 13.164 95.1685 412.569 566.824 567.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 910 6.4e-05 4096 150 2640 262400 73.3102 55.7425 3879.29 1677.76 5686.21 5686.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1210 0.000128 2048 150 4400 142400 17.8966 14.3995 1692.8 419.144 2144.34 2144.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1230 0.000128 2048 290 1480 128800 22.8564 14.3724 565.002 419.155 1021.51 1021.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 940 6.4e-05 4096 200 7800 248800 121.745 69.4329 11168.5 2020.48 13380.4 13380.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 950 0.000512 2048 200 1800 31300 3.98765 126.392 202.07 332.494 332.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 450 0.001024 4096 160 4600 5200 3.23994 91.8548 104.044 199.189 199.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1680 0.000256 1024 430 1000 66400 4.56096 3.41078 62.5259 104.55 175.146 175.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 820 0.001024 1024 220 520 13200 0.718848 0.688128 6.21344 26.1749 33.867 33.9427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 680 6.4e-05 512 245 320 102400 30.5689 6.63101 18.5464 206.463 262.452 262.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 850 3.2e-05 512 270 320 358400 46.8515 13.1599 63.2871 412.575 536.112 536.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 910 6.4e-05 4096 150 2640 261600 73.1373 55.7179 2628.41 1675.93 4433.3 4433.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1210 0.000128 2048 150 4400 142400 17.8584 14.3812 1151.39 419.367 1603.1 1603.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1230 0.000128 2048 290 1480 128000 22.7644 14.387 382.135 417.233 836.649 836.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 940 6.4e-05 4096 200 7800 248000 122.132 69.4651 7574.4 2022.76 9789.02 9789.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 950 0.000512 2048 200 1800 31200 3.98746 86.1786 202.064 292.271 292.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 450 0.001024 4096 160 4600 5100 3.23789 80.3021 103.956 187.55 187.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1680 0.000256 1024 430 1000 64800 4.54413 3.38867 52.4484 103.525 164.004 164.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 820 0.001024 1024 220 520 13200 0.724256 0.694336 5.31968 26.2846 33.0942 33.1715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 680 6.4e-05 512 245 320 76800 32.8772 6.63962 12.4113 206.359 258.53 258.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 850 3.2e-05 512 270 320 345600 48.2597 13.1707 53.1537 412.306 527.128 527.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 910 6.4e-05 4096 150 2640 261600 73.2923 55.7424 2337.36 1675.13 4141.63 4141.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1210 0.000128 2048 150 4400 140400 17.8364 14.4686 985.375 416.732 1434.51 1434.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1230 0.000128 2048 290 1480 124800 22.7933 14.3137 325.333 412.86 775.432 775.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 940 6.4e-05 4096 200 7800 247200 122.869 69.7223 6789.96 2024.39 9007.2 9007.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 950 0.000512 2048 200 1800 30900 3.95498 74.4967 200.39 278.885 278.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 450 0.001024 4096 160 4600 4800 3.19885 73.2365 102.88 179.366 179.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1680 0.000256 1024 430 1000 65600 4.53069 3.38032 49.4003 103.657 161.068 161.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 820 0.001024 1024 220 520 12000 0.704512 0.67056 4.67981 25.3453 31.4719 31.5484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 680 6.4e-05 512 245 320 102400 30.5506 6.6295 15.2774 206.417 259.122 259.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 850 3.2e-05 512 270 320 358400 46.8176 13.1499 50.8357 412.347 523.394 523.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 910 6.4e-05 4096 150 2640 260800 73.0818 55.6769 2082.33 1675.56 3886.75 3886.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1210 0.000128 2048 150 4400 140800 17.7716 14.3462 903.41 417.389 1353.02 1353.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1230 0.000128 2048 290 1480 124800 22.7189 14.2788 297.836 413.115 748.078 748.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 940 6.4e-05 4096 200 7800 246400 121.478 69.2055 6000.58 2014.49 8206.04 8206.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 950 0.000512 2048 200 1800 30800 3.9529 67.7755 200.385 272.156 272.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 450 0.001024 4096 160 4608 5504 3.26656 109.883 104.922 218.126 218.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1680 0.000256 1024 430 1008 67072 4.56208 3.42016 75.3376 104.982 188.401 188.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 820 0.001024 1024 220 528 13120 0.717248 0.692224 12.4436 26.2981 40.2224 40.2985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 680 6.4e-05 512 245 336 102400 30.9358 6.71114 23.5925 209.122 270.607 270.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 850 3.2e-05 512 270 288 397312 44.2646 13.3318 123.213 418.01 599.061 599.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 910 6.4e-05 4096 150 2640 261376 72.8969 55.6015 3418.46 1677.7 5224.77 5224.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1210 0.000128 2048 150 4416 142464 17.7718 14.3865 1399.48 419.455 1851.2 1851.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1230 0.000128 2048 290 1488 127744 22.7875 14.373 464.319 419.463 921.072 921.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 940 6.4e-05 4096 200 7824 248832 121.246 69.2959 9241.5 2020.73 11453 11453.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 950 0.000512 2048 200 1776 31456 3.98368 102.467 202.035 308.53 308.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 450 0.001024 4096 160 4608 5440 3.26246 75.8006 104.649 183.764 183.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1680 0.000256 1024 430 1008 66816 4.5521 3.40787 49.1785 104.583 161.82 161.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 820 0.001024 1024 220 528 13056 0.72144 0.690496 12.2082 26.3127 40.0048 40.0778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 680 6.4e-05 512 245 336 98304 31.3369 6.7072 31.5022 208.941 278.72 278.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 850 3.2e-05 512 270 288 393216 45.0938 13.3267 115.447 417.634 591.739 591.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 910 6.4e-05 4096 150 2640 261120 72.9677 55.6155 2334.94 1675.51 4139.14 4139.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1210 0.000128 2048 150 4416 142336 17.8009 14.3541 896.106 419.073 1347.43 1347.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1230 0.000128 2048 290 1488 127488 22.8369 14.3421 298.616 419.079 755.001 755.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 940 6.4e-05 4096 200 7824 248832 121.399 69.2531 5915.66 2016.54 8123.11 8123.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 950 0.000512 2048 200 1776 31424 3.9751 67.1063 201.94 273.064 273.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 450 0.001024 4096 160 4608 5376 3.26013 65.5565 104.577 173.445 173.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1680 0.000256 1024 430 1008 66816 4.54918 3.41606 40.7545 104.893 153.713 153.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 820 0.001024 1024 220 528 13056 0.720608 0.690528 12.3102 26.2999 40.0916 40.1674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 680 6.4e-05 512 245 336 98304 30.8647 6.61821 31.8142 206.423 275.958 276.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 850 3.2e-05 512 270 288 380928 44.7676 13.1237 108.912 412.566 579.615 579.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 910 6.4e-05 4096 150 2640 261120 72.849 55.588 2004.54 1676.6 3809.68 3809.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1210 0.000128 2048 150 4416 142080 17.7638 14.3764 741.555 418.882 1192.69 1192.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1230 0.000128 2048 290 1488 127488 22.7754 14.3525 247.489 418.903 703.654 703.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 940 6.4e-05 4096 200 7824 248064 121.266 69.251 4877.53 2017.61 7085.92 7086.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 950 0.000512 2048 200 1776 31392 3.97744 54.5531 202.038 260.615 260.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 450 0.001024 4096 160 4608 5480 3.26858 106.615 104.751 214.688 214.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1680 0.000256 1024 430 1008 67040 4.58272 3.42678 73.2287 104.909 186.25 186.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 820 0.001024 1024 220 528 13120 0.721312 0.690496 7.12592 26.2622 34.872 34.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 680 6.4e-05 512 245 336 102400 31.1477 6.73104 22.5763 209.647 270.352 270.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 850 3.2e-05 512 270 288 399360 44.3689 13.3933 77.3879 419.051 554.441 554.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 910 6.4e-05 4096 150 2640 261280 73.2261 55.7117 3100.4 1675.62 4905.06 4905.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1210 0.000128 2048 150 4416 142400 17.8642 14.3782 1353.9 419.076 1805.33 1805.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1230 0.000128 2048 290 1488 127680 22.922 14.3662 449.186 419.096 905.704 905.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 940 6.4e-05 4096 200 7824 248640 121.957 69.4376 8957.03 2020.95 11169.7 11169.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 950 0.000512 2048 200 1776 31440 3.97651 100.108 201.933 306.061 306.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 450 0.001024 4096 160 4608 5440 3.27062 75.8845 104.824 184.032 184.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1680 0.000256 1024 430 1008 66560 4.5537 3.40627 48.1363 104.608 160.804 160.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 820 0.001024 1024 220 528 12960 0.720704 0.692224 4.74102 26.2267 32.4478 32.5276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 680 6.4e-05 512 245 336 92160 31.3963 6.6281 13.7416 206.386 258.401 258.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 850 3.2e-05 512 270 288 399360 44.301 13.3755 51.1716 419.364 528.451 528.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 910 6.4e-05 4096 150 2640 261120 73.0173 55.6688 2026.02 1677.03 3831.85 3831.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1210 0.000128 2048 150 4416 142400 17.8148 14.4075 884.634 420.252 1337.21 1337.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1230 0.000128 2048 290 1488 127360 22.8919 14.3535 293.027 419.592 749.99 750.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 940 6.4e-05 4096 200 7824 248320 121.76 69.4726 5832.56 2023.39 8047.47 8047.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 950 0.000512 2048 200 1776 31360 3.9767 65.0977 201.901 271.019 271.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 450 0.001024 4096 160 4608 5400 3.26413 64.1274 104.837 172.282 172.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1680 0.000256 1024 430 1008 66720 4.56762 3.41267 39.5716 104.67 152.322 152.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 820 0.001024 1024 220 528 12720 0.715616 0.68608 11.2456 26.0702 38.7916 38.8701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 680 6.4e-05 512 245 336 92160 31.4426 6.63494 11.6058 206.435 256.363 256.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 850 3.2e-05 512 270 288 384000 44.4584 13.1665 41.1506 412.573 511.589 511.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 910 6.4e-05 4096 150 2640 260640 73.1856 55.7152 1894.45 1675.84 3699.31 3699.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1210 0.000128 2048 150 4416 142080 17.8628 14.4163 725.388 419.815 1177.59 1177.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1230 0.000128 2048 290 1488 126720 22.8916 14.3708 240.286 418.003 695.684 695.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 940 6.4e-05 4096 200 7824 247680 122.318 69.5042 4779.95 2021.86 6993.91 6994.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 950 0.000512 2048 200 1776 31320 3.97248 54.2193 201.904 260.141 260.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 450 0.001024 4096 160 4608 5472 3.26531 137.185 104.71 245.213 245.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1680 0.000256 1024 430 1008 66816 4.55648 3.41581 103.374 104.706 216.152 216.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 820 0.001024 1024 220 528 13056 0.719328 0.688192 9.70909 26.1973 37.3856 37.4632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 680 6.4e-05 512 245 336 98304 30.8209 6.62323 30.2739 206.134 274.1 274.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 850 3.2e-05 512 270 288 393216 44.2554 13.2977 105.051 416.139 578.985 579.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 910 6.4e-05 4096 150 2640 261312 72.9966 55.6492 4298.16 1675.38 6102.29 6102.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1210 0.000128 2048 150 4416 142272 17.7874 14.3608 1887.1 418.755 2338.11 2338.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1230 0.000128 2048 290 1488 127488 22.7975 14.3579 626.937 418.256 1082.48 1082.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 940 6.4e-05 4096 200 7824 248448 121.561 69.3408 12428.1 2016.56 14635.8 14636.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 950 0.000512 2048 200 1776 31440 3.97517 140.472 201.926 346.416 346.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 450 0.001024 4096 160 4608 5376 3.25686 91.2567 104.573 199.142 199.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1680 0.000256 1024 430 1008 66816 4.55466 3.41165 64.8881 104.895 177.85 177.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 820 0.001024 1024 220 528 13056 0.722944 0.693216 6.0801 26.295 33.8659 33.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 680 6.4e-05 512 245 336 98304 30.8075 6.61914 19.8407 206.42 263.925 264.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 850 3.2e-05 512 270 288 380928 44.6399 13.9063 66.3734 412.552 537.716 537.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 910 6.4e-05 4096 150 2640 261120 72.8532 55.5844 2708.07 1676.62 4513.24 4513.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1210 0.000128 2048 150 4416 142080 17.7659 14.42 1185.83 418.885 1637 1637.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1230 0.000128 2048 290 1488 127488 22.7803 14.5003 395.341 419.862 852.612 852.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 940 6.4e-05 4096 200 7824 248064 121.256 69.2414 7793.83 2017.53 10002.1 10002.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 950 0.000512 2048 200 1776 31392 3.98189 87.2255 202.031 293.28 293.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 450 0.001024 4096 160 4608 5328 3.25834 78.3679 104.577 186.254 186.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1680 0.000256 1024 430 1008 66240 4.55786 3.41088 52.2572 104.7 165.023 165.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 820 0.001024 1024 220 528 12960 0.718848 0.6896 4.98026 26.23 32.6892 32.7659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 680 6.4e-05 512 245 336 73728 31.569 6.54374 12.3319 198.197 248.885 249.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 850 3.2e-05 512 270 288 368640 45.0241 13.0472 52.3977 408.456 519.164 519.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 910 6.4e-05 4096 150 2640 260928 72.97 55.6502 2180.62 1676.82 3986.17 3986.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1210 0.000128 2048 150 4416 142272 17.8039 14.4077 954.046 420.131 1406.49 1406.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1230 0.000128 2048 290 1488 126720 22.7847 14.3568 315.747 417.982 770.998 771.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 940 6.4e-05 4096 200 7824 247680 122 69.5375 6301.15 2024.1 8517.06 8517.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 950 0.000512 2048 200 1776 31248 3.96442 71.4221 201.777 277.206 277.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 450 0.001024 4096 160 4608 5184 3.24646 68.0119 104.055 175.363 175.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1680 0.000256 1024 430 1008 66048 4.55286 3.40422 44.3592 104.497 156.912 157.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 820 0.001024 1024 220 528 12672 0.718848 0.688448 4.28826 26.1628 31.9276 32.0042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 680 6.4e-05 512 245 336 73728 31.5557 6.53747 10.6832 198.212 247.237 247.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 850 3.2e-05 512 270 288 368640 45.8211 13.1317 44.5324 412.569 516.293 516.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 910 6.4e-05 4096 150 2640 260352 73.0203 55.5854 1842.35 1674.88 3645.94 3646.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1210 0.000128 2048 150 4416 142080 17.7913 14.3732 813.12 419.09 1264.48 1264.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1230 0.000128 2048 290 1488 125952 22.8476 14.3159 267.507 417.049 721.847 721.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 940 6.4e-05 4096 200 7824 247296 121.966 69.4889 5309.95 2022.54 7524.21 7524.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 950 0.000512 2048 200 1776 31296 3.97408 60.6106 202.022 266.65 266.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 450 0.001024 4096 160 4608 5488 3.26835 131.201 104.959 239.479 239.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1680 0.000256 1024 430 1008 66976 4.57638 3.41722 96.2706 104.845 209.206 209.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 820 0.001024 1024 220 528 12992 0.718432 0.686688 9.25795 26.2227 36.9565 37.0339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 680 6.4e-05 512 245 336 100352 30.8725 6.64938 29.113 207.08 273.96 274.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 850 3.2e-05 512 270 288 394240 44.6512 13.3683 98.9343 418.707 575.894 576.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 910 6.4e-05 4096 150 2640 261184 73.1509 55.7014 3963.74 1676.72 5769.42 5769.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1210 0.000128 2048 150 4416 142240 17.8638 14.3715 1741.94 419.369 2193.65 2193.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1230 0.000128 2048 290 1488 127232 22.8917 14.4033 577.8 418.79 1034.01 1034.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 940 6.4e-05 4096 200 7824 248640 121.884 69.4238 11429.9 2018.91 13640.4 13640.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 950 0.000512 2048 200 1776 31416 3.98256 129.129 201.994 335.15 335.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 450 0.001024 4096 160 4608 5376 3.26074 87.3753 104.573 195.263 195.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1680 0.000256 1024 430 1008 66752 4.55514 3.4175 60.6797 104.827 173.581 173.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 820 0.001024 1024 220 528 12768 0.7152 0.689504 5.86467 26.1188 33.4604 33.5353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 680 6.4e-05 512 245 336 86016 31.2263 6.56589 16.6088 202.133 256.781 256.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 850 3.2e-05 512 270 288 387072 44.3016 13.1908 63.8856 413.588 535.205 535.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 910 6.4e-05 4096 150 2640 261184 72.9864 55.6547 2516.41 1675.58 4320.74 4320.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1210 0.000128 2048 150 4416 142016 17.7785 14.3541 1103.29 418.644 1554.17 1554.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1230 0.000128 2048 290 1488 127232 22.804 14.3662 367.477 418.61 823.387 823.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 940 6.4e-05 4096 200 7824 248192 121.408 69.2865 7236.93 2015.35 9443.25 9443.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 950 0.000512 2048 200 1776 31360 3.9864 81.7347 201.903 287.668 287.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 450 0.001024 4096 160 4608 5376 3.26512 74.3531 104.954 182.624 182.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1680 0.000256 1024 430 1008 66528 4.5847 3.42672 49.6716 104.98 162.765 162.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 820 0.001024 1024 220 528 12768 0.7168 0.685344 4.90269 26.0644 32.4388 32.5161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 680 6.4e-05 512 245 336 86016 31.2788 6.56998 13.661 202.314 254.062 254.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 850 3.2e-05 512 270 288 387072 45.3362 13.3754 52.1765 418.737 529.861 530.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 910 6.4e-05 4096 150 2640 260736 73.1771 55.7112 2062.83 1674.73 3866.55 3866.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1210 0.000128 2048 150 4416 141792 17.8524 14.3749 898.788 419.027 1350.14 1350.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1230 0.000128 2048 290 1488 126336 22.9886 14.3872 297.99 419.038 754.527 754.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 940 6.4e-05 4096 200 7824 247296 122.396 69.5226 5937.94 2022.11 8152.23 8152.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 950 0.000512 2048 200 1776 31248 3.9664 67.3239 201.835 273.172 273.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 450 0.001024 4096 160 4608 5152 3.24323 66.39 103.979 173.669 173.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1680 0.000256 1024 430 1008 65408 4.52333 3.37949 44.4244 103.782 156.209 156.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 820 0.001024 1024 220 528 12544 0.720672 0.690944 4.69053 26.2758 32.4476 32.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 680 6.4e-05 512 245 336 57344 31.9335 6.4393 8.62061 192.605 239.844 240.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 850 3.2e-05 512 270 288 372736 43.8932 13.0396 45.8504 404.082 507.104 507.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 910 6.4e-05 4096 150 2640 260736 72.8463 55.6377 1863.08 1673.89 3665.56 3665.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1210 0.000128 2048 150 4416 141568 17.7773 14.3462 812.751 418.887 1263.87 1263.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1230 0.000128 2048 290 1488 127232 22.7993 14.4765 274.703 418.906 731.02 731.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 940 6.4e-05 4096 200 7824 247296 121.892 69.4593 5370.11 2021.43 7583.16 7583.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 950 0.000512 2048 200 1776 31136 3.95866 60.6413 201.62 266.264 266.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 450 0.001024 4096 160 4608 5440 3.26013 125 104.749 233.061 233.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1680 0.000256 1024 430 1008 66816 4.54746 3.40422 91.8332 104.7 204.587 204.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 820 0.001024 1024 220 528 13056 0.720896 0.692224 8.7736 26.3352 36.5922 36.6728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 680 6.4e-05 512 245 336 98304 31.3345 6.7072 28.0553 209.15 275.489 275.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 850 3.2e-05 512 270 288 393216 44.6006 13.3325 97.4841 418.029 573.688 573.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 910 6.4e-05 4096 150 2640 261120 72.9823 55.5937 3856.52 1677.2 5662.41 5662.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1210 0.000128 2048 150 4416 142336 17.803 14.3319 1652.71 419.481 2104.43 2104.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1230 0.000128 2048 290 1488 127488 22.8469 14.3398 561.53 419.499 1018.35 1018.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 940 6.4e-05 4096 200 7824 248832 121.402 69.271 10950.9 2018.56 13160.5 13160.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 950 0.000512 2048 200 1776 31424 3.97293 125.901 202.038 331.958 332.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 450 0.001024 4096 160 4608 5376 3.26438 85.9359 104.752 194.005 194.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1680 0.000256 1024 430 1008 66560 4.55888 3.40787 59.7039 104.77 172.541 172.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 820 0.001024 1024 220 528 12800 0.714752 0.68624 5.98448 26.0799 33.5371 33.6141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 680 6.4e-05 512 245 336 98304 31.3545 6.7111 18.3509 209.19 265.859 266.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 850 3.2e-05 512 270 288 393216 44.6078 13.3245 62.9653 418.069 539.206 539.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 910 6.4e-05 4096 150 2640 261120 73.0263 55.5971 2502.1 1677.42 4308.26 4308.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1210 0.000128 2048 150 4416 141824 17.7679 14.3886 1054.77 418.274 1505.31 1505.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1230 0.000128 2048 290 1488 126976 22.8019 14.334 362.918 418.288 818.476 818.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 940 6.4e-05 4096 200 7824 248832 121.491 69.3044 7004.68 2021.46 9217.22 9217.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 950 0.000512 2048 200 1776 31360 3.97786 80.8947 202.035 286.952 287.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 450 0.001024 4096 160 4608 5184 3.24618 73.3553 103.96 180.612 180.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1680 0.000256 1024 430 1008 66048 4.5465 3.40387 49.428 104.405 161.886 161.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 820 0.001024 1024 220 528 12672 0.716864 0.688576 4.91677 26.1386 32.5343 32.6124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 680 6.4e-05 512 245 336 73728 31.5644 6.53901 11.9697 198.048 248.364 248.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 850 3.2e-05 512 270 288 368640 45.8327 13.1297 50.0129 412.234 521.449 521.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 910 6.4e-05 4096 150 2640 260352 72.9877 55.6083 2085.9 1673.46 3888.06 3888.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1210 0.000128 2048 150 4416 142080 17.7709 14.3338 859.582 418.73 1310.52 1310.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1230 0.000128 2048 290 1488 125952 22.8359 14.3609 299.468 416.689 753.485 753.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 940 6.4e-05 4096 200 7824 247296 121.983 69.438 5774.79 2020.66 7987.15 7987.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 950 0.000512 2048 200 1776 31296 3.97696 67.6762 201.951 273.649 273.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 450 0.001024 4096 160 4608 5120 3.24435 67.0427 104.05 174.39 174.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1680 0.000256 1024 430 1008 66560 4.55645 3.40512 43.8424 104.931 156.837 156.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 820 0.001024 1024 220 528 12288 0.715968 0.680096 4.39517 25.9054 31.7694 31.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 680 6.4e-05 512 245 336 65536 32.2087 6.54109 9.56442 198.257 246.815 247.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 850 3.2e-05 512 270 288 393216 44.609 13.3285 46.89 418.115 523.178 523.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 910 6.4e-05 4096 150 2640 260096 72.8656 55.5476 1839.25 1672.42 3640.2 3640.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1210 0.000128 2048 150 4416 141312 17.7933 14.3272 756.318 418.564 1207.11 1207.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1230 0.000128 2048 290 1488 126976 22.8276 14.54 266.45 418.59 722.541 722.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 940 6.4e-05 4096 200 7824 247808 121.24 69.1668 5081.23 2019.25 7291.15 7291.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 950 0.000512 2048 200 1776 31232 3.98554 59.6379 202.026 265.694 265.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 450 0.001024 4096 160 4608 5472 3.27219 126.524 104.861 234.711 234.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1680 0.000256 1024 430 1008 66816 4.57757 3.42794 89.4654 104.893 202.467 202.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 820 0.001024 1024 220 528 13104 0.722272 0.693408 8.87418 26.3018 36.6628 36.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 680 6.4e-05 512 245 336 92160 31.0816 6.58246 25.5022 204.143 267.555 267.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 850 3.2e-05 512 270 288 387072 44.4862 13.215 92.4708 414.21 564.622 564.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 910 6.4e-05 4096 150 2640 261216 73.1218 55.7331 3813.12 1674.88 5616.96 5617.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1210 0.000128 2048 150 4416 142272 17.831 14.5039 1654.27 418.932 2105.64 2105.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1230 0.000128 2048 290 1488 127296 22.9254 14.3503 547.907 418.938 1004.25 1004.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 940 6.4e-05 4096 200 7824 248256 122.116 69.461 10993.5 2018.58 13203.9 13204.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 950 0.000512 2048 200 1776 31392 3.97734 124.12 201.88 330.023 330.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 450 0.001024 4096 160 4608 5328 3.25974 91.9573 104.575 199.846 199.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1680 0.000256 1024 430 1008 66240 4.56173 3.41674 62.8908 104.706 175.682 175.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 820 0.001024 1024 220 528 12960 0.717344 0.689984 6.05571 26.2291 33.7631 33.8391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 680 6.4e-05 512 245 336 73728 31.574 6.54086 14.6378 198.206 251.211 251.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 850 3.2e-05 512 270 288 368640 45.0362 13.0446 62.019 408.471 528.814 529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 910 6.4e-05 4096 150 2640 260928 73.0122 55.6419 2637.66 1676.95 4443.37 4443.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1210 0.000128 2048 150 4416 142272 17.8186 14.3993 1148.51 419.521 1600.36 1600.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1230 0.000128 2048 290 1488 126720 22.7758 14.4086 380.14 417.993 835.45 835.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 940 6.4e-05 4096 200 7824 247680 121.99 69.5596 7594.41 2024.27 9810.51 9810.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 950 0.000512 2048 200 1776 31248 3.9608 84.4742 204.025 292.502 292.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 450 0.001024 4096 160 4608 5184 3.24813 79.4583 104.095 186.857 186.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1680 0.000256 1024 430 1008 66528 4.57699 3.41613 53.7884 104.702 166.583 166.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 820 0.001024 1024 220 528 12528 0.714944 0.681984 5.31219 25.919 32.7006 32.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 680 6.4e-05 512 245 336 82944 31.9566 6.58637 14.1532 204.246 257.189 257.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 850 3.2e-05 512 270 288 359424 46.0286 13.0657 51.642 408.142 519.112 519.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 910 6.4e-05 4096 150 2640 260928 73.1248 55.7119 2222.99 1674.13 4026.06 4026.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1210 0.000128 2048 150 4416 141696 17.8211 14.4647 966.686 417.787 1416.86 1416.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1230 0.000128 2048 290 1488 126144 22.9277 14.3845 320.411 417.795 775.653 775.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 940 6.4e-05 4096 200 7824 247104 121.798 69.319 6423.04 2015.83 8630.25 8630.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 950 0.000512 2048 200 1776 31104 3.95469 71.6459 201.489 277.139 277.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 450 0.001024 4096 160 4608 5184 3.25728 77.8972 104.548 185.756 185.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1680 0.000256 1024 430 1008 65664 4.53018 3.38576 53.0733 104.096 165.186 165.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 820 0.001024 1024 220 528 12672 0.71456 0.687424 5.26307 26.0283 32.7625 32.8406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 680 6.4e-05 512 245 336 73728 31.5506 6.53702 12.6832 198.244 249.264 249.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 850 3.2e-05 512 270 288 331776 46.0187 12.8147 47.5223 396.139 502.731 502.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 910 6.4e-05 4096 150 2640 260352 73.0582 55.5737 2224.28 1677.15 4030.17 4030.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1210 0.000128 2048 150 4416 141696 17.7484 14.3631 970.187 418.245 1420.64 1420.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1230 0.000128 2048 290 1488 124416 22.7903 14.3684 317.22 415.164 769.673 769.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 940 6.4e-05 4096 200 7824 246528 121.721 69.3611 6422.77 2018.93 8633.05 8633.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 950 0.000512 2048 200 1776 31104 3.96157 71.4404 201.76 277.209 277.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 450 0.001024 4096 160 4608 5440 3.26269 126.161 104.824 234.301 234.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1680 0.000256 1024 430 1008 66560 4.55066 3.40582 88.6894 104.607 201.356 201.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 820 0.001024 1024 220 528 12960 0.71808 0.688544 8.64112 26.2229 36.3432 36.4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 680 6.4e-05 512 245 336 92160 31.3848 6.62586 25.4803 206.383 270.124 270.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 850 3.2e-05 512 270 288 399360 44.3105 13.3717 94.7056 419.377 572.009 572.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 910 6.4e-05 4096 150 2640 261120 73.0295 55.6626 3790.29 1677.02 5596.11 5596.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1210 0.000128 2048 150 4416 142400 17.8107 14.3667 1638.87 419.481 2090.63 2090.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1230 0.000128 2048 290 1488 127360 22.886 14.3576 544.089 419.485 1000.95 1001.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 940 6.4e-05 4096 200 7824 248320 121.696 69.4735 10915.3 2021.37 13128.1 13128.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 950 0.000512 2048 200 1776 31360 3.97034 121.289 201.898 327.2 327.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 450 0.001024 4096 160 4608 5280 3.25424 91.2159 104.304 198.827 198.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1680 0.000256 1024 430 1008 65920 4.53837 3.39648 63.3125 104.194 175.54 175.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 820 0.001024 1024 220 528 12800 0.714752 0.690112 6.00477 26.0955 33.5789 33.6535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 680 6.4e-05 512 245 336 81920 32.3725 6.61862 16.4179 206.259 261.913 262.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 850 3.2e-05 512 270 288 389120 43.8672 13.1297 66.1351 412.195 535.567 535.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 910 6.4e-05 4096 150 2640 261120 72.9185 55.5955 2692.14 1675.99 4496.75 4496.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1210 0.000128 2048 150 4416 141440 17.735 14.399 1168.42 417.695 1618.35 1618.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1230 0.000128 2048 290 1488 125440 22.7934 14.3176 385.855 415.987 839.081 839.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 940 6.4e-05 4096 200 7824 248320 121.64 69.4461 7753 2022.62 9966.99 9967.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 950 0.000512 2048 200 1776 31200 3.9529 86.2777 201.591 291.865 291.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 450 0.001024 4096 160 4608 5280 3.26131 81.1296 104.821 189.267 189.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1680 0.000256 1024 430 1008 66240 4.56531 3.41549 53.3633 104.817 166.262 166.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 820 0.001024 1024 220 528 12480 0.718976 0.686592 5.38362 26.2267 33.0889 33.1639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 680 6.4e-05 512 245 336 92160 31.4107 6.62749 15.6003 206.484 260.369 260.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 850 3.2e-05 512 270 288 368640 45.8363 13.1461 52.587 412.602 524.411 524.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 910 6.4e-05 4096 150 2640 260160 73.1314 55.6614 2203.38 1676.12 4008.4 4008.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1210 0.000128 2048 150 4416 141120 17.8024 14.3584 955.575 418.176 1406.01 1406.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1230 0.000128 2048 290 1488 126720 22.8215 14.3798 319.328 418.193 774.849 774.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 940 6.4e-05 4096 200 7824 245760 122.42 69.49 6342.84 2022.86 8557.88 8558.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 950 0.000512 2048 200 1776 31200 3.97722 71.2062 201.9 277.125 277.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 450 0.001024 4096 160 4608 5120 3.25517 74.8872 104.392 182.586 182.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1680 0.000256 1024 430 1008 65280 4.52435 3.37315 48.4794 103.636 160.114 160.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 820 0.001024 1024 220 528 12800 0.720704 0.692928 4.97459 26.3332 32.7933 32.8708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 680 6.4e-05 512 245 336 40960 33.5745 6.44045 7.27434 192.803 240.333 240.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 850 3.2e-05 512 270 288 368640 45.8448 13.1339 49.3185 412.654 521.192 521.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 910 6.4e-05 4096 150 2640 259840 72.8657 55.5459 2053.84 1671.44 3853.8 3853.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1210 0.000128 2048 150 4416 140800 17.7349 14.31 892.43 417.159 1341.74 1341.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1230 0.000128 2048 290 1488 122880 22.7744 14.3557 290.382 413.265 740.907 741.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 940 6.4e-05 4096 200 7824 245760 121.17 69.0505 5868.42 2014 8072.91 8073.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 950 0.000512 2048 200 1776 31040 3.95878 65.8683 201.689 271.561 271.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 450 0.001024 4096 160 4600 5536 3.25354 114.403 104.961 222.672 222.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1680 0.000256 1024 430 1000 67200 4.55798 3.41814 77.1418 104.987 190.204 190.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 820 0.001024 1024 220 500 13248 0.718784 0.692224 12.1197 26.2945 39.8946 39.9715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 680 6.4e-05 512 245 350 143360 27.2448 6.7072 35.4328 209.127 278.753 278.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 850 3.2e-05 512 270 300 393216 44.6771 13.3212 127.952 418.014 604.206 604.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 910 6.4e-05 4096 150 2650 261888 72.8586 55.595 3544.41 1677.74 5350.72 5350.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1210 0.000128 2048 150 4400 142336 17.7726 14.3356 1457.63 419.404 1909.24 1909.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1230 0.000128 2048 290 1450 127488 22.8035 14.3725 477.169 419.41 933.886 934.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 940 6.4e-05 4096 200 7800 249088 120.844 69.2396 9657.74 2017.08 11865.2 11865.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 950 0.000512 2048 200 1800 31360 3.97715 108.789 202.054 314.864 314.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 450 0.001024 4096 160 4600 5504 3.25245 79.4886 104.862 187.654 187.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1680 0.000256 1024 430 1000 66816 4.55114 3.40787 49.963 104.583 162.604 162.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 820 0.001024 1024 220 500 13184 0.71984 0.692224 12.0425 26.3133 39.8392 39.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 680 6.4e-05 512 245 350 139264 27.6516 6.70902 46.1399 208.952 289.691 289.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 850 3.2e-05 512 270 300 393216 44.7454 13.328 120.7 417.634 596.641 596.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 910 6.4e-05 4096 150 2650 261632 72.9256 55.5978 2404.35 1675.54 4208.52 4208.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1210 0.000128 2048 150 4400 142336 17.7957 14.3424 928.527 419.085 1379.85 1379.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1230 0.000128 2048 290 1450 127488 22.8468 14.3403 302.526 419.232 759.074 759.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 940 6.4e-05 4096 200 7800 248832 121.119 69.2877 6128.44 2016.73 8335.85 8336.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 950 0.000512 2048 200 1800 31296 3.97629 69.6083 201.87 275.497 275.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 450 0.001024 4096 160 4600 5472 3.25568 68.9665 104.945 177.22 177.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1680 0.000256 1024 430 1000 66816 4.5521 3.41197 41.1098 104.883 154.059 154.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 820 0.001024 1024 220 500 13056 0.71824 0.694112 11.9616 26.2932 39.736 39.8132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 680 6.4e-05 512 245 350 135168 27.4858 6.62118 45.4441 206.425 286.219 286.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 850 3.2e-05 512 270 300 380928 44.8003 13.1235 113.728 412.503 584.396 584.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 910 6.4e-05 4096 150 2650 261504 72.8474 55.5889 2031.43 1676.37 3836.35 3836.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1210 0.000128 2048 150 4400 142080 17.7601 14.3329 762.523 418.829 1213.54 1213.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1230 0.000128 2048 290 1450 126720 22.8308 14.3794 247.261 418.844 703.45 703.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 940 6.4e-05 4096 200 7800 248064 121.173 69.3292 4998.59 2018.33 7207.69 7207.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 950 0.000512 2048 200 1800 31296 3.98752 57.2253 202.052 263.307 263.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 450 0.001024 4096 160 4600 5520 3.25837 107.986 104.903 216.198 216.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1680 0.000256 1024 430 1000 67200 4.57702 3.4263 72.6867 104.981 185.771 185.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 820 0.001024 1024 220 500 13200 0.722336 0.693312 6.89805 26.2803 34.6624 34.7402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 680 6.4e-05 512 245 350 143360 27.4565 6.72998 33.1889 209.789 277.412 277.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 850 3.2e-05 512 270 300 394240 44.8015 13.3878 79.6683 419.337 557.435 557.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 910 6.4e-05 4096 150 2650 261760 73.1204 55.7015 3122.6 1676.79 4928.31 4928.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1210 0.000128 2048 150 4400 142240 17.8645 14.377 1359.65 419.373 1811.37 1811.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1230 0.000128 2048 290 1450 127680 22.9012 14.4099 442.246 419.39 899.079 899.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 940 6.4e-05 4096 200 7800 248960 121.49 69.3628 8960.92 2017.56 11169.6 11169.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 950 0.000512 2048 200 1800 31360 3.98426 101.538 202.064 307.631 307.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 450 0.001024 4096 160 4600 5440 3.25018 74.6868 104.667 182.655 182.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1680 0.000256 1024 430 1000 66880 4.54598 3.41197 46.9832 104.589 159.63 159.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 820 0.001024 1024 220 500 13120 0.718848 0.692096 4.56976 26.2183 32.2693 32.3463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 680 6.4e-05 512 245 350 133120 27.6988 6.62173 20.3658 206.341 261.273 261.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 850 3.2e-05 512 270 300 389120 45.1903 13.3737 51.1489 419.282 529.242 529.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 910 6.4e-05 4096 150 2650 261760 72.9865 55.667 2003.66 1676.67 3809.09 3809.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1210 0.000128 2048 150 4400 142080 17.8206 14.3606 870.768 419.502 1322.55 1322.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1230 0.000128 2048 290 1450 127360 22.8661 14.3749 283.042 419.442 739.854 739.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 940 6.4e-05 4096 200 7800 248960 121.072 69.3356 5751.3 2018.68 7960.66 7960.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 950 0.000512 2048 200 1800 31280 3.97619 65.2227 201.944 271.187 271.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 450 0.001024 4096 160 4600 5400 3.25046 64.0676 104.689 172.063 172.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1680 0.000256 1024 430 1000 66720 4.57018 3.41619 39.2326 104.658 151.975 152.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 820 0.001024 1024 220 500 12960 0.717152 0.688128 3.79344 26.0675 31.3388 31.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 680 6.4e-05 512 245 350 138240 27.2424 6.63456 17.7705 206.411 258.302 258.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 850 3.2e-05 512 270 300 384000 44.4743 13.1657 42.6982 412.525 513.11 513.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 910 6.4e-05 4096 150 2650 261120 73.1899 55.7182 1913.03 1675.5 3717.55 3717.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1210 0.000128 2048 150 4400 142080 17.8524 14.431 730.702 419.148 1182.24 1182.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1230 0.000128 2048 290 1450 126720 22.8918 14.3831 237.179 417.877 692.464 692.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 940 6.4e-05 4096 200 7800 248640 121.438 69.3443 4797.96 2016.87 7005.89 7006.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 950 0.000512 2048 200 1800 31200 3.9665 54.5649 201.849 260.427 260.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 450 0.001024 4096 160 4600 5280 3.2327 56.9344 104.164 164.388 164.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1680 0.000256 1024 430 1000 66560 4.52938 3.40173 33.9025 104.19 146.123 146.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 820 0.001024 1024 220 500 12800 0.715648 0.688128 10.4533 26.0955 38.0248 38.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 680 6.4e-05 512 245 350 122880 28.5705 6.61786 13.8718 206.245 255.554 255.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 850 3.2e-05 512 270 300 368640 46.2102 13.1393 97.8088 412.17 569.572 569.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 910 6.4e-05 4096 150 2650 261760 72.8326 55.5966 1699.81 1675.92 3504.27 3504.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1210 0.000128 2048 150 4400 141440 17.7373 14.3837 620.617 417.697 1070.55 1070.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1230 0.000128 2048 290 1450 125440 22.8019 14.3321 200.651 416 653.923 654.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 940 6.4e-05 4096 200 7800 248320 121.609 69.505 4125.95 2020.16 6337.5 6337.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 950 0.000512 2048 200 1800 31200 3.98288 47.0482 201.86 252.936 252.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 450 0.001024 4096 160 4600 5520 3.25629 135.655 104.958 243.922 243.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1680 0.000256 1024 430 1000 67008 4.55498 3.40877 100.209 104.828 213.103 213.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 820 0.001024 1024 220 500 13152 0.718304 0.690176 9.51814 26.2265 37.2203 37.3013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 680 6.4e-05 512 245 350 141312 26.9275 6.62323 44.3241 206.384 284.501 284.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 850 3.2e-05 512 270 300 387072 44.8835 13.2936 105.363 416.636 580.421 580.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 910 6.4e-05 4096 150 2650 261888 72.9498 55.6461 4246.32 1677.36 6052.38 6052.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1210 0.000128 2048 150 4400 142272 17.7869 14.4044 1856.8 419.268 2308.36 2308.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1230 0.000128 2048 290 1450 127104 22.8287 14.5375 602.937 418.761 1059.2 1059.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 940 6.4e-05 4096 200 7800 248832 121.094 69.3237 12201.9 2020.8 14413.4 14413.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 950 0.000512 2048 200 1800 31344 3.98496 139.424 202.056 345.507 345.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 450 0.001024 4096 160 4600 5472 3.25325 90.2103 104.855 198.373 198.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1680 0.000256 1024 430 1000 66816 4.55574 3.41258 62.2615 104.794 175.127 175.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 820 0.001024 1024 220 500 13056 0.718848 0.690208 5.69962 26.2687 33.449 33.5291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 680 6.4e-05 512 245 350 135168 27.4284 6.62586 27.3078 206.223 267.831 268.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 850 3.2e-05 512 270 300 380928 44.6396 13.1319 66.7328 412.164 536.91 537.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 910 6.4e-05 4096 150 2650 261504 72.8246 55.5946 2640.94 1675 4444.47 4444.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1210 0.000128 2048 150 4400 142080 17.7694 14.4896 1151.89 418.486 1602.74 1602.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1230 0.000128 2048 290 1450 126720 22.8384 14.3769 373.035 419.526 829.907 830.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 940 6.4e-05 4096 200 7800 248064 121.175 69.3034 7529.99 2017.64 9738.4 9738.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 950 0.000512 2048 200 1800 31296 3.98547 86.215 201.95 292.196 292.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 450 0.001024 4096 160 4600 5328 3.24016 77.9653 104.441 185.702 185.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1680 0.000256 1024 430 1000 66816 4.55808 3.41082 50.6756 104.704 163.448 163.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 820 0.001024 1024 220 500 12960 0.718496 0.690656 4.8127 26.2356 32.5276 32.6034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 680 6.4e-05 512 245 350 129024 26.4314 6.54646 21.6866 198.274 253.187 253.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 850 3.2e-05 512 270 300 368640 45.0064 13.0417 52.9342 408.47 519.693 519.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 910 6.4e-05 4096 150 2650 261504 72.9388 55.6462 2151.93 1676.84 3957.45 3957.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1210 0.000128 2048 150 4400 142272 17.8107 14.4375 938.967 419.532 1390.85 1390.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1230 0.000128 2048 290 1450 126720 22.7777 14.3578 304.475 417.989 759.726 759.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 940 6.4e-05 4096 200 7800 248832 121.178 69.3514 6193.19 2017.95 8401.95 8402.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 950 0.000512 2048 200 1800 31248 3.98464 70.2824 202.045 276.357 276.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 450 0.001024 4096 160 4600 5376 3.25453 67.7083 104.86 175.876 175.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1680 0.000256 1024 430 1000 66048 4.55549 3.40582 42.9806 104.409 155.447 155.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 820 0.001024 1024 220 500 12672 0.719072 0.690176 4.08323 26.1409 31.7052 31.7796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 680 6.4e-05 512 245 350 122880 26.9476 6.53517 17.7696 198.046 249.54 249.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 850 3.2e-05 512 270 300 368640 45.8297 13.13 45.4644 412.228 516.892 517.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 910 6.4e-05 4096 150 2650 261120 72.9512 55.5909 1832.63 1673.47 3634.75 3634.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1210 0.000128 2048 150 4400 142080 17.7886 14.3421 802.615 418.743 1253.59 1253.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1230 0.000128 2048 290 1450 125952 22.8438 14.384 259.646 416.705 713.706 713.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 940 6.4e-05 4096 200 7800 247296 121.844 69.4062 5243.17 2021.05 7455.75 7455.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 950 0.000512 2048 200 1800 31104 3.96656 60.004 201.702 265.715 265.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 450 0.001024 4096 160 4600 5488 3.26054 127.431 104.809 235.553 235.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1680 0.000256 1024 430 1000 66976 4.57389 3.42202 92.0049 104.824 204.925 205.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 820 0.001024 1024 220 500 13104 0.720896 0.687264 8.76579 26.2114 36.4561 36.5347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 680 6.4e-05 512 245 350 143360 26.9203 6.65002 41.719 207.035 282.573 282.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 850 3.2e-05 512 270 300 394240 44.6768 13.3796 99.1808 418.622 576.099 576.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 910 6.4e-05 4096 150 2650 261632 73.158 55.7261 3890.86 1676.39 5696.24 5696.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1210 0.000128 2048 150 4400 142240 17.8485 14.384 1709.04 419.283 2160.66 2160.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1230 0.000128 2048 290 1450 127232 22.8988 14.377 553.708 418.703 1009.81 1009.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 940 6.4e-05 4096 200 7800 249088 121.343 69.3431 11183.9 2019.42 13394.3 13394.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 950 0.000512 2048 200 1800 31304 3.98355 127.402 201.949 333.379 333.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 450 0.001024 4096 160 4600 5376 3.24138 85.3161 104.428 193.038 193.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1680 0.000256 1024 430 1000 66752 4.55888 3.41606 58.3208 104.817 171.217 171.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 820 0.001024 1024 220 500 12992 0.717216 0.687104 5.71843 26.1177 33.3131 33.3923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 680 6.4e-05 512 245 350 129024 27.2066 6.5776 25.0665 202.12 261.222 261.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 850 3.2e-05 512 270 300 387072 44.3156 13.1912 64.9824 413.539 536.271 536.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 910 6.4e-05 4096 150 2650 261632 72.9731 55.6658 2477.02 1675.49 4281.26 4281.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1210 0.000128 2048 150 4400 142016 17.793 14.3519 1079.44 418.626 1530.32 1530.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1230 0.000128 2048 290 1450 127232 22.8294 14.3559 352.905 418.531 808.758 808.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 940 6.4e-05 4096 200 7800 248192 121.243 69.3299 7088.38 2014.96 9294.19 9294.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 950 0.000512 2048 200 1800 31248 3.98234 81.166 201.866 287.057 287.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 450 0.001024 4096 160 4600 5376 3.26032 73.871 104.824 182.006 182.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1680 0.000256 1024 430 1000 66528 4.58682 3.42966 47.6997 104.995 160.809 160.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 820 0.001024 1024 220 500 12768 0.71856 0.686176 4.67098 26.0669 32.2146 32.2914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 680 6.4e-05 512 245 350 129024 27.2726 6.57744 20.6633 202.342 257.104 257.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 850 3.2e-05 512 270 300 387072 45.3592 13.3811 52.9305 418.776 530.689 530.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 910 6.4e-05 4096 150 2650 260736 73.1923 55.7463 2021.59 1674.92 3825.55 3825.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1210 0.000128 2048 150 4400 141792 17.8566 14.3827 880.223 419.065 1331.63 1331.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1230 0.000128 2048 290 1450 126336 22.9817 14.377 285.296 419.084 741.868 741.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 940 6.4e-05 4096 200 7800 248640 121.558 69.2591 5822.45 2015.11 8028.65 8028.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 950 0.000512 2048 200 1800 31080 3.96282 66.5181 201.67 272.195 272.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 450 0.001024 4096 160 4600 5152 3.2256 65.646 103.912 172.836 172.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1680 0.000256 1024 430 1000 65408 4.53696 3.38096 42.5558 103.855 154.428 154.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 820 0.001024 1024 220 500 12992 0.720896 0.690176 4.39859 26.2936 32.1731 32.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 680 6.4e-05 512 245 350 114688 26.6322 6.43331 16.643 192.738 242.689 242.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 850 3.2e-05 512 270 300 372736 43.8742 13.0397 46.0777 404.51 507.745 507.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 910 6.4e-05 4096 150 2650 260736 72.8274 55.5966 1825.14 1675.06 3628.73 3628.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1210 0.000128 2048 150 4400 141568 17.78 14.3283 793.506 419.481 1245.2 1245.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1230 0.000128 2048 290 1450 127232 22.8016 14.3319 262.656 420.062 719.981 720.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 940 6.4e-05 4096 200 7800 247296 121.875 69.4623 5231.7 2022.73 7446.03 7446.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 950 0.000512 2048 200 1800 31136 3.97923 59.9524 201.959 265.933 265.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 450 0.001024 4096 160 4600 5504 3.2528 125.948 104.832 234.089 234.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1680 0.000256 1024 430 1000 66816 4.54826 3.40582 89.9758 104.559 202.591 202.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 820 0.001024 1024 220 500 13184 0.721792 0.690816 8.64502 26.3041 36.4326 36.5115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 680 6.4e-05 512 245 350 139264 27.6235 6.70998 40.6349 208.895 284.109 284.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 850 3.2e-05 512 270 300 393216 44.5811 13.3284 100.535 417.535 576.219 576.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 910 6.4e-05 4096 150 2650 261632 72.9318 55.6032 3861.68 1675.12 5665.45 5665.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1210 0.000128 2048 150 4400 142336 17.7961 14.3626 1655.83 418.983 2107.08 2107.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1230 0.000128 2048 290 1450 127488 22.8463 14.369 549.196 418.991 1005.53 1005.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 940 6.4e-05 4096 200 7800 248832 121.074 69.3108 10895.4 2022.39 13108.5 13108.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 950 0.000512 2048 200 1800 31296 3.98016 125.52 201.849 331.394 331.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 450 0.001024 4096 160 4600 5376 3.24413 0 104.682 107.941 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 450 0.001024 4096 160 4600 5376 3.25632 74.1302 104.955 182.395 182.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1680 0.000256 1024 430 1000 66048 4.55053 3.40483 49.6133 104.499 162.171 162.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 820 0.001024 1024 220 500 12672 0.71744 0.690304 4.78374 26.1636 32.4278 32.5064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 680 6.4e-05 512 245 350 122880 26.9429 6.54131 20.4175 198.219 252.366 252.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 850 3.2e-05 512 270 300 368640 45.8262 13.1299 52.3171 412.571 524.086 524.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 910 6.4e-05 4096 150 2650 261120 72.8827 55.595 2118.31 1674.88 3921.78 3921.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1210 0.000128 2048 150 4400 142080 17.7836 14.3452 885.718 419.091 1337.05 1337.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1230 0.000128 2048 290 1450 125952 22.8334 14.347 298.069 417.125 752.508 752.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 940 6.4e-05 4096 200 7800 247296 121.78 69.4487 5880.29 2022.35 8094.14 8094.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 950 0.000512 2048 200 1800 31104 3.9631 68.9725 201.784 274.766 274.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 450 0.001024 4096 160 4600 5120 3.22835 68.9807 103.828 176.092 176.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1680 0.000256 1024 430 1000 66560 4.56429 3.40992 43.6727 104.845 156.593 156.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 820 0.001024 1024 220 500 12288 0.714496 0.68 4.57933 25.8849 31.9308 32.0054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 680 6.4e-05 512 245 350 98304 29.2187 6.54067 14.8061 198.095 248.905 249.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 850 3.2e-05 512 270 300 393216 44.6289 13.3263 49.4243 417.775 525.396 525.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 910 6.4e-05 4096 150 2650 260096 72.8927 55.5516 1877.84 1671.1 3677.49 3677.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1210 0.000128 2048 150 4400 141312 17.7946 14.334 769.398 419.02 1220.65 1220.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1230 0.000128 2048 290 1450 126976 22.8223 14.3586 265.559 418.254 721.121 721.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 940 6.4e-05 4096 200 7800 247808 121.256 69.1809 5170.28 2018.32 7379.31 7379.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 950 0.000512 2048 200 1800 30976 3.95062 61.5465 204.595 270.137 270.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 450 0.001024 4096 160 4600 5472 3.25872 131.873 104.825 240.012 240.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1680 0.000256 1024 430 1000 67104 4.5736 3.42458 93.0835 104.989 206.175 206.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 820 0.001024 1024 220 500 13248 0.722944 0.690176 9.11136 26.3242 36.9212 36.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 680 6.4e-05 512 245 350 138240 26.8583 6.584 41.5895 204.342 279.617 279.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 850 3.2e-05 512 270 300 387072 44.5116 13.2138 100.364 414.665 572.99 573.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 910 6.4e-05 4096 150 2650 261504 73.156 55.7037 3976.8 1676.44 5782.22 5782.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1210 0.000128 2048 150 4400 142272 17.8401 14.3625 1723.89 419.321 2175.52 2175.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1230 0.000128 2048 290 1450 127296 22.9253 14.4846 560.023 419.332 1016.9 1017.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 940 6.4e-05 4096 200 7800 248832 121.465 69.3702 11420.1 2020.8 13632 13632.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 950 0.000512 2048 200 1800 31320 3.99078 128.845 202.049 334.93 334.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 450 0.001024 4096 160 4600 5328 3.23994 95.2181 104.419 202.93 202.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1680 0.000256 1024 430 1000 66816 4.55853 3.41197 65.8125 104.681 178.566 178.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 820 0.001024 1024 220 500 12960 0.718848 0.688416 6.25574 26.2208 33.9556 34.0317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 680 6.4e-05 512 245 350 129024 26.4243 6.54675 27.8658 198.158 259.242 259.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 850 3.2e-05 512 270 300 368640 45.0468 13.0517 68.0711 408.359 534.768 534.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 910 6.4e-05 4096 150 2650 261504 72.964 55.6709 2826.39 1676.65 4631.79 4631.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1210 0.000128 2048 150 4400 142272 17.8087 14.3708 1229.68 419.411 1681.37 1681.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1230 0.000128 2048 290 1450 126720 22.7953 14.3561 398.239 417.892 853.418 853.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 940 6.4e-05 4096 200 7800 248832 121.168 69.3633 8121.48 2020.68 10333 10333.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 950 0.000512 2048 200 1800 31248 3.98358 91.2849 202.041 297.352 297.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 450 0.001024 4096 160 4600 5184 3.23693 81.0926 104.056 188.44 188.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1680 0.000256 1024 430 1000 66528 4.5793 3.41728 54.2149 104.798 167.11 167.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 820 0.001024 1024 220 500 12528 0.717056 0.680832 5.31459 25.9396 32.7263 32.8068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 680 6.4e-05 512 245 350 138240 26.9139 6.59251 24.8344 204.436 263.016 263.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 850 3.2e-05 512 270 300 359424 46.0097 13.0642 55.3621 408.498 523.178 523.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 910 6.4e-05 4096 150 2650 260928 73.1091 55.7079 2315.46 1675.67 4120.06 4120.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1210 0.000128 2048 150 4400 141696 17.8234 14.3749 1007.23 418.819 1458.35 1458.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1230 0.000128 2048 290 1450 126144 22.9356 14.5268 328.359 418.18 784.143 784.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 940 6.4e-05 4096 200 7800 247104 121.814 69.3732 6656.84 2015.72 8864.03 8864.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 950 0.000512 2048 200 1800 31104 3.96922 75.3964 201.863 281.273 281.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 450 0.001024 4096 160 4600 5184 3.24019 78.0526 104.331 185.678 185.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1680 0.000256 1024 430 1000 65664 4.53837 3.38845 51.7963 104.016 163.839 163.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 820 0.001024 1024 220 500 12672 0.71424 0.688128 4.96845 26.0092 32.451 32.5301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 680 6.4e-05 512 245 350 110592 28.1126 6.53926 19.4758 198.088 252.463 252.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 850 3.2e-05 512 270 300 331776 46.0343 12.8091 48.9027 395.773 503.762 503.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 910 6.4e-05 4096 150 2650 261504 72.8656 55.6062 2200.29 1675.83 4004.7 4004.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1210 0.000128 2048 150 4400 141696 17.7612 14.3404 954.162 417.917 1404.28 1404.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1230 0.000128 2048 290 1450 124416 22.8108 14.3101 305.804 414.839 757.895 758.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 940 6.4e-05 4096 200 7800 246528 121.478 69.2884 6235.49 2017.33 8443.85 8444.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 950 0.000512 2048 200 1800 31104 3.98746 71.3352 201.948 277.318 277.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 450 0.001024 4096 160 4600 5040 3.23789 73.1848 103.956 180.434 180.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1680 0.000256 1024 430 1000 66240 4.59091 3.42547 47.8614 104.893 160.873 160.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 820 0.001024 1024 220 500 12240 0.712448 0.677632 4.48403 25.7249 31.667 31.7437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 680 6.4e-05 512 245 350 92160 27.4496 6.05798 15.0691 185.803 234.624 234.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 850 3.2e-05 512 270 300 368640 44.065 13.0454 49.8153 402.037 509.209 509.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 910 6.4e-05 4096 150 2650 259200 73.2054 55.6605 1993 1670.23 3792.21 3792.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1210 0.000128 2048 150 4400 141120 17.8913 14.389 875.409 418.153 1325.94 1326.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1230 0.000128 2048 290 1450 126720 22.9406 14.401 287.374 418.829 743.679 743.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 940 6.4e-05 4096 200 7800 247680 121.6 69.3211 5755.45 2012.24 7958.89 7959.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 950 0.000512 2048 200 1800 30960 3.96934 65.3607 201.761 271.136 271.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 450 0.001024 4096 160 4600 5440 3.24806 125.97 104.616 233.886 233.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1680 0.000256 1024 430 1000 66880 4.54246 3.41197 89.4653 104.624 202.147 202.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 820 0.001024 1024 220 500 13120 0.71968 0.692032 8.5239 26.2033 36.214 36.2926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 680 6.4e-05 512 245 350 133120 27.6955 6.63072 38.8892 206.231 279.699 279.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 850 3.2e-05 512 270 300 389120 45.2303 13.3763 97.064 419.054 574.972 575.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 910 6.4e-05 4096 150 2650 261760 72.9975 55.6731 3850.75 1675.71 5655.24 5655.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1210 0.000128 2048 150 4400 142080 17.8049 14.3516 1672.55 419.156 2123.97 2124.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1230 0.000128 2048 290 1450 127360 22.8836 14.354 545.797 419.171 1002.34 1002.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 940 6.4e-05 4096 200 7800 248960 121.092 69.3412 11029.8 2016.28 13236.8 13237.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 950 0.000512 2048 200 1800 31280 3.97971 124.79 201.876 330.692 330.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 450 0.001024 4096 160 4600 5280 3.23514 92.0658 104.269 199.623 199.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1680 0.000256 1024 430 1000 66560 4.52861 3.39251 62.4723 104.295 174.796 174.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 820 0.001024 1024 220 500 12800 0.716096 0.686016 5.78688 26.1182 33.3795 33.4545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 680 6.4e-05 512 245 350 122880 28.547 6.61914 25.1509 206.462 267.025 267.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 850 3.2e-05 512 270 300 368640 45.769 13.1315 64.3491 412.598 536.092 536.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 910 6.4e-05 4096 150 2650 261760 72.8674 55.6048 2643.38 1677.62 4449.58 4449.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1210 0.000128 2048 150 4400 141440 17.7327 14.508 1142.96 418.069 1593.38 1593.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1230 0.000128 2048 290 1450 125440 22.805 14.3329 369.334 416.322 822.928 823.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 940 6.4e-05 4096 200 7800 248320 121.585 69.428 7538.98 2022.51 9752.76 9752.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 950 0.000512 2048 200 1800 31200 3.97802 85.6259 201.962 291.61 291.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 450 0.001024 4096 160 4600 5280 3.24445 80.2038 104.698 188.2 188.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1680 0.000256 1024 430 1000 66240 4.56656 3.41619 52.8048 104.829 165.718 165.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 820 0.001024 1024 220 500 12960 0.719072 0.692224 5.09363 26.2261 32.8039 32.8806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 680 6.4e-05 512 245 350 122880 28.6174 6.62918 21.443 206.513 263.448 263.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 850 3.2e-05 512 270 300 368640 45.8264 13.1482 54.822 412.653 526.692 526.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 910 6.4e-05 4096 150 2650 261120 72.9342 55.673 2255.42 1676.34 4060.47 4060.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1210 0.000128 2048 150 4400 141120 17.808 14.3579 965.936 418.238 1416.44 1416.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1230 0.000128 2048 290 1450 126720 22.8321 14.3647 316.842 418.249 772.413 772.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 940 6.4e-05 4096 200 7800 247680 120.995 69.2189 6531.95 2014.73 8737.15 8737.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 950 0.000512 2048 200 1800 30960 3.94566 72.8105 200.485 277.286 277.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 450 0.001024 4096 160 4600 5120 3.23379 75.4661 104.168 182.917 182.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1680 0.000256 1024 430 1000 65280 4.51677 3.37734 47.7801 103.547 159.321 159.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 820 0.001024 1024 220 500 12800 0.724064 0.693248 4.54384 26.3137 32.3437 32.4211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 680 6.4e-05 512 245 350 81920 29.7267 6.44096 13.6807 192.638 242.728 242.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 850 3.2e-05 512 270 300 368640 45.8247 13.1281 50.7373 412.299 522.232 522.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 910 6.4e-05 4096 150 2650 259840 72.8856 55.557 2051.74 1670.17 3850.46 3850.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1210 0.000128 2048 150 4400 140800 17.7266 14.3503 888.707 416.324 1337.21 1337.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1230 0.000128 2048 290 1450 122880 22.781 14.2533 284.096 412.909 734.168 734.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 940 6.4e-05 4096 200 7800 245760 121.154 69.0239 5876.08 2008.26 8074.79 8075.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 950 0.000512 2048 200 1800 31040 3.97997 67.4621 201.86 273.347 273.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 450 0.001024 4096 160 4600 4800 3.1976 71.3211 102.978 177.547 177.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1680 0.000256 1024 430 1000 65600 4.52106 3.38314 46.4884 103.76 158.252 158.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 820 0.001024 1024 220 500 12000 0.702112 0.667328 4.61494 25.3687 31.4246 31.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 680 6.4e-05 512 245 350 102400 30.5559 6.62762 16.2665 206.622 260.315 260.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 850 3.2e-05 512 270 300 358400 46.8268 13.1523 47.5117 412.757 520.484 520.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 910 6.4e-05 4096 150 2650 260800 73.0912 55.6769 1986.06 1677.17 3792.1 3792.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1210 0.000128 2048 150 4400 140800 17.7817 14.3503 850.76 417.802 1300.8 1300.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1230 0.000128 2048 290 1450 124800 22.7156 14.2739 277.716 414.147 728.984 729.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 940 6.4e-05 4096 200 7800 246400 121.422 69.2142 5697.34 2014.5 7902.73 7902.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 950 0.000512 2048 200 1800 30800 3.95571 64.1106 200.482 268.591 268.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 450 0.001024 4096 160 4620 5472 3.27011 106.242 104.824 214.391 214.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1680 0.000256 1024 430 1020 66048 4.57251 3.41984 72.4725 104.864 185.429 185.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 820 0.001024 1024 220 540 13440 0.718848 0.694944 11.4404 26.2647 39.1921 39.2643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 680 6.4e-05 512 245 360 122880 29.1081 6.70982 27.4536 208.884 272.395 272.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 850 3.2e-05 512 270 300 348160 49.0387 13.3288 68.7947 417.541 548.946 549.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 910 6.4e-05 4096 150 2640 262144 72.8868 55.6052 3249.38 1675.73 5053.71 5053.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1210 0.000128 2048 150 4440 142208 17.779 14.3309 1351.63 418.929 1802.78 1802.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1230 0.000128 2048 290 1500 128256 22.7509 14.3396 447.292 418.939 903.453 903.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 940 6.4e-05 4096 200 7800 249344 120.817 69.2264 8919.7 2024.34 11134.4 11134.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 950 0.000512 2048 200 1800 31360 3.98579 100.739 201.948 306.718 306.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 450 0.001024 4096 160 4620 5440 3.26768 75.5569 104.937 183.815 183.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1680 0.000256 1024 430 1020 65792 4.56707 3.40851 48.0271 104.682 160.79 160.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 820 0.001024 1024 220 540 13440 0.723264 0.695328 11.3927 26.3368 39.215 39.2901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 680 6.4e-05 512 245 360 122880 29.1205 6.70758 18.5524 209.146 263.767 263.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 850 3.2e-05 512 270 300 344064 49.6329 13.3298 92.435 418.024 573.66 573.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 910 6.4e-05 4096 150 2640 261888 72.9075 55.593 2240.08 1677.12 4045.8 4045.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1210 0.000128 2048 150 4440 142080 17.8071 14.3872 884.361 419.471 1336.13 1336.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1230 0.000128 2048 290 1500 128000 22.8054 14.3475 293.547 419.495 750.324 750.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 940 6.4e-05 4096 200 7800 249344 120.938 69.245 5821.47 2015.74 8027.65 8027.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 950 0.000512 2048 200 1800 31296 3.9768 65.6241 201.968 271.612 271.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 450 0.001024 4096 160 4620 5376 3.26035 63.9058 104.672 171.893 171.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1680 0.000256 1024 430 1020 65664 4.57376 3.41018 39.1403 104.794 152.022 152.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 820 0.001024 1024 220 540 13248 0.720896 0.692224 11.267 26.2687 39.0213 39.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 680 6.4e-05 512 245 360 110592 29.7909 6.61914 32.7579 206.221 275.631 275.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 850 3.2e-05 512 270 300 331776 49.7162 13.1258 88.6948 412.162 563.945 564.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 910 6.4e-05 4096 150 2640 261888 72.8176 55.598 1882.05 1674.99 3685.58 3685.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1210 0.000128 2048 150 4440 141696 17.7791 14.3933 718.361 418.476 1169.11 1169.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1230 0.000128 2048 290 1500 127488 22.7728 14.3486 237.857 418.5 693.606 693.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 940 6.4e-05 4096 200 7800 248832 120.905 69.1897 4705.63 2014.8 6910.8 6911.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 950 0.000512 2048 200 1800 31296 3.98541 53.9922 201.957 259.978 260.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 450 0.001024 4096 160 4620 5376 3.26694 57.4997 104.921 165.743 165.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1680 0.000256 1024 430 1020 65536 4.57104 3.40957 33.7562 104.741 146.581 146.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 820 0.001024 1024 220 540 13056 0.713152 0.688128 11.0532 26.0707 38.5972 38.6748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 680 6.4e-05 512 245 360 114688 29.9667 6.70781 34.0667 209.136 280.119 280.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 850 3.2e-05 512 270 300 344064 49.6764 13.3304 91.5306 417.966 572.743 572.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 910 6.4e-05 4096 150 2640 261632 72.9333 55.5889 1670.08 1677.07 3475.78 3475.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1210 0.000128 2048 150 4440 141312 17.7758 14.3454 619.109 418.172 1069.5 1069.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1230 0.000128 2048 290 1500 126976 22.7883 14.3292 205.042 418.197 660.49 660.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 940 6.4e-05 4096 200 7800 248832 121.204 69.3224 4079.06 2018.67 6288.52 6288.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 950 0.000512 2048 200 1800 31232 3.97517 46.3925 201.95 252.362 252.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 450 0.001024 4096 160 4620 5440 3.26413 134.591 104.734 242.641 242.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1680 0.000256 1024 430 1020 66080 4.59338 3.42547 101.805 104.909 214.833 214.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 820 0.001024 1024 220 540 13360 0.720992 0.690176 9.95613 26.2615 37.7021 37.7774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 680 6.4e-05 512 245 360 122880 29.3534 6.7336 37.4981 209.657 283.486 283.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 850 3.2e-05 512 270 300 353280 48.867 13.3776 94.5124 419.058 576.053 576.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 910 6.4e-05 4096 150 2640 262080 73.1667 55.6959 4239.79 1675.71 6044.47 6044.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1210 0.000128 2048 150 4440 142240 17.869 14.3667 1870.32 419.088 2321.74 2321.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1230 0.000128 2048 290 1500 128320 22.8646 14.3839 620.065 419.107 1076.55 1076.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 940 6.4e-05 4096 200 7800 249280 121.259 69.3267 12251.1 2019.09 14461 14461.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 950 0.000512 2048 200 1800 31360 3.98422 139.541 202.003 345.571 345.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 450 0.001024 4096 160 4620 5360 3.25744 89.5217 104.573 197.405 197.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1680 0.000256 1024 430 1020 65600 4.56326 3.40733 62.9997 104.591 175.664 175.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 820 0.001024 1024 220 540 13280 0.718752 0.690144 6.18931 26.2194 33.8886 33.9655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 680 6.4e-05 512 245 360 112640 29.5366 6.62627 22.238 206.353 264.998 265.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 850 3.2e-05 512 270 300 348160 49.2348 13.3755 59.7171 419.297 541.864 542.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 910 6.4e-05 4096 150 2640 262080 72.9448 55.6683 2640.37 1676.76 4445.85 4445.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1210 0.000128 2048 150 4440 142080 17.8073 14.4351 1159 419.404 1610.75 1610.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1230 0.000128 2048 290 1500 128000 22.8023 14.3626 384.012 419.43 840.74 840.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 940 6.4e-05 4096 200 7800 248960 121.077 69.3247 7576.3 2017.52 9784.49 9784.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 950 0.000512 2048 200 1800 31280 3.9847 86.1588 201.946 292.134 292.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 450 0.001024 4096 160 4620 5280 3.25146 75.2063 104.288 182.797 182.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1680 0.000256 1024 430 1020 65760 4.57741 3.41517 51.5959 104.573 164.26 164.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 820 0.001024 1024 220 540 12960 0.716672 0.683776 5.13843 26.0445 32.653 32.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 680 6.4e-05 512 245 360 107520 30.1134 6.63744 17.7991 206.237 261.026 261.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 850 3.2e-05 512 270 300 337920 48.9839 13.1684 48.098 412.179 522.669 522.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 910 6.4e-05 4096 150 2640 261600 73.1214 55.722 2148 1674.11 3951.06 3951.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1210 0.000128 2048 150 4440 142080 17.8438 14.3746 942.971 418.802 1394.1 1394.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1230 0.000128 2048 290 1500 127680 22.8157 14.3853 311.591 417.519 766.445 766.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 940 6.4e-05 4096 200 7800 248640 121.405 69.3185 6193.45 2014.75 8399.18 8399.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 950 0.000512 2048 200 1800 31200 3.96323 70.2864 201.758 276.05 276.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 450 0.001024 4096 160 4620 5280 3.25427 67.0313 104.498 174.838 174.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1680 0.000256 1024 430 1020 65280 4.54637 3.39574 43.1348 104.194 155.369 155.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 820 0.001024 1024 220 540 13120 0.715872 0.68608 15.3412 26.0957 42.9077 42.9863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 680 6.4e-05 512 245 360 102400 30.4844 6.61552 14.556 206.262 258.158 258.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 850 3.2e-05 512 270 300 327680 49.7324 13.1418 109.775 412.205 585.094 585.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 910 6.4e-05 4096 150 2640 261760 72.8341 55.5987 2207.59 1676.01 4012.14 4012.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1210 0.000128 2048 150 4440 141440 17.7271 14.3503 801.84 417.627 1251.65 1251.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1230 0.000128 2048 290 1500 126720 22.71 14.3174 264.649 415.92 717.728 717.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 940 6.4e-05 4096 200 7800 248320 121.575 69.4434 5245.68 2022.19 7459.16 7459.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 950 0.000512 2048 200 1800 31200 3.97926 60.2881 201.865 266.174 266.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 450 0.001024 4096 160 4620 5424 3.26246 126.337 104.745 234.396 234.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1680 0.000256 1024 430 1020 65856 4.57222 3.41072 92.961 104.81 205.859 205.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 820 0.001024 1024 220 540 13344 0.719776 0.689152 9.19984 26.2204 36.901 36.9772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 680 6.4e-05 512 245 360 116736 29.2183 6.62624 32.6493 206.337 275.079 275.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 850 3.2e-05 512 270 300 344064 49.1048 13.2959 84.0547 416.546 563.248 563.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 910 6.4e-05 4096 150 2640 262080 72.9764 55.6599 3893.7 1676.98 5699.43 5699.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1210 0.000128 2048 150 4440 142080 17.8026 14.3503 1714.95 419.161 2166.37 2166.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1230 0.000128 2048 290 1500 127872 22.7676 14.3483 566.591 418.662 1022.51 1022.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 940 6.4e-05 4096 200 7800 249216 120.892 69.2848 11215.2 2014.52 13420.2 13420.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 950 0.000512 2048 200 1800 31344 3.98211 127.747 202.037 333.812 333.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 450 0.001024 4096 160 4620 5376 3.2601 85.7536 104.769 193.835 193.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1680 0.000256 1024 430 1020 65664 4.56515 3.40992 58.6609 104.898 171.636 171.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 820 0.001024 1024 220 540 13248 0.720096 0.692224 6.05005 26.2941 33.8288 33.9045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 680 6.4e-05 512 245 360 110592 29.7058 6.61901 20.801 206.421 263.791 263.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 850 3.2e-05 512 270 300 331776 49.4218 13.1282 54.4562 412.548 529.795 529.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 910 6.4e-05 4096 150 2640 261888 72.7951 55.5991 2441.92 1676.6 4247.02 4247.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1210 0.000128 2048 150 4440 141696 17.7772 14.465 1071.63 419.609 1523.58 1523.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1230 0.000128 2048 290 1500 127488 22.7698 14.3313 355.325 418.898 811.452 811.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 940 6.4e-05 4096 200 7800 248832 120.839 69.2317 7020.4 2013.47 9224.2 9224.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 950 0.000512 2048 200 1800 31296 3.98806 80.3703 202.052 286.456 286.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 450 0.001024 4096 160 4620 5328 3.25888 72.2002 104.666 180.178 180.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1680 0.000256 1024 430 1020 65664 4.56202 3.40992 48.0445 104.597 160.713 160.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 820 0.001024 1024 220 540 13248 0.717344 0.68704 5.05568 26.2021 32.7339 32.8094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 680 6.4e-05 512 245 360 92160 29.8362 6.54541 14.4543 198.005 249.083 249.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 850 3.2e-05 512 270 300 331776 48.6641 13.0498 44.201 408.057 514.207 514.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 910 6.4e-05 4096 150 2640 261504 72.9129 55.65 2002.59 1675.15 3806.41 3806.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1210 0.000128 2048 150 4440 141696 17.8278 14.3727 876.91 419.105 1328.32 1328.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1230 0.000128 2048 290 1500 126720 22.7818 14.411 288.585 417.572 743.48 743.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 940 6.4e-05 4096 200 7800 248832 121.203 69.3754 5788.61 2016.11 7995.58 7995.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 950 0.000512 2048 200 1800 31248 3.98541 66.0417 201.95 272.02 272.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 450 0.001024 4096 160 4620 5184 3.24864 64.6404 104.155 172.095 172.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1680 0.000256 1024 430 1020 65280 4.56896 3.40378 42.6589 104.408 155.14 155.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 820 0.001024 1024 220 540 13056 0.719968 0.68624 4.08218 26.1415 31.7012 31.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 680 6.4e-05 512 245 360 98304 29.2418 6.5401 13.9486 198.047 248.015 248.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 850 3.2e-05 512 270 300 319488 50.3942 13.1267 38.5103 412.227 514.498 514.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 910 6.4e-05 4096 150 2640 261120 72.9085 55.5991 1806.29 1673.47 3608.37 3608.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1210 0.000128 2048 150 4440 141312 17.7918 14.4056 789.45 418.737 1240.49 1240.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1230 0.000128 2048 290 1500 125952 22.8374 14.3674 259.546 416.702 713.585 713.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 940 6.4e-05 4096 200 7800 248832 120.993 69.2025 5215.75 2013.53 7419.75 7420
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 950 0.000512 2048 200 1800 31104 3.96275 58.9947 201.703 264.704 264.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 450 0.001024 4096 160 4620 5040 3.22998 59.2455 103.653 166.18 166.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1680 0.000256 1024 430 1020 65280 4.58787 3.41248 37.0207 104.748 149.874 149.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 820 0.001024 1024 220 540 12960 0.718848 0.689184 3.90099 26.2043 31.5845 31.6592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 680 6.4e-05 512 245 360 92160 31.416 6.62442 11.7957 206.344 256.424 256.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 850 3.2e-05 512 270 300 337920 48.9197 13.1418 34.9465 412.312 509.563 509.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 910 6.4e-05 4096 150 2640 261120 72.9661 55.6825 1566.9 1674.98 3370.64 3370.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1210 0.000128 2048 150 4440 141120 17.7977 14.3516 684.944 418.011 1135.21 1135.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1230 0.000128 2048 290 1500 126720 22.8229 14.5441 227.893 417.904 683.291 683.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 940 6.4e-05 4096 200 7800 247680 121.033 69.2127 4508.8 2011.15 6710.46 6710.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 950 0.000512 2048 200 1800 30960 3.9487 51.1531 204.616 259.76 259.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 450 0.001024 4096 160 4620 5432 3.26243 121.317 104.857 229.49 229.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1680 0.000256 1024 430 1020 65856 4.59082 3.4191 88.5872 104.857 201.554 201.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 820 0.001024 1024 220 540 13328 0.72016 0.688128 8.80426 26.2179 36.502 36.5732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 680 6.4e-05 512 245 360 114688 29.5196 6.64653 31.8428 207.076 275.327 275.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 850 3.2e-05 512 270 300 351232 48.9319 13.3734 85.2164 418.724 566.481 566.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 910 6.4e-05 4096 150 2640 261856 73.1777 55.7076 3721.98 1676.76 5527.73 5527.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1210 0.000128 2048 150 4440 142240 17.8598 14.4343 1636.24 419.387 2088.03 2088.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1230 0.000128 2048 290 1500 128128 22.8426 14.3681 542.075 418.793 998.207 998.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 940 6.4e-05 4096 200 7800 249088 121.299 69.3844 10708.3 2020.03 12919.3 12919.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 950 0.000512 2048 200 1800 31304 3.97862 121.068 201.962 327.053 327.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 450 0.001024 4096 160 4620 5376 3.26246 83.2389 104.756 191.311 191.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1680 0.000256 1024 430 1020 65856 4.57706 3.41594 56.5736 104.822 169.489 169.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 820 0.001024 1024 220 540 13216 0.716576 0.6864 5.63664 26.1175 33.2284 33.3065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 680 6.4e-05 512 245 360 100352 29.9287 6.57408 18.2576 202.117 257.121 257.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 850 3.2e-05 512 270 300 344064 48.5522 13.1871 53.896 413.56 529.429 529.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 910 6.4e-05 4096 150 2640 261632 72.9869 55.6524 2359.41 1675.45 4163.61 4163.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1210 0.000128 2048 150 4440 142016 17.7946 14.3596 1035.04 418.64 1485.93 1486.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1230 0.000128 2048 290 1500 128128 22.752 14.3557 344.262 418.551 800.047 800.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 940 6.4e-05 4096 200 7800 248192 121.245 69.324 6755.63 2016.42 8962.88 8963.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 950 0.000512 2048 200 1800 31248 3.98336 77.5664 201.867 283.46 283.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 450 0.001024 4096 160 4620 5208 3.24614 70.7441 104.238 178.282 178.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1680 0.000256 1024 430 1020 65856 4.59507 3.43056 47.507 104.982 160.619 160.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 820 0.001024 1024 220 540 13104 0.7168 0.68672 5.11334 26.0658 32.6519 32.7273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 680 6.4e-05 512 245 360 107520 29.2737 6.57613 16.7839 202.322 255.203 255.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 850 3.2e-05 512 270 300 344064 49.6091 13.3724 45.8618 418.736 527.817 528.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 910 6.4e-05 4096 150 2640 261408 73.167 55.7218 1977.67 1674.72 3781.39 3781.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1210 0.000128 2048 150 4440 141792 17.8477 14.3719 864.949 419.02 1316.3 1316.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1230 0.000128 2048 290 1500 127680 22.8461 14.3671 287.99 419.039 744.378 744.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 940 6.4e-05 4096 200 7800 248640 121.513 69.2657 5709.67 2014.87 7915.59 7915.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 950 0.000512 2048 200 1800 31080 3.9519 64.999 201.665 270.658 270.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 450 0.001024 4096 160 4620 5152 3.24608 65.1575 104.256 172.712 172.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1680 0.000256 1024 430 1020 64512 4.53622 3.3833 40.9597 103.864 152.842 152.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 820 0.001024 1024 220 540 12992 0.722944 0.693248 4.08083 26.2958 31.8668 31.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 680 6.4e-05 512 245 360 86016 29.3304 6.43638 12.2268 192.759 240.998 241.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 850 3.2e-05 512 270 300 315392 49.3993 13.035 36.3691 404.392 503.437 503.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 910 6.4e-05 4096 150 2640 260736 72.851 55.6006 1738.13 1675.22 3541.91 3542.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1210 0.000128 2048 150 4440 141568 17.764 14.3357 763.057 419.254 1214.52 1214.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1230 0.000128 2048 290 1500 127232 22.7961 14.3308 253.586 419.227 710.073 710.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 940 6.4e-05 4096 200 7800 247296 121.92 69.4552 4988.16 2023.95 7203.75 7204.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 950 0.000512 2048 200 1800 31136 3.98448 57.1453 201.96 263.134 263.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 450 0.001024 4096 160 4620 5040 3.24163 57.2745 103.951 164.519 164.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1680 0.000256 1024 430 1020 64960 4.56653 3.39763 36.7557 104.245 149.068 149.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 820 0.001024 1024 220 540 12880 0.717152 0.688448 4.06106 26.0691 31.6079 31.6846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 680 6.4e-05 512 245 360 71680 30.7436 6.4471 9.26643 192.801 239.508 239.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 850 3.2e-05 512 270 300 322560 49.6702 13.0774 33.4858 409.249 505.726 505.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 910 6.4e-05 4096 150 2640 260960 73.1686 55.7094 1536.16 1673.16 3338.3 3338.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1210 0.000128 2048 150 4440 141120 17.8933 14.3666 673.555 418.794 1124.71 1124.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1230 0.000128 2048 290 1500 125440 22.9009 14.3868 221.755 415.789 674.967 675.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 940 6.4e-05 4096 200 7800 246400 122.66 69.5931 4394.85 2025.51 6612.88 6613.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 950 0.000512 2048 200 1800 31080 3.98131 50.5839 201.973 256.582 256.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 450 0.001024 4096 160 4620 5440 3.26451 116.627 104.921 224.865 224.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1680 0.000256 1024 430 1020 65792 4.55955 3.4089 83.9597 104.661 196.686 196.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 820 0.001024 1024 220 540 13440 0.720896 0.693632 8.49962 26.3323 36.3164 36.3927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 680 6.4e-05 512 245 360 122880 29.1256 6.70886 32.8262 209.104 278.005 278.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 850 3.2e-05 512 270 300 344064 49.3852 13.3278 80.2708 417.948 561.172 561.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 910 6.4e-05 4096 150 2640 261888 72.923 55.5909 3530.3 1676.79 5335.71 5335.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1210 0.000128 2048 150 4440 142080 17.8166 14.3648 1511.17 419.402 1962.85 1962.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1230 0.000128 2048 290 1500 128000 22.7932 14.4036 515.973 419.459 972.76 972.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 940 6.4e-05 4096 200 7800 249344 120.84 69.2409 9946.57 2020.43 12157.3 12157.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 950 0.000512 2048 200 1800 31296 3.97802 115.327 201.949 321.295 321.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 450 0.001024 4096 160 4620 5376 3.26656 82.6614 104.925 190.904 190.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1680 0.000256 1024 430 1020 65536 4.57014 3.40874 56.3937 104.745 169.215 169.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 820 0.001024 1024 220 540 13056 0.716064 0.68608 5.77821 26.0709 33.3208 33.3949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 680 6.4e-05 512 245 360 114688 29.898 6.70768 21.0309 209.143 267.025 267.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 850 3.2e-05 512 270 300 344064 49.3973 13.3311 53.9354 417.98 534.88 535.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 910 6.4e-05 4096 150 2640 261632 72.9462 55.595 2415.65 1677.1 4221.39 4221.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1210 0.000128 2048 150 4440 141312 17.774 14.3408 1000.34 418.187 1450.75 1450.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1230 0.000128 2048 290 1500 126976 22.8023 14.3328 348.021 418.199 803.488 803.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 940 6.4e-05 4096 200 7800 248832 121.181 69.3261 6692.57 2018.89 8902.22 8902.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 950 0.000512 2048 200 1800 31232 3.97946 78.6648 201.949 284.636 284.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 450 0.001024 4096 160 4620 5184 3.24534 71.4234 104.252 178.971 179.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1680 0.000256 1024 430 1020 65280 4.56323 3.40374 46.6934 104.509 159.268 159.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 820 0.001024 1024 220 540 13056 0.720896 0.688896 4.51974 26.1631 32.1621 32.2378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 680 6.4e-05 512 245 360 98304 29.2211 6.53686 15.3643 198.237 249.598 249.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 850 3.2e-05 512 270 300 319488 50.3949 13.1276 42.4164 412.621 518.801 518.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 910 6.4e-05 4096 150 2640 261120 72.9129 55.5973 1993.49 1675.05 3797.15 3797.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1210 0.000128 2048 150 4440 141312 17.7979 14.3415 825.838 419.136 1277.22 1277.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1230 0.000128 2048 290 1500 125952 22.8341 14.3845 284.999 417.099 739.445 739.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 940 6.4e-05 4096 200 7800 248832 120.983 69.2179 5560.08 2015.53 7766.07 7766.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 950 0.000512 2048 200 1800 31104 3.9648 65.3832 201.797 271.19 271.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 450 0.001024 4096 160 4620 5120 3.25158 65.5322 104.172 173.008 173.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1680 0.000256 1024 430 1020 65536 4.57901 3.40995 43.6658 104.855 156.61 156.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 820 0.001024 1024 220 540 12800 0.714752 0.681888 4.42032 25.8885 31.7782 31.8543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 680 6.4e-05 512 245 360 98304 29.2335 6.53107 14.6774 198.117 248.805 248.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 850 3.2e-05 512 270 300 327680 50.6954 13.3302 40.2649 417.823 522.346 522.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 910 6.4e-05 4096 150 2640 260096 72.8715 55.55 1837.17 1671.3 3637 3637.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1210 0.000128 2048 150 4440 141312 17.8019 14.3884 742.619 418.28 1193.19 1193.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1230 0.000128 2048 290 1500 126976 22.8244 14.3579 265.37 418.307 720.99 721.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 940 6.4e-05 4096 200 7800 247808 121.196 69.1682 5011.68 2013.47 7215.78 7216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 950 0.000512 2048 200 1800 30976 3.94854 60.128 201.544 265.661 265.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 450 0.001024 4096 160 4620 5120 3.25437 62.081 104.583 169.972 170.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1680 0.000256 1024 430 1020 64000 4.5439 3.3744 38.4166 103.638 150.078 150.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 820 0.001024 1024 220 540 12800 0.724704 0.692224 4.33763 26.335 32.1581 32.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 680 6.4e-05 512 245 360 81920 29.7547 6.44096 11.3855 192.803 240.637 240.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 850 3.2e-05 512 270 300 327680 49.7504 13.1258 37.1146 412.661 512.897 513.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 910 6.4e-05 4096 150 2640 259840 72.8415 55.5383 1674.31 1671.43 3474.23 3474.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1210 0.000128 2048 150 4440 140800 17.739 14.3653 680.874 416.682 1129.77 1129.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1230 0.000128 2048 290 1500 125440 22.6058 14.252 242.972 413.259 693.22 693.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 940 6.4e-05 4096 200 7800 245760 121.135 69.0735 4544.06 2010.15 6744.68 6744.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 950 0.000512 2048 200 1800 31040 3.98541 54.8755 201.951 260.855 260.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 450 0.001024 4096 160 4608 5504 3.26707 105.08 104.803 213.204 213.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1680 0.000256 1024 430 1024 66944 4.55728 3.41616 72.8419 104.861 185.776 185.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 820 0.001024 1024 220 512 13504 0.717856 0.694272 10.7186 26.2648 38.4665 38.5413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 680 6.4e-05 512 245 320 122880 29.0884 6.7072 25.5033 208.886 270.424 270.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 850 3.2e-05 512 270 320 344064 49.3594 13.3286 71.3822 417.538 551.846 552.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 910 6.4e-05 4096 150 2624 262528 72.8439 55.5862 3181.73 1675.73 4985.99 4986.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1210 0.000128 2048 150 4416 142336 17.7745 14.3858 1331.47 418.926 1782.66 1782.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1230 0.000128 2048 290 1472 127232 22.8535 14.4156 438.209 418.938 894.547 894.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 940 6.4e-05 4096 200 7808 249088 120.877 69.2457 8786.65 2016.84 10993.9 10994.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 950 0.000512 2048 200 1792 31392 3.9711 98.8487 201.936 304.802 304.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 450 0.001024 4096 160 4608 5440 3.2601 73.8373 104.624 181.774 181.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1680 0.000256 1024 430 1024 66560 4.55162 3.40448 46.8944 104.561 159.511 159.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 820 0.001024 1024 220 512 13440 0.722944 0.694272 10.6284 26.3084 38.4239 38.4987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 680 6.4e-05 512 245 320 122880 29.1287 6.7063 16.9641 208.901 261.936 262.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 850 3.2e-05 512 270 320 344064 49.6605 13.3263 96.0889 417.548 576.864 577.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 910 6.4e-05 4096 150 2624 262400 72.8872 55.5954 2160.29 1675.17 3964.05 3964.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1210 0.000128 2048 150 4416 142336 17.7998 14.3441 854.426 418.997 1305.66 1305.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1230 0.000128 2048 290 1472 126976 22.9111 14.338 281.691 419.004 738.076 738.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 940 6.4e-05 4096 200 7808 248832 121.279 69.2879 5627.11 2018.62 7836.56 7836.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 950 0.000512 2048 200 1792 31360 3.97482 63.5515 201.943 269.513 269.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 450 0.001024 4096 160 4608 5376 3.25494 63.9468 104.48 171.735 171.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1680 0.000256 1024 430 1024 66816 4.55261 3.41187 38.9738 104.797 151.837 151.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 820 0.001024 1024 220 512 13440 0.721408 0.692288 10.6528 26.2706 38.4079 38.4827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 680 6.4e-05 512 245 320 110592 29.7499 6.62288 28.9795 206.221 271.818 271.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 850 3.2e-05 512 270 320 331776 49.7149 13.1206 92.1716 412.166 567.414 567.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 910 6.4e-05 4096 150 2624 262272 72.79 55.607 1843.96 1675 3647.47 3647.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1210 0.000128 2048 150 4416 142080 17.7616 14.3393 708.336 418.484 1159.03 1159.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1230 0.000128 2048 290 1472 126720 22.8266 14.3356 233.698 418.505 689.496 689.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 940 6.4e-05 4096 200 7808 248064 121.162 69.2979 4637.64 2015.55 6843.92 6844.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 950 0.000512 2048 200 1792 31296 3.97738 52.8279 204.34 261.188 261.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 450 0.001024 4096 160 4608 5376 3.25878 56.555 104.651 164.519 164.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1680 0.000256 1024 430 1024 66560 4.55834 3.41149 33.6488 104.674 146.392 146.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 820 0.001024 1024 220 512 13056 0.715776 0.68608 10.2918 26.0571 37.821 37.9016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 680 6.4e-05 512 245 320 114688 29.924 6.70829 29.8804 208.999 275.75 275.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 850 3.2e-05 512 270 320 344064 49.686 13.3263 94.2409 417.688 575.179 575.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 910 6.4e-05 4096 150 2624 262144 72.9615 55.6072 1637.83 1675.91 3442.42 3442.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1210 0.000128 2048 150 4416 141824 17.7699 14.4794 610.719 417.935 1061.01 1061.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1230 0.000128 2048 290 1472 125952 22.8944 14.3341 201.279 417.965 656.607 656.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 940 6.4e-05 4096 200 7808 248832 121.206 69.3452 4011.47 2017.52 6219.82 6220.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 950 0.000512 2048 200 1792 31232 3.96902 45.3489 201.779 251.142 251.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 450 0.001024 4096 160 4608 5480 3.26618 132.557 104.759 240.634 240.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1680 0.000256 1024 430 1024 67040 4.58102 3.4263 99.6217 104.909 212.639 212.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 820 0.001024 1024 220 512 13520 0.722944 0.693536 9.20278 26.2622 36.9542 37.0316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 680 6.4e-05 512 245 320 122880 29.3406 6.73392 33.7238 209.655 279.701 279.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 850 3.2e-05 512 270 320 343040 49.7291 13.3832 93.3865 419.045 575.782 575.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 910 6.4e-05 4096 150 2624 262400 73.1047 55.7166 4070.69 1675.66 5875.28 5875.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1210 0.000128 2048 150 4416 142400 17.8489 14.3789 1795.72 419.074 2247.12 2247.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1230 0.000128 2048 290 1472 127360 22.9409 14.3975 592.224 419.084 1048.78 1048.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 940 6.4e-05 4096 200 7808 248960 121.436 69.3662 11778.1 2016.11 13985.3 13985.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 950 0.000512 2048 200 1792 31400 3.98272 133.86 202.113 340.001 340.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 450 0.001024 4096 160 4608 5440 3.26506 88.1725 104.737 196.229 196.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1680 0.000256 1024 430 1024 66560 4.55894 3.40374 60.9317 104.521 173.518 173.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 820 0.001024 1024 220 512 13440 0.722656 0.689856 5.77795 26.2047 33.4701 33.5503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 680 6.4e-05 512 245 320 112640 29.5447 6.62733 20.0152 206.215 262.651 262.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 850 3.2e-05 512 270 320 337920 50.0682 13.3778 59.2673 419.022 541.984 542.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 910 6.4e-05 4096 150 2624 262400 72.9276 55.6872 2474.97 1675.59 4279.29 4279.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1210 0.000128 2048 150 4416 142400 17.8258 14.3658 1094.17 419.193 1545.66 1545.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1230 0.000128 2048 290 1472 127360 22.8708 14.4916 361.418 419.142 818.052 818.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 940 6.4e-05 4096 200 7808 248960 121.095 69.3261 7133.79 2016.19 9340.68 9340.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 950 0.000512 2048 200 1792 31360 3.99027 81.6904 201.992 287.718 287.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 450 0.001024 4096 160 4608 5400 3.26198 74.7336 104.834 182.881 182.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1680 0.000256 1024 430 1024 66720 4.5688 3.41418 50.2792 104.677 163.038 163.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 820 0.001024 1024 220 512 13200 0.718976 0.685408 4.65434 26.0708 32.1998 32.2742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 680 6.4e-05 512 245 320 107520 30.1001 6.6361 15.7724 206.435 259.188 259.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 850 3.2e-05 512 270 320 322560 50.2412 13.1624 46.2906 412.575 522.509 522.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 910 6.4e-05 4096 150 2624 262080 73.0848 55.7036 2048.71 1675.71 3853.31 3853.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1210 0.000128 2048 150 4416 142080 17.845 14.3503 901.021 419.705 1353.02 1353.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1230 0.000128 2048 290 1472 126720 22.8871 14.4593 296.75 417.927 752.152 752.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 940 6.4e-05 4096 200 7808 248640 121.728 69.3335 5914.08 2020.32 8125.73 8125.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 950 0.000512 2048 200 1792 31320 3.98541 66.943 202.082 273.054 273.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 450 0.001024 4096 160 4608 5280 3.25366 64.8231 104.32 172.45 172.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1680 0.000256 1024 430 1024 65920 4.54144 3.3977 42.8897 104.212 155.143 155.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 820 0.001024 1024 220 512 13120 0.716416 0.684576 14.0508 26.1014 41.6251 41.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 680 6.4e-05 512 245 320 102400 30.5009 6.616 13.4339 206.304 257.099 257.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 850 3.2e-05 512 270 320 327680 49.6597 13.13 41.208 412.263 516.505 516.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 910 6.4e-05 4096 150 2624 262400 72.8165 55.5885 2105.17 1676.38 3910.06 3910.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1210 0.000128 2048 150 4416 141440 17.7311 14.3553 769.421 417.797 1219.41 1219.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1230 0.000128 2048 290 1472 125440 22.7931 14.3626 252.545 415.986 705.816 705.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 940 6.4e-05 4096 200 7808 248320 121.546 69.4306 5071.71 2020.65 7283.61 7283.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 950 0.000512 2048 200 1792 31200 3.96314 57.8859 201.791 263.684 263.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 450 0.001024 4096 160 4608 5200 3.24755 59.433 104.107 166.839 166.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1680 0.000256 1024 430 1024 66400 4.56282 3.41072 39.4249 104.478 151.975 152.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 820 0.001024 1024 220 512 13200 0.718816 0.688416 15.6998 26.1507 43.33 43.4036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 680 6.4e-05 512 245 320 102400 30.5711 6.63046 12.1655 206.318 255.923 256.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 850 3.2e-05 512 270 320 332800 49.4663 13.1604 126.857 412.295 602.013 602.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 910 6.4e-05 4096 150 2624 261600 73.0952 55.6941 1972.17 1674.81 3775.88 3775.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1210 0.000128 2048 150 4416 141600 17.8611 14.3626 706.179 419.164 1157.67 1157.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1230 0.000128 2048 290 1472 126400 22.9057 14.35 233.855 416.958 688.198 688.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 940 6.4e-05 4096 200 7808 248000 122.147 69.4607 4643.65 2019.43 6854.95 6855.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 950 0.000512 2048 200 1792 31200 3.97782 53.0493 201.895 258.966 259.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 450 0.001024 4096 160 4608 5472 3.26294 123.704 104.734 231.754 231.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1680 0.000256 1024 430 1024 66816 4.55562 3.41165 91.602 104.734 204.403 204.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 820 0.001024 1024 220 512 13440 0.719104 0.689248 8.58342 26.202 36.2639 36.3419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 680 6.4e-05 512 245 320 116736 29.1914 6.62208 29.6759 206.197 271.928 272.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 850 3.2e-05 512 270 320 337920 49.5444 13.2996 84.7268 416.246 564.057 564.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 910 6.4e-05 4096 150 2624 262464 72.9238 55.6623 3745.19 1676.05 5549.92 5550.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1210 0.000128 2048 150 4416 142272 17.7911 14.4548 1655.44 418.863 2106.66 2106.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1230 0.000128 2048 290 1472 127104 22.8269 14.3565 544.937 418.368 1000.62 1000.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 940 6.4e-05 4096 200 7808 248832 120.996 69.2948 10820.7 2015.19 13026.5 13026.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 950 0.000512 2048 200 1792 31392 3.98746 123.21 201.988 329.228 329.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 450 0.001024 4096 160 4608 5376 3.25632 78.1563 104.477 185.94 186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1680 0.000256 1024 430 1024 66816 4.55146 3.41168 57.4412 104.801 170.303 170.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 820 0.001024 1024 220 512 13440 0.719968 0.692384 5.6481 26.2715 33.4015 33.4794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 680 6.4e-05 512 245 320 110592 29.689 6.6192 18.9788 206.223 261.757 261.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 850 3.2e-05 512 270 320 331776 49.4133 13.1236 56.0175 412.165 530.961 531.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 910 6.4e-05 4096 150 2624 262272 72.7822 55.5923 2340.97 1675 4144.44 4144.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1210 0.000128 2048 150 4416 142080 17.7603 14.3375 1033.11 418.585 1483.9 1484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1230 0.000128 2048 290 1472 126720 22.8255 14.4112 341.727 418.489 797.577 797.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 940 6.4e-05 4096 200 7808 248064 121.177 69.2888 6761.95 2015.69 8968.38 8968.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 950 0.000512 2048 200 1792 31296 3.97565 77.2931 201.862 283.176 283.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 450 0.001024 4096 160 4608 5328 3.25632 71.5033 104.553 179.363 179.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1680 0.000256 1024 430 1024 66240 4.56099 3.4112 47.1107 104.677 159.857 159.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 820 0.001024 1024 220 512 13248 0.719168 0.688416 4.50483 26.2208 32.2055 32.2811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 680 6.4e-05 512 245 320 92160 29.8484 6.54723 13.2524 198.162 248.055 248.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 850 3.2e-05 512 270 320 313344 50.2103 13.0494 42.2177 408.374 514.09 514.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 910 6.4e-05 4096 150 2624 262080 72.9693 55.6426 1930.81 1676.5 3736.03 3736.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1210 0.000128 2048 150 4416 142272 17.7954 14.356 855.201 419.504 1306.96 1307.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1230 0.000128 2048 290 1472 126720 22.8056 14.3781 280.805 417.902 736.017 736.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 940 6.4e-05 4096 200 7808 248832 121.182 69.3374 5592.41 2017.58 7800.77 7800.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 950 0.000512 2048 200 1792 31248 3.97078 63.596 201.947 269.556 269.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 450 0.001024 4096 160 4608 5184 3.24429 63.808 104.059 171.163 171.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1680 0.000256 1024 430 1024 66048 4.54902 3.46576 41.7188 104.515 154.348 154.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 820 0.001024 1024 220 512 13056 0.720192 0.689504 3.74096 26.1714 31.3923 31.4682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 680 6.4e-05 512 245 320 98304 29.238 6.5393 12.4946 198.239 246.755 246.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 850 3.2e-05 512 270 320 319488 50.3977 13.1316 38.8182 412.625 515.213 515.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 910 6.4e-05 4096 150 2624 261888 72.8863 55.5925 1711.24 1675.08 3514.9 3514.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1210 0.000128 2048 150 4416 142080 17.784 14.3285 751.808 419.138 1203.16 1203.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1230 0.000128 2048 290 1472 125952 22.8369 14.3154 246.668 417.09 701.039 701.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 940 6.4e-05 4096 200 7808 247296 121.808 69.3985 4904.33 2028.35 7124.16 7124.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 950 0.000512 2048 200 1792 31104 3.9528 55.4979 201.713 261.206 261.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 450 0.001024 4096 160 4608 5280 3.26246 59.3318 104.749 167.394 167.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1680 0.000256 1024 430 1024 66240 4.56787 3.4137 37.0071 104.749 149.837 149.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 820 0.001024 1024 220 512 12960 0.7192 0.6912 3.55706 26.2051 31.2435 31.3217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 680 6.4e-05 512 245 320 92160 31.4001 6.63149 10.9491 206.342 255.577 255.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 850 3.2e-05 512 270 320 307200 51.5092 13.1484 33.1089 412.322 510.332 510.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 910 6.4e-05 4096 150 2624 262080 72.919 55.6713 1506.22 1675 3309.92 3310.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1210 0.000128 2048 150 4416 141120 17.7828 14.3533 657.962 417.9 1108.1 1108.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1230 0.000128 2048 290 1472 126720 22.834 14.3595 219.421 417.974 674.721 674.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 940 6.4e-05 4096 200 7808 247680 121.266 69.1341 4344.49 2011.17 6546.33 6546.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 950 0.000512 2048 200 1792 31200 3.98925 49.5242 202.008 255.563 255.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 450 0.001024 4096 160 4608 5488 3.2673 117.211 104.966 225.497 225.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1680 0.000256 1024 430 1024 66752 4.57059 3.4185 85.98 104.841 198.909 199.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 820 0.001024 1024 220 512 13440 0.720896 0.691584 8.18701 26.2166 35.8839 35.9593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 680 6.4e-05 512 245 320 114688 29.5144 6.64698 28.4936 207.081 271.974 272.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 850 3.2e-05 512 270 320 344064 49.5726 13.3733 84.4223 418.722 566.33 566.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 910 6.4e-05 4096 150 2624 262304 73.1089 55.7229 3524.38 1676.77 5330.09 5330.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1210 0.000128 2048 150 4416 142240 17.8496 14.3668 1551.37 419.385 2003.07 2003.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1230 0.000128 2048 290 1472 126784 22.9386 14.3881 510.173 418.794 966.429 966.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 940 6.4e-05 4096 200 7808 248640 121.703 69.3963 10148.2 2018.93 12358.5 12358.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 950 0.000512 2048 200 1792 31360 3.98384 114.976 202.4 321.404 321.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 450 0.001024 4096 160 4608 5376 3.26227 79.1175 104.58 187.011 187.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1680 0.000256 1024 430 1024 66752 4.55789 3.41418 54.7356 104.834 167.644 167.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 820 0.001024 1024 220 512 13216 0.716832 0.690048 5.08326 26.1222 32.6825 32.7576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 680 6.4e-05 512 245 320 100352 29.9091 6.57203 16.2423 202.147 255.122 255.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 850 3.2e-05 512 270 320 329728 49.7913 13.1871 52.7677 413.612 529.597 529.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 910 6.4e-05 4096 150 2624 262080 72.9608 55.6582 2236.43 1675.7 4040.85 4040.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1210 0.000128 2048 150 4416 142016 17.7847 14.3642 982.888 418.698 1433.84 1433.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1230 0.000128 2048 290 1472 126336 22.9054 14.3585 322.294 419.377 779.065 779.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 940 6.4e-05 4096 200 7808 248192 121.229 69.3357 6459.04 2015.32 8665.21 8665.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 950 0.000512 2048 200 1792 31248 3.97094 73.2605 201.791 279.066 279.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 450 0.001024 4096 160 4608 5376 3.26451 68.7596 104.852 176.931 176.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1680 0.000256 1024 430 1024 66528 4.5855 3.42835 46.4004 104.882 159.397 159.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 820 0.001024 1024 220 512 13104 0.717824 0.691104 4.80422 26.042 32.3296 32.4067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 680 6.4e-05 512 245 320 107520 29.2749 6.57885 15.196 202.135 253.435 253.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 850 3.2e-05 512 270 320 344064 49.5929 13.3796 46.3347 418.358 527.907 528.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 910 6.4e-05 4096 150 2624 261408 73.1966 55.7358 1884.66 1673.21 3686.91 3687.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1210 0.000128 2048 150 4416 141792 17.8389 14.4006 827.457 418.644 1278.44 1278.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1230 0.000128 2048 290 1472 126336 22.974 14.3647 273.857 418.66 729.984 730.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 940 6.4e-05 4096 200 7808 247296 122.412 69.5156 5454.4 2020.43 7667.02 7667.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 950 0.000512 2048 200 1792 31248 3.98147 62.1633 201.919 268.108 268.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 450 0.001024 4096 160 4608 5152 3.23994 61.6856 104.027 169.004 169.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1680 0.000256 1024 430 1024 65408 4.52733 3.3784 40.0226 103.832 151.861 151.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 820 0.001024 1024 220 512 12992 0.72448 0.692192 3.7279 26.2863 31.5019 31.5773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 680 6.4e-05 512 245 320 86016 29.3192 6.43891 11.3458 192.699 240.044 240.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 850 3.2e-05 512 270 320 315392 49.3783 13.6786 37.2676 404.272 504.832 505.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 910 6.4e-05 4096 150 2624 261632 72.8206 55.6051 1659.95 1674.71 3463.19 3463.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1210 0.000128 2048 150 4416 141568 17.7796 14.324 731.952 419.086 1183.25 1183.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1230 0.000128 2048 290 1472 125440 22.9321 14.619 240.835 419.101 697.614 697.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 940 6.4e-05 4096 200 7808 247296 121.893 69.4518 4776.8 2023.34 6991.74 6991.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 950 0.000512 2048 200 1792 31136 3.96461 54.7451 201.859 260.614 260.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 450 0.001024 4096 160 4608 5040 3.2377 55.7487 103.66 162.698 162.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1680 0.000256 1024 430 1024 66080 4.5599 3.39763 35.8861 104.145 148.088 148.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 820 0.001024 1024 220 512 12880 0.719808 0.685216 3.63331 26.0473 31.158 31.2337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 680 6.4e-05 512 245 320 71680 30.7375 6.44288 8.43286 192.611 238.466 238.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 850 3.2e-05 512 270 320 322560 49.6601 13.0806 34.3423 408.859 506.18 506.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 910 6.4e-05 4096 150 2624 260960 73.1119 55.702 1471.34 1671.55 3271.8 3271.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1210 0.000128 2048 150 4416 141120 17.8829 14.4195 648.218 418.386 1099.01 1099.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1230 0.000128 2048 290 1472 125440 22.9107 14.389 214.208 415.525 667.164 667.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 940 6.4e-05 4096 200 7808 246400 122.65 69.5947 4226.52 2021.64 6440.68 6440.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 950 0.000512 2048 200 1792 31080 3.96118 48.2185 201.785 254.008 254.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 450 0.001024 4096 160 4608 5440 3.26275 116.662 104.738 224.715 224.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1680 0.000256 1024 430 1024 66560 4.55126 3.40528 83.7828 104.67 196.512 196.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 820 0.001024 1024 220 512 13440 0.721312 0.692608 8.12179 26.3355 35.9429 36.0202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 680 6.4e-05 512 245 320 122880 29.1121 6.70515 30.5004 209.123 275.685 275.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 850 3.2e-05 512 270 320 344064 49.3703 13.3313 84.2074 417.984 565.132 565.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 910 6.4e-05 4096 150 2624 262400 72.9194 55.6145 3489.35 1676.92 5294.91 5295.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1210 0.000128 2048 150 4416 142336 17.8001 14.3953 1495.74 419.438 1947.49 1947.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1230 0.000128 2048 290 1472 126976 22.9161 14.3503 505.558 419.439 962.396 962.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 940 6.4e-05 4096 200 7808 248832 121.252 69.3355 9862.47 2021.24 12074.6 12074.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 950 0.000512 2048 200 1792 31360 3.98099 113.961 202.043 320.028 320.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 450 0.001024 4096 160 4608 5376 3.26042 82.1699 104.665 190.151 190.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1680 0.000256 1024 430 1024 66560 4.55453 3.40787 56.1706 104.684 168.914 169.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 820 0.001024 1024 220 512 13056 0.71856 0.685728 5.30496 26.0613 32.8423 32.9168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 680 6.4e-05 512 245 320 114688 29.8914 6.70925 19.155 209.025 265.027 265.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 850 3.2e-05 512 270 320 344064 49.4328 13.3327 56.5362 417.74 537.284 537.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 910 6.4e-05 4096 150 2624 262144 72.9528 55.5952 2352.27 1676.12 4157.05 4157.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1210 0.000128 2048 150 4416 141824 17.7601 14.3413 977.776 417.939 1427.92 1428.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1230 0.000128 2048 290 1472 125952 22.8926 14.3398 338.545 417.958 793.865 793.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 940 6.4e-05 4096 200 7808 248832 121.231 69.3403 6533.09 2017.78 8741.72 8741.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 950 0.000512 2048 200 1792 31232 3.96858 76.4257 201.802 282.24 282.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 450 0.001024 4096 160 4608 5184 3.24627 69.8221 104.059 177.178 177.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1680 0.000256 1024 430 1024 66048 4.54496 3.40413 46.3539 104.51 158.915 159.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 820 0.001024 1024 220 512 13056 0.719008 0.686784 4.23658 26.1645 31.8773 31.9527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 680 6.4e-05 512 245 320 98304 29.2162 6.53853 14.0592 198.23 248.289 248.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 850 3.2e-05 512 270 320 319488 50.4006 13.1318 43.8922 412.629 520.285 520.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 910 6.4e-05 4096 150 2624 261888 72.8637 55.593 1942.04 1675.02 3745.62 3745.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1210 0.000128 2048 150 4416 142080 17.7889 14.3421 803.348 419.783 1255.36 1255.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1230 0.000128 2048 290 1472 125952 22.826 14.3369 278.491 417.084 732.869 732.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 940 6.4e-05 4096 200 7808 247296 121.818 69.417 5368.13 2022.68 7582.31 7582.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 950 0.000512 2048 200 1792 31104 3.95568 63.2934 201.702 268.994 269.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 450 0.001024 4096 160 4608 5120 3.24813 65.2294 104.042 172.571 172.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1680 0.000256 1024 430 1024 66560 4.56122 3.40966 43.0914 104.914 156.074 156.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 820 0.001024 1024 220 512 12800 0.714752 0.681984 4.00982 25.9024 31.3812 31.4581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 680 6.4e-05 512 245 320 98304 29.2259 6.53437 13.5753 198.232 247.811 247.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 850 3.2e-05 512 270 320 327680 50.7083 13.3222 41.4853 418.055 523.806 523.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 910 6.4e-05 4096 150 2624 261120 72.8243 55.5607 1786.18 1672.42 3587.09 3587.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1210 0.000128 2048 150 4416 141312 17.8036 14.3369 728.59 418.518 1179.35 1179.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1230 0.000128 2048 290 1472 124928 23.0054 14.3549 256.799 418.525 712.816 712.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 940 6.4e-05 4096 200 7808 247808 121.186 69.1857 4875.11 2014.74 7080.49 7080.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 950 0.000512 2048 200 1792 30976 3.95264 57.8106 200.469 262.275 262.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 450 0.001024 4096 160 4608 5120 3.25402 59.8206 104.28 167.408 167.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1680 0.000256 1024 430 1024 65280 4.52592 3.3768 38.7431 103.529 150.27 150.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 820 0.001024 1024 220 512 12800 0.726464 0.692224 3.98496 26.3051 31.7777 31.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 680 6.4e-05 512 245 320 81920 29.7367 6.43891 10.5481 192.596 239.564 239.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 850 3.2e-05 512 270 320 327680 49.6843 13.1339 38.53 412.209 513.796 513.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 910 6.4e-05 4096 150 2624 261120 72.7463 55.5743 1640.1 1669.65 3438.18 3438.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1210 0.000128 2048 150 4416 140800 17.7394 14.3135 659.257 416.238 1107.65 1107.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1230 0.000128 2048 290 1472 122880 22.7893 14.3432 231.587 412.82 681.67 681.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 940 6.4e-05 4096 200 7808 245760 121.185 69.0237 4435.58 2007.85 6633.9 6634.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 950 0.000512 2048 200 1792 31040 3.96493 53.3748 201.763 259.145 259.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 450 0.001024 4096 160 4608 4992 3.24608 56.4062 103.96 163.664 163.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1680 0.000256 1024 430 1024 64512 4.5329 3.37936 36.3266 103.636 147.979 148.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 820 0.001024 1024 220 512 12288 0.702464 0.668224 3.65069 25.3661 30.4595 30.5364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 680 6.4e-05 512 245 320 98304 29.274 6.53901 11.9463 198.179 246.184 246.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 850 3.2e-05 512 270 320 294912 49.3958 12.816 33.482 395.883 491.812 491.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 910 6.4e-05 4096 150 2624 261120 72.8946 55.574 1554.27 1674.47 3357.32 3357.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1210 0.000128 2048 150 4416 141312 17.7502 14.3748 615.408 417.199 1064.84 1064.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1230 0.000128 2048 290 1472 122880 22.8099 14.3015 222.061 413.087 672.388 672.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 940 6.4e-05 4096 200 7808 245760 121.481 69.2436 4150.79 2014.51 6356.28 6356.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 950 0.000512 2048 200 1792 30720 3.92896 50.0313 200.046 254.051 254.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 450 0.001024 4096 160 4608 5536 3.26963 105.195 104.877 213.396 213.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1680 0.000256 1024 430 1024 65600 4.58118 3.41888 73.591 104.835 186.526 186.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 820 0.001024 1024 220 512 13568 0.719008 0.693408 10.7619 26.2833 38.5275 38.6028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 680 6.4e-05 512 245 384 24576 38.3783 6.71152 9.82448 208.863 264.013 264.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 850 3.2e-05 512 270 384 264192 56.9287 13.3755 111.445 418.864 600.861 601.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 910 6.4e-05 4096 150 2688 259520 73.6576 55.6544 5606.59 1675.52 7411.55 7411.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1210 0.000128 2048 150 4480 141824 17.8381 14.3638 1346.65 419.021 1797.98 1798.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1230 0.000128 2048 290 1536 124672 23.2002 14.433 724.931 418.856 1181.55 1181.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 940 6.4e-05 4096 200 7808 247296 122.319 69.6339 8678.01 2026.25 10896.5 10896.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 950 0.000512 2048 200 1792 31424 3.99104 163.485 201.972 369.492 369.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 450 0.001024 4096 160 4608 5504 3.26701 114.678 104.821 222.818 222.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1680 0.000256 1024 430 1024 65536 4.5759 3.41811 81.9698 104.885 194.948 195.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 820 0.001024 1024 220 512 13504 0.718848 0.694272 7.91888 26.2691 35.6712 35.7483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 680 6.4e-05 512 245 384 24576 38.3426 6.71088 7.15648 208.931 261.384 261.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 850 3.2e-05 512 270 384 262144 56.4892 13.3326 71.0575 417.622 558.748 558.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 910 6.4e-05 4096 150 2688 259456 73.2865 55.5909 3602.42 1676.08 5407.49 5407.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1210 0.000128 2048 150 4480 141696 17.798 14.3483 1512.25 419.001 1963.5 1963.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1230 0.000128 2048 290 1536 124672 23.064 14.5056 506.653 419.016 963.364 963.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 940 6.4e-05 4096 200 7808 247040 122.237 69.6299 9713.42 2025.87 11931.4 11931.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 950 0.000512 2048 200 1792 31392 3.97107 111.258 201.952 317.223 317.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 450 0.001024 4096 160 4608 5440 3.2617 79.7614 104.727 187.802 187.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1680 0.000256 1024 430 1024 65280 4.56899 3.40819 52.8707 104.664 165.613 165.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 820 0.001024 1024 220 512 13440 0.722272 0.692192 10.9764 26.3291 38.7922 38.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 680 6.4e-05 512 245 384 24576 38.3697 6.70477 5.08589 209.093 259.488 259.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 850 3.2e-05 512 270 384 262144 56.5442 13.3231 48.723 417.933 536.761 536.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 910 6.4e-05 4096 150 2688 259328 73.3869 55.6032 2454.32 1676.73 4260.15 4260.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1210 0.000128 2048 150 4480 141568 17.8176 14.3913 977.427 420.152 1429.89 1429.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1230 0.000128 2048 290 1536 124416 23.105 14.3265 326.822 419.392 783.774 783.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 940 6.4e-05 4096 200 7808 246784 122.577 69.7266 6260.99 2028.98 8482.56 8482.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 950 0.000512 2048 200 1792 31360 3.98131 71.4387 202.027 277.49 277.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 450 0.001024 4096 160 4608 5376 3.25901 68.9294 104.549 176.79 176.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1680 0.000256 1024 430 1024 65280 4.58067 3.40992 42.5958 104.868 155.553 155.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 820 0.001024 1024 220 512 13440 0.719072 0.693536 11.0048 26.2902 38.7807 38.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 680 6.4e-05 512 245 384 12288 39.1414 6.61891 2.69517 206.362 255.045 255.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 850 3.2e-05 512 270 384 245760 57.3361 13.5666 83.4302 412.444 567.022 567.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 910 6.4e-05 4096 150 2688 259200 73.2199 55.5884 2074.76 1676.13 3879.81 3879.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1210 0.000128 2048 150 4480 141312 17.7746 14.3447 794.908 419.151 1246.29 1246.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1230 0.000128 2048 290 1536 124416 23.0487 14.3441 265.571 418.871 721.966 722.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 940 6.4e-05 4096 200 7808 246528 122.202 69.5692 5108.95 2025.17 7326.17 7326.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 950 0.000512 2048 200 1792 31296 3.97722 59.0069 204.801 267.828 267.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 450 0.001024 4096 160 4608 5376 3.26038 62.5862 104.641 170.539 170.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1680 0.000256 1024 430 1024 65024 4.58275 3.408 38.4634 104.659 151.211 151.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 820 0.001024 1024 220 512 13056 0.714752 0.68544 10.6159 26.0498 38.1358 38.2123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 680 6.4e-05 512 245 384 16384 39.3437 6.70963 3.1896 208.969 258.452 258.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 850 3.2e-05 512 270 384 262144 56.8879 13.3304 87.5174 417.624 575.598 575.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 910 6.4e-05 4096 150 2688 259072 73.4071 55.5892 1886.94 1675.68 3691.72 3691.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1210 0.000128 2048 150 4480 140800 17.7967 14.3335 706.968 418.026 1157.23 1157.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1230 0.000128 2048 290 1536 123904 23.0675 14.3299 236.978 417.851 692.353 692.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 940 6.4e-05 4096 200 7808 246784 122.577 69.7343 4574.69 2028.1 6795.36 6795.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 950 0.000512 2048 200 1792 31232 3.96678 52.564 201.77 258.345 258.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 450 0.001024 4096 160 4608 5280 3.25299 56.5719 104.406 164.282 164.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1680 0.000256 1024 430 1024 64640 4.56234 4.1001 34.8717 104.298 147.932 148.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 820 0.001024 1024 220 512 13120 0.7168 0.684864 10.7783 26.1222 38.3732 38.4484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 680 6.4e-05 512 245 384 20480 38.1823 6.62304 7.46266 206.459 258.964 259.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 850 3.2e-05 512 270 384 245760 57.4681 13.1303 83.6448 412.6 567.083 567.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 910 6.4e-05 4096 150 2688 259200 73.2949 55.5807 1767.9 1677.64 3574.52 3574.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1210 0.000128 2048 150 4480 140800 17.7562 14.3278 646.738 418.148 1097.07 1097.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1230 0.000128 2048 290 1536 122880 22.9832 14.3094 216.175 416.317 669.912 670.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 940 6.4e-05 4096 200 7808 247040 122.385 69.6984 4196.75 2030.57 6419.67 6419.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 950 0.000512 2048 200 1792 31200 3.96461 48.6115 201.881 254.5 254.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 450 0.001024 4096 160 4608 5184 3.24474 53.4007 103.944 160.64 160.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1680 0.000256 1024 430 1024 64512 4.5896 3.40227 32.7585 104.388 145.239 145.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 820 0.001024 1024 220 512 13056 0.715328 0.690176 10.6291 26.1359 38.2426 38.3176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 8 128 680 6.4e-05 512 245 384 0 6.5391 0.004224 197.927 204.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 850 3.2e-05 512 270 384 245760 57.3315 19.6668 82.6907 610.077 770.093 565.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 910 6.4e-05 4096 150 2688 258816 73.2796 55.5961 1655.74 1673.13 3457.85 3457.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1210 0.000128 2048 150 4480 141312 17.8125 14.4136 600.421 418.797 1051.55 1051.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1230 0.000128 2048 290 1536 122880 23.1094 14.3241 200.993 416.614 655.173 655.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 940 6.4e-05 4096 200 7808 245760 122.834 69.7316 3858.93 2028.59 6080.36 6080.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 950 0.000512 2048 200 1792 31104 3.95245 44.46 201.597 250.054 250.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 450 0.001024 4096 160 4608 5152 3.24531 50.9206 104.043 158.264 158.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1680 0.000256 1024 430 1024 64512 4.53616 3.38275 31.2186 103.841 143.078 143.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 820 0.001024 1024 220 512 12992 0.720192 0.692 10.6073 26.2907 38.3802 38.4568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 128 680 6.4e-05 512 245 384 0 6.43267 0.004096 192.625 199.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 850 3.2e-05 512 270 384 229376 57.3371 19.4736 76.9287 596.926 750.991 552.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 910 6.4e-05 4096 150 2688 258048 73.3139 55.5906 1577.13 1674.97 3381.12 3381.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1210 0.000128 2048 150 4480 140672 17.809 14.3339 560.8 419.243 1012.29 1012.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1230 0.000128 2048 290 1536 123648 23.1071 14.3225 190.993 419.199 647.755 647.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 940 6.4e-05 4096 200 7808 245504 123.079 69.747 3615.52 2032.07 5840.68 5840.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 950 0.000512 2048 200 1792 31136 3.96698 41.5371 201.863 247.41 247.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 450 0.001024 4096 160 4608 5120 3.24685 46.5596 104.058 153.916 153.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1680 0.000256 1024 430 1024 64512 4.60954 3.40992 29.1202 104.942 142.185 142.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 820 0.001024 1024 220 512 12800 0.713728 0.681984 10.4279 25.9058 37.7972 37.8748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 16 8 128 680 6.4e-05 512 245 384 0 6.53798 0.004096 198.191 204.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 850 3.2e-05 512 270 384 262144 56.8196 19.8684 88.2575 616.358 781.626 576.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 910 6.4e-05 4096 150 2688 258048 73.1906 55.5662 1514.29 1672.68 3315.83 3315.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1210 0.000128 2048 150 4480 140288 17.8389 14.4751 534.313 418.747 985.471 985.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1230 0.000128 2048 290 1536 122880 23.1837 14.3421 178.298 419.278 635.231 635.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 940 6.4e-05 4096 200 7808 245760 122.453 69.563 3449.47 2026.06 5667.81 5668.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 950 0.000512 2048 200 1792 30976 3.95459 39.1209 200.488 243.607 243.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 450 0.001024 4096 160 4620 5152 3.2464 47.1512 104.165 154.618 154.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1680 0.000256 1024 430 1020 64512 4.54211 3.38019 31.9946 103.782 143.803 143.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 820 0.001024 1024 220 540 12992 0.718464 0.692224 11.0281 26.2735 38.7823 38.8564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 680 6.4e-05 512 245 360 86016 29.3826 6.43482 28.604 192.606 257.276 257.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 850 3.2e-05 512 270 300 315392 49.8177 13.0314 106.739 404.069 573.903 574.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 910 6.4e-05 4096 150 2640 260736 73.0728 55.5896 5373.39 1673.87 7176.03 7176.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1210 0.000128 2048 150 4440 141568 17.7749 14.395 515.658 418.892 966.819 966.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1230 0.000128 2048 290 1500 127232 22.8598 14.334 612.358 418.895 1068.6 1068.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 940 6.4e-05 4096 200 7800 247296 121.901 69.4361 3361.89 2021.49 5574.97 5575.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 950 0.000512 2048 200 1800 31136 3.98384 38.5843 201.883 244.496 244.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 450 0.001024 4096 160 4608 5152 3.24403 46.3897 104.044 153.727 153.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1680 0.000256 1024 430 1024 65408 4.52995 3.38147 30.8658 103.845 142.725 142.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 820 0.001024 1024 220 512 12992 0.719136 0.693728 10.2686 26.2881 38.0421 38.1175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 680 6.4e-05 512 245 320 86016 29.4022 6.44022 25.6726 192.718 254.477 254.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 850 3.2e-05 512 270 320 315392 49.8701 13.0396 110.644 404.31 578.105 578.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 910 6.4e-05 4096 150 2624 261632 73.033 55.6114 5326.87 1674.87 7130.5 7130.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1210 0.000128 2048 150 4416 141568 17.7829 14.3266 504.659 419.143 956.018 956.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1230 0.000128 2048 290 1472 125440 23.0022 14.3353 579.147 419.148 1035.78 1035.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 940 6.4e-05 4096 200 7808 247296 121.91 69.4483 3301.97 2022.62 5516.22 5516.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 950 0.000512 2048 200 1792 31136 3.96442 37.7649 201.866 243.639 243.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 450 0.001024 4096 160 4600 5040 3.22918 46.4445 103.535 153.262 153.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1680 0.000256 1024 430 1000 66080 4.56627 3.39558 31.3763 104.144 143.581 143.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 820 0.001024 1024 220 500 12320 0.7168 0.686528 10.4086 26.0437 37.9282 38.0061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 680 6.4e-05 512 245 350 107520 27.4643 6.44134 37.1316 192.618 263.914 264.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 850 3.2e-05 512 270 300 358400 46.7295 13.0744 125.779 408.855 594.68 594.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 910 6.4e-05 4096 150 2650 259840 73.458 55.7118 5489.24 1671.58 7290.09 7290.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1210 0.000128 2048 150 4400 141120 17.885 14.3688 514.631 418.402 965.387 965.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1230 0.000128 2048 290 1450 125440 22.9604 14.3526 607.121 415.397 1059.98 1060.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 940 6.4e-05 4096 200 7800 246400 122.618 69.5749 3368.76 2021.79 5583.02 5583.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 950 0.000512 2048 200 1800 31080 3.97517 38.6539 203.981 246.651 246.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 450 0.001024 4096 160 4608 5040 3.2359 45.3676 103.676 152.332 152.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1680 0.000256 1024 430 1008 66080 4.56659 3.39741 31.3763 104.159 143.597 143.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 820 0.001024 1024 220 528 12320 0.7168 0.68608 10.8734 26.0455 38.3952 38.4746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 680 6.4e-05 512 245 336 71680 30.7836 6.44506 26.582 192.644 256.693 256.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 850 3.2e-05 512 270 288 358400 46.6225 13.0765 122.027 408.911 590.882 591.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 910 6.4e-05 4096 150 2640 259840 73.4418 55.6987 5419.76 1671.75 7220.77 7220.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1210 0.000128 2048 150 4416 141120 17.8649 14.4077 511.818 418.431 962.627 962.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1230 0.000128 2048 290 1488 125440 22.9684 14.3325 624.777 415.436 1077.65 1077.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 940 6.4e-05 4096 200 7824 246400 122.636 69.5757 3363.04 2025.22 5580.75 5580.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 950 0.000512 2048 200 1776 31080 3.96166 38.0273 201.604 243.64 243.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 450 0.001024 4096 160 4608 5376 3.25686 55.1797 104.667 163.156 163.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1680 0.000256 1024 430 1024 66560 4.55914 3.4087 35.2539 104.684 148.008 148.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 820 0.001024 1024 220 512 13056 0.714368 0.68608 10.5951 26.0586 38.1259 38.2029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 680 6.4e-05 512 245 320 131072 28.4914 6.70733 43.5467 209.019 288.006 288.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 850 3.2e-05 512 270 288 376832 46.4779 13.3242 120.811 417.748 598.603 598.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 910 6.4e-05 4096 150 2624 262656 73.1612 55.5931 5333.71 1676.15 7138.73 7138.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1210 0.000128 2048 150 4416 141824 17.7686 14.3464 590.963 417.96 1041.14 1041.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1230 0.000128 2048 290 1472 128000 22.8626 14.3603 685.694 417.96 1141.02 1141.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 940 6.4e-05 4096 200 7808 248832 121.224 69.3105 3908.71 2017.76 6117.26 6117.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 950 0.000512 2048 200 1792 31232 3.96022 165.544 201.79 371.337 371.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 450 0.001024 4096 160 4608 4800 3.22579 69.2791 103.546 176.105 176.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1680 0.000256 1024 430 1024 65280 4.5273 3.3833 53.0075 103.866 164.883 164.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 820 0.001024 1024 220 512 11520 0.695872 0.668896 13.1922 25.2636 39.8919 39.9702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 680 6.4e-05 512 245 320 122880 28.6252 6.62938 52.8664 206.679 295.042 295.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 850 3.2e-05 512 270 288 368640 45.8402 13.1369 148.01 412.814 620.039 620.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 910 6.4e-05 4096 150 2624 261120 72.7516 55.5558 7579.44 1672.49 9380.35 9380.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1210 0.000128 2048 150 4416 140160 17.8294 14.3956 883.322 432.672 1348.32 1348.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1230 0.000128 2048 290 1472 122880 22.8088 14.3082 858.411 413.75 1309.41 1309.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 940 6.4e-05 4096 200 7808 245760 122.295 69.5419 5813.25 2029.75 8035.1 8035.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 950 0.000512 2048 200 1792 30720 3.94445 65.188 200.391 269.567 269.626
