Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jul 15 15:01:26 2019
| Host         : Lenovo-XiaoXin-CHAO7000 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.085        0.000                      0                94570        0.018        0.000                      0                94570        3.750        0.000                       0                 39173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.085        0.000                      0                94570        0.018        0.000                      0                94570        3.750        0.000                       0                 39173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 1.536ns (16.841%)  route 7.584ns (83.159%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.720     3.014    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.456     3.470 f  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/Q
                         net (fo=90, routed)          1.065     4.535    design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/icmp_ln879_5_reg_17111_pp2_iter2_reg
    SLICE_X86Y86         LUT3 (Prop_lut3_I1_O)        0.150     4.685 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_2_d_436_reg_22978[15]_i_5/O
                         net (fo=1, routed)           0.751     5.436    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/tmp_V_21_fu_1276_reg[0]_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I3_O)        0.328     5.764 f  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/local_mem_group_2_d_436_reg_22978[15]_i_3/O
                         net (fo=105, routed)         1.741     7.505    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/internal_full_n_reg_2
    SLICE_X62Y65         LUT2 (Prop_lut2_I1_O)        0.150     7.655 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79/O
                         net (fo=1, routed)           0.843     8.497    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.328     8.825 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_22/O
                         net (fo=1, routed)           1.751    10.577    design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.701 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_i_1__11/O
                         net (fo=36, routed)          1.434    12.134    design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_0_d_1_ce0
    RAMB18_X2Y8          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.523    12.702    design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ap_clk
    RAMB18_X2Y8          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.817    
                         clock uncertainty           -0.154    12.663    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.220    design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_7_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 1.536ns (16.841%)  route 7.584ns (83.159%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.720     3.014    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.456     3.470 f  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/Q
                         net (fo=90, routed)          1.065     4.535    design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/icmp_ln879_5_reg_17111_pp2_iter2_reg
    SLICE_X86Y86         LUT3 (Prop_lut3_I1_O)        0.150     4.685 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_2_d_436_reg_22978[15]_i_5/O
                         net (fo=1, routed)           0.751     5.436    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/tmp_V_21_fu_1276_reg[0]_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I3_O)        0.328     5.764 f  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/local_mem_group_2_d_436_reg_22978[15]_i_3/O
                         net (fo=105, routed)         1.741     7.505    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/internal_full_n_reg_2
    SLICE_X62Y65         LUT2 (Prop_lut2_I1_O)        0.150     7.655 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79/O
                         net (fo=1, routed)           0.843     8.497    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.328     8.825 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_22/O
                         net (fo=1, routed)           1.751    10.577    design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.701 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_i_1__11/O
                         net (fo=36, routed)          1.434    12.134    design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_7_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_0_d_1_ce0
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_7_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.523    12.702    design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_7_U/yolo_conv_top_local_mem_group_0_d_ram_U/ap_clk
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_7_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.817    
                         clock uncertainty           -0.154    12.663    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.220    design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_7_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 1.536ns (16.880%)  route 7.563ns (83.120%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.720     3.014    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.456     3.470 f  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/Q
                         net (fo=90, routed)          1.065     4.535    design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/icmp_ln879_5_reg_17111_pp2_iter2_reg
    SLICE_X86Y86         LUT3 (Prop_lut3_I1_O)        0.150     4.685 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_2_d_436_reg_22978[15]_i_5/O
                         net (fo=1, routed)           0.751     5.436    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/tmp_V_21_fu_1276_reg[0]_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I3_O)        0.328     5.764 f  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/local_mem_group_2_d_436_reg_22978[15]_i_3/O
                         net (fo=105, routed)         1.741     7.505    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/internal_full_n_reg_2
    SLICE_X62Y65         LUT2 (Prop_lut2_I1_O)        0.150     7.655 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79/O
                         net (fo=1, routed)           0.843     8.497    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.328     8.825 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_22/O
                         net (fo=1, routed)           1.751    10.577    design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.701 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_i_1__11/O
                         net (fo=36, routed)          1.413    12.113    design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_0_d_1_ce0
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.528    12.707    design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ap_clk
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.822    
                         clock uncertainty           -0.154    12.668    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.225    design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                         -12.113    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 1.536ns (16.880%)  route 7.563ns (83.120%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.720     3.014    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.456     3.470 f  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/Q
                         net (fo=90, routed)          1.065     4.535    design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/icmp_ln879_5_reg_17111_pp2_iter2_reg
    SLICE_X86Y86         LUT3 (Prop_lut3_I1_O)        0.150     4.685 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_2_d_436_reg_22978[15]_i_5/O
                         net (fo=1, routed)           0.751     5.436    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/tmp_V_21_fu_1276_reg[0]_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I3_O)        0.328     5.764 f  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/local_mem_group_2_d_436_reg_22978[15]_i_3/O
                         net (fo=105, routed)         1.741     7.505    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/internal_full_n_reg_2
    SLICE_X62Y65         LUT2 (Prop_lut2_I1_O)        0.150     7.655 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79/O
                         net (fo=1, routed)           0.843     8.497    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.328     8.825 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_22/O
                         net (fo=1, routed)           1.751    10.577    design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.701 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_i_1__11/O
                         net (fo=36, routed)          1.413    12.113    design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_0_d_1_ce0
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.528    12.707    design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ap_clk
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.822    
                         clock uncertainty           -0.154    12.668    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.225    design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_4_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                         -12.113    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_2_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_524_reg_26521_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.406ns  (logic 2.454ns (26.090%)  route 6.952ns (73.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.793     3.087    design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_2_U/yolo_conv_top_local_mem_group_0_d_ram_U/ap_clk
    RAMB18_X0Y14         RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_2_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     5.541 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_2_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/DOBDO[13]
                         net (fo=16, routed)          6.952    12.493    design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_2_q1[13]
    SLICE_X99Y55         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_524_reg_26521_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.608    12.787    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X99Y55         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_524_reg_26521_reg[13]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X99Y55         FDRE (Setup_fdre_C_D)       -0.081    12.667    design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_524_reg_26521_reg[13]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -12.493    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_7_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 1.536ns (16.855%)  route 7.577ns (83.145%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.720     3.014    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.456     3.470 f  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/Q
                         net (fo=90, routed)          1.065     4.535    design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/icmp_ln879_5_reg_17111_pp2_iter2_reg
    SLICE_X86Y86         LUT3 (Prop_lut3_I1_O)        0.150     4.685 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_2_d_436_reg_22978[15]_i_5/O
                         net (fo=1, routed)           0.751     5.436    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/tmp_V_21_fu_1276_reg[0]_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I3_O)        0.328     5.764 f  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/local_mem_group_2_d_436_reg_22978[15]_i_3/O
                         net (fo=105, routed)         1.741     7.505    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/internal_full_n_reg_2
    SLICE_X62Y65         LUT2 (Prop_lut2_I1_O)        0.150     7.655 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79/O
                         net (fo=1, routed)           0.843     8.497    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.328     8.825 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_22/O
                         net (fo=1, routed)           1.751    10.577    design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.701 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_i_1__11/O
                         net (fo=36, routed)          1.426    12.127    design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_7_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_0_d_1_ce0
    RAMB18_X1Y6          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_7_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.611    12.790    design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_7_U/yolo_conv_top_local_mem_group_0_d_ram_U/ap_clk
    RAMB18_X1Y6          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_7_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.905    
                         clock uncertainty           -0.154    12.751    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.308    design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_7_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 1.536ns (16.855%)  route 7.577ns (83.145%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.720     3.014    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.456     3.470 f  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/Q
                         net (fo=90, routed)          1.065     4.535    design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/icmp_ln879_5_reg_17111_pp2_iter2_reg
    SLICE_X86Y86         LUT3 (Prop_lut3_I1_O)        0.150     4.685 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_2_d_436_reg_22978[15]_i_5/O
                         net (fo=1, routed)           0.751     5.436    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/tmp_V_21_fu_1276_reg[0]_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I3_O)        0.328     5.764 f  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/local_mem_group_2_d_436_reg_22978[15]_i_3/O
                         net (fo=105, routed)         1.741     7.505    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/internal_full_n_reg_2
    SLICE_X62Y65         LUT2 (Prop_lut2_I1_O)        0.150     7.655 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79/O
                         net (fo=1, routed)           0.843     8.497    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.328     8.825 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_22/O
                         net (fo=1, routed)           1.751    10.577    design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.701 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_i_1__11/O
                         net (fo=36, routed)          1.426    12.127    design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_0_d_1_ce0
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.611    12.790    design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ap_clk
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.905    
                         clock uncertainty           -0.154    12.751    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.308    design_1_i/yolo_conv_top_0/inst/local_mem_group_3_d_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_1_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_541_reg_27364_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 2.454ns (25.738%)  route 7.081ns (74.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.777     3.071    design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_1_U/yolo_conv_top_local_mem_group_0_d_ram_U/ap_clk
    RAMB18_X1Y11         RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_1_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     5.525 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_1_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/DOBDO[12]
                         net (fo=16, routed)          7.081    12.606    design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_1_q1[12]
    SLICE_X111Y45        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_541_reg_27364_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.702    12.882    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X111Y45        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_541_reg_27364_reg[12]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X111Y45        FDRE (Setup_fdre_C_D)       -0.067    12.789    design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_541_reg_27364_reg[12]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_1_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_577_reg_28689_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.568ns  (logic 2.454ns (25.647%)  route 7.114ns (74.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.711     3.005    design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_1_U/yolo_conv_top_local_mem_group_0_d_ram_U/ap_clk
    RAMB18_X2Y16         RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_1_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.459 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_1_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/DOADO[5]
                         net (fo=16, routed)          7.114    12.574    design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_1_q0[5]
    SLICE_X107Y34        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_577_reg_28689_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.694    12.873    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X107Y34        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_577_reg_28689_reg[5]/C
                         clock pessimism              0.129    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X107Y34        FDRE (Setup_fdre_C_D)       -0.081    12.767    design_1_i/yolo_conv_top_0/inst/local_mem_group_2_d_577_reg_28689_reg[5]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 1.536ns (16.875%)  route 7.566ns (83.125%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.720     3.014    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.456     3.470 f  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_17111_pp2_iter2_reg_reg[0]/Q
                         net (fo=90, routed)          1.065     4.535    design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/icmp_ln879_5_reg_17111_pp2_iter2_reg
    SLICE_X86Y86         LUT3 (Prop_lut3_I1_O)        0.150     4.685 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_2_d_436_reg_22978[15]_i_5/O
                         net (fo=1, routed)           0.751     5.436    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/tmp_V_21_fu_1276_reg[0]_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I3_O)        0.328     5.764 f  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/local_mem_group_2_d_436_reg_22978[15]_i_3/O
                         net (fo=105, routed)         1.741     7.505    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/internal_full_n_reg_2
    SLICE_X62Y65         LUT2 (Prop_lut2_I1_O)        0.150     7.655 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79/O
                         net (fo=1, routed)           0.843     8.497    design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_79_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.328     8.825 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ram_reg_i_22/O
                         net (fo=1, routed)           1.751    10.577    design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.701 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/ram_reg_i_1__11/O
                         net (fo=36, routed)          1.415    12.116    design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/local_mem_group_0_d_1_ce0
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       1.616    12.795    design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.313    design_1_i/yolo_conv_top_0/inst/local_mem_group_1_d_5_U/yolo_conv_top_local_mem_group_0_d_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                  0.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.777%)  route 0.158ns (55.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.628     0.964    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y129        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.128     1.092 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[38]/Q
                         net (fo=1, routed)           0.158     1.250    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[31]
    SLICE_X50Y129        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.895     1.261    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y129        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X50Y129        FDRE (Hold_fdre_C_D)         0.010     1.232    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.809%)  route 0.205ns (59.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.639     0.975    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][62]/Q
                         net (fo=1, routed)           0.205     1.321    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIB0
    SLICE_X38Y97         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.825     1.191    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X38Y97         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.302    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11856/p_read_10_reg_1270_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11856/p_read_10_reg_1270_pp0_iter1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.751%)  route 0.277ns (66.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.583     0.919    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11856/ap_clk
    SLICE_X83Y96         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11856/p_read_10_reg_1270_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11856/p_read_10_reg_1270_reg[9]/Q
                         net (fo=1, routed)           0.277     1.336    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11856/p_read_10_reg_1270[9]
    SLICE_X87Y103        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11856/p_read_10_reg_1270_pp0_iter1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.939     1.305    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11856/ap_clk
    SLICE_X87Y103        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11856/p_read_10_reg_1270_pp0_iter1_reg_reg[9]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X87Y103        FDRE (Hold_fdre_C_D)         0.047     1.317    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11856/p_read_10_reg_1270_pp0_iter1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.607%)  route 0.215ns (60.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.625     0.961    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y129        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[13]/Q
                         net (fo=1, routed)           0.215     1.317    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[13]
    SLICE_X47Y128        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.898     1.264    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X47Y128        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[13]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X47Y128        FDRE (Hold_fdre_C_D)         0.066     1.291    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (45.999%)  route 0.150ns (54.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.632     0.968    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y133        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.128     1.096 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[21]/Q
                         net (fo=1, routed)           0.150     1.246    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[21]
    SLICE_X51Y134        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.900     1.266    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y134        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X51Y134        FDRE (Hold_fdre_C_D)        -0.007     1.220    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.407%)  route 0.208ns (59.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.627     0.963    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y128        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/Q
                         net (fo=1, routed)           0.208     1.312    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[32]
    SLICE_X50Y129        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.895     1.261    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y129        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X50Y129        FDRE (Hold_fdre_C_D)         0.063     1.285    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/tmp_keep_V_fu_1172_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/tmp_keep_V_load_reg_28909_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.266%)  route 0.117ns (41.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.666     1.002    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X82Y100        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_keep_V_fu_1172_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.164     1.166 r  design_1_i/yolo_conv_top_0/inst/tmp_keep_V_fu_1172_reg[5]/Q
                         net (fo=1, routed)           0.117     1.283    design_1_i/yolo_conv_top_0/inst/tmp_keep_V_fu_1172_reg_n_0_[5]
    SLICE_X83Y98         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_keep_V_load_reg_28909_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.853     1.219    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X83Y98         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_keep_V_load_reg_28909_reg[5]/C
                         clock pessimism             -0.035     1.184    
    SLICE_X83Y98         FDRE (Hold_fdre_C_D)         0.071     1.255    design_1_i/yolo_conv_top_0/inst/tmp_keep_V_load_reg_28909_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.667%)  route 0.214ns (60.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.639     0.975    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y102        FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]/Q
                         net (fo=1, routed)           0.214     1.330    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIC0
    SLICE_X38Y98         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.825     1.191    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X38Y98         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.300    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11790/p_read_11_reg_1275_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11790/p_read_11_reg_1275_pp0_iter1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.603%)  route 0.224ns (61.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.550     0.886    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11790/ap_clk
    SLICE_X53Y89         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11790/p_read_11_reg_1275_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11790/p_read_11_reg_1275_reg[9]/Q
                         net (fo=1, routed)           0.224     1.251    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11790/p_read_11_reg_1275[9]
    SLICE_X48Y91         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11790/p_read_11_reg_1275_pp0_iter1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.823     1.189    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11790/ap_clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11790/p_read_11_reg_1275_pp0_iter1_reg_reg[9]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.066     1.220    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11790/p_read_11_reg_1275_pp0_iter1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp2_iter1_storemerge29378_reg_11708_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp2_iter2_storemerge29378_reg_11708_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.227%)  route 0.118ns (41.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.719     1.055    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X112Y100       FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp2_iter1_storemerge29378_reg_11708_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDRE (Prop_fdre_C_Q)         0.164     1.219 r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp2_iter1_storemerge29378_reg_11708_reg[11]/Q
                         net (fo=1, routed)           0.118     1.337    design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp2_iter1_storemerge29378_reg_11708[11]
    SLICE_X112Y99        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp2_iter2_storemerge29378_reg_11708_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39177, routed)       0.909     1.275    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp2_iter2_storemerge29378_reg_11708_reg[11]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X112Y99        FDRE (Hold_fdre_C_D)         0.063     1.303    design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp2_iter2_storemerge29378_reg_11708_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y19    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11768/mul_ln1118_reg_1300_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y14    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11812/mul_ln1118_5_reg_1356_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y48    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11834/mul_ln1118_8_reg_1400_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y32    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11900/mul_ln1118_7_reg_1394_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11812/mul_ln1118_6_reg_1382_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y4     design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11834/mul_ln1118_reg_1300_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y40    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11900/mul_ln1118_8_reg_1400_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y40    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11812/mul_ln1118_7_reg_1394_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y16    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11900/mul_ln1118_reg_1300_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y8     design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11790/mul_ln1118_2_reg_1312_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y124  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y124  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y124  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y124  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y124  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y124  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y124  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y124  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y81   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y81   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y123  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y123  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y123  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y123  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y123  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y123  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y123  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y123  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y83   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y83   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



