|simple_soma_sm
clk => state~1.DATAIN
rst => next_state.STATE_IDLE.OUTPUTSELECT
rst => next_state.STATE_WAIT.OUTPUTSELECT
rst => next_state.STATE_SPIKE.OUTPUTSELECT
rst => wait_TIME[10].ACLR
rst => wait_TIME[9].ACLR
rst => wait_TIME[8].ACLR
rst => wait_TIME[7].ACLR
rst => wait_TIME[6].ACLR
rst => internal_reg[0].ACLR
rst => wait_TIME[5].ACLR
rst => wait_TIME[4].ACLR
rst => wait_TIME[3].ACLR
rst => wait_TIME[2].PRESET
rst => wait_TIME[1].ACLR
rst => wait_TIME[0].PRESET
rst => internal_reg[1].ACLR
rst => internal_reg[2].ACLR
rst => internal_reg[3].ACLR
rst => wait_TIME[11].ACLR
rst => wait_TIME[12].ACLR
rst => wait_TIME[13].ACLR
rst => wait_TIME[14].ACLR
rst => wait_TIME[15].ACLR
rst => wait_TIME[16].ACLR
rst => wait_TIME[17].ACLR
rst => wait_TIME[18].ACLR
rst => wait_TIME[19].ACLR
rst => wait_TIME[20].ACLR
rst => wait_TIME[21].ACLR
rst => wait_TIME[22].ACLR
rst => wait_TIME[23].ACLR
rst => wait_TIME[24].ACLR
rst => wait_TIME[25].ACLR
rst => wait_TIME[26].ACLR
rst => wait_TIME[27].ACLR
rst => wait_TIME[28].ACLR
rst => wait_TIME[29].ACLR
rst => wait_TIME[30].ACLR
rst => wait_TIME[31].ACLR
rst => internal_reg[4].ACLR
rst => internal_reg[5].ACLR
rst => internal_reg[6].ACLR
rst => internal_reg[7].ACLR
rst => internal_reg[8].ACLR
rst => internal_reg[9].ACLR
rst => internal_reg[10].ACLR
rst => internal_reg[11].ACLR
rst => internal_reg[12].ACLR
rst => internal_reg[13].ACLR
rst => internal_reg[14].ACLR
rst => internal_reg[15].ACLR
rst => internal_reg[16].ACLR
rst => internal_reg[17].ACLR
rst => internal_reg[18].ACLR
rst => internal_reg[19].ACLR
rst => internal_reg[20].ACLR
rst => internal_reg[21].ACLR
rst => internal_reg[22].ACLR
rst => internal_reg[23].ACLR
rst => internal_reg[24].ACLR
rst => internal_reg[25].ACLR
rst => internal_reg[26].ACLR
rst => internal_reg[27].ACLR
rst => internal_reg[28].ACLR
rst => internal_reg[29].ACLR
rst => internal_reg[30].ACLR
rst => internal_reg[31].ACLR
rst => state~3.DATAIN
avs_m0_address[0] << <VCC>
avs_m0_address[1] << <GND>
avs_m0_address[2] << <GND>
avs_m0_address[3] << <GND>
avs_m0_address[4] << <GND>
avs_m0_address[5] << <GND>
avs_m0_address[6] << <GND>
avs_m0_address[7] << <GND>
avs_m0_waitrequest => wait_TIME[9].IN1
avs_m0_write_spike << <VCC>
avs_m0_writedata_spike_time[0] << <VCC>
avs_m0_writedata_spike_time[1] << <GND>
avs_m0_writedata_spike_time[2] << <GND>
avs_m0_writedata_spike_time[3] << <VCC>
avs_m0_writedata_spike_time[4] << <GND>
avs_m0_writedata_spike_time[5] << <GND>
avs_m0_writedata_spike_time[6] << <GND>
avs_m0_writedata_spike_time[7] << <GND>
avs_m0_response_spike[0] => Equal0.IN1
avs_m0_response_spike[1] => Equal0.IN0
avs_s0_address[0] => ~NO_FANOUT~
avs_s0_address[1] => ~NO_FANOUT~
avs_s0_address[2] => ~NO_FANOUT~
avs_s0_address[3] => ~NO_FANOUT~
avs_s0_address[4] => ~NO_FANOUT~
avs_s0_address[5] => ~NO_FANOUT~
avs_s0_address[6] => ~NO_FANOUT~
avs_s0_address[7] => ~NO_FANOUT~
avs_s0_write_synapse => next_state.OUTPUTSELECT
avs_s0_write_synapse => next_state.OUTPUTSELECT
avs_s0_write_synapse => avs_s0_response_synapse[1].IN0
avs_s0_writedata_synapse[0] => Add0.IN32
avs_s0_writedata_synapse[1] => Add0.IN31
avs_s0_writedata_synapse[2] => Add0.IN30
avs_s0_writedata_synapse[3] => Add0.IN29
avs_s0_writedata_synapse[4] => Add0.IN28
avs_s0_writedata_synapse[5] => Add0.IN27
avs_s0_writedata_synapse[6] => Add0.IN26
avs_s0_writedata_synapse[7] => Add0.IN1
avs_s0_writedata_synapse[7] => Add0.IN2
avs_s0_writedata_synapse[7] => Add0.IN3
avs_s0_writedata_synapse[7] => Add0.IN4
avs_s0_writedata_synapse[7] => Add0.IN5
avs_s0_writedata_synapse[7] => Add0.IN6
avs_s0_writedata_synapse[7] => Add0.IN7
avs_s0_writedata_synapse[7] => Add0.IN8
avs_s0_writedata_synapse[7] => Add0.IN9
avs_s0_writedata_synapse[7] => Add0.IN10
avs_s0_writedata_synapse[7] => Add0.IN11
avs_s0_writedata_synapse[7] => Add0.IN12
avs_s0_writedata_synapse[7] => Add0.IN13
avs_s0_writedata_synapse[7] => Add0.IN14
avs_s0_writedata_synapse[7] => Add0.IN15
avs_s0_writedata_synapse[7] => Add0.IN16
avs_s0_writedata_synapse[7] => Add0.IN17
avs_s0_writedata_synapse[7] => Add0.IN18
avs_s0_writedata_synapse[7] => Add0.IN19
avs_s0_writedata_synapse[7] => Add0.IN20
avs_s0_writedata_synapse[7] => Add0.IN21
avs_s0_writedata_synapse[7] => Add0.IN22
avs_s0_writedata_synapse[7] => Add0.IN23
avs_s0_writedata_synapse[7] => Add0.IN24
avs_s0_writedata_synapse[7] => Add0.IN25
avs_s0_response_synapse[0] << <GND>
avs_s0_response_synapse[1] << <GND>


