[2025-09-17 02:20:16] START suite=qualcomm_srv trace=srv136_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv136_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2645422 heartbeat IPC: 3.78 cumulative IPC: 3.78 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5071926 cumulative IPC: 3.943 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5071926 cumulative IPC: 3.943 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5071927 heartbeat IPC: 4.121 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13602716 heartbeat IPC: 1.172 cumulative IPC: 1.172 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 22338466 heartbeat IPC: 1.145 cumulative IPC: 1.158 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30808191 heartbeat IPC: 1.181 cumulative IPC: 1.166 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39237470 heartbeat IPC: 1.186 cumulative IPC: 1.171 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47724618 heartbeat IPC: 1.178 cumulative IPC: 1.172 (Simulation time: 00 hr 06 min 51 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv136_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000013 cycles: 56277091 heartbeat IPC: 1.169 cumulative IPC: 1.172 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 64697697 heartbeat IPC: 1.188 cumulative IPC: 1.174 (Simulation time: 00 hr 09 min 03 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 73289748 heartbeat IPC: 1.164 cumulative IPC: 1.173 (Simulation time: 00 hr 10 min 12 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 81944676 heartbeat IPC: 1.155 cumulative IPC: 1.171 (Simulation time: 00 hr 11 min 21 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 85355786 cumulative IPC: 1.172 (Simulation time: 00 hr 12 min 28 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 85355786 cumulative IPC: 1.172 (Simulation time: 00 hr 12 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv136_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.172 instructions: 100000000 cycles: 85355786
CPU 0 Branch Prediction Accuracy: 91.55% MPKI: 14.91 Average ROB Occupancy at Mispredict: 27.48
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2857
BRANCH_INDIRECT: 0.4163
BRANCH_CONDITIONAL: 12.5
BRANCH_DIRECT_CALL: 0.7326
BRANCH_INDIRECT_CALL: 0.5115
BRANCH_RETURN: 0.4665


====Backend Stall Breakdown====
ROB_STALL: 198349
LQ_STALL: 0
SQ_STALL: 535004


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 86.90909
REPLAY_LOAD: 67.85058
NON_REPLAY_LOAD: 16.754808

== Total ==
ADDR_TRANS: 11472
REPLAY_LOAD: 11806
NON_REPLAY_LOAD: 175071

== Counts ==
ADDR_TRANS: 132
REPLAY_LOAD: 174
NON_REPLAY_LOAD: 10449

cpu0->cpu0_STLB TOTAL        ACCESS:    1766682 HIT:    1760663 MISS:       6019 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1766682 HIT:    1760663 MISS:       6019 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 157.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7705057 HIT:    6670587 MISS:    1034470 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6242598 HIT:    5404907 MISS:     837691 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     539119 HIT:     368114 MISS:     171005 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     912438 HIT:     895226 MISS:      17212 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10902 HIT:       2340 MISS:       8562 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.75 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14410980 HIT:    8037640 MISS:    6373340 MSHR_MERGE:    1529894
cpu0->cpu0_L1I LOAD         ACCESS:   14410980 HIT:    8037640 MISS:    6373340 MSHR_MERGE:    1529894
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.92 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29938615 HIT:   26596526 MISS:    3342089 MSHR_MERGE:    1392846
cpu0->cpu0_L1D LOAD         ACCESS:   16909798 HIT:   15166889 MISS:    1742909 MSHR_MERGE:     343712
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13016425 HIT:   11428162 MISS:    1588263 MSHR_MERGE:    1049119
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12392 HIT:       1475 MISS:      10917 MSHR_MERGE:         15
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.23 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12053923 HIT:   10326358 MISS:    1727565 MSHR_MERGE:     870108
cpu0->cpu0_ITLB LOAD         ACCESS:   12053923 HIT:   10326358 MISS:    1727565 MSHR_MERGE:     870108
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.132 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28317119 HIT:   27101912 MISS:    1215207 MSHR_MERGE:     305982
cpu0->cpu0_DTLB LOAD         ACCESS:   28317119 HIT:   27101912 MISS:    1215207 MSHR_MERGE:     305982
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.921 cycles
cpu0->LLC TOTAL        ACCESS:    1263832 HIT:    1195601 MISS:      68231 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     837691 HIT:     810894 MISS:      26797 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     171005 HIT:     133914 MISS:      37091 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     246574 HIT:     246360 MISS:        214 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8562 HIT:       4433 MISS:       4129 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 127.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2746
  ROW_BUFFER_MISS:      65265
  AVG DBUS CONGESTED CYCLE: 3.668
Channel 0 WQ ROW_BUFFER_HIT:       1791
  ROW_BUFFER_MISS:      33772
  FULL:          0
Channel 0 REFRESHES ISSUED:       7113

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542520       410351        72118         4688
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          415          385          233
  STLB miss resolved @ L2C                0          456         1035          869          220
  STLB miss resolved @ LLC                0          188          708         2185          889
  STLB miss resolved @ MEM                0            4          326         1942         2211

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155993        49477      1147018       115240          543
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          140          313           45
  STLB miss resolved @ L2C                0          233          215          334            7
  STLB miss resolved @ LLC                0          125          413          599           57
  STLB miss resolved @ MEM                0            0           77          261          185
[2025-09-17 02:32:44] END   suite=qualcomm_srv trace=srv136_ap (rc=0)
