Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6d0dd16ce3e74f7691e7b0875bbc5461 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_toptb_behav xil_defaultlib.lab4_toptb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port timeconst [D:/project_6/project_6/project_6.srcs/sources_1/new/lab4_top.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port timeconst [D:/project_6/project_6/project_6.srcs/sources_1/new/lab4_top.v:59]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port a [D:/project_6/project_6/project_6.srcs/sim_1/new/lab4_toptb.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port timeconst [D:/project_6/project_6/project_6.srcs/sources_1/new/lab4_top.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.lab4_top
Compiling module xil_defaultlib.lab4_toptb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_toptb_behav
