#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 18:52:21 2023
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.140625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       179|          26304|                    1
|                    LUT|       344|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 5.766 sec
Current time: Mon Jul 17 18:52:25 2023
Action dev_map: Peak memory pool usage is 220,622,848 bytes
