Analysis & Synthesis report for Forno
Tue May 28 11:53:42 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |OvenTopLevel|OvenFSM:oven_fsm|s_previousState
  9. State Machine - |OvenTopLevel|OvenFSM:oven_fsm|s_currentState
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: DebounceUnit:debouncer_key0
 16. Parameter Settings for User Entity Instance: DebounceUnit:debouncer_key1
 17. Parameter Settings for User Entity Instance: DebounceUnit:debouncer_key2
 18. Parameter Settings for User Entity Instance: DebounceUnit:debouncer_key3
 19. Parameter Settings for User Entity Instance: PulseGenerator:pulse_1hz
 20. Parameter Settings for Inferred Entity Instance: DisplayTime:display_time_endTime|lpm_divide:Mod0
 21. Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod1
 23. Parameter Settings for Inferred Entity Instance: DisplayTime:display_time_general_clock|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_min_gen_clock|lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div0
 27. Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0
 28. Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_min_gen_clock|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: DisplayTime:display_time_endTime|lpm_divide:Div0
 30. Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Mod0
 31. Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1
 32. Parameter Settings for Inferred Entity Instance: DisplayTime:display_time_general_clock|lpm_divide:Div0
 33. Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: DisplayTime:display_time_cookTime|lpm_divide:Mod0
 35. Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_min_cookTime|lpm_divide:Mod0
 36. Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod1
 37. Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_min_cookTime|lpm_divide:Div0
 38. Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div0
 39. Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0
 40. Parameter Settings for Inferred Entity Instance: DisplayTime:display_time_cookTime|lpm_divide:Div0
 41. Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Mod0
 42. Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1
 43. Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Div0
 44. Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Div0
 45. Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Div0
 46. Port Connectivity Checks: "Bin7SegDecoder:bin7seg_hex4"
 47. Port Connectivity Checks: "Bin7SegDecoder:bin7seg_hex5"
 48. Port Connectivity Checks: "Bin7SegDecoder:bin7seg_hex6"
 49. Port Connectivity Checks: "RegisterTemperature:register_temperature"
 50. Port Connectivity Checks: "CookDurationRegister:cook_duration_register"
 51. Port Connectivity Checks: "EndTimeRegister:end_time_register"
 52. Port Connectivity Checks: "DebounceUnit:debouncer_key0"
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 28 11:53:42 2024          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; Forno                                          ;
; Top-level Entity Name              ; OvenTopLevel                                   ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 7,048                                          ;
;     Total combinational functions  ; 7,042                                          ;
;     Dedicated logic registers      ; 191                                            ;
; Total registers                    ; 191                                            ;
; Total pins                         ; 81                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; OvenTopLevel       ; Forno              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; PulseGenerator.vhd               ; yes             ; User VHDL File               ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/PulseGenerator.vhd                   ;         ;
; Bin16ToBCD.vhd                   ; yes             ; User VHDL File               ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd                       ;         ;
; OvenFSM.vhd                      ; yes             ; User VHDL File               ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd                          ;         ;
; Bin6toBCD.vhd                    ; yes             ; User VHDL File               ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd                        ;         ;
; CookDurationRegister.vhd         ; yes             ; User VHDL File               ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/CookDurationRegister.vhd             ;         ;
; DebounceUnit.vhd                 ; yes             ; User VHDL File               ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DebounceUnit.vhd                     ;         ;
; Bin7SegDecoder.vhd               ; yes             ; User VHDL File               ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin7SegDecoder.vhd                   ;         ;
; DisplayTime.vhd                  ; yes             ; User VHDL File               ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd                      ;         ;
; EndTimeRegister.vhd              ; yes             ; User VHDL File               ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/EndTimeRegister.vhd                  ;         ;
; GeneralClock.vhd                 ; yes             ; User VHDL File               ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/GeneralClock.vhd                     ;         ;
; OvenTopLevel.vhd                 ; yes             ; User VHDL File               ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd                     ;         ;
; Heater.vhd                       ; yes             ; User VHDL File               ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Heater.vhd                           ;         ;
; RegisterTemperature.vhd          ; yes             ; User VHDL File               ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/RegisterTemperature.vhd              ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/rhyan/.intel_fpga_lite/22.1.2/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/rhyan/.intel_fpga_lite/22.1.2/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/rhyan/.intel_fpga_lite/22.1.2/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; /home/rhyan/.intel_fpga_lite/22.1.2/quartus/libraries/megafunctions/aglobal221.inc      ;         ;
; db/lpm_divide_lcm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_lcm.tdf                ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/sign_div_unsign_anh.tdf           ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_8af.tdf                 ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/add_sub_7pc.tdf                   ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/add_sub_8pc.tdf                   ;         ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_m9m.tdf                ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/sign_div_unsign_bkh.tdf           ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf                 ;         ;
; db/lpm_divide_ocm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_ocm.tdf                ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/sign_div_unsign_dnh.tdf           ;         ;
; db/alt_u_div_eaf.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf                 ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_jhm.tdf                ;         ;
; db/lpm_divide_lkm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_lkm.tdf                ;         ;
; db/lpm_divide_r0p.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_r0p.tdf                ;         ;
; db/abs_divider_mbg.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/abs_divider_mbg.tdf               ;         ;
; db/alt_u_div_a7f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a7f.tdf                 ;         ;
; db/lpm_abs_4v9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_abs_4v9.tdf                   ;         ;
; db/lpm_abs_i0a.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_abs_i0a.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 7,048          ;
;                                             ;                ;
; Total combinational functions               ; 7042           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1810           ;
;     -- 3 input functions                    ; 2214           ;
;     -- <=2 input functions                  ; 3018           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 4614           ;
;     -- arithmetic mode                      ; 2428           ;
;                                             ;                ;
; Total registers                             ; 191            ;
;     -- Dedicated logic registers            ; 191            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 81             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 191            ;
; Total fan-out                               ; 20140          ;
; Average fan-out                             ; 2.72           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                  ; Entity Name          ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |OvenTopLevel                                    ; 7042 (108)          ; 191 (3)                   ; 0           ; 0            ; 0       ; 0         ; 81   ; 0            ; |OvenTopLevel                                                                                                                                        ; OvenTopLevel         ; work         ;
;    |Bin16ToBCD:bin16_to_bcd_actuaTemp|           ; 1355 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp                                                                                                      ; Bin16ToBCD           ; work         ;
;       |lpm_divide:Div0|                          ; 358 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div0                                                                                      ; lpm_divide           ; work         ;
;          |lpm_divide_lkm:auto_generated|         ; 358 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div0|lpm_divide_lkm:auto_generated                                                        ; lpm_divide_lkm       ; work         ;
;             |sign_div_unsign_dnh:divider|        ; 358 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider                            ; sign_div_unsign_dnh  ; work         ;
;                |alt_u_div_eaf:divider|           ; 358 (358)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider      ; alt_u_div_eaf        ; work         ;
;       |lpm_divide:Div1|                          ; 319 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1                                                                                      ; lpm_divide           ; work         ;
;          |lpm_divide_lkm:auto_generated|         ; 319 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated                                                        ; lpm_divide_lkm       ; work         ;
;             |sign_div_unsign_dnh:divider|        ; 319 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider                            ; sign_div_unsign_dnh  ; work         ;
;                |alt_u_div_eaf:divider|           ; 319 (319)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider      ; alt_u_div_eaf        ; work         ;
;       |lpm_divide:Mod0|                          ; 320 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0                                                                                      ; lpm_divide           ; work         ;
;          |lpm_divide_ocm:auto_generated|         ; 320 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated                                                        ; lpm_divide_ocm       ; work         ;
;             |sign_div_unsign_dnh:divider|        ; 320 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                            ; sign_div_unsign_dnh  ; work         ;
;                |alt_u_div_eaf:divider|           ; 320 (320)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider      ; alt_u_div_eaf        ; work         ;
;       |lpm_divide:Mod1|                          ; 358 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod1                                                                                      ; lpm_divide           ; work         ;
;          |lpm_divide_ocm:auto_generated|         ; 358 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod1|lpm_divide_ocm:auto_generated                                                        ; lpm_divide_ocm       ; work         ;
;             |sign_div_unsign_dnh:divider|        ; 358 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod1|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                            ; sign_div_unsign_dnh  ; work         ;
;                |alt_u_div_eaf:divider|           ; 358 (358)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod1|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider      ; alt_u_div_eaf        ; work         ;
;    |Bin16ToBCD:bin16_to_bcd_averageTemp|         ; 1354 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp                                                                                                    ; Bin16ToBCD           ; work         ;
;       |lpm_divide:Div0|                          ; 358 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div0                                                                                    ; lpm_divide           ; work         ;
;          |lpm_divide_lkm:auto_generated|         ; 358 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div0|lpm_divide_lkm:auto_generated                                                      ; lpm_divide_lkm       ; work         ;
;             |sign_div_unsign_dnh:divider|        ; 358 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider                          ; sign_div_unsign_dnh  ; work         ;
;                |alt_u_div_eaf:divider|           ; 358 (358)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider    ; alt_u_div_eaf        ; work         ;
;       |lpm_divide:Div1|                          ; 319 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1                                                                                    ; lpm_divide           ; work         ;
;          |lpm_divide_lkm:auto_generated|         ; 319 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated                                                      ; lpm_divide_lkm       ; work         ;
;             |sign_div_unsign_dnh:divider|        ; 319 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider                          ; sign_div_unsign_dnh  ; work         ;
;                |alt_u_div_eaf:divider|           ; 319 (319)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider    ; alt_u_div_eaf        ; work         ;
;       |lpm_divide:Mod0|                          ; 319 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0                                                                                    ; lpm_divide           ; work         ;
;          |lpm_divide_ocm:auto_generated|         ; 319 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated                                                      ; lpm_divide_ocm       ; work         ;
;             |sign_div_unsign_dnh:divider|        ; 319 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                          ; sign_div_unsign_dnh  ; work         ;
;                |alt_u_div_eaf:divider|           ; 319 (319)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider    ; alt_u_div_eaf        ; work         ;
;       |lpm_divide:Mod1|                          ; 358 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod1                                                                                    ; lpm_divide           ; work         ;
;          |lpm_divide_ocm:auto_generated|         ; 358 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod1|lpm_divide_ocm:auto_generated                                                      ; lpm_divide_ocm       ; work         ;
;             |sign_div_unsign_dnh:divider|        ; 358 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod1|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                          ; sign_div_unsign_dnh  ; work         ;
;                |alt_u_div_eaf:divider|           ; 358 (358)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod1|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider    ; alt_u_div_eaf        ; work         ;
;    |Bin6toBCD:bin6_to_bcd_hour_cookTime|         ; 71 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_cookTime                                                                                                    ; Bin6toBCD            ; work         ;
;       |lpm_divide:Div0|                          ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Div0                                                                                    ; lpm_divide           ; work         ;
;          |lpm_divide_jhm:auto_generated|         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                      ; lpm_divide_jhm       ; work         ;
;             |sign_div_unsign_bkh:divider|        ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                          ; sign_div_unsign_bkh  ; work         ;
;                |alt_u_div_a4f:divider|           ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider    ; alt_u_div_a4f        ; work         ;
;       |lpm_divide:Mod0|                          ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Mod0                                                                                    ; lpm_divide           ; work         ;
;          |lpm_divide_m9m:auto_generated|         ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                      ; lpm_divide_m9m       ; work         ;
;             |sign_div_unsign_bkh:divider|        ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                          ; sign_div_unsign_bkh  ; work         ;
;                |alt_u_div_a4f:divider|           ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider    ; alt_u_div_a4f        ; work         ;
;    |Bin6toBCD:bin6_to_bcd_hour_endTime|          ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_endTime                                                                                                     ; Bin6toBCD            ; work         ;
;       |lpm_divide:Div0|                          ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Div0                                                                                     ; lpm_divide           ; work         ;
;          |lpm_divide_jhm:auto_generated|         ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                       ; lpm_divide_jhm       ; work         ;
;             |sign_div_unsign_bkh:divider|        ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                           ; sign_div_unsign_bkh  ; work         ;
;                |alt_u_div_a4f:divider|           ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider     ; alt_u_div_a4f        ; work         ;
;       |lpm_divide:Mod0|                          ; 39 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Mod0                                                                                     ; lpm_divide           ; work         ;
;          |lpm_divide_m9m:auto_generated|         ; 39 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                       ; lpm_divide_m9m       ; work         ;
;             |sign_div_unsign_bkh:divider|        ; 39 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                           ; sign_div_unsign_bkh  ; work         ;
;                |alt_u_div_a4f:divider|           ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider     ; alt_u_div_a4f        ; work         ;
;    |Bin6toBCD:bin6_to_bcd_hour_gen_clock|        ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_gen_clock                                                                                                   ; Bin6toBCD            ; work         ;
;       |lpm_divide:Div0|                          ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Div0                                                                                   ; lpm_divide           ; work         ;
;          |lpm_divide_jhm:auto_generated|         ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                     ; lpm_divide_jhm       ; work         ;
;             |sign_div_unsign_bkh:divider|        ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                         ; sign_div_unsign_bkh  ; work         ;
;                |alt_u_div_a4f:divider|           ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider   ; alt_u_div_a4f        ; work         ;
;       |lpm_divide:Mod0|                          ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Mod0                                                                                   ; lpm_divide           ; work         ;
;          |lpm_divide_m9m:auto_generated|         ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                     ; lpm_divide_m9m       ; work         ;
;             |sign_div_unsign_bkh:divider|        ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                         ; sign_div_unsign_bkh  ; work         ;
;                |alt_u_div_a4f:divider|           ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider   ; alt_u_div_a4f        ; work         ;
;    |Bin6toBCD:bin6_to_bcd_min_cookTime|          ; 67 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_cookTime                                                                                                     ; Bin6toBCD            ; work         ;
;       |lpm_divide:Div0|                          ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_cookTime|lpm_divide:Div0                                                                                     ; lpm_divide           ; work         ;
;          |lpm_divide_jhm:auto_generated|         ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_cookTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                       ; lpm_divide_jhm       ; work         ;
;             |sign_div_unsign_bkh:divider|        ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_cookTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                           ; sign_div_unsign_bkh  ; work         ;
;                |alt_u_div_a4f:divider|           ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_cookTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider     ; alt_u_div_a4f        ; work         ;
;       |lpm_divide:Mod0|                          ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_cookTime|lpm_divide:Mod0                                                                                     ; lpm_divide           ; work         ;
;          |lpm_divide_m9m:auto_generated|         ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_cookTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                       ; lpm_divide_m9m       ; work         ;
;             |sign_div_unsign_bkh:divider|        ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_cookTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                           ; sign_div_unsign_bkh  ; work         ;
;                |alt_u_div_a4f:divider|           ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_cookTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider     ; alt_u_div_a4f        ; work         ;
;    |Bin6toBCD:bin6_to_bcd_min_endTime|           ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_endTime                                                                                                      ; Bin6toBCD            ; work         ;
;       |lpm_divide:Div0|                          ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Div0                                                                                      ; lpm_divide           ; work         ;
;          |lpm_divide_jhm:auto_generated|         ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                        ; lpm_divide_jhm       ; work         ;
;             |sign_div_unsign_bkh:divider|        ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                            ; sign_div_unsign_bkh  ; work         ;
;                |alt_u_div_a4f:divider|           ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider      ; alt_u_div_a4f        ; work         ;
;       |lpm_divide:Mod0|                          ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Mod0                                                                                      ; lpm_divide           ; work         ;
;          |lpm_divide_m9m:auto_generated|         ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                        ; lpm_divide_m9m       ; work         ;
;             |sign_div_unsign_bkh:divider|        ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                            ; sign_div_unsign_bkh  ; work         ;
;                |alt_u_div_a4f:divider|           ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider      ; alt_u_div_a4f        ; work         ;
;    |Bin6toBCD:bin6_to_bcd_min_gen_clock|         ; 71 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_gen_clock                                                                                                    ; Bin6toBCD            ; work         ;
;       |lpm_divide:Div0|                          ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_gen_clock|lpm_divide:Div0                                                                                    ; lpm_divide           ; work         ;
;          |lpm_divide_jhm:auto_generated|         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_gen_clock|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                      ; lpm_divide_jhm       ; work         ;
;             |sign_div_unsign_bkh:divider|        ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_gen_clock|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                          ; sign_div_unsign_bkh  ; work         ;
;                |alt_u_div_a4f:divider|           ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_gen_clock|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider    ; alt_u_div_a4f        ; work         ;
;       |lpm_divide:Mod0|                          ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_gen_clock|lpm_divide:Mod0                                                                                    ; lpm_divide           ; work         ;
;          |lpm_divide_m9m:auto_generated|         ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_gen_clock|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                      ; lpm_divide_m9m       ; work         ;
;             |sign_div_unsign_bkh:divider|        ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_gen_clock|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                          ; sign_div_unsign_bkh  ; work         ;
;                |alt_u_div_a4f:divider|           ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin6toBCD:bin6_to_bcd_min_gen_clock|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider    ; alt_u_div_a4f        ; work         ;
;    |Bin7SegDecoder:bin7seg_hex0|                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex0                                                                                                            ; Bin7SegDecoder       ; work         ;
;    |Bin7SegDecoder:bin7seg_hex1|                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex1                                                                                                            ; Bin7SegDecoder       ; work         ;
;    |Bin7SegDecoder:bin7seg_hex2|                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex2                                                                                                            ; Bin7SegDecoder       ; work         ;
;    |Bin7SegDecoder:bin7seg_hex3|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex3                                                                                                            ; Bin7SegDecoder       ; work         ;
;    |Bin7SegDecoder:bin7seg_hex4|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex4                                                                                                            ; Bin7SegDecoder       ; work         ;
;    |Bin7SegDecoder:bin7seg_hex5|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex5                                                                                                            ; Bin7SegDecoder       ; work         ;
;    |Bin7SegDecoder:bin7seg_hex6|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex6                                                                                                            ; Bin7SegDecoder       ; work         ;
;    |Bin7SegDecoder:bin7seg_hex7|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex7                                                                                                            ; Bin7SegDecoder       ; work         ;
;    |CookDurationRegister:cook_duration_register| ; 63 (63)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|CookDurationRegister:cook_duration_register                                                                                            ; CookDurationRegister ; work         ;
;    |DebounceUnit:debouncer_key1|                 ; 67 (67)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DebounceUnit:debouncer_key1                                                                                                            ; DebounceUnit         ; work         ;
;    |DebounceUnit:debouncer_key2|                 ; 67 (67)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DebounceUnit:debouncer_key2                                                                                                            ; DebounceUnit         ; work         ;
;    |DebounceUnit:debouncer_key3|                 ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DebounceUnit:debouncer_key3                                                                                                            ; DebounceUnit         ; work         ;
;    |DisplayTime:display_time_cookTime|           ; 1031 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_cookTime                                                                                                      ; DisplayTime          ; work         ;
;       |lpm_divide:Div0|                          ; 223 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_cookTime|lpm_divide:Div0                                                                                      ; lpm_divide           ; work         ;
;          |lpm_divide_r0p:auto_generated|         ; 223 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_cookTime|lpm_divide:Div0|lpm_divide_r0p:auto_generated                                                        ; lpm_divide_r0p       ; work         ;
;             |abs_divider_mbg:divider|            ; 223 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_cookTime|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider                                ; abs_divider_mbg      ; work         ;
;                |alt_u_div_a7f:divider|           ; 223 (223)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_cookTime|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider          ; alt_u_div_a7f        ; work         ;
;       |lpm_divide:Mod0|                          ; 808 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_cookTime|lpm_divide:Mod0                                                                                      ; lpm_divide           ; work         ;
;          |lpm_divide_lcm:auto_generated|         ; 808 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_cookTime|lpm_divide:Mod0|lpm_divide_lcm:auto_generated                                                        ; lpm_divide_lcm       ; work         ;
;             |sign_div_unsign_anh:divider|        ; 808 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_cookTime|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                            ; sign_div_unsign_anh  ; work         ;
;                |alt_u_div_8af:divider|           ; 808 (808)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_cookTime|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider      ; alt_u_div_8af        ; work         ;
;    |DisplayTime:display_time_endTime|            ; 1007 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_endTime                                                                                                       ; DisplayTime          ; work         ;
;       |lpm_divide:Div0|                          ; 199 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_endTime|lpm_divide:Div0                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_r0p:auto_generated|         ; 199 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_endTime|lpm_divide:Div0|lpm_divide_r0p:auto_generated                                                         ; lpm_divide_r0p       ; work         ;
;             |abs_divider_mbg:divider|            ; 199 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_endTime|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider                                 ; abs_divider_mbg      ; work         ;
;                |alt_u_div_a7f:divider|           ; 199 (199)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_endTime|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider           ; alt_u_div_a7f        ; work         ;
;       |lpm_divide:Mod0|                          ; 808 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_endTime|lpm_divide:Mod0                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_lcm:auto_generated|         ; 808 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_endTime|lpm_divide:Mod0|lpm_divide_lcm:auto_generated                                                         ; lpm_divide_lcm       ; work         ;
;             |sign_div_unsign_anh:divider|        ; 808 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_endTime|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                             ; sign_div_unsign_anh  ; work         ;
;                |alt_u_div_8af:divider|           ; 808 (808)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_endTime|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider       ; alt_u_div_8af        ; work         ;
;    |DisplayTime:display_time_general_clock|      ; 1038 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_general_clock                                                                                                 ; DisplayTime          ; work         ;
;       |lpm_divide:Div0|                          ; 199 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_general_clock|lpm_divide:Div0                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_r0p:auto_generated|         ; 199 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_general_clock|lpm_divide:Div0|lpm_divide_r0p:auto_generated                                                   ; lpm_divide_r0p       ; work         ;
;             |abs_divider_mbg:divider|            ; 199 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_general_clock|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider                           ; abs_divider_mbg      ; work         ;
;                |alt_u_div_a7f:divider|           ; 199 (199)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_general_clock|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider     ; alt_u_div_a7f        ; work         ;
;       |lpm_divide:Mod0|                          ; 839 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_general_clock|lpm_divide:Mod0                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_lcm:auto_generated|         ; 839 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_general_clock|lpm_divide:Mod0|lpm_divide_lcm:auto_generated                                                   ; lpm_divide_lcm       ; work         ;
;             |sign_div_unsign_anh:divider|        ; 839 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_general_clock|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh  ; work         ;
;                |alt_u_div_8af:divider|           ; 839 (839)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|DisplayTime:display_time_general_clock|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider ; alt_u_div_8af        ; work         ;
;    |EndTimeRegister:end_time_register|           ; 87 (87)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|EndTimeRegister:end_time_register                                                                                                      ; EndTimeRegister      ; work         ;
;    |GeneralClock:general_clock|                  ; 52 (52)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|GeneralClock:general_clock                                                                                                             ; GeneralClock         ; work         ;
;    |Heater:heater|                               ; 70 (70)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|Heater:heater                                                                                                                          ; Heater               ; work         ;
;    |OvenFSM:oven_fsm|                            ; 71 (71)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|OvenFSM:oven_fsm                                                                                                                       ; OvenFSM              ; work         ;
;    |PulseGenerator:pulse_1hz|                    ; 37 (37)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|PulseGenerator:pulse_1hz                                                                                                               ; PulseGenerator       ; work         ;
;    |RegisterTemperature:register_temperature|    ; 64 (64)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OvenTopLevel|RegisterTemperature:register_temperature                                                                                               ; RegisterTemperature  ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |OvenTopLevel|OvenFSM:oven_fsm|s_previousState                                                        ;
+------------------------+------------------------+----------------------+----------------------+-----------------------+
; Name                   ; s_previousState.FINISH ; s_previousState.COOK ; s_previousState.IDLE ; s_previousState.START ;
+------------------------+------------------------+----------------------+----------------------+-----------------------+
; s_previousState.START  ; 0                      ; 0                    ; 0                    ; 0                     ;
; s_previousState.IDLE   ; 0                      ; 0                    ; 1                    ; 1                     ;
; s_previousState.COOK   ; 0                      ; 1                    ; 0                    ; 1                     ;
; s_previousState.FINISH ; 1                      ; 0                    ; 0                    ; 1                     ;
+------------------------+------------------------+----------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |OvenTopLevel|OvenFSM:oven_fsm|s_currentState                                                    ;
+-----------------------+-----------------------+---------------------+---------------------+----------------------+
; Name                  ; s_currentState.FINISH ; s_currentState.COOK ; s_currentState.IDLE ; s_currentState.START ;
+-----------------------+-----------------------+---------------------+---------------------+----------------------+
; s_currentState.START  ; 0                     ; 0                   ; 0                   ; 0                    ;
; s_currentState.IDLE   ; 0                     ; 0                   ; 1                   ; 1                    ;
; s_currentState.COOK   ; 0                     ; 1                   ; 0                   ; 1                    ;
; s_currentState.FINISH ; 1                     ; 0                   ; 0                   ; 1                    ;
+-----------------------+-----------------------+---------------------+---------------------+----------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; s_hex0_bcd[3]                                       ; s_enable_7seg[0]     ; yes                    ;
; s_hex0_bcd[1]                                       ; s_enable_7seg[0]     ; yes                    ;
; s_hex0_bcd[0]                                       ; s_enable_7seg[0]     ; yes                    ;
; s_hex0_bcd[2]                                       ; s_enable_7seg[0]     ; yes                    ;
; s_hex1_bcd[3]                                       ; s_enable_7seg[0]     ; yes                    ;
; s_hex1_bcd[1]                                       ; s_enable_7seg[0]     ; yes                    ;
; s_hex1_bcd[0]                                       ; s_enable_7seg[0]     ; yes                    ;
; s_hex1_bcd[2]                                       ; s_enable_7seg[0]     ; yes                    ;
; s_hex2_bcd[3]                                       ; s_enable_7seg[0]     ; yes                    ;
; s_hex2_bcd[1]                                       ; s_enable_7seg[0]     ; yes                    ;
; s_hex2_bcd[0]                                       ; s_enable_7seg[0]     ; yes                    ;
; s_hex2_bcd[2]                                       ; s_enable_7seg[0]     ; yes                    ;
; s_hex3_bcd[2]                                       ; s_enable_7seg        ; yes                    ;
; s_hex3_bcd[1]                                       ; s_enable_7seg        ; yes                    ;
; s_hex3_bcd[0]                                       ; s_enable_7seg        ; yes                    ;
; s_hex7_bcd[0]                                       ; s_programSelected[0] ; yes                    ;
; s_hex7_bcd[1]                                       ; s_programSelected[0] ; yes                    ;
; s_hex7_bcd[2]                                       ; s_programSelected[0] ; yes                    ;
; Number of user-specified and inferred latches = 18  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+-------------------------------------------------------------------+----------------------------------------+
; Register name                                                     ; Reason for Removal                     ;
+-------------------------------------------------------------------+----------------------------------------+
; RegisterTemperature:register_temperature|s_selectedTemperature[0] ; Stuck at GND due to stuck port data_in ;
; OvenFSM:oven_fsm|s_previousState.START                            ; Lost fanout                            ;
; OvenFSM:oven_fsm|s_previousState.IDLE                             ; Lost fanout                            ;
; OvenFSM:oven_fsm|s_previousState.COOK                             ; Lost fanout                            ;
; OvenFSM:oven_fsm|s_previousState.FINISH                           ; Lost fanout                            ;
; Total Number of Removed Registers = 5                             ;                                        ;
+-------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 191   ;
; Number of registers using Synchronous Clear  ; 59    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 130   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Heater:heater|s_actualTemperature[4]   ; 11      ;
; Heater:heater|s_actualTemperature[2]   ; 9       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |OvenTopLevel|PulseGenerator:pulse_1hz|s_cnt[25]                                 ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |OvenTopLevel|Heater:heater|s_actualTemperature[1]                               ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |OvenTopLevel|RegisterTemperature:register_temperature|s_selectedTemperature[15] ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |OvenTopLevel|DebounceUnit:debouncer_key3|s_debounceCnt[17]                      ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |OvenTopLevel|DebounceUnit:debouncer_key2|s_debounceCnt[8]                       ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |OvenTopLevel|DebounceUnit:debouncer_key1|s_debounceCnt[15]                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |OvenTopLevel|EndTimeRegister:end_time_register|s_endTime[8]                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |OvenTopLevel|CookDurationRegister:cook_duration_register|s_cookTime[11]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |OvenTopLevel|GeneralClock:general_clock|s_actualTime[14]                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |OvenTopLevel|Heater:heater|s_actualTemperature[2]                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |OvenTopLevel|s_hex6_bcd[2]                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex4|decOut_n                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex5|decOut_n                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex6|decOut_n                               ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex0|decOut_n[6]                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex1|decOut_n[3]                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex2|decOut_n[6]                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex3|decOut_n[6]                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |OvenTopLevel|Bin7SegDecoder:bin7seg_hex7|decOut_n[3]                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:debouncer_key0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                                  ;
; msecmininwidth ; 100   ; Signed Integer                                  ;
; inpolarity     ; '0'   ; Enumerated                                      ;
; outpolarity    ; '1'   ; Enumerated                                      ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:debouncer_key1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                                  ;
; msecmininwidth ; 100   ; Signed Integer                                  ;
; inpolarity     ; '0'   ; Enumerated                                      ;
; outpolarity    ; '1'   ; Enumerated                                      ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:debouncer_key2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                                  ;
; msecmininwidth ; 100   ; Signed Integer                                  ;
; inpolarity     ; '0'   ; Enumerated                                      ;
; outpolarity    ; '1'   ; Enumerated                                      ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:debouncer_key3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                                  ;
; msecmininwidth ; 100   ; Signed Integer                                  ;
; inpolarity     ; '0'   ; Enumerated                                      ;
; outpolarity    ; '1'   ; Enumerated                                      ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PulseGenerator:pulse_1hz ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; max            ; 50000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayTime:display_time_endTime|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                                 ;
; LPM_WIDTHD             ; 32             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                  ;
; LPM_WIDTHD             ; 6              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                  ;
; LPM_WIDTHD             ; 16             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayTime:display_time_general_clock|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                                       ;
; LPM_WIDTHD             ; 32             ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_min_gen_clock|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                    ;
; LPM_WIDTHD             ; 6              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                  ;
; LPM_WIDTHD             ; 6              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                  ;
; LPM_WIDTHD             ; 16             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_lkm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                  ;
; LPM_WIDTHD             ; 16             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_min_gen_clock|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                    ;
; LPM_WIDTHD             ; 6              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayTime:display_time_endTime|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_r0p ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                   ;
; LPM_WIDTHD             ; 6              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                  ;
; LPM_WIDTHD             ; 16             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_lkm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayTime:display_time_general_clock|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_r0p ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                     ;
; LPM_WIDTHD             ; 6              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayTime:display_time_cookTime|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_min_cookTime|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                   ;
; LPM_WIDTHD             ; 6              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                    ;
; LPM_WIDTHD             ; 16             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_min_cookTime|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                   ;
; LPM_WIDTHD             ; 6              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                    ;
; LPM_WIDTHD             ; 16             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_lkm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                    ;
; LPM_WIDTHD             ; 16             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DisplayTime:display_time_cookTime|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_r0p ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                    ;
; LPM_WIDTHD             ; 6              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                    ;
; LPM_WIDTHD             ; 16             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_lkm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                   ;
; LPM_WIDTHD             ; 6              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                    ;
; LPM_WIDTHD             ; 6              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                     ;
; LPM_WIDTHD             ; 6              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Port Connectivity Checks: "Bin7SegDecoder:bin7seg_hex4" ;
+--------+-------+----------+-----------------------------+
; Port   ; Type  ; Severity ; Details                     ;
+--------+-------+----------+-----------------------------+
; enable ; Input ; Info     ; Stuck at VCC                ;
+--------+-------+----------+-----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Bin7SegDecoder:bin7seg_hex5" ;
+--------+-------+----------+-----------------------------+
; Port   ; Type  ; Severity ; Details                     ;
+--------+-------+----------+-----------------------------+
; enable ; Input ; Info     ; Stuck at VCC                ;
+--------+-------+----------+-----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Bin7SegDecoder:bin7seg_hex6" ;
+--------+-------+----------+-----------------------------+
; Port   ; Type  ; Severity ; Details                     ;
+--------+-------+----------+-----------------------------+
; enable ; Input ; Info     ; Stuck at VCC                ;
+--------+-------+----------+-----------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterTemperature:register_temperature" ;
+--------+-------+----------+------------------------------------------+
; Port   ; Type  ; Severity ; Details                                  ;
+--------+-------+----------+------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                             ;
+--------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "CookDurationRegister:cook_duration_register" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                ;
+--------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "EndTimeRegister:end_time_register" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DebounceUnit:debouncer_key0"                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pulsedout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 81                          ;
; cycloneiii_ff         ; 191                         ;
;     ENA               ; 101                         ;
;     ENA SCLR          ; 13                          ;
;     ENA SCLR SLD      ; 16                          ;
;     SCLR              ; 30                          ;
;     plain             ; 31                          ;
; cycloneiii_lcell_comb ; 7046                        ;
;     arith             ; 2428                        ;
;         1 data inputs ; 69                          ;
;         2 data inputs ; 329                         ;
;         3 data inputs ; 2030                        ;
;     normal            ; 4618                        ;
;         0 data inputs ; 194                         ;
;         1 data inputs ; 69                          ;
;         2 data inputs ; 2361                        ;
;         3 data inputs ; 184                         ;
;         4 data inputs ; 1810                        ;
;                       ;                             ;
; Max LUT depth         ; 60.80                       ;
; Average LUT depth     ; 42.09                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue May 28 11:53:19 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Forno -c Forno
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file PulseGenerator.vhd
    Info (12022): Found design unit 1: PulseGenerator-Behavioral File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/PulseGenerator.vhd Line: 10
    Info (12023): Found entity 1: PulseGenerator File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/PulseGenerator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Bin16ToBCD.vhd
    Info (12022): Found design unit 1: Bin16ToBCD-Behavioral File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 17
    Info (12023): Found entity 1: Bin16ToBCD File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file OvenFSM.vhd
    Info (12022): Found design unit 1: OvenFSM-Behavioral File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd Line: 20
    Info (12023): Found entity 1: OvenFSM File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file Bin6toBCD.vhd
    Info (12022): Found design unit 1: Bin6toBCD-Behavioral File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 13
    Info (12023): Found entity 1: Bin6toBCD File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file CookDurationRegister.vhd
    Info (12022): Found design unit 1: CookDurationRegister-Synchronous File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/CookDurationRegister.vhd Line: 14
    Info (12023): Found entity 1: CookDurationRegister File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/CookDurationRegister.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file DebounceUnit.vhd
    Info (12022): Found design unit 1: DebounceUnit-Behavioral File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DebounceUnit.vhd Line: 15
    Info (12023): Found entity 1: DebounceUnit File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DebounceUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Bin7SegDecoder.vhd
    Info (12022): Found design unit 1: Bin7SegDecoder-Behavioral File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin7SegDecoder.vhd Line: 10
    Info (12023): Found entity 1: Bin7SegDecoder File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin7SegDecoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file DisplayTime.vhd
    Info (12022): Found design unit 1: DisplayTime-Shell File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd Line: 14
    Info (12023): Found entity 1: DisplayTime File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file EndTimeRegister.vhd
    Info (12022): Found design unit 1: EndTimeRegister-Synchronous File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/EndTimeRegister.vhd Line: 16
    Info (12023): Found entity 1: EndTimeRegister File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/EndTimeRegister.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file GeneralClock.vhd
    Info (12022): Found design unit 1: GeneralClock-Synchronous File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/GeneralClock.vhd Line: 15
    Info (12023): Found entity 1: GeneralClock File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/GeneralClock.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file OvenTopLevel.vhd
    Info (12022): Found design unit 1: OvenTopLevel-Structural File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 22
    Info (12023): Found entity 1: OvenTopLevel File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Heater.vhd
    Info (12022): Found design unit 1: Heater-Behavioral File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Heater.vhd Line: 16
    Info (12023): Found entity 1: Heater File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Heater.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file RegisterTemperature.vhd
    Info (12022): Found design unit 1: RegisterTemperature-Synchronous File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/RegisterTemperature.vhd Line: 14
    Info (12023): Found entity 1: RegisterTemperature File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/RegisterTemperature.vhd Line: 5
Info (12127): Elaborating entity "OvenTopLevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at OvenTopLevel.vhd(29): object "s_key0" assigned a value but never read File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 29
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(155): signal "s_actualTemp_bcd2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 155
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(156): signal "s_actualTemp_bcd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 156
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(157): signal "s_actualTemp_bcd0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 157
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(159): signal "s_averageTemp_bcd2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 159
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(160): signal "s_averageTemp_bcd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 160
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(161): signal "s_averageTemp_bcd0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 161
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(171): signal "s_endTime_hour_bcd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 171
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(172): signal "s_endTime_hour_bcd0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 172
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(173): signal "s_endTime_minute_bcd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 173
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(174): signal "s_endTime_minute_bcd0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 174
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(176): signal "s_cookTime_hour_bcd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 176
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(177): signal "s_cookTime_hour_bcd0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 177
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(178): signal "s_cookTime_minute_bcd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 178
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(179): signal "s_cookTime_minute_bcd0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 179
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(189): signal "s_generalClock_hour_bcd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 189
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(190): signal "s_generalClock_hour_bcd0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 190
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(191): signal "s_generalClock_minute_bcd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 191
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(192): signal "s_generalClock_minute_bcd0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 192
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(194): signal "s_endTime_hour_bcd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 194
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(195): signal "s_endTime_hour_bcd0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 195
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(196): signal "s_endTime_minute_bcd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 196
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(197): signal "s_endTime_minute_bcd0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 197
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(205): signal "s_generalClock_hour_bcd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 205
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(206): signal "s_generalClock_hour_bcd0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 206
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(207): signal "s_generalClock_minute_bcd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 207
Warning (10492): VHDL Process Statement warning at OvenTopLevel.vhd(208): signal "s_generalClock_minute_bcd0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 208
Warning (10631): VHDL Process Statement warning at OvenTopLevel.vhd(146): inferring latch(es) for signal or variable "s_hex2_bcd", which holds its previous value in one or more paths through the process File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Warning (10631): VHDL Process Statement warning at OvenTopLevel.vhd(146): inferring latch(es) for signal or variable "s_hex1_bcd", which holds its previous value in one or more paths through the process File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Warning (10631): VHDL Process Statement warning at OvenTopLevel.vhd(146): inferring latch(es) for signal or variable "s_hex0_bcd", which holds its previous value in one or more paths through the process File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Warning (10631): VHDL Process Statement warning at OvenTopLevel.vhd(146): inferring latch(es) for signal or variable "s_hex7_bcd", which holds its previous value in one or more paths through the process File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Warning (10631): VHDL Process Statement warning at OvenTopLevel.vhd(146): inferring latch(es) for signal or variable "s_hex3_bcd", which holds its previous value in one or more paths through the process File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex3_bcd[0]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex3_bcd[1]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex3_bcd[2]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex3_bcd[3]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex7_bcd[0]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex7_bcd[1]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex7_bcd[2]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex7_bcd[3]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex0_bcd[0]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex0_bcd[1]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex0_bcd[2]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex0_bcd[3]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex1_bcd[0]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex1_bcd[1]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex1_bcd[2]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex1_bcd[3]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex2_bcd[0]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex2_bcd[1]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex2_bcd[2]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (10041): Inferred latch for "s_hex2_bcd[3]" at OvenTopLevel.vhd(146) File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
Info (12129): Elaborating entity "DebounceUnit" using architecture "A:behavioral" for hierarchy "DebounceUnit:debouncer_key0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 109
Info (12129): Elaborating entity "PulseGenerator" using architecture "A:behavioral" for hierarchy "PulseGenerator:pulse_1hz" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 215
Info (12129): Elaborating entity "GeneralClock" using architecture "A:synchronous" for hierarchy "GeneralClock:general_clock" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 222
Info (12129): Elaborating entity "EndTimeRegister" using architecture "A:synchronous" for hierarchy "EndTimeRegister:end_time_register" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 231
Info (12129): Elaborating entity "CookDurationRegister" using architecture "A:synchronous" for hierarchy "CookDurationRegister:cook_duration_register" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 241
Info (12129): Elaborating entity "RegisterTemperature" using architecture "A:synchronous" for hierarchy "RegisterTemperature:register_temperature" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 249
Info (12129): Elaborating entity "Heater" using architecture "A:behavioral" for hierarchy "Heater:heater" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 257
Info (12129): Elaborating entity "OvenFSM" using architecture "A:behavioral" for hierarchy "OvenFSM:oven_fsm" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 265
Warning (10036): Verilog HDL or VHDL warning at OvenFSM.vhd(22): object "s_previousState" assigned a value but never read File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd Line: 22
Warning (10492): VHDL Process Statement warning at OvenFSM.vhd(54): signal "startIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd Line: 54
Warning (10492): VHDL Process Statement warning at OvenFSM.vhd(63): signal "s_actualTime" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd Line: 63
Warning (10492): VHDL Process Statement warning at OvenFSM.vhd(63): signal "s_cookHour" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd Line: 63
Warning (10492): VHDL Process Statement warning at OvenFSM.vhd(73): signal "s_actualTime" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd Line: 73
Warning (10492): VHDL Process Statement warning at OvenFSM.vhd(73): signal "s_finishHour" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd Line: 73
Warning (10492): VHDL Process Statement warning at OvenFSM.vhd(83): signal "startIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd Line: 83
Info (12129): Elaborating entity "DisplayTime" using architecture "A:shell" for hierarchy "DisplayTime:display_time_general_clock" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 280
Info (12129): Elaborating entity "Bin6toBCD" using architecture "A:behavioral" for hierarchy "Bin6toBCD:bin6_to_bcd_min_gen_clock" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 285
Info (12129): Elaborating entity "Bin16ToBCD" using architecture "A:behavioral" for hierarchy "Bin16ToBCD:bin16_to_bcd_actuaTemp" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 328
Info (12129): Elaborating entity "Bin7SegDecoder" using architecture "A:behavioral" for hierarchy "Bin7SegDecoder:bin7seg_hex7" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 342
Info (278001): Inferred 26 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DisplayTime:display_time_endTime|Mod0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin6toBCD:bin6_to_bcd_min_endTime|Mod0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin16ToBCD:bin16_to_bcd_actuaTemp|Mod1" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DisplayTime:display_time_general_clock|Mod0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin6toBCD:bin6_to_bcd_min_gen_clock|Mod0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin6toBCD:bin6_to_bcd_min_endTime|Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin16ToBCD:bin16_to_bcd_actuaTemp|Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin16ToBCD:bin16_to_bcd_actuaTemp|Mod0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin6toBCD:bin6_to_bcd_min_gen_clock|Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DisplayTime:display_time_endTime|Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin6toBCD:bin6_to_bcd_hour_endTime|Mod0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin16ToBCD:bin16_to_bcd_actuaTemp|Div1" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DisplayTime:display_time_general_clock|Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin6toBCD:bin6_to_bcd_hour_gen_clock|Mod0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DisplayTime:display_time_cookTime|Mod0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin6toBCD:bin6_to_bcd_min_cookTime|Mod0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin16ToBCD:bin16_to_bcd_averageTemp|Mod1" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin6toBCD:bin6_to_bcd_min_cookTime|Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin16ToBCD:bin16_to_bcd_averageTemp|Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin16ToBCD:bin16_to_bcd_averageTemp|Mod0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DisplayTime:display_time_cookTime|Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin6toBCD:bin6_to_bcd_hour_cookTime|Mod0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin16ToBCD:bin16_to_bcd_averageTemp|Div1" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin6toBCD:bin6_to_bcd_hour_endTime|Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin6toBCD:bin6_to_bcd_hour_cookTime|Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin6toBCD:bin6_to_bcd_hour_gen_clock|Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 18
Info (12130): Elaborated megafunction instantiation "DisplayTime:display_time_endTime|lpm_divide:Mod0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd Line: 21
Info (12133): Instantiated megafunction "DisplayTime:display_time_endTime|lpm_divide:Mod0" with the following parameter: File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd Line: 21
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf
    Info (12023): Found entity 1: lpm_divide_lcm File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_lcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_8af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Mod0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 19
Info (12133): Instantiated megafunction "Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Mod0" with the following parameter: File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_m9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod1" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 29
Info (12133): Instantiated megafunction "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod1" with the following parameter: File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf
    Info (12023): Found entity 1: lpm_divide_ocm File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_ocm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/sign_div_unsign_dnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 18
Info (12133): Instantiated megafunction "Bin6toBCD:bin6_to_bcd_min_endTime|lpm_divide:Div0" with the following parameter: File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_jhm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 27
Info (12133): Instantiated megafunction "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div0" with the following parameter: File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf
    Info (12023): Found entity 1: lpm_divide_lkm File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_lkm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "DisplayTime:display_time_endTime|lpm_divide:Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd Line: 20
Info (12133): Instantiated megafunction "DisplayTime:display_time_endTime|lpm_divide:Div0" with the following parameter: File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd Line: 20
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_r0p.tdf
    Info (12023): Found entity 1: lpm_divide_r0p File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_r0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf
    Info (12023): Found entity 1: abs_divider_mbg File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/abs_divider_mbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4v9.tdf
    Info (12023): Found entity 1: lpm_abs_4v9 File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_abs_4v9.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_abs_i0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 27
Info (12133): Instantiated megafunction "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1" with the following parameter: File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod1" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 29
Info (12133): Instantiated megafunction "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod1" with the following parameter: File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 27
Info (12133): Instantiated megafunction "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div0" with the following parameter: File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (13012): Latch s_hex0_bcd[3] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[1] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex0_bcd[1] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[1] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex0_bcd[0] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[1] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex0_bcd[2] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[1] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex1_bcd[3] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[1] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex1_bcd[1] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[1] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex1_bcd[0] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[1] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex1_bcd[2] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[1] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex2_bcd[3] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[1] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex2_bcd[1] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[1] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex2_bcd[0] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[1] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex2_bcd[2] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[1] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex3_bcd[2] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[0] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex3_bcd[1] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[0] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex3_bcd[0] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[0] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex7_bcd[0] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[0] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex7_bcd[1] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[0] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Warning (13012): Latch s_hex7_bcd[2] has unsafe behavior File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync_sw[0] File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 103
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "DisplayTime:display_time_general_clock|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_22_result_int[1]~44" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_8af.tdf Line: 102
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_15_result_int[0]~0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 62
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_6_result_int[0]~14" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 87
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_7_result_int[0]~16" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 92
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_8_result_int[0]~18" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 97
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_9_result_int[0]~20" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 102
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_10_result_int[0]~22" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 37
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_11_result_int[0]~24" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 42
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_12_result_int[0]~26" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 47
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_13_result_int[0]~28" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 52
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_14_result_int[0]~30" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 57
    Info (17048): Logic cell "Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[0]~0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf Line: 52
    Info (17048): Logic cell "Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[0]~8" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf Line: 42
    Info (17048): Logic cell "Bin6toBCD:bin6_to_bcd_hour_gen_clock|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[0]~10" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf Line: 47
    Info (17048): Logic cell "Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[0]~0" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf Line: 52
    Info (17048): Logic cell "Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[0]~8" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf Line: 42
    Info (17048): Logic cell "Bin6toBCD:bin6_to_bcd_hour_endTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[0]~10" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf Line: 47
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_6_result_int[0]~14" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 87
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_7_result_int[0]~16" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 92
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_8_result_int[0]~18" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 97
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_9_result_int[0]~20" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 102
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_10_result_int[0]~22" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 37
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_11_result_int[0]~24" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 42
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_12_result_int[0]~26" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 47
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_13_result_int[0]~28" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 52
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_actuaTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_14_result_int[0]~30" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 57
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_6_result_int[0]~14" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 87
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_7_result_int[0]~16" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 92
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_8_result_int[0]~18" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 97
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_9_result_int[0]~20" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 102
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_10_result_int[0]~22" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 37
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_11_result_int[0]~24" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 42
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_12_result_int[0]~26" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 47
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_13_result_int[0]~28" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 52
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_14_result_int[0]~30" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 57
    Info (17048): Logic cell "DisplayTime:display_time_cookTime|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_21_result_int[1]~14" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a7f.tdf Line: 97
    Info (17048): Logic cell "Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[0]~8" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf Line: 42
    Info (17048): Logic cell "Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[0]~10" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf Line: 47
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_6_result_int[0]~14" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 87
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_7_result_int[0]~16" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 92
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_8_result_int[0]~18" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 97
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_9_result_int[0]~20" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 102
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_10_result_int[0]~22" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 37
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_11_result_int[0]~24" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 42
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_12_result_int[0]~26" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 47
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_13_result_int[0]~28" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 52
    Info (17048): Logic cell "Bin16ToBCD:bin16_to_bcd_averageTemp|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_14_result_int[0]~30" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf Line: 57
    Info (17048): Logic cell "Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[0]~12" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf Line: 52
    Info (17048): Logic cell "Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[0]~8" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf Line: 42
    Info (17048): Logic cell "Bin6toBCD:bin6_to_bcd_hour_cookTime|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[0]~10" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf Line: 47
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[10]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[11]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[12]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[13]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[14]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[15]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[16]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 8
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd Line: 9
Info (21057): Implemented 7131 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 7050 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 513 megabytes
    Info: Processing ended: Tue May 28 11:53:42 2024
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:34


