module wideexpr_00258(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ^({4{(-(s4))<<(($signed((ctrl[5]?2'sb00:5'sb10001)))<<((+(3'b001))<<((4'sb0001)!=(3'b010))))}});
  assign y1 = s4;
  assign y2 = ~((ctrl[7]?3'sb111:$signed(+($signed((ctrl[0]?s6:(s5)<<(4'sb1010)))))));
  assign y3 = {1{(ctrl[2]?(ctrl[4]?(s2)<(!((({2{2'sb00}})<<({3{5'sb10110}}))^~(s3))):|({1{$signed(({s3,s6,5'b11010,5'sb01110})+((u6)^~(u6)))}})):{2{~&((ctrl[0]?(6'sb001001)+(s4):5'sb11101))}})}};
  assign y4 = {(((ctrl[1]?(3'sb111)>>>(u2):-(-((u7)>>(s4)))))-(s4))>>((u7)>>>($signed((ctrl[6]?$signed((6'b101111)<<<(6'b000001)):(5'sb00010)^((s1)-(6'sb100100))))))};
  assign y5 = ((ctrl[7]?1'sb0:(ctrl[5]?-({($signed(3'sb001))-(+(s6)),(2'b01)<<<({$signed(4'b0100),(ctrl[2]?5'sb10111:1'sb0),(s2)<<(6'sb111111),(3'sb100)+(2'sb00)}),(-(+(2'b10)))>({4{$signed(s7)}})}):s5)))>=(6'sb011110);
  assign y6 = +(s5);
  assign y7 = 6'sb110000;
endmodule
