module two_write_ports( input logic [2:0] write_addr_1, write_addr_2,
			input logic [3:0] write_data_1, write_data_2,
			input logic en_1, en_2,
			output logic [3:0] d[7:0],
			output logic w_en_1[7:0], w_en_2[7:0]);

	write_port port_1(write_addr_1, en_1, w_en_1);
	write_port port_2(write_addr_2, en_2, w_en_2);
endmodule			
