# Copyright 2023 Dolphin Design
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1

# Header
name: cv32e40pv2_pulp_fpu_no_lat_covg
description: regression for CV32E40Pv2, pulp_fpu tests with no latency, step-and-compare against RM, cov enabled

# List of builds
builds:
  clean_fw:
    cmd: make clean-bsp clean_test_programs
    dir: cv32e40p/sim/uvmt
  clean_corev-dv:
    cmd: make clean_riscv-dv clone_riscv-dv
    dir: cv32e40p/sim/uvmt
    cov: 0
  uvmt_cv32e40p_pulp_fpu:
    cmd: make comp comp_corev-dv
    dir: cv32e40p/sim/uvmt
    cfg: pulp_fpu

# List of tests
tests:
  corev_rand_fp_instr_sanity_test_nonzfinx:
    testname: corev_rand_fp_instr_sanity_test
    build: uvmt_cv32e40p_pulp_fpu
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_fp_instr_sanity_test CFG_PLUSARGS="+UVM_TIMEOUT=1000000"
    test_cfg: floating_pt_instr_en
    iss: 1
    cov: 1
    num: 50

  corev_rand_debug_ebreak_xpulp:
    build: uvmt_cv32e40p_pulp_fpu
    description: corev_rand_debug_ebreak_xpulp
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug_ebreak_xpulp
    test_cfg: floating_pt_instr_en
    iss: 1
    cov: 1
    num: 100

  corev_rand_debug_single_step_xpulp:
    build: uvmt_cv32e40p_pulp_fpu
    description: corev_rand_debug_single_step_xpulp
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug_single_step_xpulp
    test_cfg: floating_pt_instr_en
    iss: 1
    cov: 1
    num: 100

  corev_rand_instr_long_stall:
    build: uvmt_cv32e40p_pulp_fpu
    description: corev_rand_instr_long_stall
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_instr_long_stall
    test_cfg: floating_pt_instr_en
    iss: 1
    cov: 1
    num: 100

  corev_rand_interrupt:
    build: uvmt_cv32e40p_pulp_fpu
    description: corev_rand_interrupt
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt
    test_cfg: floating_pt_instr_en
    iss: 1
    cov: 1
    num: 100

  corev_rand_interrupt_debug:
    build: uvmt_cv32e40p_pulp_fpu
    description: corev_rand_interrupt_debug
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_debug
    test_cfg: floating_pt_instr_en
    iss: 1
    cov: 1
    num: 100

  corev_rand_interrupt_exception:
    build: uvmt_cv32e40p_pulp_fpu
    description: corev_rand_interrupt_exception
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_exception
    test_cfg: floating_pt_instr_en
    iss: 1
    cov: 1
    num: 100

  corev_rand_interrupt_nested:
    build: uvmt_cv32e40p_pulp_fpu
    description: corev_rand_interrupt_nested
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_nested
    test_cfg: floating_pt_instr_en
    iss: 1
    cov: 1
    num: 100

  corev_rand_interrupt_wfi_mem_stress:
    build: uvmt_cv32e40p_pulp_fpu
    description: corev_rand_interrupt_wfi_mem_stress
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_wfi_mem_stress
    test_cfg: floating_pt_instr_en
    iss: 1
    cov: 1
    num: 100

  corev_rand_jump_stress_test:
    build: uvmt_cv32e40p_pulp_fpu
    description: corev_rand_jump_stress_test
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_jump_stress_test
    test_cfg: floating_pt_instr_en
    iss: 1
    cov: 1
    num: 100
