/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_ACPI_H
#define TRACE_TRACE_HW_ACPI_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_ACPI_ERST_CLASS_INIT_IN 0
#define TRACE_ACPI_ERST_CLASS_INIT_IN_ENABLED 0
#define TRACE_ACPI_ERST_CLASS_INIT_IN_BACKEND_DSTATE() (0)
static inline void trace_acpi_erst_class_init_in(void) {
}
#define TRACE_ACPI_ERST_CLASS_INIT_OUT 0
#define TRACE_ACPI_ERST_CLASS_INIT_OUT_ENABLED 0
#define TRACE_ACPI_ERST_CLASS_INIT_OUT_BACKEND_DSTATE() (0)
static inline void trace_acpi_erst_class_init_out(void) {
}
#define TRACE_ACPI_ERST_MEM_READ 0
#define TRACE_ACPI_ERST_MEM_READ_ENABLED 0
#define TRACE_ACPI_ERST_MEM_READ_BACKEND_DSTATE() (0)
static inline void trace_acpi_erst_mem_read(uint64_t addr, uint64_t val, unsigned size) {
    (void)addr;
    (void)val;
    (void)size;
}
#define TRACE_ACPI_ERST_MEM_WRITE 0
#define TRACE_ACPI_ERST_MEM_WRITE_ENABLED 0
#define TRACE_ACPI_ERST_MEM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_acpi_erst_mem_write(uint64_t addr, uint64_t val, unsigned size) {
    (void)addr;
    (void)val;
    (void)size;
}
#define TRACE_ACPI_ERST_PCI_BAR_0 0
#define TRACE_ACPI_ERST_PCI_BAR_0_ENABLED 0
#define TRACE_ACPI_ERST_PCI_BAR_0_BACKEND_DSTATE() (0)
static inline void trace_acpi_erst_pci_bar_0(uint64_t addr) {
    (void)addr;
}
#define TRACE_ACPI_ERST_PCI_BAR_1 0
#define TRACE_ACPI_ERST_PCI_BAR_1_ENABLED 0
#define TRACE_ACPI_ERST_PCI_BAR_1_BACKEND_DSTATE() (0)
static inline void trace_acpi_erst_pci_bar_1(uint64_t addr) {
    (void)addr;
}
#define TRACE_ACPI_ERST_POST_LOAD 0
#define TRACE_ACPI_ERST_POST_LOAD_ENABLED 0
#define TRACE_ACPI_ERST_POST_LOAD_BACKEND_DSTATE() (0)
static inline void trace_acpi_erst_post_load(void *header, unsigned slot_size) {
    (void)header;
    (void)slot_size;
}
#define TRACE_ACPI_ERST_REALIZEFN_IN 0
#define TRACE_ACPI_ERST_REALIZEFN_IN_ENABLED 0
#define TRACE_ACPI_ERST_REALIZEFN_IN_BACKEND_DSTATE() (0)
static inline void trace_acpi_erst_realizefn_in(void) {
}
#define TRACE_ACPI_ERST_REALIZEFN_OUT 0
#define TRACE_ACPI_ERST_REALIZEFN_OUT_ENABLED 0
#define TRACE_ACPI_ERST_REALIZEFN_OUT_BACKEND_DSTATE() (0)
static inline void trace_acpi_erst_realizefn_out(unsigned size) {
    (void)size;
}
#define TRACE_ACPI_ERST_REG_READ 0
#define TRACE_ACPI_ERST_REG_READ_ENABLED 0
#define TRACE_ACPI_ERST_REG_READ_BACKEND_DSTATE() (0)
static inline void trace_acpi_erst_reg_read(uint64_t addr, uint64_t val, unsigned size) {
    (void)addr;
    (void)val;
    (void)size;
}
#define TRACE_ACPI_ERST_REG_WRITE 0
#define TRACE_ACPI_ERST_REG_WRITE_ENABLED 0
#define TRACE_ACPI_ERST_REG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_acpi_erst_reg_write(uint64_t addr, uint64_t val, unsigned size) {
    (void)addr;
    (void)val;
    (void)size;
}
#define TRACE_ACPI_ERST_RESET_IN 0
#define TRACE_ACPI_ERST_RESET_IN_ENABLED 0
#define TRACE_ACPI_ERST_RESET_IN_BACKEND_DSTATE() (0)
static inline void trace_acpi_erst_reset_in(unsigned record_count) {
    (void)record_count;
}
#define TRACE_ACPI_ERST_RESET_OUT 0
#define TRACE_ACPI_ERST_RESET_OUT_ENABLED 0
#define TRACE_ACPI_ERST_RESET_OUT_BACKEND_DSTATE() (0)
static inline void trace_acpi_erst_reset_out(unsigned record_count) {
    (void)record_count;
}
#define TRACE_ACPI_GPE_EN_IOPORT_READB 0
#define TRACE_ACPI_GPE_EN_IOPORT_READB_ENABLED 0
#define TRACE_ACPI_GPE_EN_IOPORT_READB_BACKEND_DSTATE() (0)
static inline void trace_acpi_gpe_en_ioport_readb(uint32_t addr, uint8_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_ACPI_GPE_EN_IOPORT_WRITEB 0
#define TRACE_ACPI_GPE_EN_IOPORT_WRITEB_ENABLED 0
#define TRACE_ACPI_GPE_EN_IOPORT_WRITEB_BACKEND_DSTATE() (0)
static inline void trace_acpi_gpe_en_ioport_writeb(uint32_t addr, uint8_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_ACPI_GPE_STS_IOPORT_READB 0
#define TRACE_ACPI_GPE_STS_IOPORT_READB_ENABLED 0
#define TRACE_ACPI_GPE_STS_IOPORT_READB_BACKEND_DSTATE() (0)
static inline void trace_acpi_gpe_sts_ioport_readb(uint32_t addr, uint8_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_ACPI_GPE_STS_IOPORT_WRITEB 0
#define TRACE_ACPI_GPE_STS_IOPORT_WRITEB_ENABLED 0
#define TRACE_ACPI_GPE_STS_IOPORT_WRITEB_BACKEND_DSTATE() (0)
static inline void trace_acpi_gpe_sts_ioport_writeb(uint32_t addr, uint8_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_ACPI_NVDIMM_DSM_INFO 0
#define TRACE_ACPI_NVDIMM_DSM_INFO_ENABLED 0
#define TRACE_ACPI_NVDIMM_DSM_INFO_BACKEND_DSTATE() (0)
static inline void trace_acpi_nvdimm_dsm_info(uint32_t revision, uint32_t handle, uint32_t function) {
    (void)revision;
    (void)handle;
    (void)function;
}
#define TRACE_ACPI_NVDIMM_DSM_MEM_ADDR 0
#define TRACE_ACPI_NVDIMM_DSM_MEM_ADDR_ENABLED 0
#define TRACE_ACPI_NVDIMM_DSM_MEM_ADDR_BACKEND_DSTATE() (0)
static inline void trace_acpi_nvdimm_dsm_mem_addr(uint64_t dsm_mem_addr) {
    (void)dsm_mem_addr;
}
#define TRACE_ACPI_NVDIMM_INVALID_REVISION 0
#define TRACE_ACPI_NVDIMM_INVALID_REVISION_ENABLED 0
#define TRACE_ACPI_NVDIMM_INVALID_REVISION_BACKEND_DSTATE() (0)
static inline void trace_acpi_nvdimm_invalid_revision(uint32_t revision) {
    (void)revision;
}
#define TRACE_ACPI_NVDIMM_LABEL_INFO 0
#define TRACE_ACPI_NVDIMM_LABEL_INFO_ENABLED 0
#define TRACE_ACPI_NVDIMM_LABEL_INFO_BACKEND_DSTATE() (0)
static inline void trace_acpi_nvdimm_label_info(uint32_t label_size, uint32_t mxfer) {
    (void)label_size;
    (void)mxfer;
}
#define TRACE_ACPI_NVDIMM_LABEL_OVERFLOW 0
#define TRACE_ACPI_NVDIMM_LABEL_OVERFLOW_ENABLED 0
#define TRACE_ACPI_NVDIMM_LABEL_OVERFLOW_BACKEND_DSTATE() (0)
static inline void trace_acpi_nvdimm_label_overflow(uint32_t offset, uint32_t length) {
    (void)offset;
    (void)length;
}
#define TRACE_ACPI_NVDIMM_LABEL_OVERSIZE 0
#define TRACE_ACPI_NVDIMM_LABEL_OVERSIZE_ENABLED 0
#define TRACE_ACPI_NVDIMM_LABEL_OVERSIZE_BACKEND_DSTATE() (0)
static inline void trace_acpi_nvdimm_label_oversize(uint32_t pos, uint64_t size) {
    (void)pos;
    (void)size;
}
#define TRACE_ACPI_NVDIMM_LABEL_XFER_EXCEED 0
#define TRACE_ACPI_NVDIMM_LABEL_XFER_EXCEED_ENABLED 0
#define TRACE_ACPI_NVDIMM_LABEL_XFER_EXCEED_BACKEND_DSTATE() (0)
static inline void trace_acpi_nvdimm_label_xfer_exceed(uint32_t length, uint32_t max_xfer) {
    (void)length;
    (void)max_xfer;
}
#define TRACE_ACPI_NVDIMM_READ_FIT 0
#define TRACE_ACPI_NVDIMM_READ_FIT_ENABLED 0
#define TRACE_ACPI_NVDIMM_READ_FIT_BACKEND_DSTATE() (0)
static inline void trace_acpi_nvdimm_read_fit(uint32_t offset, uint32_t len, const char *dirty) {
    (void)offset;
    (void)len;
    (void)dirty;
}
#define TRACE_ACPI_NVDIMM_READ_IO_PORT 0
#define TRACE_ACPI_NVDIMM_READ_IO_PORT_ENABLED 0
#define TRACE_ACPI_NVDIMM_READ_IO_PORT_BACKEND_DSTATE() (0)
static inline void trace_acpi_nvdimm_read_io_port(void) {
}
#define TRACE_ACPI_NVDIMM_READ_LABEL 0
#define TRACE_ACPI_NVDIMM_READ_LABEL_ENABLED 0
#define TRACE_ACPI_NVDIMM_READ_LABEL_BACKEND_DSTATE() (0)
static inline void trace_acpi_nvdimm_read_label(uint32_t offset, uint32_t length) {
    (void)offset;
    (void)length;
}
#define TRACE_ACPI_NVDIMM_WRITE_LABEL 0
#define TRACE_ACPI_NVDIMM_WRITE_LABEL_ENABLED 0
#define TRACE_ACPI_NVDIMM_WRITE_LABEL_BACKEND_DSTATE() (0)
static inline void trace_acpi_nvdimm_write_label(uint32_t offset, uint32_t length) {
    (void)offset;
    (void)length;
}
#define TRACE_ACPI_PCI_ACPI_INDEX_READ 0
#define TRACE_ACPI_PCI_ACPI_INDEX_READ_ENABLED 0
#define TRACE_ACPI_PCI_ACPI_INDEX_READ_BACKEND_DSTATE() (0)
static inline void trace_acpi_pci_acpi_index_read(uint32_t val) {
    (void)val;
}
#define TRACE_ACPI_PCI_ACPI_INDEX_WRITE 0
#define TRACE_ACPI_PCI_ACPI_INDEX_WRITE_ENABLED 0
#define TRACE_ACPI_PCI_ACPI_INDEX_WRITE_BACKEND_DSTATE() (0)
static inline void trace_acpi_pci_acpi_index_write(unsigned bsel, unsigned slot, uint32_t aidx) {
    (void)bsel;
    (void)slot;
    (void)aidx;
}
#define TRACE_ACPI_PCI_DOWN_READ 0
#define TRACE_ACPI_PCI_DOWN_READ_ENABLED 0
#define TRACE_ACPI_PCI_DOWN_READ_BACKEND_DSTATE() (0)
static inline void trace_acpi_pci_down_read(uint32_t val) {
    (void)val;
}
#define TRACE_ACPI_PCI_EJ_WRITE 0
#define TRACE_ACPI_PCI_EJ_WRITE_ENABLED 0
#define TRACE_ACPI_PCI_EJ_WRITE_BACKEND_DSTATE() (0)
static inline void trace_acpi_pci_ej_write(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_ACPI_PCI_EJECT_SLOT 0
#define TRACE_ACPI_PCI_EJECT_SLOT_ENABLED 0
#define TRACE_ACPI_PCI_EJECT_SLOT_BACKEND_DSTATE() (0)
static inline void trace_acpi_pci_eject_slot(unsigned bsel, unsigned slot) {
    (void)bsel;
    (void)slot;
}
#define TRACE_ACPI_PCI_FEATURES_READ 0
#define TRACE_ACPI_PCI_FEATURES_READ_ENABLED 0
#define TRACE_ACPI_PCI_FEATURES_READ_BACKEND_DSTATE() (0)
static inline void trace_acpi_pci_features_read(uint32_t val) {
    (void)val;
}
#define TRACE_ACPI_PCI_RMV_READ 0
#define TRACE_ACPI_PCI_RMV_READ_ENABLED 0
#define TRACE_ACPI_PCI_RMV_READ_BACKEND_DSTATE() (0)
static inline void trace_acpi_pci_rmv_read(uint32_t val) {
    (void)val;
}
#define TRACE_ACPI_PCI_SEL_READ 0
#define TRACE_ACPI_PCI_SEL_READ_ENABLED 0
#define TRACE_ACPI_PCI_SEL_READ_BACKEND_DSTATE() (0)
static inline void trace_acpi_pci_sel_read(uint32_t val) {
    (void)val;
}
#define TRACE_ACPI_PCI_SEL_WRITE 0
#define TRACE_ACPI_PCI_SEL_WRITE_ENABLED 0
#define TRACE_ACPI_PCI_SEL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_acpi_pci_sel_write(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_ACPI_PCI_UNPLUG 0
#define TRACE_ACPI_PCI_UNPLUG_ENABLED 0
#define TRACE_ACPI_PCI_UNPLUG_BACKEND_DSTATE() (0)
static inline void trace_acpi_pci_unplug(int bsel, int slot) {
    (void)bsel;
    (void)slot;
}
#define TRACE_ACPI_PCI_UNPLUG_REQUEST 0
#define TRACE_ACPI_PCI_UNPLUG_REQUEST_ENABLED 0
#define TRACE_ACPI_PCI_UNPLUG_REQUEST_BACKEND_DSTATE() (0)
static inline void trace_acpi_pci_unplug_request(int bsel, int slot) {
    (void)bsel;
    (void)slot;
}
#define TRACE_ACPI_PCI_UP_READ 0
#define TRACE_ACPI_PCI_UP_READ_ENABLED 0
#define TRACE_ACPI_PCI_UP_READ_BACKEND_DSTATE() (0)
static inline void trace_acpi_pci_up_read(uint32_t val) {
    (void)val;
}
#define TRACE_CPUHP_ACPI_CLEAR_INSERTING_EVT 0
#define TRACE_CPUHP_ACPI_CLEAR_INSERTING_EVT_ENABLED 0
#define TRACE_CPUHP_ACPI_CLEAR_INSERTING_EVT_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_clear_inserting_evt(uint32_t idx) {
    (void)idx;
}
#define TRACE_CPUHP_ACPI_CLEAR_REMOVE_EVT 0
#define TRACE_CPUHP_ACPI_CLEAR_REMOVE_EVT_ENABLED 0
#define TRACE_CPUHP_ACPI_CLEAR_REMOVE_EVT_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_clear_remove_evt(uint32_t idx) {
    (void)idx;
}
#define TRACE_CPUHP_ACPI_CPU_HAS_EVENTS 0
#define TRACE_CPUHP_ACPI_CPU_HAS_EVENTS_ENABLED 0
#define TRACE_CPUHP_ACPI_CPU_HAS_EVENTS_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_cpu_has_events(uint32_t idx, bool ins, bool rm) {
    (void)idx;
    (void)ins;
    (void)rm;
}
#define TRACE_CPUHP_ACPI_EJECTING_CPU 0
#define TRACE_CPUHP_ACPI_EJECTING_CPU_ENABLED 0
#define TRACE_CPUHP_ACPI_EJECTING_CPU_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_ejecting_cpu(uint32_t idx) {
    (void)idx;
}
#define TRACE_CPUHP_ACPI_EJECTING_INVALID_CPU 0
#define TRACE_CPUHP_ACPI_EJECTING_INVALID_CPU_ENABLED 0
#define TRACE_CPUHP_ACPI_EJECTING_INVALID_CPU_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_ejecting_invalid_cpu(uint32_t idx) {
    (void)idx;
}
#define TRACE_CPUHP_ACPI_FW_REMOVE_CPU 0
#define TRACE_CPUHP_ACPI_FW_REMOVE_CPU_ENABLED 0
#define TRACE_CPUHP_ACPI_FW_REMOVE_CPU_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_fw_remove_cpu(uint32_t idx) {
    (void)idx;
}
#define TRACE_CPUHP_ACPI_FW_REMOVE_INVALID_CPU 0
#define TRACE_CPUHP_ACPI_FW_REMOVE_INVALID_CPU_ENABLED 0
#define TRACE_CPUHP_ACPI_FW_REMOVE_INVALID_CPU_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_fw_remove_invalid_cpu(uint32_t idx) {
    (void)idx;
}
#define TRACE_CPUHP_ACPI_INVALID_IDX_SELECTED 0
#define TRACE_CPUHP_ACPI_INVALID_IDX_SELECTED_ENABLED 0
#define TRACE_CPUHP_ACPI_INVALID_IDX_SELECTED_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_invalid_idx_selected(uint32_t idx) {
    (void)idx;
}
#define TRACE_CPUHP_ACPI_READ_CMD_DATA 0
#define TRACE_CPUHP_ACPI_READ_CMD_DATA_ENABLED 0
#define TRACE_CPUHP_ACPI_READ_CMD_DATA_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_read_cmd_data(uint32_t idx, uint32_t data) {
    (void)idx;
    (void)data;
}
#define TRACE_CPUHP_ACPI_READ_CMD_DATA2 0
#define TRACE_CPUHP_ACPI_READ_CMD_DATA2_ENABLED 0
#define TRACE_CPUHP_ACPI_READ_CMD_DATA2_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_read_cmd_data2(uint32_t idx, uint32_t data) {
    (void)idx;
    (void)data;
}
#define TRACE_CPUHP_ACPI_READ_FLAGS 0
#define TRACE_CPUHP_ACPI_READ_FLAGS_ENABLED 0
#define TRACE_CPUHP_ACPI_READ_FLAGS_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_read_flags(uint32_t idx, uint8_t flags) {
    (void)idx;
    (void)flags;
}
#define TRACE_CPUHP_ACPI_WRITE_CMD 0
#define TRACE_CPUHP_ACPI_WRITE_CMD_ENABLED 0
#define TRACE_CPUHP_ACPI_WRITE_CMD_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_write_cmd(uint32_t idx, uint8_t cmd) {
    (void)idx;
    (void)cmd;
}
#define TRACE_CPUHP_ACPI_WRITE_IDX 0
#define TRACE_CPUHP_ACPI_WRITE_IDX_ENABLED 0
#define TRACE_CPUHP_ACPI_WRITE_IDX_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_write_idx(uint32_t idx) {
    (void)idx;
}
#define TRACE_CPUHP_ACPI_WRITE_OST_EV 0
#define TRACE_CPUHP_ACPI_WRITE_OST_EV_ENABLED 0
#define TRACE_CPUHP_ACPI_WRITE_OST_EV_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_write_ost_ev(uint32_t slot, uint32_t ev) {
    (void)slot;
    (void)ev;
}
#define TRACE_CPUHP_ACPI_WRITE_OST_STATUS 0
#define TRACE_CPUHP_ACPI_WRITE_OST_STATUS_ENABLED 0
#define TRACE_CPUHP_ACPI_WRITE_OST_STATUS_BACKEND_DSTATE() (0)
static inline void trace_cpuhp_acpi_write_ost_status(uint32_t slot, uint32_t st) {
    (void)slot;
    (void)st;
}
#define TRACE_MHP_ACPI_CLEAR_INSERT_EVT 0
#define TRACE_MHP_ACPI_CLEAR_INSERT_EVT_ENABLED 0
#define TRACE_MHP_ACPI_CLEAR_INSERT_EVT_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_clear_insert_evt(uint32_t slot) {
    (void)slot;
}
#define TRACE_MHP_ACPI_CLEAR_REMOVE_EVT 0
#define TRACE_MHP_ACPI_CLEAR_REMOVE_EVT_ENABLED 0
#define TRACE_MHP_ACPI_CLEAR_REMOVE_EVT_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_clear_remove_evt(uint32_t slot) {
    (void)slot;
}
#define TRACE_MHP_ACPI_EJECTING_INVALID_SLOT 0
#define TRACE_MHP_ACPI_EJECTING_INVALID_SLOT_ENABLED 0
#define TRACE_MHP_ACPI_EJECTING_INVALID_SLOT_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_ejecting_invalid_slot(uint32_t slot) {
    (void)slot;
}
#define TRACE_MHP_ACPI_INVALID_SLOT_SELECTED 0
#define TRACE_MHP_ACPI_INVALID_SLOT_SELECTED_ENABLED 0
#define TRACE_MHP_ACPI_INVALID_SLOT_SELECTED_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_invalid_slot_selected(uint32_t slot) {
    (void)slot;
}
#define TRACE_MHP_ACPI_PC_DIMM_DELETE_FAILED 0
#define TRACE_MHP_ACPI_PC_DIMM_DELETE_FAILED_ENABLED 0
#define TRACE_MHP_ACPI_PC_DIMM_DELETE_FAILED_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_pc_dimm_delete_failed(uint32_t slot) {
    (void)slot;
}
#define TRACE_MHP_ACPI_PC_DIMM_DELETED 0
#define TRACE_MHP_ACPI_PC_DIMM_DELETED_ENABLED 0
#define TRACE_MHP_ACPI_PC_DIMM_DELETED_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_pc_dimm_deleted(uint32_t slot) {
    (void)slot;
}
#define TRACE_MHP_ACPI_READ_ADDR_HI 0
#define TRACE_MHP_ACPI_READ_ADDR_HI_ENABLED 0
#define TRACE_MHP_ACPI_READ_ADDR_HI_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_read_addr_hi(uint32_t slot, uint32_t addr) {
    (void)slot;
    (void)addr;
}
#define TRACE_MHP_ACPI_READ_ADDR_LO 0
#define TRACE_MHP_ACPI_READ_ADDR_LO_ENABLED 0
#define TRACE_MHP_ACPI_READ_ADDR_LO_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_read_addr_lo(uint32_t slot, uint32_t addr) {
    (void)slot;
    (void)addr;
}
#define TRACE_MHP_ACPI_READ_FLAGS 0
#define TRACE_MHP_ACPI_READ_FLAGS_ENABLED 0
#define TRACE_MHP_ACPI_READ_FLAGS_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_read_flags(uint32_t slot, uint32_t flags) {
    (void)slot;
    (void)flags;
}
#define TRACE_MHP_ACPI_READ_PXM 0
#define TRACE_MHP_ACPI_READ_PXM_ENABLED 0
#define TRACE_MHP_ACPI_READ_PXM_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_read_pxm(uint32_t slot, uint32_t pxm) {
    (void)slot;
    (void)pxm;
}
#define TRACE_MHP_ACPI_READ_SIZE_HI 0
#define TRACE_MHP_ACPI_READ_SIZE_HI_ENABLED 0
#define TRACE_MHP_ACPI_READ_SIZE_HI_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_read_size_hi(uint32_t slot, uint32_t size) {
    (void)slot;
    (void)size;
}
#define TRACE_MHP_ACPI_READ_SIZE_LO 0
#define TRACE_MHP_ACPI_READ_SIZE_LO_ENABLED 0
#define TRACE_MHP_ACPI_READ_SIZE_LO_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_read_size_lo(uint32_t slot, uint32_t size) {
    (void)slot;
    (void)size;
}
#define TRACE_MHP_ACPI_WRITE_OST_EV 0
#define TRACE_MHP_ACPI_WRITE_OST_EV_ENABLED 0
#define TRACE_MHP_ACPI_WRITE_OST_EV_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_write_ost_ev(uint32_t slot, uint32_t ev) {
    (void)slot;
    (void)ev;
}
#define TRACE_MHP_ACPI_WRITE_OST_STATUS 0
#define TRACE_MHP_ACPI_WRITE_OST_STATUS_ENABLED 0
#define TRACE_MHP_ACPI_WRITE_OST_STATUS_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_write_ost_status(uint32_t slot, uint32_t st) {
    (void)slot;
    (void)st;
}
#define TRACE_MHP_ACPI_WRITE_SLOT 0
#define TRACE_MHP_ACPI_WRITE_SLOT_ENABLED 0
#define TRACE_MHP_ACPI_WRITE_SLOT_BACKEND_DSTATE() (0)
static inline void trace_mhp_acpi_write_slot(uint32_t slot) {
    (void)slot;
}
#define TRACE_TCO_IO_READ 0
#define TRACE_TCO_IO_READ_ENABLED 0
#define TRACE_TCO_IO_READ_BACKEND_DSTATE() (0)
static inline void trace_tco_io_read(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_TCO_IO_WRITE 0
#define TRACE_TCO_IO_WRITE_ENABLED 0
#define TRACE_TCO_IO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_tco_io_write(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_TCO_TIMER_EXPIRED 0
#define TRACE_TCO_TIMER_EXPIRED_ENABLED 0
#define TRACE_TCO_TIMER_EXPIRED_BACKEND_DSTATE() (0)
static inline void trace_tco_timer_expired(int timeouts_no, bool strap, bool no_reboot) {
    (void)timeouts_no;
    (void)strap;
    (void)no_reboot;
}
#define TRACE_TCO_TIMER_RELOAD 0
#define TRACE_TCO_TIMER_RELOAD_ENABLED 0
#define TRACE_TCO_TIMER_RELOAD_BACKEND_DSTATE() (0)
static inline void trace_tco_timer_reload(int ticks, int msec) {
    (void)ticks;
    (void)msec;
}

#endif