

================================================================
== Vitis HLS Report for 'pu_comp'
================================================================
* Date:           Tue Sep  2 16:52:29 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_136_1  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%begin_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %begin_r" [src/spmm_device_fpga.cpp:136]   --->   Operation 12 'read' 'begin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K" [src/spmm_device_fpga.cpp:136]   --->   Operation 13 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_value_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_value" [src/spmm_device_fpga.cpp:136]   --->   Operation 14 'read' 'a_value_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln136 = store i30 0, i30 %i" [src/spmm_device_fpga.cpp:136]   --->   Operation 15 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln136 = br void %for.inc" [src/spmm_device_fpga.cpp:136]   --->   Operation 16 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_14 = load i30 %i" [src/spmm_device_fpga.cpp:138]   --->   Operation 17 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.83ns)   --->   "%icmp_ln136 = icmp_eq  i30 %i_14, i30 %K_read" [src/spmm_device_fpga.cpp:136]   --->   Operation 18 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.86ns)   --->   "%add_ln136 = add i30 %i_14, i30 1" [src/spmm_device_fpga.cpp:136]   --->   Operation 19 'add' 'add_ln136' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.inc.split, void %for.end.loopexit" [src/spmm_device_fpga.cpp:136]   --->   Operation 20 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i30 %i_14" [src/spmm_device_fpga.cpp:138]   --->   Operation 21 'trunc' 'trunc_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln138 = add i16 %trunc_ln138, i16 %begin_read" [src/spmm_device_fpga.cpp:138]   --->   Operation 22 'add' 'add_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i16 %add_ln138" [src/spmm_device_fpga.cpp:138]   --->   Operation 23 'zext' 'zext_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Dbuf_addr = getelementptr i32 %Dbuf, i64 0, i64 %zext_ln138" [src/spmm_device_fpga.cpp:138]   --->   Operation 24 'getelementptr' 'Dbuf_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.24ns)   --->   "%Dbuf_load = load i16 %Dbuf_addr" [src/spmm_device_fpga.cpp:138]   --->   Operation 25 'load' 'Dbuf_load' <Predicate = (!icmp_ln136)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln136 = store i30 %add_ln136, i30 %i" [src/spmm_device_fpga.cpp:136]   --->   Operation 26 'store' 'store_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 27 [1/2] (1.24ns)   --->   "%Dbuf_load = load i16 %Dbuf_addr" [src/spmm_device_fpga.cpp:138]   --->   Operation 27 'load' 'Dbuf_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 28 [4/4] (2.32ns)   --->   "%mul = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:138]   --->   Operation 28 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 29 [3/4] (2.32ns)   --->   "%mul = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:138]   --->   Operation 29 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 30 [2/4] (2.32ns)   --->   "%mul = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:138]   --->   Operation 30 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 31 [1/4] (2.32ns)   --->   "%mul = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:138]   --->   Operation 31 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln140 = ret" [src/spmm_device_fpga.cpp:140]   --->   Operation 38 'ret' 'ret_ln140' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i30 %i_14" [src/spmm_device_fpga.cpp:136]   --->   Operation 32 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln137 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28" [src/spmm_device_fpga.cpp:137]   --->   Operation 33 'specpipeline' 'specpipeline_ln137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/spmm_device_fpga.cpp:136]   --->   Operation 34 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i32 %res, i64 0, i64 %zext_ln136" [src/spmm_device_fpga.cpp:138]   --->   Operation 35 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (1.24ns)   --->   "%store_ln138 = store i32 %mul, i16 %res_addr" [src/spmm_device_fpga.cpp:138]   --->   Operation 36 'store' 'store_ln138' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln136 = br void %for.inc" [src/spmm_device_fpga.cpp:136]   --->   Operation 37 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.03ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', src/spmm_device_fpga.cpp:138) on local variable 'i' [14]  (0 ns)
	'add' operation ('add_ln138', src/spmm_device_fpga.cpp:138) [23]  (0.785 ns)
	'getelementptr' operation ('Dbuf_addr', src/spmm_device_fpga.cpp:138) [25]  (0 ns)
	'load' operation ('Dbuf_load', src/spmm_device_fpga.cpp:138) on array 'Dbuf' [26]  (1.25 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	'load' operation ('Dbuf_load', src/spmm_device_fpga.cpp:138) on array 'Dbuf' [26]  (1.25 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', src/spmm_device_fpga.cpp:138) [27]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', src/spmm_device_fpga.cpp:138) [27]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', src/spmm_device_fpga.cpp:138) [27]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', src/spmm_device_fpga.cpp:138) [27]  (2.32 ns)

 <State 7>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('res_addr', src/spmm_device_fpga.cpp:138) [28]  (0 ns)
	'store' operation ('store_ln138', src/spmm_device_fpga.cpp:138) of variable 'mul', src/spmm_device_fpga.cpp:138 on array 'res' [29]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
