Analysis & Synthesis report for men_top
Sun May 09 15:55:21 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Source assignments for altsyncram:altsyncram_component|altsyncram_uon1:auto_generated
 12. Parameter Settings for User Entity Instance: altsyncram:altsyncram_component
 13. altsyncram Parameter Settings by Entity Instance
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 09 15:55:21 2021      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; men_top                                    ;
; Top-level Entity Name              ; ramip                                      ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 58                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 65,536                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                                      ; ramip              ; men_top            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; ram/ip/ramip.v                   ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/workary/bishe/men/ram/ip/ramip.v                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_uon1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/bishe/men/db/altsyncram_uon1.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
;                                             ;            ;
; Total combinational functions               ; 0          ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 0          ;
;     -- 3 input functions                    ; 0          ;
;     -- <=2 input functions                  ; 0          ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 0          ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 0          ;
;     -- Dedicated logic registers            ; 0          ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 58         ;
; Total memory bits                           ; 65536      ;
; Embedded Multiplier 9-bit elements          ; 0          ;
; Maximum fan-out node                        ; wren~input ;
; Maximum fan-out                             ; 16         ;
; Total fan-out                               ; 506        ;
; Average fan-out                             ; 3.83       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                       ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                   ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+--------------+
; |ramip                                 ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 58   ; 0            ; |ramip                                                                ; work         ;
;    |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ramip|altsyncram:altsyncram_component                                ; work         ;
;       |altsyncram_uon1:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ramip|altsyncram:altsyncram_component|altsyncram_uon1:auto_generated ; work         ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                               ;
+---------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; altsyncram:altsyncram_component|altsyncram_uon1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
+---------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                                    ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |ramip          ; C:/intelFPGA_lite/workary/bishe/men/ram/ip/ramip.v ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Source assignments for altsyncram:altsyncram_component|altsyncram_uon1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------+
; Parameter Name                     ; Value                ; Type             ;
+------------------------------------+----------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped          ;
; WIDTH_A                            ; 16                   ; Signed Integer   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped          ;
; WIDTH_B                            ; 16                   ; Signed Integer   ;
; WIDTHAD_B                          ; 12                   ; Signed Integer   ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped          ;
; BYTE_SIZE                          ; 8                    ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; INIT_FILE                          ; UNUSED               ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped          ;
; ENABLE_ECC                         ; FALSE                ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_uon1      ; Untyped          ;
+------------------------------------+----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                            ;
+-------------------------------------------+---------------------------------+
; Name                                      ; Value                           ;
+-------------------------------------------+---------------------------------+
; Number of entity instances                ; 1                               ;
; Entity Instance                           ; altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                       ;
;     -- WIDTH_A                            ; 16                              ;
;     -- NUMWORDS_A                         ; 4096                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 16                              ;
;     -- NUMWORDS_B                         ; 4096                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
+-------------------------------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun May 09 15:55:18 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off men_top -c men_top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 25 design units, including 8 entities, in source file ddr/ip/ddr2/ddr2ip_phy_alt_mem_phy_seq.vhd
    Info (12022): Found design unit 1: ddr2ip_phy_alt_mem_phy_constants_pkg
    Info (12022): Found design unit 2: ddr2ip_phy_alt_mem_phy_record_pkg
    Info (12022): Found design unit 3: ddr2ip_phy_alt_mem_phy_record_pkg-body
    Info (12022): Found design unit 4: ddr2ip_phy_alt_mem_phy_addr_cmd_pkg
    Info (12022): Found design unit 5: ddr2ip_phy_alt_mem_phy_addr_cmd_pkg-body
    Info (12022): Found design unit 6: ddr2ip_phy_alt_mem_phy_iram_addr_pkg
    Info (12022): Found design unit 7: ddr2ip_phy_alt_mem_phy_iram_addr_pkg-body
    Info (12022): Found design unit 8: ddr2ip_phy_alt_mem_phy_regs_pkg
    Info (12022): Found design unit 9: ddr2ip_phy_alt_mem_phy_regs_pkg-body
    Info (12022): Found design unit 10: ddr2ip_phy_alt_mem_phy_mmi-struct
    Info (12022): Found design unit 11: ddr2ip_phy_alt_mem_phy_admin-struct
    Info (12022): Found design unit 12: ddr2ip_phy_alt_mem_phy_iram_ram-struct
    Info (12022): Found design unit 13: ddr2ip_phy_alt_mem_phy_iram-struct
    Info (12022): Found design unit 14: ddr2ip_phy_alt_mem_phy_dgrb-struct
    Info (12022): Found design unit 15: ddr2ip_phy_alt_mem_phy_dgwb-rtl
    Info (12022): Found design unit 16: ddr2ip_phy_alt_mem_phy_ctrl-struct
    Info (12022): Found design unit 17: ddr2ip_phy_alt_mem_phy_seq-struct
    Info (12023): Found entity 1: ddr2ip_phy_alt_mem_phy_mmi
    Info (12023): Found entity 2: ddr2ip_phy_alt_mem_phy_admin
    Info (12023): Found entity 3: ddr2ip_phy_alt_mem_phy_iram_ram
    Info (12023): Found entity 4: ddr2ip_phy_alt_mem_phy_iram
    Info (12023): Found entity 5: ddr2ip_phy_alt_mem_phy_dgrb
    Info (12023): Found entity 6: ddr2ip_phy_alt_mem_phy_dgwb
    Info (12023): Found entity 7: ddr2ip_phy_alt_mem_phy_ctrl
    Info (12023): Found entity 8: ddr2ip_phy_alt_mem_phy_seq
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/ddr2ip_phy_alt_mem_phy_seq_wrapper.v
    Info (12023): Found entity 1: ddr2ip_phy_alt_mem_phy_seq_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/ddr2ip_phy_alt_mem_phy_pll.v
    Info (12023): Found entity 1: ddr2ip_phy_alt_mem_phy_pll
Info (12021): Found 12 design units, including 12 entities, in source file ddr/ip/ddr2/ddr2ip_phy_alt_mem_phy.v
    Info (12023): Found entity 1: ddr2ip_phy_alt_mem_phy
    Info (12023): Found entity 2: ddr2ip_phy_alt_mem_phy_clk_reset
    Info (12023): Found entity 3: ddr2ip_phy_alt_mem_phy_ac
    Info (12023): Found entity 4: ddr2ip_phy_alt_mem_phy_addr_cmd
    Info (12023): Found entity 5: ddr2ip_phy_alt_mem_phy_dp_io
    Info (12023): Found entity 6: ddr2ip_phy_alt_mem_phy_read_dp
    Info (12023): Found entity 7: ddr2ip_phy_alt_mem_phy_write_dp_fr
    Info (12023): Found entity 8: ddr2ip_phy_alt_mem_phy_rdata_valid
    Info (12023): Found entity 9: ddr2ip_phy_alt_mem_phy_mux
    Info (12023): Found entity 10: ddr2ip_phy_alt_mem_phy_mimic
    Info (12023): Found entity 11: ddr2ip_phy_alt_mem_phy_mimic_debug
    Info (12023): Found entity 12: ddr2ip_phy_alt_mem_phy_reset_pipe
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/ddr2ip_phy.v
    Info (12023): Found entity 1: ddr2ip_phy
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/ddr2ip_example_top.v
    Info (12023): Found entity 1: ddr2ip_example_top
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/ddr2ip_example_driver.v
    Info (12023): Found entity 1: ddr2ip_example_driver
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/ddr2ip_ex_lfsr8.v
    Info (12023): Found entity 1: ddr2ip_ex_lfsr8
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/ddr2ip_controller_phy.v
    Info (12023): Found entity 1: ddr2ip_controller_phy
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/ddr2ip_alt_mem_ddrx_controller_top.v
    Info (12023): Found entity 1: ddr2ip_alt_mem_ddrx_controller_top
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/ddr2ip.v
    Info (12023): Found entity 1: ddr2ip
Info (12021): Found 0 design units, including 0 entities, in source file ddr/ip/ddr2/alt_mem_phy_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_wdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_wdata_path
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_timing_param.v
    Info (12023): Found entity 1: alt_mem_ddrx_timing_param
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_tbp.v
    Info (12023): Found entity 1: alt_mem_ddrx_tbp
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_sideband.v
    Info (12023): Found entity 1: alt_mem_ddrx_sideband
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_rdwr_data_tmg.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdwr_data_tmg
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_rdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdata_path
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_rank_timer.v
    Info (12023): Found entity 1: alt_mem_ddrx_rank_timer
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_odt_gen
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_mm_st_converter.v
    Info (12023): Found entity 1: alt_mem_ddrx_mm_st_converter
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_list.v
    Info (12023): Found entity 1: alt_mem_ddrx_list
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_input_if.v
    Info (12023): Found entity 1: alt_mem_ddrx_input_if
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_fifo.v
    Info (12023): Found entity 1: alt_mem_ddrx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper
Info (12021): Found 2 design units, including 2 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_64
Info (12021): Found 2 design units, including 2 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_32
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_ecc_encoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder
Info (12021): Found 3 design units, including 3 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_64
Info (12021): Found 3 design units, including 3 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_32
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_ecc_decoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_ddr3_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr3_odt_gen
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_ddr2_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr2_odt_gen
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_dataid_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_dataid_manager
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_csr.v
    Info (12023): Found entity 1: alt_mem_ddrx_csr
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_controller_st_top.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller_st_top
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_controller.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_cmd_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_cmd_gen
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_burst_tracking.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_tracking
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_burst_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_gen
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_buffer_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer_manager
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_buffer.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_arbiter.v
    Info (12023): Found entity 1: alt_mem_ddrx_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd_wrap
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/w_fifo/write_fifo.v
    Info (12023): Found entity 1: write_fifo
Info (12021): Found 1 design units, including 1 entities, in source file ddr/ip/r_fifo/read_fifo.v
    Info (12023): Found entity 1: read_fifo
Info (12021): Found 1 design units, including 1 entities, in source file ram/ip/ramip.v
    Info (12023): Found entity 1: ramip
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/gen/cdc.v
    Info (12023): Found entity 1: cdc
Info (12021): Found 1 design units, including 1 entities, in source file ad/ad7606.v
    Info (12023): Found entity 1: ad7606
Info (12021): Found 1 design units, including 1 entities, in source file ddr/top/mem_burst_v2.v
    Info (12023): Found entity 1: mem_burst_v2
Info (12021): Found 1 design units, including 1 entities, in source file ddr/top/ddr_test2.v
    Info (12023): Found entity 1: ddr_test2
Info (12021): Found 1 design units, including 1 entities, in source file ddr/top/ddr_addr_top.v
    Info (12023): Found entity 1: ddr_addr_top
Info (12021): Found 1 design units, including 1 entities, in source file ddr/top/addr_fetch.v
    Info (12023): Found entity 1: addr_fetch
Info (12021): Found 8 design units, including 8 entities, in source file /intelfpga_lite/workary/gen/sirv_gnrl_dffs.v
    Info (12023): Found entity 1: sirv_gnrl_dfflrs
    Info (12023): Found entity 2: sirv_gnrl_dffl
    Info (12023): Found entity 3: sirv_gnrl_dffrs
    Info (12023): Found entity 4: sirv_gnrl_dffr
    Info (12023): Found entity 5: sirv_gnrl_ltch
    Info (12023): Found entity 6: sirv_gnrl_dff
    Info (12023): Found entity 7: sirv_gnrl_dfflr1
    Info (12023): Found entity 8: sirv_gnrl_dfflre
Info (12021): Found 1 design units, including 1 entities, in source file men_top.v
    Info (12023): Found entity 1: men_top
Info (12021): Found 1 design units, including 1 entities, in source file ram/ip/testbench_ram.v
    Info (12023): Found entity 1: testbench_ram
Info (12021): Found 0 design units, including 0 entities, in source file ddr/ip/ddr2/alt_mem_ddrx_define.iv
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(45): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(46): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(47): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(48): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(49): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(50): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(51): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "ramip" for the top level hierarchy
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uon1.tdf
    Info (12023): Found entity 1: altsyncram_uon1
Info (12128): Elaborating entity "altsyncram_uon1" for hierarchy "altsyncram:altsyncram_component|altsyncram_uon1:auto_generated"
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/workary/bishe/men/output_files/men_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 74 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 42 input pins
    Info (21059): Implemented 16 output pins
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4706 megabytes
    Info: Processing ended: Sun May 09 15:55:21 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/workary/bishe/men/output_files/men_top.map.smsg.


