<?xml version="1.0" encoding="UTF-8"?>

<emi_mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec257e</nDeviceFullId>
		<nFlashName>SAMSUNG_K5L6331CAA</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x3</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7e</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x4</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=4> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=50> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=50> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=50> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=50> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2256</nDeviceFullId>
		<nFlashName>SAMSUNG_K5L6433ATA-BQ12</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x7f</nBankAddresses>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x17f</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x27f</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x37f</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x47f</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x57f</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x67f</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x77f</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x414</addrh>		<!--- (ADDR_H=0x414) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc5</wrdata>		<!--- (WRDATA=0xc5) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=4> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=50> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2402</nDeviceFullId>
		<nFlashName>SAMSUNG_K5L2833ATA-AF66</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00</nFlashType>
		<nDeviceSecondID>0x0100</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x414</addrh>		<!--- (ADDR_H=0x414) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc5</wrdata>		<!--- (WRDATA=0xc5) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>2</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=0> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=3> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=60> -->
			<nSetupRd>2</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=20> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=60> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=60> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2402</nDeviceFullId>
		<nFlashName>SAMSUNG_K5L2866ATA-AF66</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x0</nFlashType>
		<nDeviceSecondID>0x0200</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x13f</addrh>		<!--- (ADDR_H=0x13f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x13f</addrh>		<!--- (ADDR_H=0x13f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x53f</addrh>		<!--- (ADDR_H=0x53f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x53f</addrh>		<!--- (ADDR_H=0x53f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x411</addrh>		<!--- (ADDR_H=0x411) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc5</wrdata>		<!--- (WRDATA=0xc5) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=3> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>7</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=120> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2402</nDeviceFullId>
		<nFlashName>SAMSUNG_K5L2866ATB-BF66</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00</nFlashType>
		<nDeviceSecondID>0x0100</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x13f</addrh>		<!--- (ADDR_H=0x13f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x13f</addrh>		<!--- (ADDR_H=0x13f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x53f</addrh>		<!--- (ADDR_H=0x53f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x53f</addrh>		<!--- (ADDR_H=0x53f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x411</addrh>		<!--- (ADDR_H=0x411) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc5</wrdata>		<!--- (WRDATA=0xc5) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=3> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>7</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=120> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2402</nDeviceFullId>
		<nFlashName>SAMSUNG_K5L2866ATC-BQ12</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x0</nFlashType>
		<nDeviceSecondID>0x0200</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x13f</addrh>		<!--- (ADDR_H=0x13f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x13f</addrh>		<!--- (ADDR_H=0x13f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x53f</addrh>		<!--- (ADDR_H=0x53f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x53f</addrh>		<!--- (ADDR_H=0x53f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x411</addrh>		<!--- (ADDR_H=0x411) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc5</wrdata>		<!--- (WRDATA=0xc5) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=3> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>7</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=120> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2402</nDeviceFullId>
		<nFlashName>SAMSUNG_K5L2866ATD-BQ12</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x0</nFlashType>
		<nDeviceSecondID>0x0200</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x13f</addrh>		<!--- (ADDR_H=0x13f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x13f</addrh>		<!--- (ADDR_H=0x13f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x53f</addrh>		<!--- (ADDR_H=0x53f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x53f</addrh>		<!--- (ADDR_H=0x53f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x411</addrh>		<!--- (ADDR_H=0x411) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc5</wrdata>		<!--- (WRDATA=0xc5) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=3> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>7</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=120> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec227a</nDeviceFullId>
		<nFlashName>SAMSUNG_K5N6433ATB</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x8</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x414</addrh>		<!--- (ADDR_H=0x414) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc5</wrdata>		<!--- (WRDATA=0xc5) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=4> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=50> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=50> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=60> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2404</nDeviceFullId>
		<nFlashName>SAMSUNG_K5N2833ATB</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x0</nFlashType>
		<nDeviceSecondID>0</nDeviceSecondID>
		<nSecondIDMask>0</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x13f</addrh>		<!--- (ADDR_H=0x13f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x13f</addrh>		<!--- (ADDR_H=0x13f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x53f</addrh>		<!--- (ADDR_H=0x53f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x53f</addrh>		<!--- (ADDR_H=0x53f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x410</addrh>		<!--- (ADDR_H=0x410) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc5</wrdata>		<!--- (WRDATA=0xc5) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=3> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2404</nDeviceFullId>
		<nFlashName>SAMSUNG_K5N2866ATF</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x0</nFlashType>
		<nDeviceSecondID>0x0200</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x411</addrh>		<!--- (ADDR_H=0x411) -->
			<addrl>0x4555</addrl>		<!--- (ADDR_L=0x4555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc5</wrdata>		<!--- (WRDATA=0xc5) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=7> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=40> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=40> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>2</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=20> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=65> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=90> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(7+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(7+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2404</nDeviceFullId>
		<nFlashName>SAMSUNG_K5N2866ATD</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x0</nFlashType>
		<nDeviceSecondID>0x0200</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x411</addrh>		<!--- (ADDR_H=0x411) -->
			<addrl>0x4555</addrl>		<!--- (ADDR_L=0x4555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc5</wrdata>		<!--- (WRDATA=0xc5) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=7> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=40> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=40> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>2</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=20> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=65> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=90> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(7+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(7+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2404</nDeviceFullId>
		<nFlashName>SAMSUNG_K5N2866ATE</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x0</nFlashType>
		<nDeviceSecondID>0x0200</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x411</addrh>		<!--- (ADDR_H=0x411) -->
			<addrl>0x4555</addrl>		<!--- (ADDR_L=0x4555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc5</wrdata>		<!--- (WRDATA=0xc5) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=7> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=40> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=40> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>2</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=20> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=65> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=90> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(7+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(7+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2208</nDeviceFullId>
		<nFlashName>SAMSUNG_K5N5666ATB</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x0</nFlashType>
		<nDeviceSecondID>0x0</nDeviceSecondID>
		<nSecondIDMask>0x0</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x40a</addrh>		<!--- (ADDR_H=0x40a) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=60> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2208</nDeviceFullId>
		<nFlashName>SAMSUNG_K5N5666ATC</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x0</nFlashType>
		<nDeviceSecondID>0x0</nDeviceSecondID>
		<nSecondIDMask>0x0</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x40a</addrh>		<!--- (ADDR_H=0x40a) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=60> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2208</nDeviceFullId>
		<nFlashName>SAMSUNG_K5N5666ATD</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x0</nFlashType>
		<nDeviceSecondID>0x0</nDeviceSecondID>
		<nSecondIDMask>0x0</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x64</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x40a</addrh>		<!--- (ADDR_H=0x40a) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=60> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2206</nDeviceFullId>
		<nFlashName>SAMSUNG_K5L5666ATA</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x0</nFlashType>
		<nDeviceSecondID>0xaa4c</nDeviceSecondID>
		<nSecondIDMask>0xffff</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x65</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungB_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>NOUSE</addrh>		<!--- (ADDR_H=NOUSE) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x40c</addrh>		<!--- (ADDR_H=0x40c) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=60> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xec2206</nDeviceFullId>
		<nFlashName>SAMSUNG_K5L5666ATB</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x0</nFlashType>
		<nDeviceSecondID>0x0</nDeviceSecondID>
		<nSecondIDMask>0x0</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x12</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x60</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SamsungA> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x13f</addrh>		<!--- (ADDR_H=0x13f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x13f</addrh>		<!--- (ADDR_H=0x13f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x53f</addrh>		<!--- (ADDR_H=0x53f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x53f</addrh>		<!--- (ADDR_H=0x53f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x40c</addrh>		<!--- (ADDR_H=0x40c) -->
			<addrl>0x1555</addrl>		<!--- (ADDR_L=0x1555) -->
			<wrdata>0xc0</wrdata>		<!--- (WRDATA=0xc0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=60> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x208848</nDeviceFullId>
		<nFlashName>NUMONYX_M36C0W6050T0ZSP-W0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x1</nBankNumber>
		<nBankAddresses>0x7ff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=7> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=40> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=40> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=40> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=40> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(7+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(7+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x208810</nDeviceFullId>
		<nFlashName>NUMONYX_M36W0T6050T3ZAQ-W0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x7f</nBankAddresses>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x17f</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x27f</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x37f</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x47f</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x57f</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x67f</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x77f</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>NOUSE</addrh>		<!--- (ADDR_H=NOUSE) -->
			<addrl>NOUSE</addrl>		<!--- (ADDR_L=NOUSE) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=10> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=40> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=10> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=40> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=55> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x208810</nDeviceFullId>
		<nFlashName>NUMONYX_M36W0R6050T3ZAQ-F1</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x7f</nBankAddresses>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x17f</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x27f</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x37f</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x47f</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x57f</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x67f</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x77f</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>NOUSE</addrh>		<!--- (ADDR_H=NOUSE) -->
			<addrl>NOUSE</addrl>		<!--- (ADDR_L=NOUSE) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=10> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=40> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=10> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=55> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x20880d</nDeviceFullId>
		<nFlashName>NUMONYX_M36L0R8060T9ZAQ_M0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0200</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x17f</addrh>		<!--- (ADDR_H=0x17f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x17f</addrh>		<!--- (ADDR_H=0x17f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x57f</addrh>		<!--- (ADDR_H=0x57f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x57f</addrh>		<!--- (ADDR_H=0x57f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=10> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=10> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=80> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x20880d</nDeviceFullId>
		<nFlashName>NUMONYX_M36L0R8060T9ZAQ_E0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0200</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x17f</addrh>		<!--- (ADDR_H=0x17f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x17f</addrh>		<!--- (ADDR_H=0x17f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x57f</addrh>		<!--- (ADDR_H=0x57f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x57f</addrh>		<!--- (ADDR_H=0x57f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=10> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=10> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=80> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x20880d</nDeviceFullId>
		<nFlashName>NUMONYX_M36L0R8060T9ZAQ_S1</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0200</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x17f</addrh>		<!--- (ADDR_H=0x17f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x17f</addrh>		<!--- (ADDR_H=0x17f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x57f</addrh>		<!--- (ADDR_H=0x57f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x57f</addrh>		<!--- (ADDR_H=0x57f) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=10> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=10> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=80> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x20880d</nDeviceFullId>
		<nFlashName>NUMONYX_M36L0T8060T3ZAQ_F1</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15f</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0xdcb</addrl>		<!--- (ADDR_L=0xdcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=40> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=80> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=80> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=80> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x2088c4</nDeviceFullId>
		<nFlashName>NUMONYX_M36L0R7060T2ZAQ-E0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0200</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=80> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=80> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=80> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=80> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=80> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=80> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x2088c4</nDeviceFullId>
		<nFlashName>NUMONYX_M36L0R7060T2ZAQ-M0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0200</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=80> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=80> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=80> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=80> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=80> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=80> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x2088c4</nDeviceFullId>
		<nFlashName>NUMONYX_M36L0T7050T3ZAQ-W0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0002</nDeviceSecondID>
		<nSecondIDMask>0xFFFF</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=40> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=40> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=40> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=80> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=80> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=80> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x2088c4</nDeviceFullId>
		<nFlashName>NUMONYX_M36L0R7050T4ZAQ-W0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0100</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=60> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x2088c4</nDeviceFullId>
		<nFlashName>NUMONYX_M36L0R7050T4ZSP-W0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0100</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=60> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x2088c4</nDeviceFullId>
		<nFlashName>NUMONYX_M36L0R7050T4ZSP-M0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0100</nDeviceSecondID>
		<nSecondIDMask>0x0700</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=60> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x2088c0</nDeviceFullId>
		<nFlashName>NUMONYX_M36W0R6050U4ZS_W0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0</nDeviceSecondID>
		<nSecondIDMask>0x0</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x7f</nBankAddresses>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x17f</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x27f</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x37f</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x47f</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x57f</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x67f</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x77f</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=50> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=50> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=60> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x2088c0</nDeviceFullId>
		<nFlashName>NUMONYX_M36W0R6050U4ZS_M1</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0</nDeviceSecondID>
		<nSecondIDMask>0x0</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x7f</nBankAddresses>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x17f</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x27f</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x37f</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x47f</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x57f</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x67f</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x77f</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=5> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=60> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=60> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x20882e</nDeviceFullId>
		<nFlashName>NUMONYX_M36L0R7050U3ZS_W0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0</nDeviceSecondID>
		<nSecondIDMask>0x0</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x21</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx_Bufer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>3</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=30> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=50> -->
			<nSetupRd>2</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=20> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=80> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=80> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=80> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x20882e</nDeviceFullId>
		<nFlashName>NUMONYX_M36L0R7050U3ZS_M1</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0</nDeviceSecondID>
		<nSecondIDMask>0x0</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>3</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=30> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=50> -->
			<nSetupRd>2</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=20> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=80> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=80> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=80> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x20882e</nDeviceFullId>
		<nFlashName>NUMONYX_M36L0R7060U3ZS_M0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0</nDeviceSecondID>
		<nSecondIDMask>0x0</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=50> -->
			<nSetupRd>2</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=20> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=80> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=80> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=80> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x208832</nDeviceFullId>
		<nFlashName>NUMONYX_M58PR256JN</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x0</nDeviceSecondID>
		<nSecondIDMask>0x0</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0</nPad>
		<nRegionNumber>0x1</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x12</nShiftedSize>
			<nNumber>0x80</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x8</nBankNumber>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x25</nCommandSetsIndex>	<!--- <CMD_SET_IDX=NumonyxM18_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>0</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=0> <NOR_DEEPPWD=0> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>3</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=30> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=50> -->
			<nSetupRd>2</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=20> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <P_DRV=0x00000000>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=80> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=10> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0x00000000</nDriving>	<!--- u32 nDriving; <N_DRV=0x00000000>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0xc23500</nDeviceFullId>
		<nFlashName>MACRONIX_MX69N28E32</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x1</nBankNumber>
		<nBankAddresses>0x1fff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=6> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>0</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=0> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=1> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=30> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=40> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=40> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x2088c0</nDeviceFullId>
		<nFlashName>MEMOCOM_KIX6432AT-HY1</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xe</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x7f</nBankAddresses>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x17f</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x27f</nBankAddresses>
		<nBankAddresses>0x37f</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x47f</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x57f</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x67f</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x77f</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x21</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx_Bufer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x60</wrdata>		<!--- (WRDATA=0x60) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2dcb</addrl>		<!--- (ADDR_L=0x2dcb) -->
			<wrdata>0x3</wrdata>		<!--- (WRDATA=0x3) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=5> -->
			<WaitPol>0</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=0> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=3> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=50> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=10> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x208848</nDeviceFullId>
		<nFlashName>MEMOCOMM_KSP6432AT_FH1</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x1</nBankNumber>
		<nBankAddresses>0x7ff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x20</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Numonyx> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=3> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=45> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=45> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_4WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_4WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x7f1001</nDeviceFullId>
		<nFlashName>EON_EN71GL064B0</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x1</nBankNumber>
		<nBankAddresses>0x7ff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=3> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=45> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=45> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x7f2101</nDeviceFullId>
		<nFlashName>EON_EN71GL128B0</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x1</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x80</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x1</nBankNumber>
		<nBankAddresses>0x1fff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=3> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=50> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x7f4300</nDeviceFullId>
		<nFlashName>EON_EN71NS128B1</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x8</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x6ec0</wrdata>		<!--- (WRDATA=0x6ec0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>5</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=5> <NOR_LC=6> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=2> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>2</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=20> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=60> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=90> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x11001</nDeviceFullId>
		<nFlashName>WINBOND_W71GL064CDA9</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x1</nBankNumber>
		<nBankAddresses>0x7ff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=3> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=50> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x12101</nDeviceFullId>
		<nFlashName>WINBOND_W71GL128CDA9</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x1</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x80</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x1</nBankNumber>
		<nBankAddresses>0x1fff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=3> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=50> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x980096</nDeviceFullId>
		<nFlashName>TOSHIBA_TV00560002CDGB</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xd</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x4</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x70</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Toshiba> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=3> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=1> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=45> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=1> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=45> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x980003</nDeviceFullId>
		<nFlashName>TOSHIBA_TV00570002CDGB</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xe</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x8</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x70</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Toshiba> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=3> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=45> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=45> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x980003</nDeviceFullId>
		<nFlashName>TOSHIBA_TV00670002CDGB</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xe</nShiftedSize>
			<nNumber>0x8</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x8</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x70</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Toshiba> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=3> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=45> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=45> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x12101</nDeviceFullId>
		<nFlashName>SPANSION_S71GL128NB0</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x1</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x80</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x1</nBankNumber>
		<nBankAddresses>0x1fff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=3> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=45> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x12000</nDeviceFullId>
		<nFlashName>SPANSION_S71PL127NB0</nFlashName>
		<nFeatures>5</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x3</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x12</nShiftedSize>
			<nNumber>0x3e</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x4</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=3> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=50> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=50> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x12000</nDeviceFullId>
		<nFlashName>SPANSION_S71PL127NC0</nFlashName>
		<nFeatures>5</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x3</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x12</nShiftedSize>
			<nNumber>0x3e</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x4</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=3> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=50> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=50> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x13c00</nDeviceFullId>
		<nFlashName>SPANSION_S71PL256NC0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x3</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x12</nShiftedSize>
			<nNumber>0x7e</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x4</nBankNumber>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=50> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=50> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x13c00</nDeviceFullId>
		<nFlashName>SPANSION_S71PL256ND0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x3</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x12</nShiftedSize>
			<nNumber>0x7e</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x4</nBankNumber>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>NOUSE</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=1> <NOR_OM=1> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=NOUSE> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>1</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=1> <NOR_PAGEMODE=1> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=50> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_PAGE> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>3</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=50> -->
			<nRdCs>3</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=50> -->
			<nOpMode>EMI_PAGE</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_PAGE> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x14400</nDeviceFullId>
		<nFlashName>SPANSION_S71WS128PB0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x3</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7e</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x6ec0</wrdata>		<!--- (WRDATA=0x6ec0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1</addrl>		<!--- (ADDR_L=0x1) -->
			<wrdata>0xffee</wrdata>		<!--- (WRDATA=0xffee) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=6> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=2> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=70> -->
			<nSetupRd>2</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=20> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>7</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=120> -->
			<nSetupRd>2</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=20> -->
			<nWrCs>7</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=120> -->
			<nRdCs>7</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=120> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x14200</nDeviceFullId>
		<nFlashName>SPANSION_S71WS256PC0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x3</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xfe</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x6ec0</wrdata>		<!--- (WRDATA=0x6ec0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1</addrl>		<!--- (ADDR_L=0x1) -->
			<wrdata>0xffee</wrdata>		<!--- (WRDATA=0xffee) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=6> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=2> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=30> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>7</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=120> -->
			<nSetupRd>2</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=20> -->
			<nWrCs>7</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=120> -->
			<nRdCs>7</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=120> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x14200</nDeviceFullId>
		<nFlashName>SPANSION_S71WS256PD0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x3</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xfe</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x6ec0</wrdata>		<!--- (WRDATA=0x6ec0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1</addrl>		<!--- (ADDR_L=0x1) -->
			<wrdata>0xffee</wrdata>		<!--- (WRDATA=0xffee) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=6> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=2> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=30> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>7</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=120> -->
			<nSetupRd>2</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=20> -->
			<nWrCs>7</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=120> -->
			<nRdCs>7</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=120> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x13d00</nDeviceFullId>
		<nFlashName>SPANSION_S71WS512P</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x400</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x3</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x1fe</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1fff</nBankAddresses>
		<nBankAddresses>0x23ff</nBankAddresses>
		<nBankAddresses>0x27ff</nBankAddresses>
		<nBankAddresses>0x2bff</nBankAddresses>
		<nBankAddresses>0x2fff</nBankAddresses>
		<nBankAddresses>0x33ff</nBankAddresses>
		<nBankAddresses>0x37ff</nBankAddresses>
		<nBankAddresses>0x3bff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x6ec0</wrdata>		<!--- (WRDATA=0x6ec0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1</addrl>		<!--- (ADDR_L=0x1) -->
			<wrdata>0xffee</wrdata>		<!--- (WRDATA=0xffee) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=6> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>7</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=120> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>7</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=120> -->
			<nRdCs>7</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=120> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x13000</nDeviceFullId>
		<nFlashName>SPANSION_S71WS256N</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x3</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xfe</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x1ec0</wrdata>		<!--- (WRDATA=0x1ec0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>3</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=3> <NOR_LC=4> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>0</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=0> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=10> -->
			<nWenCycle>6</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=100> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=10> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=100> -->
			<nRdCs>6</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=100> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(3+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(3+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_16WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_16WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=1> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=90> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_4WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_4WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x14300</nDeviceFullId>
		<nFlashName>SPANSION_S71NS128PB0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x6ec0</wrdata>		<!--- (WRDATA=0x6ec0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1</addrl>		<!--- (ADDR_L=0x1) -->
			<wrdata>0xffee</wrdata>		<!--- (WRDATA=0xffee) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=6> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>0</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=0> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=2> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=1> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=50> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x14300</nDeviceFullId>
		<nFlashName>SPANSION_S71NS128PC0</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x4ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x6ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x8ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xaff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xcff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xeff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x6ec0</wrdata>		<!--- (WRDATA=0x6ec0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1</addrl>		<!--- (ADDR_L=0x1) -->
			<wrdata>0xffee</wrdata>		<!--- (WRDATA=0xffee) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=6> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>0</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=0> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=2> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=1> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=50> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=50> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x14100</nDeviceFullId>
		<nFlashName>SPANSION_S71NS256P</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x6ec0</wrdata>		<!--- (WRDATA=0x6ec0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x1</addrl>		<!--- (ADDR_L=0x1) -->
			<wrdata>0xffee</wrdata>		<!--- (WRDATA=0xffee) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_52MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=52> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=6> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=2> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>1</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=1> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=100> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=90> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=100> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=90> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x11703</nDeviceFullId>
		<nFlashName>SPANSION_S71NS256R</nFlashName>
		<nFeatures>1</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x200</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x10</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x11ff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x15ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x19ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0x1dff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x55</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SpansionVS_Bufer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0x25</wrdata>		<!--- (WRDATA=0x25) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x0</wrdata>		<!--- (WRDATA=0x0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x2648</wrdata>		<!--- (WRDATA=0x2648) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0x29</wrdata>		<!--- (WRDATA=0x29) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>6</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=70> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x16101</nDeviceFullId>
		<nFlashName>SPANSION_S71VS064RB0</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x80</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x10</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xe</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x4</nBankNumber>
		<nBankAddresses>0xff</nBankAddresses>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x2ff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x51</nCommandSetsIndex>	<!--- <CMD_SET_IDX=Spansion_Buffer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xaa</wrdata>		<!--- (WRDATA=0xaa) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x55</wrdata>		<!--- (WRDATA=0x55) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x1ec8</wrdata>		<!--- (WRDATA=0x1ec8) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>4</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=4> <NOR_LC=4> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=7> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>5</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=60> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=60> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>2</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=20> -->
			<nWenCycle>3</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=90> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(4+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(4+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x16301</nDeviceFullId>
		<nFlashName>SPANSION_S71VS128RB0</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0x100</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0x7f</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x8</nBankNumber>
		<nBankAddresses>0x1ff</nBankAddresses>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x5ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0x9ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xdff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x55</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SpansionVS_Bufer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0x25</wrdata>		<!--- (WRDATA=0x25) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x0</wrdata>		<!--- (WRDATA=0x0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x2648</wrdata>		<!--- (WRDATA=0x2648) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0x29</wrdata>		<!--- (WRDATA=0x29) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=2> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=60> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x16301</nDeviceFullId>
		<nFlashName>SPANSION_S71VS128RC0</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0X200</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x8</nBankNumber>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x55</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SpansionVS_Bufer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0x25</wrdata>		<!--- (WRDATA=0x25) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x0</wrdata>		<!--- (WRDATA=0x0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x2648</wrdata>		<!--- (WRDATA=0x2648) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0x29</wrdata>		<!--- (WRDATA=0x29) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=2> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=60> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
<mcpConfig_t>
	<Identifier>
		<!--- <CHIP_TYPE=MSW8533> -->
		<nMagic>0xBABE</nMagic>
		<nDeviceFullId>0x16401</nDeviceFullId>
		<nFlashName>SPANSION_S71VS256RC0</nFlashName>
		<nFeatures>0</nFeatures>
		<nFlashType>0x00000000</nFlashType>
		<nDeviceSecondID>0x00000000</nDeviceSecondID>
		<nSecondIDMask>0x00000000</nSecondIDMask>
	</Identifier>
	<Geometry>
		<nDeviceSize>0X200</nDeviceSize>
		<nPad>0x00000000</nPad>
		<nRegionNumber>0x2</nRegionNumber>
		<nAsRegions>
			<nShiftedSize>0x11</nShiftedSize>
			<nNumber>0xff</nNumber>
		</nAsRegions>
		<nAsRegions>
			<nShiftedSize>0xf</nShiftedSize>
			<nNumber>0x4</nNumber>
		</nAsRegions>
	</Geometry>
	<Bank>
		<nBankNumber>0x8</nBankNumber>
		<nBankAddresses>0x3ff</nBankAddresses>
		<nBankAddresses>0x7ff</nBankAddresses>
		<nBankAddresses>0xbff</nBankAddresses>
		<nBankAddresses>0xfff</nBankAddresses>
		<nBankAddresses>0x13ff</nBankAddresses>
		<nBankAddresses>0x17ff</nBankAddresses>
		<nBankAddresses>0x1bff</nBankAddresses>
		<nBankAddresses>0xffff</nBankAddresses>
	</Bank>
	<CommandSets>
		<nCommandSetsIndex>0x55</nCommandSetsIndex>	<!--- <CMD_SET_IDX=SpansionVS_Bufer_Program> -->
		<ndummyArray>0</ndummyArray>
	</CommandSets>
	<ndummy0>0</ndummy0>
	<ndummy1>0</ndummy1>
	<Psram_SWCmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x1ff</addrh>		<!--- (ADDR_H=0x1ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>NOUSE</wrdata>		<!--- (WRDATA=NOUSE) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>0x1</wrdata>		<!--- (WRDATA=0x1) -->
		</swcmd>
		<swcmd>
			<addrh>0x5ff</addrh>		<!--- (ADDR_H=0x5ff) -->
			<addrl>0xffff</addrl>		<!--- (ADDR_L=0xffff) -->
			<wrdata>CRVALUE</wrdata>		<!--- (WRDATA=CRVALUE) -->
		</swcmd>
		<!--- (NULL) -->
	</Psram_SWCmd>

	<Nor_SWCmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0xd0</wrdata>		<!--- (WRDATA=0xd0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0x25</wrdata>		<!--- (WRDATA=0x25) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x2aa</addrl>		<!--- (ADDR_L=0x2aa) -->
			<wrdata>0x0</wrdata>		<!--- (WRDATA=0x0) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0x2648</wrdata>		<!--- (WRDATA=0x2648) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x555</addrl>		<!--- (ADDR_L=0x555) -->
			<wrdata>0x29</wrdata>		<!--- (WRDATA=0x29) -->
		</swcmd>
		<swcmd>
			<addrh>0x400</addrh>		<!--- (ADDR_H=0x400) -->
			<addrl>0x0</addrl>		<!--- (ADDR_L=0x0) -->
			<wrdata>0xf0</wrdata>		<!--- (WRDATA=0xf0) -->
		</swcmd>
		<!--- (NULL) -->
	</Nor_SWCmd>

	<emi_params>
		<emi_AdvancedConfig_t>
			<FineInBound>0</FineInBound>		<!--- u32 FineInBound;      // value:0~7, unit: 0.4 ns <FINE_IN_BOUND=0> -->
			<FineOutBound>0</FineOutBound>		<!--- u32 FineOutBound;     // value:0~7, unit: 0.4 ns <FINE_OUT_BOUND=0> -->
			<smcCLK>EMI_CLK_52MHZ</smcCLK>		<!--- u32 smcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<NOR_CLK=52> -->
			<CoarseInBound>0</CoarseInBound>		<!--- u32 CoarseInBound;    // value:0~3, unit: 3.2 ns <COARSE_IN_BOUND=0> -->
			<CoarseOutBound>0</CoarseOutBound>		<!--- u32 CoarseOutBound;   // value:0~3, unit: 3.2 ns <COARSE_OUT_BOUND=0> -->
			<dmcCLK>EMI_CLK_78MHZ</dmcCLK>		<!--- u32 dmcCLK;           // 0: 26M, 1:52M, 2:78M, 3:104M, 4:130M, 5:156M		<PSRAM_CLK=78> -->
			<OM>0</OM>		<!--- u32 OM;               //A15        Operating Mode		<PSRAM_OM=0> <NOR_OM=0> -->
			<IL>1</IL>		<!--- u32 IL;               //A14        fixed/variable latency		<PSRAM_IL=1> <NOR_IL=1> <PSRAM_OM_WITH_NOUSE=0> -->
			<LC>6</LC>		<!--- u32 LC;               //A13-A11    Latency Count: clocks		<PSRAM_LC=6> <NOR_LC=5> -->
			<WaitPol>1</WaitPol>		<!--- u32 WaitPol;          //A10        Active High/Low		<PSRAM_WAITPOL=1> <NOR_WAITPOL=1> -->
			<WaitConfig>1</WaitConfig>		<!--- u32 WaitConfig;       //A8         Asserted during/1 clock prior to valid data		<PSRAM_WAITCONFIG=1> <NOR_WAITCONFIG=1> -->
			<DrivStrength>1</DrivStrength>		<!--- u32 DrivStrength;     //A5-A4		<PSRAM_DRIVSTRENGTH=1> <NOR_DRIVSTRENGTH=1> -->
			<BurstWrap>1</BurstWrap>		<!--- u32 BurstWrap;        //A3         Wrap/No Wrap		<PSRAM_BURSTWRAP=1> <NOR_BURSTWRAP=1> -->
			<BLength>7</BLength>		<!--- u32 BLength;          //A2-A0		<PSRAM_BLENGTH=7> <NOR_BLENGTH=2> -->
			<PageMode>0</PageMode>		<!--- u32 PageMode;         //A7		<PSRAM_PAGEMODE=0> <NOR_PAGEMODE=0> -->
			<DeepPWD>1</DeepPWD>		<!--- u32 DeepPWD;          //A4		<PSRAM_DEEPPWD=1> <NOR_DEEPPWD=1> -->
			<PartialRefresh>0</PartialRefresh>		<!--- u32 PartialRefresh    //A2-A0		<PSRAM_PARTIALREFRESH=0> <NOR_PARTIALREFRESH=0> -->
		</emi_AdvancedConfig_t>
		<PsramBasicParams>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<PSRAM_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<PSRAM_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<PSRAM_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<PSRAM_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<PSRAM_NWENCYCLE_VAL=45> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<PSRAM_NSETUPRD_VAL=1> -->
			<nWrCs>5</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<PSRAM_NWRCS_VAL=60> -->
			<nRdCs>5</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<PSRAM_NRDCS_VAL=60> -->
			<nOpMode>EMI_BURST_RW</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<PSRAM_NOPMODE=EMI_BURST_RW> -->
			<nType>EMI_UtRAM</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<PSRAM_NTYPE=EMI_UtRAM> -->
			<BurstReadWait>(6+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(6+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_128WORDS</BurstSize>	<!--- u32 nBurstSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<PSRAM_BURSTSIZE=EMI_BURST_128WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <P_DRV=0>-->
		</PsramBasicParams>
		<emi_NorBasicConfig_t>
			<nOenToEnd>0</nOenToEnd>		<!--- u32 nOenToEnd;        // OEN to End		<NOR_NOENTOEND_VAL=0> -->
			<nSetupWr>1</nSetupWr>		<!--- u32 nSetupWr;         // WEN after CEN		<NOR_NSETUPWR_VAL=1> -->
			<nTurnAround>0</nTurnAround>		<!--- u32 nTurnAround;      // Turn arround cycle		<NOR_NTURNAROUND_VAL=0> -->
			<nPageAddAcct>0</nPageAddAcct>		<!--- u32 nPageAddAcct;     // Page address access		<NOR_NPAGEADDACCT_VAL=0> -->
			<nWenCycle>4</nWenCycle>		<!--- u32 nWenCycle;        // WEN cycle		<NOR_NWENCYCLE_VAL=70> -->
			<nSetupRd>1</nSetupRd>		<!--- u32 nSetupRd;         // OEN after CEN		<NOR_NSETUPRD_VAL=1> -->
			<nWrCs>4</nWrCs>		<!--- u32 nWrCs;            // CEN cycle for write		<NOR_NWRCS_VAL=70> -->
			<nRdCs>4</nRdCs>		<!--- u32 nRdCs;            // CEN cycle for read		<NOR_NRDCS_VAL=70> -->
			<nOpMode>EMI_BURST_READ</nOpMode>		<!--- u32 nOpMode;          // operation mode, 0x0:single mode, 0x01:page mode, 0x02:burst write, 0x04:burst read	<NOR_NOPMODE=EMI_BURST_READ> -->
			<nType>EMI_NOR</nType>		<!--- u32 nType;            // 0x00:Nor, 0x01:Cellular RAM, 0x02:COSMORAM, 0x03:UtRAM, 0x04: SRAM		<NOR_NTYPE=EMI_NOR> -->
			<BurstReadWait>(5+1)</BurstReadWait>		<!--- u32 BurstReadWait;    // 0 = variable latency, #n: fix length latency, -->
			<BurstWriteWait>(5+1)</BurstWriteWait>		<!--- u32 BurstWriteWait;   // 0 = variable latency, #n: fix length latency, -->
			<nPageSize>EMI_PAGE_8WORDS</nPageSize>	<!--- u32 nPageSize;        // 2^n words, 0:1word, 1,:2words, 2:4words, 3:8words, 4: 16words		<NOR_NPAGESIZE=EMI_PAGE_8WORDS> -->
			<BurstSize>EMI_BURST_8WORDS</BurstSize>	<!--- u32 BurstSize;        // 0: no boundary, 1:4 words, 2:8words, 3:16words,  4:32words, 5:64words		<NOR_BURSTSIZE=EMI_BURST_8WORDS> -->
			<nDriving>0</nDriving>	<!--- u32 nDriving; <N_DRV=0>-->
		</emi_NorBasicConfig_t>
	</emi_params>
</mcpConfig_t>
</emi_mcpConfig_t>

