
*** Running vivado
    with args -log matrixAccelerator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrixAccelerator.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source matrixAccelerator.tcl -notrace
Command: synth_design -top matrixAccelerator -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32760 
WARNING: [Synth 8-6901] identifier 'product' is used before its declaration [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti2.v:24]
WARNING: [Synth 8-6901] identifier 'product' is used before its declaration [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti2.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 693.152 ; gain = 240.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matrixAccelerator' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'dynamicMulti2' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti2.v:4]
INFO: [Synth 8-6157] synthesizing module 'SingleBuffer' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/FlipFlop.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SingleBuffer' (1#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/FlipFlop.v:4]
INFO: [Synth 8-6157] synthesizing module 'multiplyCompute' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyCompute.v:4]
INFO: [Synth 8-6155] done synthesizing module 'multiplyCompute' (2#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyCompute.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dynamicMulti2' (3#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti2.v:4]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v:5]
INFO: [Synth 8-6157] synthesizing module 'XBar2' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
WARNING: [Synth 8-567] referenced signal 'AddressSave' should be on the sensitivity list [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:53]
WARNING: [Synth 8-6014] Unused sequential element rowCheck_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:86]
WARNING: [Synth 8-6014] Unused sequential element rowSet_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:87]
WARNING: [Synth 8-6014] Unused sequential element selectRow_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:89]
WARNING: [Synth 8-6014] Unused sequential element selectColomn_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:91]
INFO: [Synth 8-6155] done synthesizing module 'XBar2' (5#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccelerator' (6#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[95]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[94]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[93]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[92]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[91]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[90]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[89]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[88]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[87]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[86]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[85]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[84]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[83]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[82]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[81]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[80]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[79]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[78]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[77]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[76]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[75]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[74]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[73]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[72]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[71]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[70]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[69]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[68]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[67]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[66]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[65]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[64]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[63]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[62]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[61]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[60]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[59]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[58]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[57]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[56]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[55]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[54]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[53]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[52]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[51]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[50]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[49]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[48]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[95]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[94]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[93]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[92]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[91]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[90]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[89]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[88]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[87]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[86]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[85]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[84]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[83]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[82]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[81]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[80]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[79]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[78]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[77]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[76]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[75]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[74]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[73]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[72]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[71]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[70]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[69]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[68]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[67]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[66]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[65]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[64]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[63]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[62]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[61]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[60]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[59]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[58]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[57]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[56]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[55]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[54]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[53]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[52]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[51]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[50]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[49]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplicand_input[48]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 741.195 ; gain = 288.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 741.195 ; gain = 288.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 741.195 ; gain = 288.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[0]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 741.195 ; gain = 288.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XBar2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
Module SingleBuffer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module multiplyCompute 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[95]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[94]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[93]
WARNING: [Synth 8-3331] design matrixAccelerator has unconnected port multiplier_input[92]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][31]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][30]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][29]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][28]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][27]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][26]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][25]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][24]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][23]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][22]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][21]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][20]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][19]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][18]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][17]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][16]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][15]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][14]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][13]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][12]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][11]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][10]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][9]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][8]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][7]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][6]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][5]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][4]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][3]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][2]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][1]) is unused and will be removed from module matrixAccelerator.
WARNING: [Synth 8-3332] Sequential element (xbar2/OutputSave_reg[0][0]) is unused and will be removed from module matrixAccelerator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 992.750 ; gain = 540.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 993.582 ; gain = 541.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 993.582 ; gain = 541.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 993.609 ; gain = 541.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 993.609 ; gain = 541.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 993.609 ; gain = 541.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 993.609 ; gain = 541.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 993.609 ; gain = 541.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 993.609 ; gain = 541.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   128|
|3     |LUT1   |     1|
|4     |LUT2   |   229|
|5     |LUT3   |    55|
|6     |LUT4   |   222|
|7     |LUT5   |   196|
|8     |LUT6   |   453|
|9     |FDCE   |     3|
|10    |FDRE   |   227|
|11    |IBUF   |   104|
|12    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |  1651|
|2     |  \genblk3[0].inputMulti   |dynamicMulti2     |   467|
|3     |    buff0                  |SingleBuffer_6    |    95|
|4     |    buff1                  |SingleBuffer_7    |   197|
|5     |    mCompute               |multiplyCompute_8 |   175|
|6     |  \genblk3[1].inputMulti   |dynamicMulti2_0   |   467|
|7     |    buff0                  |SingleBuffer_3    |    95|
|8     |    buff1                  |SingleBuffer_4    |   197|
|9     |    mCompute               |multiplyCompute_5 |   175|
|10    |  \genblk3[2].inputMulti   |dynamicMulti2_1   |   468|
|11    |    buff0                  |SingleBuffer      |    96|
|12    |    buff1                  |SingleBuffer_2    |   197|
|13    |    mCompute               |multiplyCompute   |   175|
|14    |  \genblk4[0].outputAdder  |adder             |    40|
|15    |  xbar2                    |XBar2             |    72|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 993.609 ; gain = 541.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 232 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 993.609 ; gain = 541.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 993.609 ; gain = 541.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1005.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1060.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1060.805 ; gain = 633.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1060.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.runs/synth_1/matrixAccelerator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matrixAccelerator_utilization_synth.rpt -pb matrixAccelerator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  6 19:16:18 2020...
