Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 79d23ea85ea24998a1dfb31783ca261c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mode_M_Counter_tb_behav xil_defaultlib.Mode_M_Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Mode_M_Counter [\Mode_M_Counter(m=16)\]
Compiling architecture behavioral of entity xil_defaultlib.mode_m_counter_tb
Built simulation snapshot Mode_M_Counter_tb_behav
