

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Tue Dec 31 16:01:07 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.69|     6.380|        3.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  3143|  25095|  3143|  25095|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  3140|  25092|         7|          2|          1| 1568 ~ 12544 |    yes   |
        +----------+------+-------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      0|       0|    378|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    141|    -|
|Register         |        0|      -|     327|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     327|    551|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_8ns_5ns_4ns_12_1_1_U98  |network_mac_muladd_8ns_5ns_4ns_12_1_1  | i0 + i1 * i2 |
    |network_mac_muladd_9ns_6ns_5ns_14_1_1_U99  |network_mac_muladd_9ns_6ns_5ns_14_1_1  | i0 + i1 * i2 |
    |network_mul_mul_10ns_5ns_15_1_1_U97        |network_mul_mul_10ns_5ns_15_1_1        |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln18_1_fu_319_p2     |     *    |      0|  0|  26|           5|           6|
    |mul_ln18_2_fu_280_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln18_3_fu_285_p2     |     *    |      0|  0|  26|           5|           6|
    |mul_ln18_fu_230_p2       |     *    |      0|  0|  17|           5|           5|
    |mul_ln6_fu_190_p2        |     *    |      0|  0|  17|           5|           5|
    |add_ln14_fu_261_p2       |     +    |      0|  0|  21|          15|           1|
    |add_ln15_1_fu_302_p2     |     +    |      0|  0|  14|          10|           1|
    |out_d_fu_240_p2          |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_296_p2          |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_452_p2          |     +    |      0|  0|  15|           5|           1|
    |tmp2_fu_391_p2           |     +    |      0|  0|  15|           9|           9|
    |tmp2_mid1_fu_425_p2      |     +    |      0|  0|  15|           9|           9|
    |tmp_fu_327_p2            |     +    |      0|  0|  15|           8|           8|
    |tmp_mid1_fu_367_p2       |     +    |      0|  0|  15|           8|           8|
    |icmp_ln14_fu_235_p2      |   icmp   |      0|  0|  13|          15|          15|
    |icmp_ln15_fu_246_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln16_1_fu_343_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln16_fu_221_p2      |   icmp   |      0|  0|  11|           5|           1|
    |or_ln18_fu_407_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln14_fu_290_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln15_1_fu_308_p3  |  select  |      0|  0|  10|           1|           1|
    |select_ln15_fu_381_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln18_1_fu_332_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln18_2_fu_396_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln18_3_fu_337_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln18_4_fu_401_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln18_5_fu_348_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln18_6_fu_411_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln18_7_fu_373_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln18_8_fu_431_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln18_fu_267_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 378|         148|         165|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten31_phi_fu_118_p4  |   9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten_phi_fu_142_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_130_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_h_0_phi_fu_154_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_166_p4           |   9|          2|    5|         10|
    |indvar_flatten31_reg_114                   |   9|          2|   15|         30|
    |indvar_flatten_reg_138                     |   9|          2|   10|         20|
    |out_d_0_reg_126                            |   9|          2|    5|         10|
    |out_h_0_reg_150                            |   9|          2|    5|         10|
    |out_w_0_reg_162                            |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 141|         30|   83|        170|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln14_reg_581                 |  15|   0|   15|          0|
    |add_ln18_1_reg_667               |  14|   0|   14|          0|
    |add_ln18_reg_652                 |  12|   0|   12|          0|
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |empty_11_reg_531                 |   5|   0|   12|          7|
    |empty_reg_502                    |   5|   0|    5|          0|
    |icmp_ln14_reg_552                |   1|   0|    1|          0|
    |icmp_ln15_reg_563                |   1|   0|    1|          0|
    |icmp_ln15_reg_563_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln16_reg_541                |   1|   0|    1|          0|
    |indvar_flatten31_reg_114         |  15|   0|   15|          0|
    |indvar_flatten_reg_138           |  10|   0|   10|          0|
    |input_load_reg_672               |  16|   0|   16|          0|
    |lshr_ln_reg_576                  |   4|   0|    4|          0|
    |mul_ln18_1_reg_620               |   9|   0|    9|          0|
    |mul_ln18_2_reg_591               |   8|   0|    8|          0|
    |mul_ln18_3_reg_597               |   9|   0|    9|          0|
    |mul_ln18_reg_546                 |   8|   0|    8|          0|
    |mul_ln6_1_reg_536                |  15|   0|   15|          0|
    |mul_ln6_reg_508                  |  10|   0|   10|          0|
    |out_d_0_reg_126                  |   5|   0|    5|          0|
    |out_d_reg_556                    |   5|   0|    5|          0|
    |out_h_0_reg_150                  |   5|   0|    5|          0|
    |out_h_reg_608                    |   5|   0|    5|          0|
    |out_w_0_reg_162                  |   5|   0|    5|          0|
    |out_w_reg_657                    |   5|   0|    5|          0|
    |select_ln14_reg_603              |   5|   0|    5|          0|
    |select_ln15_1_reg_615            |  10|   0|   10|          0|
    |select_ln15_reg_637              |   5|   0|    5|          0|
    |select_ln18_5_reg_626            |   1|   0|    1|          0|
    |select_ln18_6_reg_642            |   5|   0|    5|          0|
    |select_ln18_7_reg_632            |   8|   0|    8|          0|
    |select_ln18_8_reg_647            |   9|   0|    9|          0|
    |select_ln18_reg_586              |   5|   0|    5|          0|
    |zext_ln18_1_reg_520              |   6|   0|    9|          3|
    |zext_ln18_3_cast_reg_526         |   6|   0|   14|          8|
    |zext_ln18_reg_514                |   5|   0|    8|          3|
    |icmp_ln14_reg_552                |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 327|  32|  285|         21|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|input_height       |  in |    5|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    5|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    6|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    6|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

