
Aquarium.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c810  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000c638  0800c9c0  0800c9c0  0001c9c0  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018ff8  08018ff8  00030230  2**0
                  CONTENTS
  4 .ARM          00000008  08018ff8  08018ff8  00028ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019000  08019000  00030230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019000  08019000  00029000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019004  08019004  00029004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000230  20000000  08019008  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a930  20000240  08019238  00030240  2**6
                  ALLOC
 10 ._user_heap_stack 00000600  2000ab70  08019238  0003ab70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030230  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002132e  00000000  00000000  00030260  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004c0f  00000000  00000000  0005158e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001608  00000000  00000000  000561a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013d8  00000000  00000000  000577a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001c8e3  00000000  00000000  00058b80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00018ade  00000000  00000000  00075463  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000965ce  00000000  00000000  0008df41  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012450f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000654c  00000000  00000000  0012458c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000240 	.word	0x20000240
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c998 	.word	0x0800c998

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000244 	.word	0x20000244
 80001dc:	0800c998 	.word	0x0800c998

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <apInit>:
void lcdMain(void);



void apInit(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
	cliOpen(_DEF_UART1, 57600);
 8000fbc:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000fc0:	2000      	movs	r0, #0
 8000fc2:	f000 fc6b 	bl	800189c <cliOpen>
}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <apMain>:

void apMain(void)
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b082      	sub	sp, #8
 8000fce:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  pre_time = millis();
 8000fd0:	f000 f8ef 	bl	80011b2 <millis>
 8000fd4:	6078      	str	r0, [r7, #4]
  while(1)
  {
    if (millis()-pre_time >= 1000)
 8000fd6:	f000 f8ec 	bl	80011b2 <millis>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fe4:	d302      	bcc.n	8000fec <apMain+0x22>
    {
      pre_time = millis();
 8000fe6:	f000 f8e4 	bl	80011b2 <millis>
 8000fea:	6078      	str	r0, [r7, #4]

    }
    //Ds18b20_ManualConvert();

    Sonar_measure();
 8000fec:	f002 ff9c 	bl	8003f28 <Sonar_measure>

    if(buttonGetPressed(_DEF_BUTTON1))
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	f000 fb4f 	bl	8001694 <buttonGetPressed>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d003      	beq.n	8001004 <apMain+0x3a>
    {
    	ledOn(_DEF_LED1);
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	f002 fbb9 	bl	8003774 <ledOn>
 8001002:	e002      	b.n	800100a <apMain+0x40>
    }
    else
    {
    	ledOff(_DEF_LED1);
 8001004:	2000      	movs	r0, #0
 8001006:	f002 fbd5 	bl	80037b4 <ledOff>
    }
    cliMain();
 800100a:	f000 fcff 	bl	8001a0c <cliMain>
    lcdMain();
 800100e:	f000 f801 	bl	8001014 <lcdMain>
    if (millis()-pre_time >= 1000)
 8001012:	e7e0      	b.n	8000fd6 <apMain+0xc>

08001014 <lcdMain>:
  }
}


void lcdMain(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af02      	add	r7, sp, #8
  if (lcdIsInit() != true)
 800101a:	f001 ff41 	bl	8002ea0 <lcdIsInit>
 800101e:	4603      	mov	r3, r0
 8001020:	f083 0301 	eor.w	r3, r3, #1
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2b00      	cmp	r3, #0
 8001028:	d176      	bne.n	8001118 <lcdMain+0x104>
  {
    return;
  }


  if (lcdDrawAvailable() == true)
 800102a:	f001 ff9d 	bl	8002f68 <lcdDrawAvailable>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d072      	beq.n	800111a <lcdMain+0x106>
  {
      lcdClearBuffer(black);
 8001034:	2000      	movs	r0, #0
 8001036:	f001 ff71 	bl	8002f1c <lcdClearBuffer>
      lcdSetFont(LCD_FONT_HAN);
 800103a:	2003      	movs	r0, #3
 800103c:	f002 fab6 	bl	80035ac <lcdSetFont>
      lcdPrintf(0,16*0, green, "[삼둥이 아쿠아리움]");
 8001040:	4b37      	ldr	r3, [pc, #220]	; (8001120 <lcdMain+0x10c>)
 8001042:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001046:	2100      	movs	r1, #0
 8001048:	2000      	movs	r0, #0
 800104a:	f002 f91b 	bl	8003284 <lcdPrintf>

      lcdPrintf(0,16*1, white, "%d fps", lcdGetFps());
 800104e:	f001 ff73 	bl	8002f38 <lcdGetFps>
 8001052:	4603      	mov	r3, r0
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	4b33      	ldr	r3, [pc, #204]	; (8001124 <lcdMain+0x110>)
 8001058:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800105c:	2110      	movs	r1, #16
 800105e:	2000      	movs	r0, #0
 8001060:	f002 f910 	bl	8003284 <lcdPrintf>
      lcdPrintf(0,16*2, white, "%d ms" , lcdGetFpsTime());
 8001064:	f001 ff74 	bl	8002f50 <lcdGetFpsTime>
 8001068:	4603      	mov	r3, r0
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	4b2e      	ldr	r3, [pc, #184]	; (8001128 <lcdMain+0x114>)
 800106e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001072:	2120      	movs	r1, #32
 8001074:	2000      	movs	r0, #0
 8001076:	f002 f905 	bl	8003284 <lcdPrintf>
      lcdPrintf(0,16*3, white, "%d ms" , millis());
 800107a:	f000 f89a 	bl	80011b2 <millis>
 800107e:	4603      	mov	r3, r0
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	4b29      	ldr	r3, [pc, #164]	; (8001128 <lcdMain+0x114>)
 8001084:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001088:	2130      	movs	r1, #48	; 0x30
 800108a:	2000      	movs	r0, #0
 800108c:	f002 f8fa 	bl	8003284 <lcdPrintf>

      lcdPrintf(0,16*4, white, "물온도 : %3d 도" , (int32_t) ds18b20[0].Temperature);
 8001090:	4b26      	ldr	r3, [pc, #152]	; (800112c <lcdMain+0x118>)
 8001092:	edd3 7a02 	vldr	s15, [r3, #8]
 8001096:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800109a:	ee17 3a90 	vmov	r3, s15
 800109e:	9300      	str	r3, [sp, #0]
 80010a0:	4b23      	ldr	r3, [pc, #140]	; (8001130 <lcdMain+0x11c>)
 80010a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010a6:	2140      	movs	r1, #64	; 0x40
 80010a8:	2000      	movs	r0, #0
 80010aa:	f002 f8eb 	bl	8003284 <lcdPrintf>
      lcdPrintf(0,16*5, white, "물높이 : %3d cm" , sonar_tbl[0].filter_distance_cm/10);
 80010ae:	4b21      	ldr	r3, [pc, #132]	; (8001134 <lcdMain+0x120>)
 80010b0:	699b      	ldr	r3, [r3, #24]
 80010b2:	4a21      	ldr	r2, [pc, #132]	; (8001138 <lcdMain+0x124>)
 80010b4:	fba2 2303 	umull	r2, r3, r2, r3
 80010b8:	08db      	lsrs	r3, r3, #3
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	4b1f      	ldr	r3, [pc, #124]	; (800113c <lcdMain+0x128>)
 80010be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010c2:	2150      	movs	r1, #80	; 0x50
 80010c4:	2000      	movs	r0, #0
 80010c6:	f002 f8dd 	bl	8003284 <lcdPrintf>
      lcdPrintf(0,16*6, white, "TDS : %4d ppm" , tds_tbl[0].rawdata);
 80010ca:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <lcdMain+0x12c>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	4b1c      	ldr	r3, [pc, #112]	; (8001144 <lcdMain+0x130>)
 80010d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010d6:	2160      	movs	r1, #96	; 0x60
 80010d8:	2000      	movs	r0, #0
 80010da:	f002 f8d3 	bl	8003284 <lcdPrintf>

      lcdDrawFillRect( 0, 116, 10, 10, red);
 80010de:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80010e2:	9300      	str	r3, [sp, #0]
 80010e4:	230a      	movs	r3, #10
 80010e6:	220a      	movs	r2, #10
 80010e8:	2174      	movs	r1, #116	; 0x74
 80010ea:	2000      	movs	r0, #0
 80010ec:	f002 f89c 	bl	8003228 <lcdDrawFillRect>
      lcdDrawFillRect(10, 116, 10, 10, green);
 80010f0:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80010f4:	9300      	str	r3, [sp, #0]
 80010f6:	230a      	movs	r3, #10
 80010f8:	220a      	movs	r2, #10
 80010fa:	2174      	movs	r1, #116	; 0x74
 80010fc:	200a      	movs	r0, #10
 80010fe:	f002 f893 	bl	8003228 <lcdDrawFillRect>
      lcdDrawFillRect(20, 116, 10, 10, blue);
 8001102:	231f      	movs	r3, #31
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	230a      	movs	r3, #10
 8001108:	220a      	movs	r2, #10
 800110a:	2174      	movs	r1, #116	; 0x74
 800110c:	2014      	movs	r0, #20
 800110e:	f002 f88b 	bl	8003228 <lcdDrawFillRect>

      lcdRequestDraw();
 8001112:	f001 ff3f 	bl	8002f94 <lcdRequestDraw>
 8001116:	e000      	b.n	800111a <lcdMain+0x106>
    return;
 8001118:	bf00      	nop
  }
}
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	0800c9c0 	.word	0x0800c9c0
 8001124:	0800c9dc 	.word	0x0800c9dc
 8001128:	0800c9e4 	.word	0x0800c9e4
 800112c:	2000a888 	.word	0x2000a888
 8001130:	0800c9ec 	.word	0x0800c9ec
 8001134:	2000a2c0 	.word	0x2000a2c0
 8001138:	cccccccd 	.word	0xcccccccd
 800113c:	0800ca00 	.word	0x0800ca00
 8001140:	2000a9b8 	.word	0x2000a9b8
 8001144:	0800ca14 	.word	0x0800ca14

08001148 <bspInit>:

void SystemClock_Config(void);


void bspInit(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
  HAL_Init();
 800114e:	f004 fd07 	bl	8005b60 <HAL_Init>
  SystemClock_Config();
 8001152:	f000 f835 	bl	80011c0 <SystemClock_Config>

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	607b      	str	r3, [r7, #4]
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <bspInit+0x50>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	4a0e      	ldr	r2, [pc, #56]	; (8001198 <bspInit+0x50>)
 8001160:	f043 0304 	orr.w	r3, r3, #4
 8001164:	6313      	str	r3, [r2, #48]	; 0x30
 8001166:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <bspInit+0x50>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	f003 0304 	and.w	r3, r3, #4
 800116e:	607b      	str	r3, [r7, #4]
 8001170:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	603b      	str	r3, [r7, #0]
 8001176:	4b08      	ldr	r3, [pc, #32]	; (8001198 <bspInit+0x50>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	4a07      	ldr	r2, [pc, #28]	; (8001198 <bspInit+0x50>)
 800117c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001180:	6313      	str	r3, [r2, #48]	; 0x30
 8001182:	4b05      	ldr	r3, [pc, #20]	; (8001198 <bspInit+0x50>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800118a:	603b      	str	r3, [r7, #0]
 800118c:	683b      	ldr	r3, [r7, #0]
}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40023800 	.word	0x40023800

0800119c <delay>:

void delay(uint32_t ms)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  else
  {
    HAL_Delay(ms);
  }
#else
  HAL_Delay(ms);
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f004 fd4d 	bl	8005c44 <HAL_Delay>
#endif
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <millis>:

uint32_t millis(void)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80011b6:	f004 fd39 	bl	8005c2c <HAL_GetTick>
 80011ba:	4603      	mov	r3, r0
}
 80011bc:	4618      	mov	r0, r3
 80011be:	bd80      	pop	{r7, pc}

080011c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b094      	sub	sp, #80	; 0x50
 80011c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011c6:	f107 0320 	add.w	r3, r7, #32
 80011ca:	2230      	movs	r2, #48	; 0x30
 80011cc:	2100      	movs	r1, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f009 f921 	bl	800a416 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d4:	f107 030c 	add.w	r3, r7, #12
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011e4:	2300      	movs	r3, #0
 80011e6:	60bb      	str	r3, [r7, #8]
 80011e8:	4b27      	ldr	r3, [pc, #156]	; (8001288 <SystemClock_Config+0xc8>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ec:	4a26      	ldr	r2, [pc, #152]	; (8001288 <SystemClock_Config+0xc8>)
 80011ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011f2:	6413      	str	r3, [r2, #64]	; 0x40
 80011f4:	4b24      	ldr	r3, [pc, #144]	; (8001288 <SystemClock_Config+0xc8>)
 80011f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011fc:	60bb      	str	r3, [r7, #8]
 80011fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001200:	2300      	movs	r3, #0
 8001202:	607b      	str	r3, [r7, #4]
 8001204:	4b21      	ldr	r3, [pc, #132]	; (800128c <SystemClock_Config+0xcc>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a20      	ldr	r2, [pc, #128]	; (800128c <SystemClock_Config+0xcc>)
 800120a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800120e:	6013      	str	r3, [r2, #0]
 8001210:	4b1e      	ldr	r3, [pc, #120]	; (800128c <SystemClock_Config+0xcc>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001218:	607b      	str	r3, [r7, #4]
 800121a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800121c:	2302      	movs	r3, #2
 800121e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001220:	2301      	movs	r3, #1
 8001222:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001224:	2310      	movs	r3, #16
 8001226:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001228:	2302      	movs	r3, #2
 800122a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800122c:	2300      	movs	r3, #0
 800122e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001230:	2308      	movs	r3, #8
 8001232:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001234:	2364      	movs	r3, #100	; 0x64
 8001236:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001238:	2302      	movs	r3, #2
 800123a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800123c:	2304      	movs	r3, #4
 800123e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001240:	f107 0320 	add.w	r3, r7, #32
 8001244:	4618      	mov	r0, r3
 8001246:	f006 f8e5 	bl	8007414 <HAL_RCC_OscConfig>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001250:	f000 f81e 	bl	8001290 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001254:	230f      	movs	r3, #15
 8001256:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001258:	2302      	movs	r3, #2
 800125a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001260:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001264:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001266:	2300      	movs	r3, #0
 8001268:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800126a:	f107 030c 	add.w	r3, r7, #12
 800126e:	2103      	movs	r1, #3
 8001270:	4618      	mov	r0, r3
 8001272:	f006 fb3f 	bl	80078f4 <HAL_RCC_ClockConfig>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800127c:	f000 f808 	bl	8001290 <Error_Handler>
  }
}
 8001280:	bf00      	nop
 8001282:	3750      	adds	r7, #80	; 0x50
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40023800 	.word	0x40023800
 800128c:	40007000 	.word	0x40007000

08001290 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001294:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001296:	e7fe      	b.n	8001296 <Error_Handler+0x6>

08001298 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
 80012a2:	4b10      	ldr	r3, [pc, #64]	; (80012e4 <HAL_MspInit+0x4c>)
 80012a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a6:	4a0f      	ldr	r2, [pc, #60]	; (80012e4 <HAL_MspInit+0x4c>)
 80012a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012ac:	6453      	str	r3, [r2, #68]	; 0x44
 80012ae:	4b0d      	ldr	r3, [pc, #52]	; (80012e4 <HAL_MspInit+0x4c>)
 80012b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	603b      	str	r3, [r7, #0]
 80012be:	4b09      	ldr	r3, [pc, #36]	; (80012e4 <HAL_MspInit+0x4c>)
 80012c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c2:	4a08      	ldr	r2, [pc, #32]	; (80012e4 <HAL_MspInit+0x4c>)
 80012c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012c8:	6413      	str	r3, [r2, #64]	; 0x40
 80012ca:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <HAL_MspInit+0x4c>)
 80012cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012d2:	603b      	str	r3, [r7, #0]
 80012d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	40023800 	.word	0x40023800

080012e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012ec:	e7fe      	b.n	80012ec <NMI_Handler+0x4>

080012ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ee:	b480      	push	{r7}
 80012f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012f2:	e7fe      	b.n	80012f2 <HardFault_Handler+0x4>

080012f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012f8:	e7fe      	b.n	80012f8 <MemManage_Handler+0x4>

080012fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012fa:	b480      	push	{r7}
 80012fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012fe:	e7fe      	b.n	80012fe <BusFault_Handler+0x4>

08001300 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001304:	e7fe      	b.n	8001304 <UsageFault_Handler+0x4>

08001306 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr

08001322 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001322:	b480      	push	{r7}
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001326:	bf00      	nop
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001334:	f004 fc66 	bl	8005c04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}

0800133c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001340:	4802      	ldr	r0, [pc, #8]	; (800134c <TIM3_IRQHandler+0x10>)
 8001342:	f007 fa93 	bl	800886c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	2000a8ac 	.word	0x2000a8ac

08001350 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001354:	4802      	ldr	r0, [pc, #8]	; (8001360 <SPI1_IRQHandler+0x10>)
 8001356:	f006 ff75 	bl	8008244 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	2000a900 	.word	0x2000a900

08001364 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001368:	4802      	ldr	r0, [pc, #8]	; (8001374 <USART1_IRQHandler+0x10>)
 800136a:	f008 f975 	bl	8009658 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	2000ab28 	.word	0x2000ab28

08001378 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800137c:	4802      	ldr	r0, [pc, #8]	; (8001388 <DMA2_Stream0_IRQHandler+0x10>)
 800137e:	f005 fb31 	bl	80069e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	2000aa08 	.word	0x2000aa08

0800138c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001390:	4802      	ldr	r0, [pc, #8]	; (800139c <DMA2_Stream2_IRQHandler+0x10>)
 8001392:	f005 fb27 	bl	80069e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	2000aac8 	.word	0x2000aac8

080013a0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80013a4:	4802      	ldr	r0, [pc, #8]	; (80013b0 <DMA2_Stream3_IRQHandler+0x10>)
 80013a6:	f005 fb1d 	bl	80069e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000a958 	.word	0x2000a958

080013b4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80013b8:	4802      	ldr	r0, [pc, #8]	; (80013c4 <DMA2_Stream7_IRQHandler+0x10>)
 80013ba:	f005 fb13 	bl	80069e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	2000aa68 	.word	0x2000aa68

080013c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013d0:	4a14      	ldr	r2, [pc, #80]	; (8001424 <_sbrk+0x5c>)
 80013d2:	4b15      	ldr	r3, [pc, #84]	; (8001428 <_sbrk+0x60>)
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013dc:	4b13      	ldr	r3, [pc, #76]	; (800142c <_sbrk+0x64>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d102      	bne.n	80013ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013e4:	4b11      	ldr	r3, [pc, #68]	; (800142c <_sbrk+0x64>)
 80013e6:	4a12      	ldr	r2, [pc, #72]	; (8001430 <_sbrk+0x68>)
 80013e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ea:	4b10      	ldr	r3, [pc, #64]	; (800142c <_sbrk+0x64>)
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4413      	add	r3, r2
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d207      	bcs.n	8001408 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013f8:	f008 ffd8 	bl	800a3ac <__errno>
 80013fc:	4602      	mov	r2, r0
 80013fe:	230c      	movs	r3, #12
 8001400:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001402:	f04f 33ff 	mov.w	r3, #4294967295
 8001406:	e009      	b.n	800141c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001408:	4b08      	ldr	r3, [pc, #32]	; (800142c <_sbrk+0x64>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800140e:	4b07      	ldr	r3, [pc, #28]	; (800142c <_sbrk+0x64>)
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4413      	add	r3, r2
 8001416:	4a05      	ldr	r2, [pc, #20]	; (800142c <_sbrk+0x64>)
 8001418:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800141a:	68fb      	ldr	r3, [r7, #12]
}
 800141c:	4618      	mov	r0, r3
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20020000 	.word	0x20020000
 8001428:	00000400 	.word	0x00000400
 800142c:	2000025c 	.word	0x2000025c
 8001430:	2000ab70 	.word	0x2000ab70

08001434 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001438:	4b08      	ldr	r3, [pc, #32]	; (800145c <SystemInit+0x28>)
 800143a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800143e:	4a07      	ldr	r2, [pc, #28]	; (800145c <SystemInit+0x28>)
 8001440:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001444:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001448:	4b04      	ldr	r3, [pc, #16]	; (800145c <SystemInit+0x28>)
 800144a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800144e:	609a      	str	r2, [r3, #8]
#endif
}
 8001450:	bf00      	nop
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	e000ed00 	.word	0xe000ed00

08001460 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001460:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001498 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001464:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001466:	e003      	b.n	8001470 <LoopCopyDataInit>

08001468 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800146a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800146c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800146e:	3104      	adds	r1, #4

08001470 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001470:	480b      	ldr	r0, [pc, #44]	; (80014a0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001472:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001474:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001476:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001478:	d3f6      	bcc.n	8001468 <CopyDataInit>
  ldr  r2, =_sbss
 800147a:	4a0b      	ldr	r2, [pc, #44]	; (80014a8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800147c:	e002      	b.n	8001484 <LoopFillZerobss>

0800147e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800147e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001480:	f842 3b04 	str.w	r3, [r2], #4

08001484 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001484:	4b09      	ldr	r3, [pc, #36]	; (80014ac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001486:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001488:	d3f9      	bcc.n	800147e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800148a:	f7ff ffd3 	bl	8001434 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800148e:	f008 ff93 	bl	800a3b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001492:	f008 ff7f 	bl	800a394 <main>
  bx  lr    
 8001496:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001498:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800149c:	08019008 	.word	0x08019008
  ldr  r0, =_sdata
 80014a0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80014a4:	20000230 	.word	0x20000230
  ldr  r2, =_sbss
 80014a8:	20000240 	.word	0x20000240
  ldr  r3, = _ebss
 80014ac:	2000ab70 	.word	0x2000ab70

080014b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014b0:	e7fe      	b.n	80014b0 <ADC_IRQHandler>

080014b2 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 80014b2:	b480      	push	{r7}
 80014b4:	b087      	sub	sp, #28
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	60f8      	str	r0, [r7, #12]
 80014ba:	60b9      	str	r1, [r7, #8]
 80014bc:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80014be:	2301      	movs	r3, #1
 80014c0:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2200      	movs	r2, #0
 80014cc:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	68ba      	ldr	r2, [r7, #8]
 80014d8:	60da      	str	r2, [r3, #12]

  return ret;
 80014da:	7dfb      	ldrb	r3, [r7, #23]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	371c      	adds	r7, #28
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b087      	sub	sp, #28
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80014f4:	2301      	movs	r3, #1
 80014f6:	75fb      	strb	r3, [r7, #23]


  for (int i=0; i<length; i++)
 80014f8:	2300      	movs	r3, #0
 80014fa:	613b      	str	r3, [r7, #16]
 80014fc:	e026      	b.n	800154c <qbufferRead+0x64>
  {
    if (p_node->p_buf != NULL)
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	68db      	ldr	r3, [r3, #12]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d009      	beq.n	800151a <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	68da      	ldr	r2, [r3, #12]
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	441a      	add	r2, r3
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	68b9      	ldr	r1, [r7, #8]
 8001514:	440b      	add	r3, r1
 8001516:	7812      	ldrb	r2, [r2, #0]
 8001518:	701a      	strb	r2, [r3, #0]
    }

    if (p_node->out != p_node->in)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	429a      	cmp	r2, r3
 8001524:	d00c      	beq.n	8001540 <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	3301      	adds	r3, #1
 800152c:	68fa      	ldr	r2, [r7, #12]
 800152e:	6892      	ldr	r2, [r2, #8]
 8001530:	fbb3 f1f2 	udiv	r1, r3, r2
 8001534:	fb02 f201 	mul.w	r2, r2, r1
 8001538:	1a9a      	subs	r2, r3, r2
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	e002      	b.n	8001546 <qbufferRead+0x5e>
    }
    else
    {
      ret = false;
 8001540:	2300      	movs	r3, #0
 8001542:	75fb      	strb	r3, [r7, #23]
      break;
 8001544:	e006      	b.n	8001554 <qbufferRead+0x6c>
  for (int i=0; i<length; i++)
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	3301      	adds	r3, #1
 800154a:	613b      	str	r3, [r7, #16]
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	429a      	cmp	r2, r3
 8001552:	d8d4      	bhi.n	80014fe <qbufferRead+0x16>
    }
  }

  return ret;
 8001554:	7dfb      	ldrb	r3, [r7, #23]
}
 8001556:	4618      	mov	r0, r3
 8001558:	371c      	adds	r7, #28
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr

08001562 <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8001562:	b480      	push	{r7}
 8001564:	b085      	sub	sp, #20
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->in - p_node->out) % p_node->len;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	6892      	ldr	r2, [r2, #8]
 8001578:	fbb3 f1f2 	udiv	r1, r3, r2
 800157c:	fb02 f201 	mul.w	r2, r2, r1
 8001580:	1a9b      	subs	r3, r3, r2
 8001582:	60fb      	str	r3, [r7, #12]

  return ret;
 8001584:	68fb      	ldr	r3, [r7, #12]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3714      	adds	r7, #20
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
	...

08001594 <DWT_Delay_Init>:
 *  Created on: 2021. 8. 16.
 *      Author: WANG
 */
#include "user_delay.h"

uint32_t DWT_Delay_Init(void) {
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001598:	4b14      	ldr	r3, [pc, #80]	; (80015ec <DWT_Delay_Init+0x58>)
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	4a13      	ldr	r2, [pc, #76]	; (80015ec <DWT_Delay_Init+0x58>)
 800159e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80015a2:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80015a4:	4b11      	ldr	r3, [pc, #68]	; (80015ec <DWT_Delay_Init+0x58>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	4a10      	ldr	r2, [pc, #64]	; (80015ec <DWT_Delay_Init+0x58>)
 80015aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015ae:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <DWT_Delay_Init+0x5c>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a0e      	ldr	r2, [pc, #56]	; (80015f0 <DWT_Delay_Init+0x5c>)
 80015b6:	f023 0301 	bic.w	r3, r3, #1
 80015ba:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80015bc:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <DWT_Delay_Init+0x5c>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a0b      	ldr	r2, [pc, #44]	; (80015f0 <DWT_Delay_Init+0x5c>)
 80015c2:	f043 0301 	orr.w	r3, r3, #1
 80015c6:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80015c8:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <DWT_Delay_Init+0x5c>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 80015ce:	bf00      	nop
     __ASM volatile ("NOP");
 80015d0:	bf00      	nop
     __ASM volatile ("NOP");
 80015d2:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 80015d4:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <DWT_Delay_Init+0x5c>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 80015dc:	2300      	movs	r3, #0
 80015de:	e000      	b.n	80015e2 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 80015e0:	2301      	movs	r3, #1
  }
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	e000edf0 	.word	0xe000edf0
 80015f0:	e0001000 	.word	0xe0001000

080015f4 <buttonInit>:
static void cliButton(cli_args_t *args);
#endif


bool buttonInit(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b088      	sub	sp, #32
 80015f8:	af00      	add	r7, sp, #0
  bool ret = true;
 80015fa:	2301      	movs	r3, #1
 80015fc:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	605a      	str	r2, [r3, #4]
 8001606:	609a      	str	r2, [r3, #8]
 8001608:	60da      	str	r2, [r3, #12]
 800160a:	611a      	str	r2, [r3, #16]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 800160c:	2300      	movs	r3, #0
 800160e:	603b      	str	r3, [r7, #0]
 8001610:	4b1c      	ldr	r3, [pc, #112]	; (8001684 <buttonInit+0x90>)
 8001612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001614:	4a1b      	ldr	r2, [pc, #108]	; (8001684 <buttonInit+0x90>)
 8001616:	f043 0301 	orr.w	r3, r3, #1
 800161a:	6313      	str	r3, [r2, #48]	; 0x30
 800161c:	4b19      	ldr	r3, [pc, #100]	; (8001684 <buttonInit+0x90>)
 800161e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001620:	f003 0301 	and.w	r3, r3, #1
 8001624:	603b      	str	r3, [r7, #0]
 8001626:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001628:	2300      	movs	r3, #0
 800162a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800162c:	2301      	movs	r3, #1
 800162e:	60fb      	str	r3, [r7, #12]

  for (int i=0; i<BUTTON_MAX_CH; i++)
 8001630:	2300      	movs	r3, #0
 8001632:	61fb      	str	r3, [r7, #28]
 8001634:	e019      	b.n	800166a <buttonInit+0x76>
  {
    GPIO_InitStruct.Pin = button_tbl[i].pin;
 8001636:	4914      	ldr	r1, [pc, #80]	; (8001688 <buttonInit+0x94>)
 8001638:	69fa      	ldr	r2, [r7, #28]
 800163a:	4613      	mov	r3, r2
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	4413      	add	r3, r2
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	440b      	add	r3, r1
 8001644:	3304      	adds	r3, #4
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(button_tbl[i].port, &GPIO_InitStruct);
 800164a:	490f      	ldr	r1, [pc, #60]	; (8001688 <buttonInit+0x94>)
 800164c:	69fa      	ldr	r2, [r7, #28]
 800164e:	4613      	mov	r3, r2
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	4413      	add	r3, r2
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	440b      	add	r3, r1
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	1d3a      	adds	r2, r7, #4
 800165c:	4611      	mov	r1, r2
 800165e:	4618      	mov	r0, r3
 8001660:	f005 fc28 	bl	8006eb4 <HAL_GPIO_Init>
  for (int i=0; i<BUTTON_MAX_CH; i++)
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	3301      	adds	r3, #1
 8001668:	61fb      	str	r3, [r7, #28]
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	2b00      	cmp	r3, #0
 800166e:	dde2      	ble.n	8001636 <buttonInit+0x42>
  }

#ifdef _USE_HW_CLI
  cliAdd("button", cliButton);
 8001670:	4906      	ldr	r1, [pc, #24]	; (800168c <buttonInit+0x98>)
 8001672:	4807      	ldr	r0, [pc, #28]	; (8001690 <buttonInit+0x9c>)
 8001674:	f000 feea 	bl	800244c <cliAdd>
#endif

  return ret;
 8001678:	7efb      	ldrb	r3, [r7, #27]
}
 800167a:	4618      	mov	r0, r3
 800167c:	3720      	adds	r7, #32
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40023800 	.word	0x40023800
 8001688:	20000004 	.word	0x20000004
 800168c:	08001775 	.word	0x08001775
 8001690:	0800ca24 	.word	0x0800ca24

08001694 <buttonGetPressed>:

bool buttonGetPressed(uint8_t ch)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800169e:	2300      	movs	r3, #0
 80016a0:	73fb      	strb	r3, [r7, #15]
  button_tbl_t *button;
  button = &button_tbl[ch];
 80016a2:	79fa      	ldrb	r2, [r7, #7]
 80016a4:	4613      	mov	r3, r2
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	4413      	add	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	4a30      	ldr	r2, [pc, #192]	; (8001770 <buttonGetPressed+0xdc>)
 80016ae:	4413      	add	r3, r2
 80016b0:	60bb      	str	r3, [r7, #8]

  if (ch >= BUTTON_MAX_CH)
 80016b2:	79fb      	ldrb	r3, [r7, #7]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <buttonGetPressed+0x28>
  {
    return false;
 80016b8:	2300      	movs	r3, #0
 80016ba:	e054      	b.n	8001766 <buttonGetPressed+0xd2>
  }

  switch(button->State)
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	7a9b      	ldrb	r3, [r3, #10]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d002      	beq.n	80016ca <buttonGetPressed+0x36>
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d018      	beq.n	80016fa <buttonGetPressed+0x66>
 80016c8:	e04c      	b.n	8001764 <buttonGetPressed+0xd0>
  {
  	  case BUTTON_IDLE:
  		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	4619      	mov	r1, r3
 80016d6:	4610      	mov	r0, r2
 80016d8:	f005 fe50 	bl	800737c <HAL_GPIO_ReadPin>
 80016dc:	4603      	mov	r3, r0
 80016de:	461a      	mov	r2, r3
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	7a1b      	ldrb	r3, [r3, #8]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d13a      	bne.n	800175e <buttonGetPressed+0xca>
  		  {
  			  button->lastDebounceTime = millis();
 80016e8:	f7ff fd63 	bl	80011b2 <millis>
 80016ec:	4602      	mov	r2, r0
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	611a      	str	r2, [r3, #16]
  			  button->State = BUTTON_Pressed;
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	2201      	movs	r2, #1
 80016f6:	729a      	strb	r2, [r3, #10]
  		  }
  		  break;
 80016f8:	e031      	b.n	800175e <buttonGetPressed+0xca>

  	  case BUTTON_Pressed:
		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	b29b      	uxth	r3, r3
 8001704:	4619      	mov	r1, r3
 8001706:	4610      	mov	r0, r2
 8001708:	f005 fe38 	bl	800737c <HAL_GPIO_ReadPin>
 800170c:	4603      	mov	r3, r0
 800170e:	461a      	mov	r2, r3
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	7a1b      	ldrb	r3, [r3, #8]
 8001714:	429a      	cmp	r2, r3
 8001716:	d114      	bne.n	8001742 <buttonGetPressed+0xae>
		  {
			  if ((millis() - button->lastDebounceTime) > button->debounceDelay)
 8001718:	f7ff fd4b 	bl	80011b2 <millis>
 800171c:	4602      	mov	r2, r0
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	691b      	ldr	r3, [r3, #16]
 8001722:	1ad2      	subs	r2, r2, r3
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	429a      	cmp	r2, r3
 800172a:	d91a      	bls.n	8001762 <buttonGetPressed+0xce>
	  		  {
				  button->PinState = GPIO_PIN_SET;
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	2201      	movs	r2, #1
 8001730:	725a      	strb	r2, [r3, #9]
				  ret = button->PinState;
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	7a5b      	ldrb	r3, [r3, #9]
 8001736:	2b00      	cmp	r3, #0
 8001738:	bf14      	ite	ne
 800173a:	2301      	movne	r3, #1
 800173c:	2300      	moveq	r3, #0
 800173e:	73fb      	strb	r3, [r7, #15]
		  {
			  button->State = BUTTON_IDLE;
			  button->PinState = GPIO_PIN_RESET;
			  ret = button->PinState;
		  }
		  break;
 8001740:	e00f      	b.n	8001762 <buttonGetPressed+0xce>
			  button->State = BUTTON_IDLE;
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	2200      	movs	r2, #0
 8001746:	729a      	strb	r2, [r3, #10]
			  button->PinState = GPIO_PIN_RESET;
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	2200      	movs	r2, #0
 800174c:	725a      	strb	r2, [r3, #9]
			  ret = button->PinState;
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	7a5b      	ldrb	r3, [r3, #9]
 8001752:	2b00      	cmp	r3, #0
 8001754:	bf14      	ite	ne
 8001756:	2301      	movne	r3, #1
 8001758:	2300      	moveq	r3, #0
 800175a:	73fb      	strb	r3, [r7, #15]
		  break;
 800175c:	e001      	b.n	8001762 <buttonGetPressed+0xce>
  		  break;
 800175e:	bf00      	nop
 8001760:	e000      	b.n	8001764 <buttonGetPressed+0xd0>
		  break;
 8001762:	bf00      	nop
  }
  return ret;
 8001764:	7bfb      	ldrb	r3, [r7, #15]
}
 8001766:	4618      	mov	r0, r3
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000004 	.word	0x20000004

08001774 <cliButton>:


#ifdef _USE_HW_CLI

void cliButton(cli_args_t *args)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  bool ret = false;
 800177c:	2300      	movs	r3, #0
 800177e:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "show"))
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	881b      	ldrh	r3, [r3, #0]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d128      	bne.n	80017da <cliButton+0x66>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	695b      	ldr	r3, [r3, #20]
 800178c:	4919      	ldr	r1, [pc, #100]	; (80017f4 <cliButton+0x80>)
 800178e:	2000      	movs	r0, #0
 8001790:	4798      	blx	r3
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d020      	beq.n	80017da <cliButton+0x66>
  {
    while(cliKeepLoop())
 8001798:	e018      	b.n	80017cc <cliButton+0x58>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 800179a:	2300      	movs	r3, #0
 800179c:	60bb      	str	r3, [r7, #8]
 800179e:	e00c      	b.n	80017ba <cliButton+0x46>
      {
        cliPrintf("%d", buttonGetPressed(i));
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff ff75 	bl	8001694 <buttonGetPressed>
 80017aa:	4603      	mov	r3, r0
 80017ac:	4619      	mov	r1, r3
 80017ae:	4812      	ldr	r0, [pc, #72]	; (80017f8 <cliButton+0x84>)
 80017b0:	f000 fd3c 	bl	800222c <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	3301      	adds	r3, #1
 80017b8:	60bb      	str	r3, [r7, #8]
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	ddef      	ble.n	80017a0 <cliButton+0x2c>
      }
      cliPrintf("\n");
 80017c0:	480e      	ldr	r0, [pc, #56]	; (80017fc <cliButton+0x88>)
 80017c2:	f000 fd33 	bl	800222c <cliPrintf>

      delay(100);
 80017c6:	2064      	movs	r0, #100	; 0x64
 80017c8:	f7ff fce8 	bl	800119c <delay>
    while(cliKeepLoop())
 80017cc:	f000 fe28 	bl	8002420 <cliKeepLoop>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d1e1      	bne.n	800179a <cliButton+0x26>
    }

    ret = true;
 80017d6:	2301      	movs	r3, #1
 80017d8:	73fb      	strb	r3, [r7, #15]
  }


  if (ret != true)
 80017da:	7bfb      	ldrb	r3, [r7, #15]
 80017dc:	f083 0301 	eor.w	r3, r3, #1
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d002      	beq.n	80017ec <cliButton+0x78>
  {
    cliPrintf("button show\n");
 80017e6:	4806      	ldr	r0, [pc, #24]	; (8001800 <cliButton+0x8c>)
 80017e8:	f000 fd20 	bl	800222c <cliPrintf>
  }
}
 80017ec:	bf00      	nop
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	0800ca2c 	.word	0x0800ca2c
 80017f8:	0800ca34 	.word	0x0800ca34
 80017fc:	0800ca38 	.word	0x0800ca38
 8001800:	0800ca3c 	.word	0x0800ca3c

08001804 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 8001808:	4b1b      	ldr	r3, [pc, #108]	; (8001878 <cliInit+0x74>)
 800180a:	2200      	movs	r2, #0
 800180c:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 800180e:	4b1a      	ldr	r3, [pc, #104]	; (8001878 <cliInit+0x74>)
 8001810:	2200      	movs	r2, #0
 8001812:	725a      	strb	r2, [r3, #9]
  cli_node.state   = CLI_RX_IDLE;
 8001814:	4b18      	ldr	r3, [pc, #96]	; (8001878 <cliInit+0x74>)
 8001816:	2200      	movs	r2, #0
 8001818:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 800181a:	4b17      	ldr	r3, [pc, #92]	; (8001878 <cliInit+0x74>)
 800181c:	2200      	movs	r2, #0
 800181e:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  cli_node.hist_line_last  = 0;
 8001822:	4b15      	ldr	r3, [pc, #84]	; (8001878 <cliInit+0x74>)
 8001824:	2200      	movs	r2, #0
 8001826:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  cli_node.hist_line_count = 0;
 800182a:	4b13      	ldr	r3, [pc, #76]	; (8001878 <cliInit+0x74>)
 800182c:	2200      	movs	r2, #0
 800182e:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  cli_node.hist_line_new   = false;
 8001832:	4b11      	ldr	r3, [pc, #68]	; (8001878 <cliInit+0x74>)
 8001834:	2200      	movs	r2, #0
 8001836:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 800183a:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <cliInit+0x74>)
 800183c:	4a0f      	ldr	r2, [pc, #60]	; (800187c <cliInit+0x78>)
 800183e:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 8001842:	4b0d      	ldr	r3, [pc, #52]	; (8001878 <cliInit+0x74>)
 8001844:	4a0e      	ldr	r2, [pc, #56]	; (8001880 <cliInit+0x7c>)
 8001846:	f8c3 2438 	str.w	r2, [r3, #1080]	; 0x438
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 800184a:	4b0b      	ldr	r3, [pc, #44]	; (8001878 <cliInit+0x74>)
 800184c:	4a0d      	ldr	r2, [pc, #52]	; (8001884 <cliInit+0x80>)
 800184e:	f8c3 243c 	str.w	r2, [r3, #1084]	; 0x43c
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 8001852:	4b09      	ldr	r3, [pc, #36]	; (8001878 <cliInit+0x74>)
 8001854:	4a0c      	ldr	r2, [pc, #48]	; (8001888 <cliInit+0x84>)
 8001856:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440

  cliLineClean(&cli_node);
 800185a:	4807      	ldr	r0, [pc, #28]	; (8001878 <cliInit+0x74>)
 800185c:	f000 fb5c 	bl	8001f18 <cliLineClean>


  cliAdd("help", cliShowList);
 8001860:	490a      	ldr	r1, [pc, #40]	; (800188c <cliInit+0x88>)
 8001862:	480b      	ldr	r0, [pc, #44]	; (8001890 <cliInit+0x8c>)
 8001864:	f000 fdf2 	bl	800244c <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 8001868:	490a      	ldr	r1, [pc, #40]	; (8001894 <cliInit+0x90>)
 800186a:	480b      	ldr	r0, [pc, #44]	; (8001898 <cliInit+0x94>)
 800186c:	f000 fdee 	bl	800244c <cliAdd>

  return true;
 8001870:	2301      	movs	r3, #1
}
 8001872:	4618      	mov	r0, r3
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	2000a440 	.word	0x2000a440
 800187c:	080022dd 	.word	0x080022dd
 8001880:	0800232d 	.word	0x0800232d
 8001884:	08002385 	.word	0x08002385
 8001888:	080023cd 	.word	0x080023cd
 800188c:	080024e1 	.word	0x080024e1
 8001890:	0800ca4c 	.word	0x0800ca4c
 8001894:	08002551 	.word	0x08002551
 8001898:	0800ca54 	.word	0x0800ca54

0800189c <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	6039      	str	r1, [r7, #0]
 80018a6:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 80018a8:	4a0a      	ldr	r2, [pc, #40]	; (80018d4 <cliOpen+0x38>)
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	7013      	strb	r3, [r2, #0]
  cli_node.baud = baud;
 80018ae:	4a09      	ldr	r2, [pc, #36]	; (80018d4 <cliOpen+0x38>)
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	6053      	str	r3, [r2, #4]

  cli_node.is_open = uartOpen(ch, baud);
 80018b4:	79fb      	ldrb	r3, [r7, #7]
 80018b6:	6839      	ldr	r1, [r7, #0]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f003 f899 	bl	80049f0 <uartOpen>
 80018be:	4603      	mov	r3, r0
 80018c0:	461a      	mov	r2, r3
 80018c2:	4b04      	ldr	r3, [pc, #16]	; (80018d4 <cliOpen+0x38>)
 80018c4:	721a      	strb	r2, [r3, #8]

  return cli_node.is_open;
 80018c6:	4b03      	ldr	r3, [pc, #12]	; (80018d4 <cliOpen+0x38>)
 80018c8:	7a1b      	ldrb	r3, [r3, #8]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	2000a440 	.word	0x2000a440

080018d8 <cliShowLog>:
  cli_node.is_log = false;
  return true;
}

void cliShowLog(cli_t *p_cli)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  if (cli_node.is_log == true)
 80018e0:	4b34      	ldr	r3, [pc, #208]	; (80019b4 <cliShowLog+0xdc>)
 80018e2:	7a5b      	ldrb	r3, [r3, #9]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d061      	beq.n	80019ac <cliShowLog+0xd4>
  {
    uartPrintf(p_cli->log_ch, "Cursor  : %d\n", p_cli->line.cursor);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	7a98      	ldrb	r0, [r3, #10]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 80018f2:	461a      	mov	r2, r3
 80018f4:	4930      	ldr	r1, [pc, #192]	; (80019b8 <cliShowLog+0xe0>)
 80018f6:	f003 fa31 	bl	8004d5c <uartPrintf>
    uartPrintf(p_cli->log_ch, "Count   : %d\n", p_cli->line.count);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	7a98      	ldrb	r0, [r3, #10]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 8001904:	461a      	mov	r2, r3
 8001906:	492d      	ldr	r1, [pc, #180]	; (80019bc <cliShowLog+0xe4>)
 8001908:	f003 fa28 	bl	8004d5c <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf_len : %d\n", p_cli->line.buf_len);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	7a98      	ldrb	r0, [r3, #10]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 8001916:	461a      	mov	r2, r3
 8001918:	4929      	ldr	r1, [pc, #164]	; (80019c0 <cliShowLog+0xe8>)
 800191a:	f003 fa1f 	bl	8004d5c <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf     : %s\n", p_cli->line.buf);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	7a98      	ldrb	r0, [r3, #10]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001928:	461a      	mov	r2, r3
 800192a:	4926      	ldr	r1, [pc, #152]	; (80019c4 <cliShowLog+0xec>)
 800192c:	f003 fa16 	bl	8004d5c <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_i  : %d\n", p_cli->hist_line_i);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	7a98      	ldrb	r0, [r3, #10]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 800193a:	461a      	mov	r2, r3
 800193c:	4922      	ldr	r1, [pc, #136]	; (80019c8 <cliShowLog+0xf0>)
 800193e:	f003 fa0d 	bl	8004d5c <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_lt : %d\n", p_cli->hist_line_last);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	7a98      	ldrb	r0, [r3, #10]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 800194c:	461a      	mov	r2, r3
 800194e:	491f      	ldr	r1, [pc, #124]	; (80019cc <cliShowLog+0xf4>)
 8001950:	f003 fa04 	bl	8004d5c <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_c  : %d\n", p_cli->hist_line_count);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	7a98      	ldrb	r0, [r3, #10]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 800195e:	461a      	mov	r2, r3
 8001960:	491b      	ldr	r1, [pc, #108]	; (80019d0 <cliShowLog+0xf8>)
 8001962:	f003 f9fb 	bl	8004d5c <uartPrintf>

    for (int i=0; i<p_cli->hist_line_count; i++)
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	e012      	b.n	8001992 <cliShowLog+0xba>
    {
      uartPrintf(p_cli->log_ch, "buf %d   : %s\n", i, p_cli->line_buf[i].buf);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	7a98      	ldrb	r0, [r3, #10]
 8001970:	68fa      	ldr	r2, [r7, #12]
 8001972:	4613      	mov	r3, r2
 8001974:	015b      	lsls	r3, r3, #5
 8001976:	4413      	add	r3, r2
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	4413      	add	r3, r2
 800197c:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	4413      	add	r3, r2
 8001984:	68fa      	ldr	r2, [r7, #12]
 8001986:	4913      	ldr	r1, [pc, #76]	; (80019d4 <cliShowLog+0xfc>)
 8001988:	f003 f9e8 	bl	8004d5c <uartPrintf>
    for (int i=0; i<p_cli->hist_line_count; i++)
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	3301      	adds	r3, #1
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001998:	461a      	mov	r2, r3
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	4293      	cmp	r3, r2
 800199e:	dbe5      	blt.n	800196c <cliShowLog+0x94>
    }
    uartPrintf(p_cli->log_ch, "\n");
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	7a9b      	ldrb	r3, [r3, #10]
 80019a4:	490c      	ldr	r1, [pc, #48]	; (80019d8 <cliShowLog+0x100>)
 80019a6:	4618      	mov	r0, r3
 80019a8:	f003 f9d8 	bl	8004d5c <uartPrintf>
  }
}
 80019ac:	bf00      	nop
 80019ae:	3710      	adds	r7, #16
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	2000a440 	.word	0x2000a440
 80019b8:	0800ca58 	.word	0x0800ca58
 80019bc:	0800ca68 	.word	0x0800ca68
 80019c0:	0800ca78 	.word	0x0800ca78
 80019c4:	0800ca88 	.word	0x0800ca88
 80019c8:	0800ca98 	.word	0x0800ca98
 80019cc:	0800caa8 	.word	0x0800caa8
 80019d0:	0800cab8 	.word	0x0800cab8
 80019d4:	0800cac8 	.word	0x0800cac8
 80019d8:	0800cad8 	.word	0x0800cad8

080019dc <cliShowPrompt>:

void cliShowPrompt(cli_t *p_cli)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  uartPrintf(p_cli->ch, "\n\r");
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	4906      	ldr	r1, [pc, #24]	; (8001a04 <cliShowPrompt+0x28>)
 80019ea:	4618      	mov	r0, r3
 80019ec:	f003 f9b6 	bl	8004d5c <uartPrintf>
  uartPrintf(p_cli->ch, CLI_PROMPT_STR);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	4904      	ldr	r1, [pc, #16]	; (8001a08 <cliShowPrompt+0x2c>)
 80019f6:	4618      	mov	r0, r3
 80019f8:	f003 f9b0 	bl	8004d5c <uartPrintf>
}
 80019fc:	bf00      	nop
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	0800cadc 	.word	0x0800cadc
 8001a08:	0800cae0 	.word	0x0800cae0

08001a0c <cliMain>:

bool cliMain(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  if (cli_node.is_open != true)
 8001a10:	4b0e      	ldr	r3, [pc, #56]	; (8001a4c <cliMain+0x40>)
 8001a12:	7a1b      	ldrb	r3, [r3, #8]
 8001a14:	f083 0301 	eor.w	r3, r3, #1
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <cliMain+0x16>
  {
    return false;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	e012      	b.n	8001a48 <cliMain+0x3c>
  }

  if (uartAvailable(cli_node.ch) > 0)
 8001a22:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <cliMain+0x40>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f003 f8f4 	bl	8004c14 <uartAvailable>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d009      	beq.n	8001a46 <cliMain+0x3a>
  {
    cliUpdate(&cli_node, uartRead(cli_node.ch));
 8001a32:	4b06      	ldr	r3, [pc, #24]	; (8001a4c <cliMain+0x40>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f003 f932 	bl	8004ca0 <uartRead>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4802      	ldr	r0, [pc, #8]	; (8001a4c <cliMain+0x40>)
 8001a42:	f000 f805 	bl	8001a50 <cliUpdate>
  }

  return true;
 8001a46:	2301      	movs	r3, #1
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	2000a440 	.word	0x2000a440

08001a50 <cliUpdate>:
{
  return uartWrite(cli_node.ch, p_data, length);
}

bool cliUpdate(cli_t *p_cli, uint8_t rx_data)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08c      	sub	sp, #48	; 0x30
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t tx_buf[8];
  cli_line_t *line;

  line = &p_cli->line;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001a68:	61fb      	str	r3, [r7, #28]


  if (p_cli->state == CLI_RX_IDLE)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	7c1b      	ldrb	r3, [r3, #16]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f040 8165 	bne.w	8001d3e <cliUpdate+0x2ee>
  {
    switch(rx_data)
 8001a74:	78fb      	ldrb	r3, [r7, #3]
 8001a76:	2b0d      	cmp	r3, #13
 8001a78:	d009      	beq.n	8001a8e <cliUpdate+0x3e>
 8001a7a:	2b0d      	cmp	r3, #13
 8001a7c:	dc02      	bgt.n	8001a84 <cliUpdate+0x34>
 8001a7e:	2b08      	cmp	r3, #8
 8001a80:	d065      	beq.n	8001b4e <cliUpdate+0xfe>
 8001a82:	e0d4      	b.n	8001c2e <cliUpdate+0x1de>
 8001a84:	2b1b      	cmp	r3, #27
 8001a86:	d01c      	beq.n	8001ac2 <cliUpdate+0x72>
 8001a88:	2b7f      	cmp	r3, #127	; 0x7f
 8001a8a:	d01e      	beq.n	8001aca <cliUpdate+0x7a>
 8001a8c:	e0cf      	b.n	8001c2e <cliUpdate+0x1de>
    {
      // 엔터
      //
      case CLI_KEY_ENTER:
        if (line->count > 0)
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d005      	beq.n	8001aa4 <cliUpdate+0x54>
        {
          cliLineAdd(p_cli);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f000 fa57 	bl	8001f4c <cliLineAdd>
          cliRunCmd(p_cli);
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f000 fb22 	bl	80020e8 <cliRunCmd>
        }

        line->count = 0;
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        line->cursor = 0;
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        line->buf[0] = 0;
 8001ab4:	69fb      	ldr	r3, [r7, #28]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
        cliShowPrompt(p_cli);
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7ff ff8e 	bl	80019dc <cliShowPrompt>
        break;
 8001ac0:	e144      	b.n	8001d4c <cliUpdate+0x2fc>


      case CLI_KEY_ESC:
        p_cli->state = CLI_RX_SP1;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	741a      	strb	r2, [r3, #16]
        break;
 8001ac8:	e140      	b.n	8001d4c <cliUpdate+0x2fc>


      // DEL
      //
      case CLI_KEY_DEL:
        if (line->cursor < line->count)
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	f080 8133 	bcs.w	8001d42 <cliUpdate+0x2f2>
        {
          uint8_t mov_len;

          mov_len = line->count - line->cursor;
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	76fb      	strb	r3, [r7, #27]
          for (int i=1; i<mov_len; i++)
 8001aec:	2301      	movs	r3, #1
 8001aee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001af0:	e013      	b.n	8001b1a <cliUpdate+0xca>
          {
            line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001af8:	461a      	mov	r2, r3
 8001afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001afc:	441a      	add	r2, r3
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b04:	4619      	mov	r1, r3
 8001b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b08:	440b      	add	r3, r1
 8001b0a:	3b01      	subs	r3, #1
 8001b0c:	69f9      	ldr	r1, [r7, #28]
 8001b0e:	5c89      	ldrb	r1, [r1, r2]
 8001b10:	69fa      	ldr	r2, [r7, #28]
 8001b12:	54d1      	strb	r1, [r2, r3]
          for (int i=1; i<mov_len; i++)
 8001b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b16:	3301      	adds	r3, #1
 8001b18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b1a:	7efb      	ldrb	r3, [r7, #27]
 8001b1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	dbe7      	blt.n	8001af2 <cliUpdate+0xa2>
          }

          line->count--;
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001b28:	3b01      	subs	r3, #1
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          line->buf[line->count] = 0;
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001b38:	461a      	mov	r2, r3
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	5499      	strb	r1, [r3, r2]

          uartPrintf(p_cli->ch, "\x1B[1P");
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	498e      	ldr	r1, [pc, #568]	; (8001d80 <cliUpdate+0x330>)
 8001b46:	4618      	mov	r0, r3
 8001b48:	f003 f908 	bl	8004d5c <uartPrintf>
        }
        break;
 8001b4c:	e0f9      	b.n	8001d42 <cliUpdate+0x2f2>


      // 백스페이스
      //
      case CLI_KEY_BACK:
        if (line->count > 0 && line->cursor > 0)
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d055      	beq.n	8001c04 <cliUpdate+0x1b4>
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d050      	beq.n	8001c04 <cliUpdate+0x1b4>
        {
          if (line->cursor == line->count)
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d10e      	bne.n	8001b90 <cliUpdate+0x140>
          {
            line->count--;
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001b78:	3b01      	subs	r3, #1
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->buf[line->count] = 0;
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001b88:	461a      	mov	r2, r3
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	5499      	strb	r1, [r3, r2]
          }

          if (line->cursor < line->count)
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d231      	bcs.n	8001c04 <cliUpdate+0x1b4>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	76bb      	strb	r3, [r7, #26]

            for (int i=0; i<mov_len; i++)
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bb4:	e013      	b.n	8001bde <cliUpdate+0x18e>
            {
              line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bc0:	441a      	add	r2, r3
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bc8:	4619      	mov	r1, r3
 8001bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bcc:	440b      	add	r3, r1
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	69f9      	ldr	r1, [r7, #28]
 8001bd2:	5c89      	ldrb	r1, [r1, r2]
 8001bd4:	69fa      	ldr	r2, [r7, #28]
 8001bd6:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8001bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bda:	3301      	adds	r3, #1
 8001bdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bde:	7ebb      	ldrb	r3, [r7, #26]
 8001be0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001be2:	429a      	cmp	r2, r3
 8001be4:	dbe7      	blt.n	8001bb6 <cliUpdate+0x166>
            }

            line->count--;
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001bec:	3b01      	subs	r3, #1
 8001bee:	b2da      	uxtb	r2, r3
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->buf[line->count] = 0;
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	2100      	movs	r1, #0
 8001c02:	5499      	strb	r1, [r3, r2]
          }
        }

        if (line->cursor > 0)
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f000 809b 	beq.w	8001d46 <cliUpdate+0x2f6>
        {
          line->cursor--;
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c16:	3b01      	subs	r3, #1
 8001c18:	b2da      	uxtb	r2, r3
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          uartPrintf(p_cli->ch, "\b \b\x1B[1P");
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	4957      	ldr	r1, [pc, #348]	; (8001d84 <cliUpdate+0x334>)
 8001c26:	4618      	mov	r0, r3
 8001c28:	f003 f898 	bl	8004d5c <uartPrintf>
        }
        break;
 8001c2c:	e08b      	b.n	8001d46 <cliUpdate+0x2f6>


      default:
        if ((line->count + 1) < line->buf_len)
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001c34:	3301      	adds	r3, #1
 8001c36:	69fa      	ldr	r2, [r7, #28]
 8001c38:	f892 2040 	ldrb.w	r2, [r2, #64]	; 0x40
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	f280 8084 	bge.w	8001d4a <cliUpdate+0x2fa>
        {
          if (line->cursor == line->count)
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d124      	bne.n	8001c9c <cliUpdate+0x24c>
          {
            uartWrite(p_cli->ch, &rx_data, 1);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	1cf9      	adds	r1, r7, #3
 8001c58:	2201      	movs	r2, #1
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f003 f846 	bl	8004cec <uartWrite>

            line->buf[line->cursor] = rx_data;
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c66:	461a      	mov	r2, r3
 8001c68:	78f9      	ldrb	r1, [r7, #3]
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001c74:	3301      	adds	r3, #1
 8001c76:	b2da      	uxtb	r2, r3
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->cursor++;
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c84:	3301      	adds	r3, #1
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            line->buf[line->count] = 0;
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001c94:	461a      	mov	r2, r3
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	2100      	movs	r1, #0
 8001c9a:	5499      	strb	r1, [r3, r2]
          }
          if (line->cursor < line->count)
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d24e      	bcs.n	8001d4a <cliUpdate+0x2fa>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	767b      	strb	r3, [r7, #25]
            for (int i=0; i<mov_len; i++)
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	627b      	str	r3, [r7, #36]	; 0x24
 8001cc0:	e013      	b.n	8001cea <cliUpdate+0x29a>
            {
              line->buf[line->count - i] = line->buf[line->count - i - 1];
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001cc8:	461a      	mov	r2, r3
 8001cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	1e5a      	subs	r2, r3, #1
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cda:	1acb      	subs	r3, r1, r3
 8001cdc:	69f9      	ldr	r1, [r7, #28]
 8001cde:	5c89      	ldrb	r1, [r1, r2]
 8001ce0:	69fa      	ldr	r2, [r7, #28]
 8001ce2:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8001cea:	7e7b      	ldrb	r3, [r7, #25]
 8001cec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	dbe7      	blt.n	8001cc2 <cliUpdate+0x272>
            }
            line->buf[line->cursor] = rx_data;
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	78f9      	ldrb	r1, [r7, #3]
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d06:	3301      	adds	r3, #1
 8001d08:	b2da      	uxtb	r2, r3
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->cursor++;
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d16:	3301      	adds	r3, #1
 8001d18:	b2da      	uxtb	r2, r3
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            line->buf[line->count] = 0;
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d26:	461a      	mov	r2, r3
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	5499      	strb	r1, [r3, r2]

            uartPrintf(p_cli->ch, "\x1B[4h%c\x1B[4l", rx_data);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	78fa      	ldrb	r2, [r7, #3]
 8001d34:	4914      	ldr	r1, [pc, #80]	; (8001d88 <cliUpdate+0x338>)
 8001d36:	4618      	mov	r0, r3
 8001d38:	f003 f810 	bl	8004d5c <uartPrintf>
          }
        }
        break;
 8001d3c:	e005      	b.n	8001d4a <cliUpdate+0x2fa>
    }
  }
 8001d3e:	bf00      	nop
 8001d40:	e004      	b.n	8001d4c <cliUpdate+0x2fc>
        break;
 8001d42:	bf00      	nop
 8001d44:	e002      	b.n	8001d4c <cliUpdate+0x2fc>
        break;
 8001d46:	bf00      	nop
 8001d48:	e000      	b.n	8001d4c <cliUpdate+0x2fc>
        break;
 8001d4a:	bf00      	nop

  switch(p_cli->state)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	7c1b      	ldrb	r3, [r3, #16]
 8001d50:	3b01      	subs	r3, #1
 8001d52:	2b03      	cmp	r3, #3
 8001d54:	f200 80d3 	bhi.w	8001efe <cliUpdate+0x4ae>
 8001d58:	a201      	add	r2, pc, #4	; (adr r2, 8001d60 <cliUpdate+0x310>)
 8001d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d5e:	bf00      	nop
 8001d60:	08001d71 	.word	0x08001d71
 8001d64:	08001d79 	.word	0x08001d79
 8001d68:	08001d8d 	.word	0x08001d8d
 8001d6c:	08001ef5 	.word	0x08001ef5
  {
    case CLI_RX_SP1:
      p_cli->state = CLI_RX_SP2;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2202      	movs	r2, #2
 8001d74:	741a      	strb	r2, [r3, #16]
      break;
 8001d76:	e0c2      	b.n	8001efe <cliUpdate+0x4ae>

    case CLI_RX_SP2:
      p_cli->state = CLI_RX_SP3;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2203      	movs	r2, #3
 8001d7c:	741a      	strb	r2, [r3, #16]
      break;
 8001d7e:	e0be      	b.n	8001efe <cliUpdate+0x4ae>
 8001d80:	0800cae8 	.word	0x0800cae8
 8001d84:	0800caf0 	.word	0x0800caf0
 8001d88:	0800caf8 	.word	0x0800caf8

    case CLI_RX_SP3:
      p_cli->state = CLI_RX_IDLE;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	741a      	strb	r2, [r3, #16]

      if (rx_data == CLI_KEY_LEFT)
 8001d92:	78fb      	ldrb	r3, [r7, #3]
 8001d94:	2b44      	cmp	r3, #68	; 0x44
 8001d96:	d11a      	bne.n	8001dce <cliUpdate+0x37e>
      {
        if (line->cursor > 0)
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d015      	beq.n	8001dce <cliUpdate+0x37e>
        {
          line->cursor--;
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001da8:	3b01      	subs	r3, #1
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          tx_buf[0] = 0x1B;
 8001db2:	231b      	movs	r3, #27
 8001db4:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 8001db6:	235b      	movs	r3, #91	; 0x5b
 8001db8:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 8001dba:	78fb      	ldrb	r3, [r7, #3]
 8001dbc:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	f107 010c 	add.w	r1, r7, #12
 8001dc6:	2203      	movs	r2, #3
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f002 ff8f 	bl	8004cec <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_RIGHT)
 8001dce:	78fb      	ldrb	r3, [r7, #3]
 8001dd0:	2b43      	cmp	r3, #67	; 0x43
 8001dd2:	d11d      	bne.n	8001e10 <cliUpdate+0x3c0>
      {
        if (line->cursor < line->count)
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d215      	bcs.n	8001e10 <cliUpdate+0x3c0>
        {
          line->cursor++;
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dea:	3301      	adds	r3, #1
 8001dec:	b2da      	uxtb	r2, r3
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

          tx_buf[0] = 0x1B;
 8001df4:	231b      	movs	r3, #27
 8001df6:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 8001df8:	235b      	movs	r3, #91	; 0x5b
 8001dfa:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 8001dfc:	78fb      	ldrb	r3, [r7, #3]
 8001dfe:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	f107 010c 	add.w	r1, r7, #12
 8001e08:	2203      	movs	r2, #3
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f002 ff6e 	bl	8004cec <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_UP)
 8001e10:	78fb      	ldrb	r3, [r7, #3]
 8001e12:	2b41      	cmp	r3, #65	; 0x41
 8001e14:	d10c      	bne.n	8001e30 <cliUpdate+0x3e0>
      {
        cliLineChange(p_cli, true);
 8001e16:	2101      	movs	r1, #1
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f000 f8db 	bl	8001fd4 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	781a      	ldrb	r2, [r3, #0]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4610      	mov	r0, r2
 8001e2c:	f002 ff96 	bl	8004d5c <uartPrintf>
      }

      if (rx_data == CLI_KEY_DOWN)
 8001e30:	78fb      	ldrb	r3, [r7, #3]
 8001e32:	2b42      	cmp	r3, #66	; 0x42
 8001e34:	d10c      	bne.n	8001e50 <cliUpdate+0x400>
      {
        cliLineChange(p_cli, false);
 8001e36:	2100      	movs	r1, #0
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f000 f8cb 	bl	8001fd4 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	781a      	ldrb	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4610      	mov	r0, r2
 8001e4c:	f002 ff86 	bl	8004d5c <uartPrintf>
      }

      if (rx_data == CLI_KEY_HOME)
 8001e50:	78fb      	ldrb	r3, [r7, #3]
 8001e52:	2b31      	cmp	r3, #49	; 0x31
 8001e54:	d10f      	bne.n	8001e76 <cliUpdate+0x426>
      {
        uartPrintf(p_cli->ch, "\x1B[%dD", line->cursor);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	7818      	ldrb	r0, [r3, #0]
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e60:	461a      	mov	r2, r3
 8001e62:	492b      	ldr	r1, [pc, #172]	; (8001f10 <cliUpdate+0x4c0>)
 8001e64:	f002 ff7a 	bl	8004d5c <uartPrintf>
        line->cursor = 0;
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        p_cli->state = CLI_RX_SP4;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2204      	movs	r2, #4
 8001e74:	741a      	strb	r2, [r3, #16]
      }

      if (rx_data == CLI_KEY_END)
 8001e76:	78fb      	ldrb	r3, [r7, #3]
 8001e78:	2b34      	cmp	r3, #52	; 0x34
 8001e7a:	d13f      	bne.n	8001efc <cliUpdate+0x4ac>
      {
        uint16_t mov_len;

        if (line->cursor < line->count)
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d210      	bcs.n	8001eae <cliUpdate+0x45e>
        {
          mov_len = line->count - line->cursor;
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dC", mov_len);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	8afa      	ldrh	r2, [r7, #22]
 8001ea6:	491b      	ldr	r1, [pc, #108]	; (8001f14 <cliUpdate+0x4c4>)
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f002 ff57 	bl	8004d5c <uartPrintf>
        }
        if (line->cursor > line->count)
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001eba:	429a      	cmp	r2, r3
 8001ebc:	d910      	bls.n	8001ee0 <cliUpdate+0x490>
        {
          mov_len = line->cursor - line->count;
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ec4:	b29a      	uxth	r2, r3
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dD", mov_len);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	8afa      	ldrh	r2, [r7, #22]
 8001ed8:	490d      	ldr	r1, [pc, #52]	; (8001f10 <cliUpdate+0x4c0>)
 8001eda:	4618      	mov	r0, r3
 8001edc:	f002 ff3e 	bl	8004d5c <uartPrintf>
        }
        line->cursor = line->count;
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        p_cli->state = CLI_RX_SP4;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2204      	movs	r2, #4
 8001ef0:	741a      	strb	r2, [r3, #16]
      }
      break;
 8001ef2:	e003      	b.n	8001efc <cliUpdate+0x4ac>

    case CLI_RX_SP4:
      p_cli->state = CLI_RX_IDLE;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	741a      	strb	r2, [r3, #16]
      break;
 8001efa:	e000      	b.n	8001efe <cliUpdate+0x4ae>
      break;
 8001efc:	bf00      	nop
  }



  cliShowLog(p_cli);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7ff fcea 	bl	80018d8 <cliShowLog>

  return ret;
 8001f04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3730      	adds	r7, #48	; 0x30
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	0800cb04 	.word	0x0800cb04
 8001f14:	0800cb0c 	.word	0x0800cb0c

08001f18 <cliLineClean>:

void cliLineClean(cli_t *p_cli)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
  p_cli->line.cursor  = 0;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	223f      	movs	r2, #63	; 0x3f
 8001f34:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
  p_cli->line.buf[0]  = 0;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <cliLineAdd>:

void cliLineAdd(cli_t *p_cli)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]

  p_cli->line_buf[p_cli->hist_line_last] = p_cli->line;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	6879      	ldr	r1, [r7, #4]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	015b      	lsls	r3, r3, #5
 8001f62:	4413      	add	r3, r2
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	4413      	add	r3, r2
 8001f68:	440b      	add	r3, r1
 8001f6a:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4610      	mov	r0, r2
 8001f72:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001f76:	2243      	movs	r2, #67	; 0x43
 8001f78:	4619      	mov	r1, r3
 8001f7a:	f008 fa41 	bl	800a400 <memcpy>

  if (p_cli->hist_line_count < CLI_LINE_HIS_MAX)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001f84:	2b03      	cmp	r3, #3
 8001f86:	d807      	bhi.n	8001f98 <cliLineAdd+0x4c>
  {
    p_cli->hist_line_count++;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001f8e:	3301      	adds	r3, #1
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  }

  p_cli->hist_line_i    = p_cli->hist_line_last;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001f9e:	b25a      	sxtb	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  p_cli->hist_line_last = (p_cli->hist_line_last + 1) % CLI_LINE_HIS_MAX;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001fac:	3301      	adds	r3, #1
 8001fae:	425a      	negs	r2, r3
 8001fb0:	f003 0303 	and.w	r3, r3, #3
 8001fb4:	f002 0203 	and.w	r2, r2, #3
 8001fb8:	bf58      	it	pl
 8001fba:	4253      	negpl	r3, r2
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  p_cli->hist_line_new  = true;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
}
 8001fcc:	bf00      	nop
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <cliLineChange>:

void cliLineChange(cli_t *p_cli, int8_t key_up)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	460b      	mov	r3, r1
 8001fde:	70fb      	strb	r3, [r7, #3]
  uint8_t change_i;


  if (p_cli->hist_line_count == 0)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d076      	beq.n	80020d8 <cliLineChange+0x104>
  {
    return;
  }


  if (p_cli->line.cursor > 0)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d008      	beq.n	8002006 <cliLineChange+0x32>
  {
    uartPrintf(p_cli->ch, "\x1B[%dD", p_cli->line.cursor);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	7818      	ldrb	r0, [r3, #0]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 8001ffe:	461a      	mov	r2, r3
 8002000:	4937      	ldr	r1, [pc, #220]	; (80020e0 <cliLineChange+0x10c>)
 8002002:	f002 feab 	bl	8004d5c <uartPrintf>
  }
  if (p_cli->line.count > 0)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 800200c:	2b00      	cmp	r3, #0
 800200e:	d008      	beq.n	8002022 <cliLineChange+0x4e>
  {
    uartPrintf(p_cli->ch, "\x1B[%dP", p_cli->line.count);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	7818      	ldrb	r0, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 800201a:	461a      	mov	r2, r3
 800201c:	4931      	ldr	r1, [pc, #196]	; (80020e4 <cliLineChange+0x110>)
 800201e:	f002 fe9d 	bl	8004d5c <uartPrintf>
  }


  if (key_up == true)
 8002022:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002026:	2b01      	cmp	r3, #1
 8002028:	d125      	bne.n	8002076 <cliLineChange+0xa2>
  {
    if (p_cli->hist_line_new == true)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 8002030:	2b00      	cmp	r3, #0
 8002032:	d006      	beq.n	8002042 <cliLineChange+0x6e>
    {
      p_cli->hist_line_i = p_cli->hist_line_last;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 800203a:	b25a      	sxtb	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    }
    p_cli->hist_line_i = (p_cli->hist_line_i + p_cli->hist_line_count - 1) % p_cli->hist_line_count;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8002048:	461a      	mov	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8002050:	4413      	add	r3, r2
 8002052:	3b01      	subs	r3, #1
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 800205a:	fb93 f1f2 	sdiv	r1, r3, r2
 800205e:	fb02 f201 	mul.w	r2, r2, r1
 8002062:	1a9b      	subs	r3, r3, r2
 8002064:	b25a      	sxtb	r2, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8002072:	73fb      	strb	r3, [r7, #15]
 8002074:	e013      	b.n	800209e <cliLineChange+0xca>
  }
  else
  {
    p_cli->hist_line_i = (p_cli->hist_line_i + 1) % p_cli->hist_line_count;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 800207c:	3301      	adds	r3, #1
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 8002084:	fb93 f1f2 	sdiv	r1, r3, r2
 8002088:	fb02 f201 	mul.w	r2, r2, r1
 800208c:	1a9b      	subs	r3, r3, r2
 800208e:	b25a      	sxtb	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 800209c:	73fb      	strb	r3, [r7, #15]
  }

  p_cli->line = p_cli->line_buf[change_i];
 800209e:	7bfa      	ldrb	r2, [r7, #15]
 80020a0:	6879      	ldr	r1, [r7, #4]
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	4613      	mov	r3, r2
 80020a6:	015b      	lsls	r3, r3, #5
 80020a8:	4413      	add	r3, r2
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	4413      	add	r3, r2
 80020ae:	4403      	add	r3, r0
 80020b0:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 80020b4:	f501 7329 	add.w	r3, r1, #676	; 0x2a4
 80020b8:	4611      	mov	r1, r2
 80020ba:	2243      	movs	r2, #67	; 0x43
 80020bc:	4618      	mov	r0, r3
 80020be:	f008 f99f 	bl	800a400 <memcpy>
  p_cli->line.cursor = p_cli->line.count;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f893 22e6 	ldrb.w	r2, [r3, #742]	; 0x2e6
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5

  p_cli->hist_line_new = false;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
 80020d6:	e000      	b.n	80020da <cliLineChange+0x106>
    return;
 80020d8:	bf00      	nop
}
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	0800cb04 	.word	0x0800cb04
 80020e4:	0800cb14 	.word	0x0800cb14

080020e8 <cliRunCmd>:

bool cliRunCmd(cli_t *p_cli)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80020f0:	2300      	movs	r3, #0
 80020f2:	72fb      	strb	r3, [r7, #11]


  if (cliParseArgs(p_cli) == true)
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f000 f851 	bl	800219c <cliParseArgs>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d046      	beq.n	800218e <cliRunCmd+0xa6>
  {
    cliPrintf("\r\n");
 8002100:	4825      	ldr	r0, [pc, #148]	; (8002198 <cliRunCmd+0xb0>)
 8002102:	f000 f893 	bl	800222c <cliPrintf>

    cliToUpper(p_cli->argv[0]);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800210c:	4618      	mov	r0, r3
 800210e:	f000 f8b1 	bl	8002274 <cliToUpper>

    for (int i=0; i<p_cli->cmd_count; i++)
 8002112:	2300      	movs	r3, #0
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	e033      	b.n	8002180 <cliRunCmd+0x98>
    {
      if (strcmp(p_cli->argv[0], p_cli->cmd_list[i].cmd_str) == 0)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 800211e:	68fa      	ldr	r2, [r7, #12]
 8002120:	4613      	mov	r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	4413      	add	r3, r2
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	4413      	add	r3, r2
 8002130:	3304      	adds	r3, #4
 8002132:	4619      	mov	r1, r3
 8002134:	f7fe f854 	bl	80001e0 <strcmp>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d11d      	bne.n	800217a <cliRunCmd+0x92>
      {
        p_cli->cmd_args.argc =  p_cli->argc - 1;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f8b3 3112 	ldrh.w	r3, [r3, #274]	; 0x112
 8002144:	3b01      	subs	r3, #1
 8002146:	b29a      	uxth	r2, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f8a3 242c 	strh.w	r2, [r3, #1068]	; 0x42c
        p_cli->cmd_args.argv = &p_cli->argv[1];
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f503 728c 	add.w	r2, r3, #280	; 0x118
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
        p_cli->cmd_list[i].cmd_func(&p_cli->cmd_args);
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	68fa      	ldr	r2, [r7, #12]
 800215e:	4613      	mov	r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	4413      	add	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	440b      	add	r3, r1
 8002168:	f503 733f 	add.w	r3, r3, #764	; 0x2fc
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	f202 422c 	addw	r2, r2, #1068	; 0x42c
 8002174:	4610      	mov	r0, r2
 8002176:	4798      	blx	r3
        break;
 8002178:	e009      	b.n	800218e <cliRunCmd+0xa6>
    for (int i=0; i<p_cli->cmd_count; i++)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	3301      	adds	r3, #1
 800217e:	60fb      	str	r3, [r7, #12]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8002186:	461a      	mov	r2, r3
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	4293      	cmp	r3, r2
 800218c:	dbc4      	blt.n	8002118 <cliRunCmd+0x30>
      }
    }
  }

  return ret;
 800218e:	7afb      	ldrb	r3, [r7, #11]
}
 8002190:	4618      	mov	r0, r3
 8002192:	3710      	adds	r7, #16
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	0800cb1c 	.word	0x0800cb1c

0800219c <cliParseArgs>:

bool cliParseArgs(cli_t *p_cli)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b088      	sub	sp, #32
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80021a4:	2300      	movs	r3, #0
 80021a6:	77fb      	strb	r3, [r7, #31]
  char *tok;
  char *next_ptr;
  uint16_t argc = 0;
 80021a8:	2300      	movs	r3, #0
 80021aa:	82fb      	strh	r3, [r7, #22]
  static const char *delim = " \f\n\r\t\v";
  char *cmdline;
  char **argv;

  p_cli->argc = 0;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  cmdline = (char *)p_cli->line.buf;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 80021ba:	613b      	str	r3, [r7, #16]
  argv    = p_cli->argv;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f503 738a 	add.w	r3, r3, #276	; 0x114
 80021c2:	60fb      	str	r3, [r7, #12]

  argv[argc] = NULL;
 80021c4:	8afb      	ldrh	r3, [r7, #22]
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	4413      	add	r3, r2
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]

  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 80021d0:	4b15      	ldr	r3, [pc, #84]	; (8002228 <cliParseArgs+0x8c>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f107 0208 	add.w	r2, r7, #8
 80021d8:	4619      	mov	r1, r3
 80021da:	6938      	ldr	r0, [r7, #16]
 80021dc:	f008 ffba 	bl	800b154 <strtok_r>
 80021e0:	61b8      	str	r0, [r7, #24]
 80021e2:	e010      	b.n	8002206 <cliParseArgs+0x6a>
  {
    argv[argc++] = tok;
 80021e4:	8afb      	ldrh	r3, [r7, #22]
 80021e6:	1c5a      	adds	r2, r3, #1
 80021e8:	82fa      	strh	r2, [r7, #22]
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	68fa      	ldr	r2, [r7, #12]
 80021ee:	4413      	add	r3, r2
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	601a      	str	r2, [r3, #0]
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 80021f4:	4b0c      	ldr	r3, [pc, #48]	; (8002228 <cliParseArgs+0x8c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f107 0208 	add.w	r2, r7, #8
 80021fc:	4619      	mov	r1, r3
 80021fe:	2000      	movs	r0, #0
 8002200:	f008 ffa8 	bl	800b154 <strtok_r>
 8002204:	61b8      	str	r0, [r7, #24]
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d1eb      	bne.n	80021e4 <cliParseArgs+0x48>
  }

  p_cli->argc = argc;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	8afa      	ldrh	r2, [r7, #22]
 8002210:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  if (argc > 0)
 8002214:	8afb      	ldrh	r3, [r7, #22]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <cliParseArgs+0x82>
  {
    ret = true;
 800221a:	2301      	movs	r3, #1
 800221c:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 800221e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002220:	4618      	mov	r0, r3
 8002222:	3720      	adds	r7, #32
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	20000018 	.word	0x20000018

0800222c <cliPrintf>:

void cliPrintf(const char *fmt, ...)
{
 800222c:	b40f      	push	{r0, r1, r2, r3}
 800222e:	b580      	push	{r7, lr}
 8002230:	b084      	sub	sp, #16
 8002232:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 8002234:	f107 031c 	add.w	r3, r7, #28
 8002238:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 800223a:	4b0d      	ldr	r3, [pc, #52]	; (8002270 <cliPrintf+0x44>)
 800223c:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f103 0011 	add.w	r0, r3, #17
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	f44f 7180 	mov.w	r1, #256	; 0x100
 800224c:	f009 f842 	bl	800b2d4 <vsniprintf>
 8002250:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	7818      	ldrb	r0, [r3, #0]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	3311      	adds	r3, #17
 800225a:	68ba      	ldr	r2, [r7, #8]
 800225c:	4619      	mov	r1, r3
 800225e:	f002 fd45 	bl	8004cec <uartWrite>
}
 8002262:	bf00      	nop
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800226c:	b004      	add	sp, #16
 800226e:	4770      	bx	lr
 8002270:	2000a440 	.word	0x2000a440

08002274 <cliToUpper>:

void cliToUpper(char *str)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 800227c:	2300      	movs	r3, #0
 800227e:	81fb      	strh	r3, [r7, #14]
 8002280:	e018      	b.n	80022b4 <cliToUpper+0x40>
  {
    str_ch = str[i];
 8002282:	89fb      	ldrh	r3, [r7, #14]
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	4413      	add	r3, r2
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 800228c:	7b7b      	ldrb	r3, [r7, #13]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d014      	beq.n	80022bc <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 8002292:	7b7b      	ldrb	r3, [r7, #13]
 8002294:	2b60      	cmp	r3, #96	; 0x60
 8002296:	d905      	bls.n	80022a4 <cliToUpper+0x30>
 8002298:	7b7b      	ldrb	r3, [r7, #13]
 800229a:	2b7a      	cmp	r3, #122	; 0x7a
 800229c:	d802      	bhi.n	80022a4 <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 800229e:	7b7b      	ldrb	r3, [r7, #13]
 80022a0:	3b20      	subs	r3, #32
 80022a2:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 80022a4:	89fb      	ldrh	r3, [r7, #14]
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	4413      	add	r3, r2
 80022aa:	7b7a      	ldrb	r2, [r7, #13]
 80022ac:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 80022ae:	89fb      	ldrh	r3, [r7, #14]
 80022b0:	3301      	adds	r3, #1
 80022b2:	81fb      	strh	r3, [r7, #14]
 80022b4:	89fb      	ldrh	r3, [r7, #14]
 80022b6:	2b0f      	cmp	r3, #15
 80022b8:	d9e3      	bls.n	8002282 <cliToUpper+0xe>
 80022ba:	e000      	b.n	80022be <cliToUpper+0x4a>
      break;
 80022bc:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 80022be:	89fb      	ldrh	r3, [r7, #14]
 80022c0:	2b10      	cmp	r3, #16
 80022c2:	d105      	bne.n	80022d0 <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 80022c4:	89fb      	ldrh	r3, [r7, #14]
 80022c6:	3b01      	subs	r3, #1
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	4413      	add	r3, r2
 80022cc:	2200      	movs	r2, #0
 80022ce:	701a      	strb	r2, [r3, #0]
  }
}
 80022d0:	bf00      	nop
 80022d2:	3714      	adds	r7, #20
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4603      	mov	r3, r0
 80022e4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 80022e6:	2300      	movs	r3, #0
 80022e8:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 80022ea:	4b0f      	ldr	r3, [pc, #60]	; (8002328 <cliArgsGetData+0x4c>)
 80022ec:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80022ee:	79fb      	ldrb	r3, [r7, #7]
 80022f0:	b29a      	uxth	r2, r3
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d301      	bcc.n	8002300 <cliArgsGetData+0x24>
  {
    return 0;
 80022fc:	2300      	movs	r3, #0
 80022fe:	e00e      	b.n	800231e <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002306:	79fb      	ldrb	r3, [r7, #7]
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	4413      	add	r3, r2
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2200      	movs	r2, #0
 8002310:	2100      	movs	r1, #0
 8002312:	4618      	mov	r0, r3
 8002314:	f008 ff9c 	bl	800b250 <strtoul>
 8002318:	4603      	mov	r3, r0
 800231a:	60fb      	str	r3, [r7, #12]

  return ret;
 800231c:	68fb      	ldr	r3, [r7, #12]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	2000a440 	.word	0x2000a440

0800232c <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	4603      	mov	r3, r0
 8002334:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 8002336:	f04f 0300 	mov.w	r3, #0
 800233a:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 800233c:	4b10      	ldr	r3, [pc, #64]	; (8002380 <cliArgsGetFloat+0x54>)
 800233e:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8002340:	79fb      	ldrb	r3, [r7, #7]
 8002342:	b29a      	uxth	r2, r3
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 800234a:	429a      	cmp	r2, r3
 800234c:	d302      	bcc.n	8002354 <cliArgsGetFloat+0x28>
  {
    return 0;
 800234e:	f04f 0300 	mov.w	r3, #0
 8002352:	e00d      	b.n	8002370 <cliArgsGetFloat+0x44>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	4413      	add	r3, r2
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2100      	movs	r1, #0
 8002364:	4618      	mov	r0, r3
 8002366:	f008 fe77 	bl	800b058 <strtof>
 800236a:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	ee07 3a90 	vmov	s15, r3
}
 8002374:	eeb0 0a67 	vmov.f32	s0, s15
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	2000a440 	.word	0x2000a440

08002384 <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 800238e:	2300      	movs	r3, #0
 8002390:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8002392:	4b0d      	ldr	r3, [pc, #52]	; (80023c8 <cliArgsGetStr+0x44>)
 8002394:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8002396:	79fb      	ldrb	r3, [r7, #7]
 8002398:	b29a      	uxth	r2, r3
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d301      	bcc.n	80023a8 <cliArgsGetStr+0x24>
  {
    return 0;
 80023a4:	2300      	movs	r3, #0
 80023a6:	e008      	b.n	80023ba <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80023ae:	79fb      	ldrb	r3, [r7, #7]
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	4413      	add	r3, r2
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	60fb      	str	r3, [r7, #12]

  return ret;
 80023b8:	68fb      	ldr	r3, [r7, #12]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3714      	adds	r7, #20
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	2000a440 	.word	0x2000a440

080023cc <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, char *p_str)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	6039      	str	r1, [r7, #0]
 80023d6:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80023d8:	2300      	movs	r3, #0
 80023da:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 80023dc:	4b0f      	ldr	r3, [pc, #60]	; (800241c <cliArgsIsStr+0x50>)
 80023de:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80023e0:	79fb      	ldrb	r3, [r7, #7]
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d301      	bcc.n	80023f2 <cliArgsIsStr+0x26>
  {
    return 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	e010      	b.n	8002414 <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80023f8:	79fb      	ldrb	r3, [r7, #7]
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	4413      	add	r3, r2
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4619      	mov	r1, r3
 8002402:	6838      	ldr	r0, [r7, #0]
 8002404:	f7fd feec 	bl	80001e0 <strcmp>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d101      	bne.n	8002412 <cliArgsIsStr+0x46>
  {
    ret = true;
 800240e:	2301      	movs	r3, #1
 8002410:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002412:	7bfb      	ldrb	r3, [r7, #15]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3710      	adds	r7, #16
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	2000a440 	.word	0x2000a440

08002420 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
  cli_t *p_cli = &cli_node;
 8002426:	4b08      	ldr	r3, [pc, #32]	; (8002448 <cliKeepLoop+0x28>)
 8002428:	607b      	str	r3, [r7, #4]


  if (uartAvailable(p_cli->ch) == 0)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f002 fbf0 	bl	8004c14 <uartAvailable>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d101      	bne.n	800243e <cliKeepLoop+0x1e>
  {
    return true;
 800243a:	2301      	movs	r3, #1
 800243c:	e000      	b.n	8002440 <cliKeepLoop+0x20>
  }
  else
  {
    return false;
 800243e:	2300      	movs	r3, #0
  }
}
 8002440:	4618      	mov	r0, r3
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	2000a440 	.word	0x2000a440

0800244c <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]
  bool ret = true;
 8002456:	2301      	movs	r3, #1
 8002458:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 800245a:	4b20      	ldr	r3, [pc, #128]	; (80024dc <cliAdd+0x90>)
 800245c:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8002464:	2b0f      	cmp	r3, #15
 8002466:	d901      	bls.n	800246c <cliAdd+0x20>
  {
    return false;
 8002468:	2300      	movs	r3, #0
 800246a:	e032      	b.n	80024d2 <cliAdd+0x86>
  }

  index = p_cli->cmd_count;
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8002472:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 8002474:	89fa      	ldrh	r2, [r7, #14]
 8002476:	4613      	mov	r3, r2
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	4413      	add	r3, r2
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8002482:	693a      	ldr	r2, [r7, #16]
 8002484:	4413      	add	r3, r2
 8002486:	3304      	adds	r3, #4
 8002488:	6879      	ldr	r1, [r7, #4]
 800248a:	4618      	mov	r0, r3
 800248c:	f007 ffcb 	bl	800a426 <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 8002490:	89fa      	ldrh	r2, [r7, #14]
 8002492:	6939      	ldr	r1, [r7, #16]
 8002494:	4613      	mov	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	4413      	add	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	440b      	add	r3, r1
 800249e:	f503 733f 	add.w	r3, r3, #764	; 0x2fc
 80024a2:	683a      	ldr	r2, [r7, #0]
 80024a4:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 80024a6:	89fa      	ldrh	r2, [r7, #14]
 80024a8:	4613      	mov	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	4413      	add	r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4413      	add	r3, r2
 80024b8:	3304      	adds	r3, #4
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff feda 	bl	8002274 <cliToUpper>

  p_cli->cmd_count++;
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 80024c6:	3301      	adds	r3, #1
 80024c8:	b29a      	uxth	r2, r3
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	f8a3 22e8 	strh.w	r2, [r3, #744]	; 0x2e8

  return ret;
 80024d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3718      	adds	r7, #24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	2000a440 	.word	0x2000a440

080024e0 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 80024e8:	4b15      	ldr	r3, [pc, #84]	; (8002540 <cliShowList+0x60>)
 80024ea:	60bb      	str	r3, [r7, #8]


  cliPrintf("\r\n");
 80024ec:	4815      	ldr	r0, [pc, #84]	; (8002544 <cliShowList+0x64>)
 80024ee:	f7ff fe9d 	bl	800222c <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 80024f2:	4815      	ldr	r0, [pc, #84]	; (8002548 <cliShowList+0x68>)
 80024f4:	f7ff fe9a 	bl	800222c <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 80024f8:	2300      	movs	r3, #0
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	e012      	b.n	8002524 <cliShowList+0x44>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	4613      	mov	r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4413      	add	r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 800250c:	68ba      	ldr	r2, [r7, #8]
 800250e:	4413      	add	r3, r2
 8002510:	3304      	adds	r3, #4
 8002512:	4618      	mov	r0, r3
 8002514:	f7ff fe8a 	bl	800222c <cliPrintf>
    cliPrintf("\r\n");
 8002518:	480a      	ldr	r0, [pc, #40]	; (8002544 <cliShowList+0x64>)
 800251a:	f7ff fe87 	bl	800222c <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	3301      	adds	r3, #1
 8002522:	60fb      	str	r3, [r7, #12]
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 800252a:	461a      	mov	r2, r3
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	4293      	cmp	r3, r2
 8002530:	dbe5      	blt.n	80024fe <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 8002532:	4806      	ldr	r0, [pc, #24]	; (800254c <cliShowList+0x6c>)
 8002534:	f7ff fe7a 	bl	800222c <cliPrintf>
}
 8002538:	bf00      	nop
 800253a:	3710      	adds	r7, #16
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	2000a440 	.word	0x2000a440
 8002544:	0800cb1c 	.word	0x0800cb1c
 8002548:	0800cb20 	.word	0x0800cb20
 800254c:	0800cb40 	.word	0x0800cb40

08002550 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b08c      	sub	sp, #48	; 0x30
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 8002558:	2310      	movs	r3, #16
 800255a:	62bb      	str	r3, [r7, #40]	; 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	881b      	ldrh	r3, [r3, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d103      	bne.n	8002578 <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 8002570:	4840      	ldr	r0, [pc, #256]	; (8002674 <cliMemoryDump+0x124>)
 8002572:	f7ff fe5b 	bl	800222c <cliPrintf>
 8002576:	e07a      	b.n	800266e <cliMemoryDump+0x11e>
    return;
  }

  if(argc > 1)
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	2b01      	cmp	r3, #1
 800257c:	dd09      	ble.n	8002592 <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	3304      	adds	r3, #4
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2200      	movs	r2, #0
 8002586:	2100      	movs	r1, #0
 8002588:	4618      	mov	r0, r3
 800258a:	f008 fe61 	bl	800b250 <strtoul>
 800258e:	4603      	mov	r3, r0
 8002590:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2200      	movs	r2, #0
 8002598:	2100      	movs	r1, #0
 800259a:	4618      	mov	r0, r3
 800259c:	f008 fe58 	bl	800b250 <strtoul>
 80025a0:	4603      	mov	r3, r0
 80025a2:	627b      	str	r3, [r7, #36]	; 0x24
  ascptr = (unsigned int *)addr;
 80025a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a6:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 80025a8:	4833      	ldr	r0, [pc, #204]	; (8002678 <cliMemoryDump+0x128>)
 80025aa:	f7ff fe3f 	bl	800222c <cliPrintf>
  for (idx = 0; idx<size; idx++)
 80025ae:	2300      	movs	r3, #0
 80025b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025b2:	e058      	b.n	8002666 <cliMemoryDump+0x116>
  {
    if((idx%4) == 0)
 80025b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025b6:	f003 0303 	and.w	r3, r3, #3
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d104      	bne.n	80025c8 <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 80025be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c0:	4619      	mov	r1, r3
 80025c2:	482e      	ldr	r0, [pc, #184]	; (800267c <cliMemoryDump+0x12c>)
 80025c4:	f7ff fe32 	bl	800222c <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 80025c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4619      	mov	r1, r3
 80025ce:	482c      	ldr	r0, [pc, #176]	; (8002680 <cliMemoryDump+0x130>)
 80025d0:	f7ff fe2c 	bl	800222c <cliPrintf>

    if ((idx%4) == 3)
 80025d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025d6:	425a      	negs	r2, r3
 80025d8:	f003 0303 	and.w	r3, r3, #3
 80025dc:	f002 0203 	and.w	r2, r2, #3
 80025e0:	bf58      	it	pl
 80025e2:	4253      	negpl	r3, r2
 80025e4:	2b03      	cmp	r3, #3
 80025e6:	d138      	bne.n	800265a <cliMemoryDump+0x10a>
    {
      cliPrintf ("  |");
 80025e8:	4826      	ldr	r0, [pc, #152]	; (8002684 <cliMemoryDump+0x134>)
 80025ea:	f7ff fe1f 	bl	800222c <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 80025ee:	2300      	movs	r3, #0
 80025f0:	623b      	str	r3, [r7, #32]
 80025f2:	e02c      	b.n	800264e <cliMemoryDump+0xfe>
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 80025fa:	2300      	movs	r3, #0
 80025fc:	61fb      	str	r3, [r7, #28]
 80025fe:	e01d      	b.n	800263c <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 8002600:	f107 020c 	add.w	r2, r7, #12
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	4413      	add	r3, r2
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	2b1f      	cmp	r3, #31
 800260c:	d910      	bls.n	8002630 <cliMemoryDump+0xe0>
 800260e:	f107 020c 	add.w	r2, r7, #12
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	4413      	add	r3, r2
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	2b7e      	cmp	r3, #126	; 0x7e
 800261a:	d809      	bhi.n	8002630 <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 800261c:	f107 020c 	add.w	r2, r7, #12
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	4413      	add	r3, r2
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	4619      	mov	r1, r3
 8002628:	4817      	ldr	r0, [pc, #92]	; (8002688 <cliMemoryDump+0x138>)
 800262a:	f7ff fdff 	bl	800222c <cliPrintf>
 800262e:	e002      	b.n	8002636 <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 8002630:	4816      	ldr	r0, [pc, #88]	; (800268c <cliMemoryDump+0x13c>)
 8002632:	f7ff fdfb 	bl	800222c <cliPrintf>
        for (i=0;i<4;i++)
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	3301      	adds	r3, #1
 800263a:	61fb      	str	r3, [r7, #28]
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	2b03      	cmp	r3, #3
 8002640:	ddde      	ble.n	8002600 <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	3304      	adds	r3, #4
 8002646:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 8002648:	6a3b      	ldr	r3, [r7, #32]
 800264a:	3301      	adds	r3, #1
 800264c:	623b      	str	r3, [r7, #32]
 800264e:	6a3b      	ldr	r3, [r7, #32]
 8002650:	2b03      	cmp	r3, #3
 8002652:	ddcf      	ble.n	80025f4 <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 8002654:	480e      	ldr	r0, [pc, #56]	; (8002690 <cliMemoryDump+0x140>)
 8002656:	f7ff fde9 	bl	800222c <cliPrintf>
    }
    addr++;
 800265a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265c:	3304      	adds	r3, #4
 800265e:	627b      	str	r3, [r7, #36]	; 0x24
  for (idx = 0; idx<size; idx++)
 8002660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002662:	3301      	adds	r3, #1
 8002664:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002666:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800266a:	429a      	cmp	r2, r3
 800266c:	dba2      	blt.n	80025b4 <cliMemoryDump+0x64>
  }
}
 800266e:	3730      	adds	r7, #48	; 0x30
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	0800cb60 	.word	0x0800cb60
 8002678:	0800cb74 	.word	0x0800cb74
 800267c:	0800cb7c 	.word	0x0800cb7c
 8002680:	0800cb88 	.word	0x0800cb88
 8002684:	0800cb90 	.word	0x0800cb90
 8002688:	0800cb94 	.word	0x0800cb94
 800268c:	0800cb98 	.word	0x0800cb98
 8002690:	0800cb9c 	.word	0x0800cb9c

08002694 <Ds18b20_Init>:
	osThreadDef(myTask_Ds18b20, Task_Ds18b20, Priority, 0, 128);
  Ds18b20Handle = osThreadCreate(osThread(myTask_Ds18b20), NULL);
}
#else
bool	Ds18b20_Init(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
	uint8_t	Ds18b20TryToFind=5;
 800269a:	2305      	movs	r3, #5
 800269c:	71fb      	strb	r3, [r7, #7]
	do
	{
		OneWire_Init(&OneWire, HW_DS18B20_GPIOX , HW_DS18B20_PINX);
 800269e:	2201      	movs	r2, #1
 80026a0:	4937      	ldr	r1, [pc, #220]	; (8002780 <Ds18b20_Init+0xec>)
 80026a2:	4838      	ldr	r0, [pc, #224]	; (8002784 <Ds18b20_Init+0xf0>)
 80026a4:	f001 f985 	bl	80039b2 <OneWire_Init>
		TempSensorCount = 0;
 80026a8:	4b37      	ldr	r3, [pc, #220]	; (8002788 <Ds18b20_Init+0xf4>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	701a      	strb	r2, [r3, #0]
		while(HAL_GetTick() < 3000)
 80026ae:	e002      	b.n	80026b6 <Ds18b20_Init+0x22>
			HAL_Delay(100);
 80026b0:	2064      	movs	r0, #100	; 0x64
 80026b2:	f003 fac7 	bl	8005c44 <HAL_Delay>
		while(HAL_GetTick() < 3000)
 80026b6:	f003 fab9 	bl	8005c2c <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	f640 33b7 	movw	r3, #2999	; 0xbb7
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d9f5      	bls.n	80026b0 <Ds18b20_Init+0x1c>
		OneWireDevices = OneWire_First(&OneWire);
 80026c4:	482f      	ldr	r0, [pc, #188]	; (8002784 <Ds18b20_Init+0xf0>)
 80026c6:	f001 fa61 	bl	8003b8c <OneWire_First>
 80026ca:	4603      	mov	r3, r0
 80026cc:	461a      	mov	r2, r3
 80026ce:	4b2f      	ldr	r3, [pc, #188]	; (800278c <Ds18b20_Init+0xf8>)
 80026d0:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 80026d2:	e019      	b.n	8002708 <Ds18b20_Init+0x74>
		{
			HAL_Delay(100);
 80026d4:	2064      	movs	r0, #100	; 0x64
 80026d6:	f003 fab5 	bl	8005c44 <HAL_Delay>
			TempSensorCount++;
 80026da:	4b2b      	ldr	r3, [pc, #172]	; (8002788 <Ds18b20_Init+0xf4>)
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	3301      	adds	r3, #1
 80026e0:	b2da      	uxtb	r2, r3
 80026e2:	4b29      	ldr	r3, [pc, #164]	; (8002788 <Ds18b20_Init+0xf4>)
 80026e4:	701a      	strb	r2, [r3, #0]
			OneWire_GetFullROM(&OneWire, ds18b20[TempSensorCount-1].Address);
 80026e6:	4b28      	ldr	r3, [pc, #160]	; (8002788 <Ds18b20_Init+0xf4>)
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	3b01      	subs	r3, #1
 80026ec:	011b      	lsls	r3, r3, #4
 80026ee:	4a28      	ldr	r2, [pc, #160]	; (8002790 <Ds18b20_Init+0xfc>)
 80026f0:	4413      	add	r3, r2
 80026f2:	4619      	mov	r1, r3
 80026f4:	4823      	ldr	r0, [pc, #140]	; (8002784 <Ds18b20_Init+0xf0>)
 80026f6:	f001 fb5d 	bl	8003db4 <OneWire_GetFullROM>
			OneWireDevices = OneWire_Next(&OneWire);
 80026fa:	4822      	ldr	r0, [pc, #136]	; (8002784 <Ds18b20_Init+0xf0>)
 80026fc:	f001 fa56 	bl	8003bac <OneWire_Next>
 8002700:	4603      	mov	r3, r0
 8002702:	461a      	mov	r2, r3
 8002704:	4b21      	ldr	r3, [pc, #132]	; (800278c <Ds18b20_Init+0xf8>)
 8002706:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 8002708:	4b20      	ldr	r3, [pc, #128]	; (800278c <Ds18b20_Init+0xf8>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1e1      	bne.n	80026d4 <Ds18b20_Init+0x40>
		}
		if(TempSensorCount>0)
 8002710:	4b1d      	ldr	r3, [pc, #116]	; (8002788 <Ds18b20_Init+0xf4>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d106      	bne.n	8002726 <Ds18b20_Init+0x92>
			break;
		Ds18b20TryToFind--;
 8002718:	79fb      	ldrb	r3, [r7, #7]
 800271a:	3b01      	subs	r3, #1
 800271c:	71fb      	strb	r3, [r7, #7]
	}while(Ds18b20TryToFind>0);
 800271e:	79fb      	ldrb	r3, [r7, #7]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d1bc      	bne.n	800269e <Ds18b20_Init+0xa>
 8002724:	e000      	b.n	8002728 <Ds18b20_Init+0x94>
			break;
 8002726:	bf00      	nop
	if(Ds18b20TryToFind==0)
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <Ds18b20_Init+0x9e>
		return false;
 800272e:	2300      	movs	r3, #0
 8002730:	e022      	b.n	8002778 <Ds18b20_Init+0xe4>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 8002732:	2300      	movs	r3, #0
 8002734:	71bb      	strb	r3, [r7, #6]
 8002736:	e019      	b.n	800276c <Ds18b20_Init+0xd8>
	{
		HAL_Delay(50);
 8002738:	2032      	movs	r0, #50	; 0x32
 800273a:	f003 fa83 	bl	8005c44 <HAL_Delay>
		DS18B20_SetResolution(&OneWire, ds18b20[i].Address, DS18B20_Resolution_12bits);
 800273e:	79bb      	ldrb	r3, [r7, #6]
 8002740:	011b      	lsls	r3, r3, #4
 8002742:	4a13      	ldr	r2, [pc, #76]	; (8002790 <Ds18b20_Init+0xfc>)
 8002744:	4413      	add	r3, r2
 8002746:	220c      	movs	r2, #12
 8002748:	4619      	mov	r1, r3
 800274a:	480e      	ldr	r0, [pc, #56]	; (8002784 <Ds18b20_Init+0xf0>)
 800274c:	f000 f822 	bl	8002794 <DS18B20_SetResolution>
		HAL_Delay(50);
 8002750:	2032      	movs	r0, #50	; 0x32
 8002752:	f003 fa77 	bl	8005c44 <HAL_Delay>
		DS18B20_DisableAlarmTemperature(&OneWire,  ds18b20[i].Address);
 8002756:	79bb      	ldrb	r3, [r7, #6]
 8002758:	011b      	lsls	r3, r3, #4
 800275a:	4a0d      	ldr	r2, [pc, #52]	; (8002790 <Ds18b20_Init+0xfc>)
 800275c:	4413      	add	r3, r2
 800275e:	4619      	mov	r1, r3
 8002760:	4808      	ldr	r0, [pc, #32]	; (8002784 <Ds18b20_Init+0xf0>)
 8002762:	f000 f8b0 	bl	80028c6 <DS18B20_DisableAlarmTemperature>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 8002766:	79bb      	ldrb	r3, [r7, #6]
 8002768:	3301      	adds	r3, #1
 800276a:	71bb      	strb	r3, [r7, #6]
 800276c:	4b06      	ldr	r3, [pc, #24]	; (8002788 <Ds18b20_Init+0xf4>)
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	79ba      	ldrb	r2, [r7, #6]
 8002772:	429a      	cmp	r2, r3
 8002774:	d3e0      	bcc.n	8002738 <Ds18b20_Init+0xa4>
	}
	return true;
 8002776:	2301      	movs	r3, #1
}
 8002778:	4618      	mov	r0, r3
 800277a:	3708      	adds	r7, #8
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40020400 	.word	0x40020400
 8002784:	2000a898 	.word	0x2000a898
 8002788:	20000260 	.word	0x20000260
 800278c:	2000a884 	.word	0x2000a884
 8002790:	2000a888 	.word	0x2000a888

08002794 <DS18B20_SetResolution>:
	/* Return 9 - 12 value according to number of bits */
	return ((conf & 0x60) >> 5) + 9;
}

uint8_t DS18B20_SetResolution(OneWire_t* OneWire, uint8_t *ROM, DS18B20_Resolution_t resolution)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	4613      	mov	r3, r2
 80027a0:	71fb      	strb	r3, [r7, #7]
	uint8_t th, tl, conf;
	if (!DS18B20_Is(ROM))
 80027a2:	68b8      	ldr	r0, [r7, #8]
 80027a4:	f000 f87e 	bl	80028a4 <DS18B20_Is>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d101      	bne.n	80027b2 <DS18B20_SetResolution+0x1e>
		return 0;
 80027ae:	2300      	movs	r3, #0
 80027b0:	e074      	b.n	800289c <DS18B20_SetResolution+0x108>


	/* Reset line */
	OneWire_Reset(OneWire);
 80027b2:	68f8      	ldr	r0, [r7, #12]
 80027b4:	f001 f926 	bl	8003a04 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 80027b8:	68b9      	ldr	r1, [r7, #8]
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f001 fadc 	bl	8003d78 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 80027c0:	21be      	movs	r1, #190	; 0xbe
 80027c2:	68f8      	ldr	r0, [r7, #12]
 80027c4:	f001 f9a4 	bl	8003b10 <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f001 f9be 	bl	8003b4a <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f001 f9bb 	bl	8003b4a <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 80027d4:	68f8      	ldr	r0, [r7, #12]
 80027d6:	f001 f9b8 	bl	8003b4a <OneWire_ReadByte>
 80027da:	4603      	mov	r3, r0
 80027dc:	75bb      	strb	r3, [r7, #22]
	tl = OneWire_ReadByte(OneWire);
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f001 f9b3 	bl	8003b4a <OneWire_ReadByte>
 80027e4:	4603      	mov	r3, r0
 80027e6:	757b      	strb	r3, [r7, #21]
	conf = OneWire_ReadByte(OneWire);
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f001 f9ae 	bl	8003b4a <OneWire_ReadByte>
 80027ee:	4603      	mov	r3, r0
 80027f0:	75fb      	strb	r3, [r7, #23]

	if (resolution == DS18B20_Resolution_9bits)
 80027f2:	79fb      	ldrb	r3, [r7, #7]
 80027f4:	2b09      	cmp	r3, #9
 80027f6:	d108      	bne.n	800280a <DS18B20_SetResolution+0x76>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 80027f8:	7dfb      	ldrb	r3, [r7, #23]
 80027fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027fe:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8002800:	7dfb      	ldrb	r3, [r7, #23]
 8002802:	f023 0320 	bic.w	r3, r3, #32
 8002806:	75fb      	strb	r3, [r7, #23]
 8002808:	e022      	b.n	8002850 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_10bits)
 800280a:	79fb      	ldrb	r3, [r7, #7]
 800280c:	2b0a      	cmp	r3, #10
 800280e:	d108      	bne.n	8002822 <DS18B20_SetResolution+0x8e>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8002810:	7dfb      	ldrb	r3, [r7, #23]
 8002812:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002816:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8002818:	7dfb      	ldrb	r3, [r7, #23]
 800281a:	f043 0320 	orr.w	r3, r3, #32
 800281e:	75fb      	strb	r3, [r7, #23]
 8002820:	e016      	b.n	8002850 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 8002822:	79fb      	ldrb	r3, [r7, #7]
 8002824:	2b0b      	cmp	r3, #11
 8002826:	d108      	bne.n	800283a <DS18B20_SetResolution+0xa6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8002828:	7dfb      	ldrb	r3, [r7, #23]
 800282a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800282e:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8002830:	7dfb      	ldrb	r3, [r7, #23]
 8002832:	f023 0320 	bic.w	r3, r3, #32
 8002836:	75fb      	strb	r3, [r7, #23]
 8002838:	e00a      	b.n	8002850 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 800283a:	79fb      	ldrb	r3, [r7, #7]
 800283c:	2b0c      	cmp	r3, #12
 800283e:	d107      	bne.n	8002850 <DS18B20_SetResolution+0xbc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8002840:	7dfb      	ldrb	r3, [r7, #23]
 8002842:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002846:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8002848:	7dfb      	ldrb	r3, [r7, #23]
 800284a:	f043 0320 	orr.w	r3, r3, #32
 800284e:	75fb      	strb	r3, [r7, #23]
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f001 f8d7 	bl	8003a04 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002856:	68b9      	ldr	r1, [r7, #8]
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f001 fa8d 	bl	8003d78 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 800285e:	214e      	movs	r1, #78	; 0x4e
 8002860:	68f8      	ldr	r0, [r7, #12]
 8002862:	f001 f955 	bl	8003b10 <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8002866:	7dbb      	ldrb	r3, [r7, #22]
 8002868:	4619      	mov	r1, r3
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	f001 f950 	bl	8003b10 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8002870:	7d7b      	ldrb	r3, [r7, #21]
 8002872:	4619      	mov	r1, r3
 8002874:	68f8      	ldr	r0, [r7, #12]
 8002876:	f001 f94b 	bl	8003b10 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 800287a:	7dfb      	ldrb	r3, [r7, #23]
 800287c:	4619      	mov	r1, r3
 800287e:	68f8      	ldr	r0, [r7, #12]
 8002880:	f001 f946 	bl	8003b10 <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f001 f8bd 	bl	8003a04 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 800288a:	68b9      	ldr	r1, [r7, #8]
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f001 fa73 	bl	8003d78 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8002892:	2148      	movs	r1, #72	; 0x48
 8002894:	68f8      	ldr	r0, [r7, #12]
 8002896:	f001 f93b 	bl	8003b10 <OneWire_WriteByte>

	return 1;
 800289a:	2301      	movs	r3, #1
}
 800289c:	4618      	mov	r0, r3
 800289e:	3718      	adds	r7, #24
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}

080028a4 <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t *ROM)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
	/* Checks if first byte is equal to DS18B20's family code */
	if (*ROM == DS18B20_FAMILY_CODE)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	2b28      	cmp	r3, #40	; 0x28
 80028b2:	d101      	bne.n	80028b8 <DS18B20_Is+0x14>
		return 1;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e000      	b.n	80028ba <DS18B20_Is+0x16>

	return 0;
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr

080028c6 <DS18B20_DisableAlarmTemperature>:

	return 1;
}

uint8_t DS18B20_DisableAlarmTemperature(OneWire_t* OneWire, uint8_t *ROM)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b084      	sub	sp, #16
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
 80028ce:	6039      	str	r1, [r7, #0]
	uint8_t tl, th, conf;
	if (!DS18B20_Is(ROM))
 80028d0:	6838      	ldr	r0, [r7, #0]
 80028d2:	f7ff ffe7 	bl	80028a4 <DS18B20_Is>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d101      	bne.n	80028e0 <DS18B20_DisableAlarmTemperature+0x1a>
		return 0;
 80028dc:	2300      	movs	r3, #0
 80028de:	e049      	b.n	8002974 <DS18B20_DisableAlarmTemperature+0xae>

	/* Reset line */
	OneWire_Reset(OneWire);
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f001 f88f 	bl	8003a04 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 80028e6:	6839      	ldr	r1, [r7, #0]
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f001 fa45 	bl	8003d78 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 80028ee:	21be      	movs	r1, #190	; 0xbe
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f001 f90d 	bl	8003b10 <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f001 f927 	bl	8003b4a <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f001 f924 	bl	8003b4a <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f001 f921 	bl	8003b4a <OneWire_ReadByte>
 8002908:	4603      	mov	r3, r0
 800290a:	73fb      	strb	r3, [r7, #15]
	tl = OneWire_ReadByte(OneWire);
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f001 f91c 	bl	8003b4a <OneWire_ReadByte>
 8002912:	4603      	mov	r3, r0
 8002914:	73bb      	strb	r3, [r7, #14]
	conf = OneWire_ReadByte(OneWire);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f001 f917 	bl	8003b4a <OneWire_ReadByte>
 800291c:	4603      	mov	r3, r0
 800291e:	737b      	strb	r3, [r7, #13]

	th = 125;
 8002920:	237d      	movs	r3, #125	; 0x7d
 8002922:	73fb      	strb	r3, [r7, #15]
	tl = (uint8_t)-55;
 8002924:	23c9      	movs	r3, #201	; 0xc9
 8002926:	73bb      	strb	r3, [r7, #14]

	/* Reset line */
	OneWire_Reset(OneWire);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f001 f86b 	bl	8003a04 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 800292e:	6839      	ldr	r1, [r7, #0]
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f001 fa21 	bl	8003d78 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8002936:	214e      	movs	r1, #78	; 0x4e
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f001 f8e9 	bl	8003b10 <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 800293e:	7bfb      	ldrb	r3, [r7, #15]
 8002940:	4619      	mov	r1, r3
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f001 f8e4 	bl	8003b10 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8002948:	7bbb      	ldrb	r3, [r7, #14]
 800294a:	4619      	mov	r1, r3
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f001 f8df 	bl	8003b10 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8002952:	7b7b      	ldrb	r3, [r7, #13]
 8002954:	4619      	mov	r1, r3
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f001 f8da 	bl	8003b10 <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f001 f851 	bl	8003a04 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002962:	6839      	ldr	r1, [r7, #0]
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f001 fa07 	bl	8003d78 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 800296a:	2148      	movs	r1, #72	; 0x48
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f001 f8cf 	bl	8003b10 <OneWire_WriteByte>

	return 1;
 8002972:	2301      	movs	r3, #1
}
 8002974:	4618      	mov	r0, r3
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <gpioInit>:
#endif



bool gpioInit(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
  bool ret = true;
 8002982:	2301      	movs	r3, #1
 8002984:	72fb      	strb	r3, [r7, #11]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002986:	2300      	movs	r3, #0
 8002988:	607b      	str	r3, [r7, #4]
 800298a:	4b24      	ldr	r3, [pc, #144]	; (8002a1c <gpioInit+0xa0>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298e:	4a23      	ldr	r2, [pc, #140]	; (8002a1c <gpioInit+0xa0>)
 8002990:	f043 0301 	orr.w	r3, r3, #1
 8002994:	6313      	str	r3, [r2, #48]	; 0x30
 8002996:	4b21      	ldr	r3, [pc, #132]	; (8002a1c <gpioInit+0xa0>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	607b      	str	r3, [r7, #4]
 80029a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029a2:	2300      	movs	r3, #0
 80029a4:	603b      	str	r3, [r7, #0]
 80029a6:	4b1d      	ldr	r3, [pc, #116]	; (8002a1c <gpioInit+0xa0>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029aa:	4a1c      	ldr	r2, [pc, #112]	; (8002a1c <gpioInit+0xa0>)
 80029ac:	f043 0302 	orr.w	r3, r3, #2
 80029b0:	6313      	str	r3, [r2, #48]	; 0x30
 80029b2:	4b1a      	ldr	r3, [pc, #104]	; (8002a1c <gpioInit+0xa0>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	603b      	str	r3, [r7, #0]
 80029bc:	683b      	ldr	r3, [r7, #0]

  for (int i=0; i<GPIO_MAX_CH; i++)
 80029be:	2300      	movs	r3, #0
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	e01e      	b.n	8002a02 <gpioInit+0x86>
  {
    gpioPinMode(i, gpio_tbl[i].mode);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	b2d8      	uxtb	r0, r3
 80029c8:	4915      	ldr	r1, [pc, #84]	; (8002a20 <gpioInit+0xa4>)
 80029ca:	68fa      	ldr	r2, [r7, #12]
 80029cc:	4613      	mov	r3, r2
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	4413      	add	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	440b      	add	r3, r1
 80029d6:	3308      	adds	r3, #8
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	4619      	mov	r1, r3
 80029dc:	f000 f826 	bl	8002a2c <gpioPinMode>
    gpioPinWrite(i, gpio_tbl[i].init_value);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	b2d8      	uxtb	r0, r3
 80029e4:	490e      	ldr	r1, [pc, #56]	; (8002a20 <gpioInit+0xa4>)
 80029e6:	68fa      	ldr	r2, [r7, #12]
 80029e8:	4613      	mov	r3, r2
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	4413      	add	r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	440b      	add	r3, r1
 80029f2:	330b      	adds	r3, #11
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	4619      	mov	r1, r3
 80029f8:	f000 f88a 	bl	8002b10 <gpioPinWrite>
  for (int i=0; i<GPIO_MAX_CH; i++)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	3301      	adds	r3, #1
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2b0f      	cmp	r3, #15
 8002a06:	dddd      	ble.n	80029c4 <gpioInit+0x48>
  }

#ifdef _USE_HW_CLI
  cliAdd("gpio", cliGpio);
 8002a08:	4906      	ldr	r1, [pc, #24]	; (8002a24 <gpioInit+0xa8>)
 8002a0a:	4807      	ldr	r0, [pc, #28]	; (8002a28 <gpioInit+0xac>)
 8002a0c:	f7ff fd1e 	bl	800244c <cliAdd>
#endif

  return ret;
 8002a10:	7afb      	ldrb	r3, [r7, #11]
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3710      	adds	r7, #16
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	40023800 	.word	0x40023800
 8002a20:	0800cc7c 	.word	0x0800cc7c
 8002a24:	08002c29 	.word	0x08002c29
 8002a28:	0800cbac 	.word	0x0800cbac

08002a2c <gpioPinMode>:

bool gpioPinMode(uint8_t ch, uint8_t mode)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b088      	sub	sp, #32
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	460a      	mov	r2, r1
 8002a36:	71fb      	strb	r3, [r7, #7]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	77fb      	strb	r3, [r7, #31]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a40:	f107 0308 	add.w	r3, r7, #8
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	605a      	str	r2, [r3, #4]
 8002a4a:	609a      	str	r2, [r3, #8]
 8002a4c:	60da      	str	r2, [r3, #12]
 8002a4e:	611a      	str	r2, [r3, #16]


  if (ch >= GPIO_MAX_CH)
 8002a50:	79fb      	ldrb	r3, [r7, #7]
 8002a52:	2b0f      	cmp	r3, #15
 8002a54:	d901      	bls.n	8002a5a <gpioPinMode+0x2e>
  {
    return false;
 8002a56:	2300      	movs	r3, #0
 8002a58:	e054      	b.n	8002b04 <gpioPinMode+0xd8>
  }

  switch(mode)
 8002a5a:	79bb      	ldrb	r3, [r7, #6]
 8002a5c:	2b06      	cmp	r3, #6
 8002a5e:	d838      	bhi.n	8002ad2 <gpioPinMode+0xa6>
 8002a60:	a201      	add	r2, pc, #4	; (adr r2, 8002a68 <gpioPinMode+0x3c>)
 8002a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a66:	bf00      	nop
 8002a68:	08002a85 	.word	0x08002a85
 8002a6c:	08002a8f 	.word	0x08002a8f
 8002a70:	08002a99 	.word	0x08002a99
 8002a74:	08002aa3 	.word	0x08002aa3
 8002a78:	08002aad 	.word	0x08002aad
 8002a7c:	08002ab7 	.word	0x08002ab7
 8002a80:	08002ac1 	.word	0x08002ac1
  {
    case _DEF_INPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a84:	2300      	movs	r3, #0
 8002a86:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	613b      	str	r3, [r7, #16]
      break;
 8002a8c:	e021      	b.n	8002ad2 <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a92:	2301      	movs	r3, #1
 8002a94:	613b      	str	r3, [r7, #16]
      break;
 8002a96:	e01c      	b.n	8002ad2 <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	613b      	str	r3, [r7, #16]
      break;
 8002aa0:	e017      	b.n	8002ad2 <gpioPinMode+0xa6>

    case _DEF_OUTPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	613b      	str	r3, [r7, #16]
      break;
 8002aaa:	e012      	b.n	8002ad2 <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aac:	2301      	movs	r3, #1
 8002aae:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	613b      	str	r3, [r7, #16]
      break;
 8002ab4:	e00d      	b.n	8002ad2 <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002aba:	2302      	movs	r3, #2
 8002abc:	613b      	str	r3, [r7, #16]
      break;
 8002abe:	e008      	b.n	8002ad2 <gpioPinMode+0xa6>

    case _DEF_INPUT_AF_PP:
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002acc:	2302      	movs	r3, #2
 8002ace:	61bb      	str	r3, [r7, #24]
      break;
 8002ad0:	bf00      	nop
  }

  GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 8002ad2:	79fa      	ldrb	r2, [r7, #7]
 8002ad4:	490d      	ldr	r1, [pc, #52]	; (8002b0c <gpioPinMode+0xe0>)
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	4413      	add	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	440b      	add	r3, r1
 8002ae0:	3304      	adds	r3, #4
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 8002ae6:	79fa      	ldrb	r2, [r7, #7]
 8002ae8:	4908      	ldr	r1, [pc, #32]	; (8002b0c <gpioPinMode+0xe0>)
 8002aea:	4613      	mov	r3, r2
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	4413      	add	r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	440b      	add	r3, r1
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f107 0208 	add.w	r2, r7, #8
 8002afa:	4611      	mov	r1, r2
 8002afc:	4618      	mov	r0, r3
 8002afe:	f004 f9d9 	bl	8006eb4 <HAL_GPIO_Init>

  return ret;
 8002b02:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3720      	adds	r7, #32
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	0800cc7c 	.word	0x0800cc7c

08002b10 <gpioPinWrite>:

void gpioPinWrite(uint8_t ch, bool value)
{
 8002b10:	b590      	push	{r4, r7, lr}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	4603      	mov	r3, r0
 8002b18:	460a      	mov	r2, r1
 8002b1a:	71fb      	strb	r3, [r7, #7]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	71bb      	strb	r3, [r7, #6]
  if (ch >= GPIO_MAX_CH)
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	2b0f      	cmp	r3, #15
 8002b24:	d842      	bhi.n	8002bac <gpioPinWrite+0x9c>
  {
    return;
  }

  if (value)
 8002b26:	79bb      	ldrb	r3, [r7, #6]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d01f      	beq.n	8002b6c <gpioPinWrite+0x5c>
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 8002b2c:	79fa      	ldrb	r2, [r7, #7]
 8002b2e:	4921      	ldr	r1, [pc, #132]	; (8002bb4 <gpioPinWrite+0xa4>)
 8002b30:	4613      	mov	r3, r2
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	4413      	add	r3, r2
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	440b      	add	r3, r1
 8002b3a:	6818      	ldr	r0, [r3, #0]
 8002b3c:	79fa      	ldrb	r2, [r7, #7]
 8002b3e:	491d      	ldr	r1, [pc, #116]	; (8002bb4 <gpioPinWrite+0xa4>)
 8002b40:	4613      	mov	r3, r2
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	4413      	add	r3, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	440b      	add	r3, r1
 8002b4a:	3304      	adds	r3, #4
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	b29c      	uxth	r4, r3
 8002b50:	79fa      	ldrb	r2, [r7, #7]
 8002b52:	4918      	ldr	r1, [pc, #96]	; (8002bb4 <gpioPinWrite+0xa4>)
 8002b54:	4613      	mov	r3, r2
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	4413      	add	r3, r2
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	440b      	add	r3, r1
 8002b5e:	3309      	adds	r3, #9
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	461a      	mov	r2, r3
 8002b64:	4621      	mov	r1, r4
 8002b66:	f004 fc21 	bl	80073ac <HAL_GPIO_WritePin>
 8002b6a:	e020      	b.n	8002bae <gpioPinWrite+0x9e>
  }
  else
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 8002b6c:	79fa      	ldrb	r2, [r7, #7]
 8002b6e:	4911      	ldr	r1, [pc, #68]	; (8002bb4 <gpioPinWrite+0xa4>)
 8002b70:	4613      	mov	r3, r2
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	4413      	add	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	440b      	add	r3, r1
 8002b7a:	6818      	ldr	r0, [r3, #0]
 8002b7c:	79fa      	ldrb	r2, [r7, #7]
 8002b7e:	490d      	ldr	r1, [pc, #52]	; (8002bb4 <gpioPinWrite+0xa4>)
 8002b80:	4613      	mov	r3, r2
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	4413      	add	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	440b      	add	r3, r1
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	b29c      	uxth	r4, r3
 8002b90:	79fa      	ldrb	r2, [r7, #7]
 8002b92:	4908      	ldr	r1, [pc, #32]	; (8002bb4 <gpioPinWrite+0xa4>)
 8002b94:	4613      	mov	r3, r2
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	4413      	add	r3, r2
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	440b      	add	r3, r1
 8002b9e:	330a      	adds	r3, #10
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	4621      	mov	r1, r4
 8002ba6:	f004 fc01 	bl	80073ac <HAL_GPIO_WritePin>
 8002baa:	e000      	b.n	8002bae <gpioPinWrite+0x9e>
    return;
 8002bac:	bf00      	nop
  }
}
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd90      	pop	{r4, r7, pc}
 8002bb4:	0800cc7c 	.word	0x0800cc7c

08002bb8 <gpioPinRead>:

bool gpioPinRead(uint8_t ch)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b084      	sub	sp, #16
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	73fb      	strb	r3, [r7, #15]

  if (ch >= GPIO_MAX_CH)
 8002bc6:	79fb      	ldrb	r3, [r7, #7]
 8002bc8:	2b0f      	cmp	r3, #15
 8002bca:	d901      	bls.n	8002bd0 <gpioPinRead+0x18>
  {
    return false;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	e024      	b.n	8002c1a <gpioPinRead+0x62>
  }

  if (HAL_GPIO_ReadPin(gpio_tbl[ch].port, gpio_tbl[ch].pin) == gpio_tbl[ch].on_state)
 8002bd0:	79fa      	ldrb	r2, [r7, #7]
 8002bd2:	4914      	ldr	r1, [pc, #80]	; (8002c24 <gpioPinRead+0x6c>)
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	4413      	add	r3, r2
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	440b      	add	r3, r1
 8002bde:	6818      	ldr	r0, [r3, #0]
 8002be0:	79fa      	ldrb	r2, [r7, #7]
 8002be2:	4910      	ldr	r1, [pc, #64]	; (8002c24 <gpioPinRead+0x6c>)
 8002be4:	4613      	mov	r3, r2
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	4413      	add	r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	440b      	add	r3, r1
 8002bee:	3304      	adds	r3, #4
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	f004 fbc1 	bl	800737c <HAL_GPIO_ReadPin>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	79fa      	ldrb	r2, [r7, #7]
 8002c00:	4908      	ldr	r1, [pc, #32]	; (8002c24 <gpioPinRead+0x6c>)
 8002c02:	4613      	mov	r3, r2
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	4413      	add	r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	440b      	add	r3, r1
 8002c0c:	3309      	adds	r3, #9
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	4298      	cmp	r0, r3
 8002c12:	d101      	bne.n	8002c18 <gpioPinRead+0x60>
  {
    ret = true;
 8002c14:	2301      	movs	r3, #1
 8002c16:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3710      	adds	r7, #16
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	0800cc7c 	.word	0x0800cc7c

08002c28 <cliGpio>:



#ifdef _USE_HW_CLI
void cliGpio(cli_args_t *args)
{
 8002c28:	b590      	push	{r4, r7, lr}
 8002c2a:	b087      	sub	sp, #28
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002c30:	2300      	movs	r3, #0
 8002c32:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 1 && args->isStr(0, "show") == true)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	881b      	ldrh	r3, [r3, #0]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d128      	bne.n	8002c8e <cliGpio+0x66>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	695b      	ldr	r3, [r3, #20]
 8002c40:	4947      	ldr	r1, [pc, #284]	; (8002d60 <cliGpio+0x138>)
 8002c42:	2000      	movs	r0, #0
 8002c44:	4798      	blx	r3
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d020      	beq.n	8002c8e <cliGpio+0x66>
  {
    while(cliKeepLoop())
 8002c4c:	e018      	b.n	8002c80 <cliGpio+0x58>
    {
      for (int i=0; i<GPIO_MAX_CH; i++)
 8002c4e:	2300      	movs	r3, #0
 8002c50:	613b      	str	r3, [r7, #16]
 8002c52:	e00c      	b.n	8002c6e <cliGpio+0x46>
      {
        cliPrintf("%d", gpioPinRead(i));
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff ffad 	bl	8002bb8 <gpioPinRead>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	4619      	mov	r1, r3
 8002c62:	4840      	ldr	r0, [pc, #256]	; (8002d64 <cliGpio+0x13c>)
 8002c64:	f7ff fae2 	bl	800222c <cliPrintf>
      for (int i=0; i<GPIO_MAX_CH; i++)
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	613b      	str	r3, [r7, #16]
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	2b0f      	cmp	r3, #15
 8002c72:	ddef      	ble.n	8002c54 <cliGpio+0x2c>
      }
      cliPrintf("\n");
 8002c74:	483c      	ldr	r0, [pc, #240]	; (8002d68 <cliGpio+0x140>)
 8002c76:	f7ff fad9 	bl	800222c <cliPrintf>
      delay(100);
 8002c7a:	2064      	movs	r0, #100	; 0x64
 8002c7c:	f7fe fa8e 	bl	800119c <delay>
    while(cliKeepLoop())
 8002c80:	f7ff fbce 	bl	8002420 <cliKeepLoop>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1e1      	bne.n	8002c4e <cliGpio+0x26>
    }
    ret = true;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	881b      	ldrh	r3, [r3, #0]
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d123      	bne.n	8002cde <cliGpio+0xb6>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	695b      	ldr	r3, [r3, #20]
 8002c9a:	4934      	ldr	r1, [pc, #208]	; (8002d6c <cliGpio+0x144>)
 8002c9c:	2000      	movs	r0, #0
 8002c9e:	4798      	blx	r3
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d01b      	beq.n	8002cde <cliGpio+0xb6>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	2001      	movs	r0, #1
 8002cac:	4798      	blx	r3
 8002cae:	4603      	mov	r3, r0
 8002cb0:	73fb      	strb	r3, [r7, #15]

    while(cliKeepLoop())
 8002cb2:	e00d      	b.n	8002cd0 <cliGpio+0xa8>
    {
      cliPrintf("gpio read %d : %d\n", ch, gpioPinRead(ch));
 8002cb4:	7bfc      	ldrb	r4, [r7, #15]
 8002cb6:	7bfb      	ldrb	r3, [r7, #15]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff ff7d 	bl	8002bb8 <gpioPinRead>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	4621      	mov	r1, r4
 8002cc4:	482a      	ldr	r0, [pc, #168]	; (8002d70 <cliGpio+0x148>)
 8002cc6:	f7ff fab1 	bl	800222c <cliPrintf>
      delay(100);
 8002cca:	2064      	movs	r0, #100	; 0x64
 8002ccc:	f7fe fa66 	bl	800119c <delay>
    while(cliKeepLoop())
 8002cd0:	f7ff fba6 	bl	8002420 <cliKeepLoop>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d1ec      	bne.n	8002cb4 <cliGpio+0x8c>
    }

    ret = true;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	881b      	ldrh	r3, [r3, #0]
 8002ce2:	2b03      	cmp	r3, #3
 8002ce4:	d126      	bne.n	8002d34 <cliGpio+0x10c>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	695b      	ldr	r3, [r3, #20]
 8002cea:	4922      	ldr	r1, [pc, #136]	; (8002d74 <cliGpio+0x14c>)
 8002cec:	2000      	movs	r0, #0
 8002cee:	4798      	blx	r3
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d01e      	beq.n	8002d34 <cliGpio+0x10c>
  {
    uint8_t ch;
    uint8_t data;

    ch   = (uint8_t)args->getData(1);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	2001      	movs	r0, #1
 8002cfc:	4798      	blx	r3
 8002cfe:	4603      	mov	r3, r0
 8002d00:	73bb      	strb	r3, [r7, #14]
    data = (uint8_t)args->getData(2);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	2002      	movs	r0, #2
 8002d08:	4798      	blx	r3
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	737b      	strb	r3, [r7, #13]

    gpioPinWrite(ch, data);
 8002d0e:	7b7b      	ldrb	r3, [r7, #13]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	bf14      	ite	ne
 8002d14:	2301      	movne	r3, #1
 8002d16:	2300      	moveq	r3, #0
 8002d18:	b2da      	uxtb	r2, r3
 8002d1a:	7bbb      	ldrb	r3, [r7, #14]
 8002d1c:	4611      	mov	r1, r2
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7ff fef6 	bl	8002b10 <gpioPinWrite>

    cliPrintf("gpio write %d : %d\n", ch, data);
 8002d24:	7bbb      	ldrb	r3, [r7, #14]
 8002d26:	7b7a      	ldrb	r2, [r7, #13]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4813      	ldr	r0, [pc, #76]	; (8002d78 <cliGpio+0x150>)
 8002d2c:	f7ff fa7e 	bl	800222c <cliPrintf>
    ret = true;
 8002d30:	2301      	movs	r3, #1
 8002d32:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != true)
 8002d34:	7dfb      	ldrb	r3, [r7, #23]
 8002d36:	f083 0301 	eor.w	r3, r3, #1
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00a      	beq.n	8002d56 <cliGpio+0x12e>
  {
    cliPrintf("gpio show\n");
 8002d40:	480e      	ldr	r0, [pc, #56]	; (8002d7c <cliGpio+0x154>)
 8002d42:	f7ff fa73 	bl	800222c <cliPrintf>
    cliPrintf("gpio read ch[0~%d]\n", GPIO_MAX_CH-1);
 8002d46:	210f      	movs	r1, #15
 8002d48:	480d      	ldr	r0, [pc, #52]	; (8002d80 <cliGpio+0x158>)
 8002d4a:	f7ff fa6f 	bl	800222c <cliPrintf>
    cliPrintf("gpio write ch[0~%d] 0:1\n", GPIO_MAX_CH-1);
 8002d4e:	210f      	movs	r1, #15
 8002d50:	480c      	ldr	r0, [pc, #48]	; (8002d84 <cliGpio+0x15c>)
 8002d52:	f7ff fa6b 	bl	800222c <cliPrintf>
  }
}
 8002d56:	bf00      	nop
 8002d58:	371c      	adds	r7, #28
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd90      	pop	{r4, r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	0800cbb4 	.word	0x0800cbb4
 8002d64:	0800cbbc 	.word	0x0800cbbc
 8002d68:	0800cbc0 	.word	0x0800cbc0
 8002d6c:	0800cbc4 	.word	0x0800cbc4
 8002d70:	0800cbcc 	.word	0x0800cbcc
 8002d74:	0800cbe0 	.word	0x0800cbe0
 8002d78:	0800cbe8 	.word	0x0800cbe8
 8002d7c:	0800cbfc 	.word	0x0800cbfc
 8002d80:	0800cc08 	.word	0x0800cc08
 8002d84:	0800cc1c 	.word	0x0800cc1c

08002d88 <TransferDoneISR>:
#ifdef _USE_HW_CLI
static void cliLcd(cli_args_t *args);
#endif

void TransferDoneISR(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  fps_time = millis() - fps_pre_time;
 8002d8c:	f7fe fa11 	bl	80011b2 <millis>
 8002d90:	4602      	mov	r2, r0
 8002d92:	4b0d      	ldr	r3, [pc, #52]	; (8002dc8 <TransferDoneISR+0x40>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	4a0c      	ldr	r2, [pc, #48]	; (8002dcc <TransferDoneISR+0x44>)
 8002d9a:	6013      	str	r3, [r2, #0]
  fps_pre_time = millis();
 8002d9c:	f7fe fa09 	bl	80011b2 <millis>
 8002da0:	4602      	mov	r2, r0
 8002da2:	4b09      	ldr	r3, [pc, #36]	; (8002dc8 <TransferDoneISR+0x40>)
 8002da4:	601a      	str	r2, [r3, #0]

  if (fps_time > 0)
 8002da6:	4b09      	ldr	r3, [pc, #36]	; (8002dcc <TransferDoneISR+0x44>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d007      	beq.n	8002dbe <TransferDoneISR+0x36>
  {
    fps_count = 1000 / fps_time;
 8002dae:	4b07      	ldr	r3, [pc, #28]	; (8002dcc <TransferDoneISR+0x44>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dba:	4a05      	ldr	r2, [pc, #20]	; (8002dd0 <TransferDoneISR+0x48>)
 8002dbc:	6013      	str	r3, [r2, #0]
  }

  lcd_request_draw = false;
 8002dbe:	4b05      	ldr	r3, [pc, #20]	; (8002dd4 <TransferDoneISR+0x4c>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	701a      	strb	r2, [r3, #0]
}
 8002dc4:	bf00      	nop
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	20000284 	.word	0x20000284
 8002dcc:	20000288 	.word	0x20000288
 8002dd0:	2000028c 	.word	0x2000028c
 8002dd4:	20000282 	.word	0x20000282

08002dd8 <lcdInit>:


bool lcdInit(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af02      	add	r7, sp, #8
  backlight_value = 100;
 8002dde:	4b27      	ldr	r3, [pc, #156]	; (8002e7c <lcdInit+0xa4>)
 8002de0:	2264      	movs	r2, #100	; 0x64
 8002de2:	701a      	strb	r2, [r3, #0]


#ifdef _USE_HW_ST7735
  is_init = st7735Init();
 8002de4:	f002 fbca 	bl	800557c <st7735Init>
 8002de8:	4603      	mov	r3, r0
 8002dea:	461a      	mov	r2, r3
 8002dec:	4b24      	ldr	r3, [pc, #144]	; (8002e80 <lcdInit+0xa8>)
 8002dee:	701a      	strb	r2, [r3, #0]
  st7735InitDriver(&lcd);
 8002df0:	4824      	ldr	r0, [pc, #144]	; (8002e84 <lcdInit+0xac>)
 8002df2:	f002 fbcf 	bl	8005594 <st7735InitDriver>
#ifdef _USE_HW_SSD1306
  is_init = ssd1306Init();
  ssd1306InitDriver(&lcd);
#endif

  lcd.setCallBack(TransferDoneISR);
 8002df6:	4b23      	ldr	r3, [pc, #140]	; (8002e84 <lcdInit+0xac>)
 8002df8:	695b      	ldr	r3, [r3, #20]
 8002dfa:	4823      	ldr	r0, [pc, #140]	; (8002e88 <lcdInit+0xb0>)
 8002dfc:	4798      	blx	r3


  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 8002dfe:	2300      	movs	r3, #0
 8002e00:	607b      	str	r3, [r7, #4]
 8002e02:	e007      	b.n	8002e14 <lcdInit+0x3c>
  {
    frame_buffer[0][i] = black;
 8002e04:	4a21      	ldr	r2, [pc, #132]	; (8002e8c <lcdInit+0xb4>)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2100      	movs	r1, #0
 8002e0a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	3301      	adds	r3, #1
 8002e12:	607b      	str	r3, [r7, #4]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8002e1a:	dbf3      	blt.n	8002e04 <lcdInit+0x2c>
  }
  memset(frame_buffer, 0x00, sizeof(frame_buffer));
 8002e1c:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8002e20:	2100      	movs	r1, #0
 8002e22:	481a      	ldr	r0, [pc, #104]	; (8002e8c <lcdInit+0xb4>)
 8002e24:	f007 faf7 	bl	800a416 <memset>

  p_draw_frame_buf = frame_buffer[frame_index];
 8002e28:	4b19      	ldr	r3, [pc, #100]	; (8002e90 <lcdInit+0xb8>)
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	4613      	mov	r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	4413      	add	r3, r2
 8002e34:	035b      	lsls	r3, r3, #13
 8002e36:	4a15      	ldr	r2, [pc, #84]	; (8002e8c <lcdInit+0xb4>)
 8002e38:	4413      	add	r3, r2
 8002e3a:	4a16      	ldr	r2, [pc, #88]	; (8002e94 <lcdInit+0xbc>)
 8002e3c:	6013      	str	r3, [r2, #0]


  lcdDrawFillRect(0, 0, LCD_WIDTH, LCD_HEIGHT, black);
 8002e3e:	2300      	movs	r3, #0
 8002e40:	9300      	str	r3, [sp, #0]
 8002e42:	2380      	movs	r3, #128	; 0x80
 8002e44:	22a0      	movs	r2, #160	; 0xa0
 8002e46:	2100      	movs	r1, #0
 8002e48:	2000      	movs	r0, #0
 8002e4a:	f000 f9ed 	bl	8003228 <lcdDrawFillRect>
  lcdUpdateDraw();
 8002e4e:	f000 f8d9 	bl	8003004 <lcdUpdateDraw>

  lcdSetBackLight(100);
 8002e52:	2064      	movs	r0, #100	; 0x64
 8002e54:	f000 f830 	bl	8002eb8 <lcdSetBackLight>


  if (is_init != true)
 8002e58:	4b09      	ldr	r3, [pc, #36]	; (8002e80 <lcdInit+0xa8>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	f083 0301 	eor.w	r3, r3, #1
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <lcdInit+0x92>
  {
    return false;
 8002e66:	2300      	movs	r3, #0
 8002e68:	e004      	b.n	8002e74 <lcdInit+0x9c>
  }

#ifdef _USE_HW_CLI
  cliAdd("lcd", cliLcd);
 8002e6a:	490b      	ldr	r1, [pc, #44]	; (8002e98 <lcdInit+0xc0>)
 8002e6c:	480b      	ldr	r0, [pc, #44]	; (8002e9c <lcdInit+0xc4>)
 8002e6e:	f7ff faed 	bl	800244c <cliAdd>
#endif

  return true;
 8002e72:	2301      	movs	r3, #1
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3708      	adds	r7, #8
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	2000001c 	.word	0x2000001c
 8002e80:	20000280 	.word	0x20000280
 8002e84:	20000264 	.word	0x20000264
 8002e88:	08002d89 	.word	0x08002d89
 8002e8c:	200002c0 	.word	0x200002c0
 8002e90:	20000281 	.word	0x20000281
 8002e94:	20000290 	.word	0x20000290
 8002e98:	080035cd 	.word	0x080035cd
 8002e9c:	0800cd3c 	.word	0x0800cd3c

08002ea0 <lcdIsInit>:
{
  return draw_frame_time;
}

bool lcdIsInit(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
  return is_init;
 8002ea4:	4b03      	ldr	r3, [pc, #12]	; (8002eb4 <lcdIsInit+0x14>)
 8002ea6:	781b      	ldrb	r3, [r3, #0]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	20000280 	.word	0x20000280

08002eb8 <lcdSetBackLight>:
{
  return backlight_value;
}

void lcdSetBackLight(uint8_t value)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	71fb      	strb	r3, [r7, #7]
  value = constrain(value, 0, 100);
 8002ec2:	79fb      	ldrb	r3, [r7, #7]
 8002ec4:	2b64      	cmp	r3, #100	; 0x64
 8002ec6:	bf28      	it	cs
 8002ec8:	2364      	movcs	r3, #100	; 0x64
 8002eca:	71fb      	strb	r3, [r7, #7]

  if (value != backlight_value)
 8002ecc:	4b0c      	ldr	r3, [pc, #48]	; (8002f00 <lcdSetBackLight+0x48>)
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	79fa      	ldrb	r2, [r7, #7]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d002      	beq.n	8002edc <lcdSetBackLight+0x24>
  {
    backlight_value = value;
 8002ed6:	4a0a      	ldr	r2, [pc, #40]	; (8002f00 <lcdSetBackLight+0x48>)
 8002ed8:	79fb      	ldrb	r3, [r7, #7]
 8002eda:	7013      	strb	r3, [r2, #0]
  }

  if (backlight_value > 0)
 8002edc:	4b08      	ldr	r3, [pc, #32]	; (8002f00 <lcdSetBackLight+0x48>)
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d004      	beq.n	8002eee <lcdSetBackLight+0x36>
  {
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_HIGH);
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	2001      	movs	r0, #1
 8002ee8:	f7ff fe12 	bl	8002b10 <gpioPinWrite>
  }
  else
  {
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_LOW);
  }
}
 8002eec:	e003      	b.n	8002ef6 <lcdSetBackLight+0x3e>
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_LOW);
 8002eee:	2100      	movs	r1, #0
 8002ef0:	2001      	movs	r0, #1
 8002ef2:	f7ff fe0d 	bl	8002b10 <gpioPinWrite>
}
 8002ef6:	bf00      	nop
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	2000001c 	.word	0x2000001c

08002f04 <lcdDrawPixel>:
  return p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos];
}

LCD_OPT_DEF void lcdDrawPixel(uint16_t x_pos, uint16_t y_pos, uint32_t rgb_code)
{
  p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos] = rgb_code;
 8002f04:	4b04      	ldr	r3, [pc, #16]	; (8002f18 <lcdDrawPixel+0x14>)
 8002f06:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002f0a:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
}
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	20000290 	.word	0x20000290

08002f1c <lcdClearBuffer>:

  lcdUpdateDraw();
}

LCD_OPT_DEF void lcdClearBuffer(uint32_t rgb_code)
{
 8002f1c:	b510      	push	{r4, lr}
 8002f1e:	4604      	mov	r4, r0
  uint16_t *p_buf = lcdGetFrameBuffer();
 8002f20:	f000 f89c 	bl	800305c <lcdGetFrameBuffer>
 8002f24:	f500 421f 	add.w	r2, r0, #40704	; 0x9f00
 8002f28:	b2a1      	uxth	r1, r4
 8002f2a:	32fe      	adds	r2, #254	; 0xfe
 8002f2c:	1e83      	subs	r3, r0, #2

  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
  {
    p_buf[i] = rgb_code;
 8002f2e:	f823 1f02 	strh.w	r1, [r3, #2]!
  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d1fb      	bne.n	8002f2e <lcdClearBuffer+0x12>
  }
}
 8002f36:	bd10      	pop	{r4, pc}

08002f38 <lcdGetFps>:
    lcdDrawLine(x1, y1, line[i].x, line[i].y, color);
  }
}

uint32_t lcdGetFps(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  return fps_count;
 8002f3c:	4b03      	ldr	r3, [pc, #12]	; (8002f4c <lcdGetFps+0x14>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	2000028c 	.word	0x2000028c

08002f50 <lcdGetFpsTime>:

uint32_t lcdGetFpsTime(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  return fps_time;
 8002f54:	4b03      	ldr	r3, [pc, #12]	; (8002f64 <lcdGetFpsTime+0x14>)
 8002f56:	681b      	ldr	r3, [r3, #0]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	20000288 	.word	0x20000288

08002f68 <lcdDrawAvailable>:

bool lcdDrawAvailable(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  return !lcd_request_draw;
 8002f6c:	4b08      	ldr	r3, [pc, #32]	; (8002f90 <lcdDrawAvailable+0x28>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	bf14      	ite	ne
 8002f74:	2301      	movne	r3, #1
 8002f76:	2300      	moveq	r3, #0
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	f083 0301 	eor.w	r3, r3, #1
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	b2db      	uxtb	r3, r3
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr
 8002f90:	20000282 	.word	0x20000282

08002f94 <lcdRequestDraw>:

bool lcdRequestDraw(void)
{
 8002f94:	b598      	push	{r3, r4, r7, lr}
 8002f96:	af00      	add	r7, sp, #0
  if (is_init != true)
 8002f98:	4b15      	ldr	r3, [pc, #84]	; (8002ff0 <lcdRequestDraw+0x5c>)
 8002f9a:	781b      	ldrb	r3, [r3, #0]
 8002f9c:	f083 0301 	eor.w	r3, r3, #1
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d001      	beq.n	8002faa <lcdRequestDraw+0x16>
  {
    return false;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	e020      	b.n	8002fec <lcdRequestDraw+0x58>
  }
  if (lcd_request_draw == true)
 8002faa:	4b12      	ldr	r3, [pc, #72]	; (8002ff4 <lcdRequestDraw+0x60>)
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <lcdRequestDraw+0x22>
  {
    return false;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	e01a      	b.n	8002fec <lcdRequestDraw+0x58>
  }

  lcd.setWindow(0, 0, LCD_WIDTH-1, LCD_HEIGHT-1);
 8002fb6:	4b10      	ldr	r3, [pc, #64]	; (8002ff8 <lcdRequestDraw+0x64>)
 8002fb8:	689c      	ldr	r4, [r3, #8]
 8002fba:	237f      	movs	r3, #127	; 0x7f
 8002fbc:	229f      	movs	r2, #159	; 0x9f
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	2000      	movs	r0, #0
 8002fc2:	47a0      	blx	r4

  lcd_request_draw = true;
 8002fc4:	4b0b      	ldr	r3, [pc, #44]	; (8002ff4 <lcdRequestDraw+0x60>)
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	701a      	strb	r2, [r3, #0]
  lcd.sendBuffer((uint8_t *)frame_buffer[frame_index], LCD_WIDTH * LCD_HEIGHT, 0);
 8002fca:	4b0b      	ldr	r3, [pc, #44]	; (8002ff8 <lcdRequestDraw+0x64>)
 8002fcc:	699c      	ldr	r4, [r3, #24]
 8002fce:	4b0b      	ldr	r3, [pc, #44]	; (8002ffc <lcdRequestDraw+0x68>)
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	4413      	add	r3, r2
 8002fda:	035b      	lsls	r3, r3, #13
 8002fdc:	4a08      	ldr	r2, [pc, #32]	; (8003000 <lcdRequestDraw+0x6c>)
 8002fde:	4413      	add	r3, r2
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	47a0      	blx	r4

  return true;
 8002fea:	2301      	movs	r3, #1
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	bd98      	pop	{r3, r4, r7, pc}
 8002ff0:	20000280 	.word	0x20000280
 8002ff4:	20000282 	.word	0x20000282
 8002ff8:	20000264 	.word	0x20000264
 8002ffc:	20000281 	.word	0x20000281
 8003000:	200002c0 	.word	0x200002c0

08003004 <lcdUpdateDraw>:

void lcdUpdateDraw(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  if (is_init != true)
 800300a:	4b13      	ldr	r3, [pc, #76]	; (8003058 <lcdUpdateDraw+0x54>)
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	f083 0301 	eor.w	r3, r3, #1
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b00      	cmp	r3, #0
 8003016:	d118      	bne.n	800304a <lcdUpdateDraw+0x46>
  {
    return;
  }

  lcdRequestDraw();
 8003018:	f7ff ffbc 	bl	8002f94 <lcdRequestDraw>

  pre_time = millis();
 800301c:	f7fe f8c9 	bl	80011b2 <millis>
 8003020:	6078      	str	r0, [r7, #4]
  while(lcdDrawAvailable() != true)
 8003022:	e009      	b.n	8003038 <lcdUpdateDraw+0x34>
  {
    delay(1);
 8003024:	2001      	movs	r0, #1
 8003026:	f7fe f8b9 	bl	800119c <delay>
    if (millis()-pre_time >= 100)
 800302a:	f7fe f8c2 	bl	80011b2 <millis>
 800302e:	4602      	mov	r2, r0
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	2b63      	cmp	r3, #99	; 0x63
 8003036:	d80a      	bhi.n	800304e <lcdUpdateDraw+0x4a>
  while(lcdDrawAvailable() != true)
 8003038:	f7ff ff96 	bl	8002f68 <lcdDrawAvailable>
 800303c:	4603      	mov	r3, r0
 800303e:	f083 0301 	eor.w	r3, r3, #1
 8003042:	b2db      	uxtb	r3, r3
 8003044:	2b00      	cmp	r3, #0
 8003046:	d1ed      	bne.n	8003024 <lcdUpdateDraw+0x20>
 8003048:	e002      	b.n	8003050 <lcdUpdateDraw+0x4c>
    return;
 800304a:	bf00      	nop
 800304c:	e000      	b.n	8003050 <lcdUpdateDraw+0x4c>
    {
      break;
 800304e:	bf00      	nop
    }
  }
}
 8003050:	3708      	adds	r7, #8
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	20000280 	.word	0x20000280

0800305c <lcdGetFrameBuffer>:

  lcd.setWindow(x, y, w, h);
}

uint16_t *lcdGetFrameBuffer(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  return (uint16_t *)p_draw_frame_buf;
 8003060:	4b03      	ldr	r3, [pc, #12]	; (8003070 <lcdGetFrameBuffer+0x14>)
 8003062:	681b      	ldr	r3, [r3, #0]
}
 8003064:	4618      	mov	r0, r3
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	20000290 	.word	0x20000290

08003074 <lcdDrawLine>:
  return LCD_HEIGHT;
}


void lcdDrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003074:	b590      	push	{r4, r7, lr}
 8003076:	b089      	sub	sp, #36	; 0x24
 8003078:	af00      	add	r7, sp, #0
 800307a:	4604      	mov	r4, r0
 800307c:	4608      	mov	r0, r1
 800307e:	4611      	mov	r1, r2
 8003080:	461a      	mov	r2, r3
 8003082:	4623      	mov	r3, r4
 8003084:	80fb      	strh	r3, [r7, #6]
 8003086:	4603      	mov	r3, r0
 8003088:	80bb      	strh	r3, [r7, #4]
 800308a:	460b      	mov	r3, r1
 800308c:	807b      	strh	r3, [r7, #2]
 800308e:	4613      	mov	r3, r2
 8003090:	803b      	strh	r3, [r7, #0]
  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8003092:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003096:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80030a0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80030a4:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80030a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030ac:	1acb      	subs	r3, r1, r3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	bfb8      	it	lt
 80030b2:	425b      	neglt	r3, r3
 80030b4:	429a      	cmp	r2, r3
 80030b6:	bfcc      	ite	gt
 80030b8:	2301      	movgt	r3, #1
 80030ba:	2300      	movle	r3, #0
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	837b      	strh	r3, [r7, #26]

  if (x0 < 0) x0 = 0;
 80030c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	da01      	bge.n	80030cc <lcdDrawLine+0x58>
 80030c8:	2300      	movs	r3, #0
 80030ca:	80fb      	strh	r3, [r7, #6]
  if (y0 < 0) y0 = 0;
 80030cc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	da01      	bge.n	80030d8 <lcdDrawLine+0x64>
 80030d4:	2300      	movs	r3, #0
 80030d6:	80bb      	strh	r3, [r7, #4]
  if (x1 < 0) x1 = 0;
 80030d8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	da01      	bge.n	80030e4 <lcdDrawLine+0x70>
 80030e0:	2300      	movs	r3, #0
 80030e2:	807b      	strh	r3, [r7, #2]
  if (y1 < 0) y1 = 0;
 80030e4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	da01      	bge.n	80030f0 <lcdDrawLine+0x7c>
 80030ec:	2300      	movs	r3, #0
 80030ee:	803b      	strh	r3, [r7, #0]


  if (steep)
 80030f0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d00b      	beq.n	8003110 <lcdDrawLine+0x9c>
  {
    _swap_int16_t(x0, y0);
 80030f8:	88fb      	ldrh	r3, [r7, #6]
 80030fa:	833b      	strh	r3, [r7, #24]
 80030fc:	88bb      	ldrh	r3, [r7, #4]
 80030fe:	80fb      	strh	r3, [r7, #6]
 8003100:	8b3b      	ldrh	r3, [r7, #24]
 8003102:	80bb      	strh	r3, [r7, #4]
    _swap_int16_t(x1, y1);
 8003104:	887b      	ldrh	r3, [r7, #2]
 8003106:	82fb      	strh	r3, [r7, #22]
 8003108:	883b      	ldrh	r3, [r7, #0]
 800310a:	807b      	strh	r3, [r7, #2]
 800310c:	8afb      	ldrh	r3, [r7, #22]
 800310e:	803b      	strh	r3, [r7, #0]
  }

  if (x0 > x1)
 8003110:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003114:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003118:	429a      	cmp	r2, r3
 800311a:	dd0b      	ble.n	8003134 <lcdDrawLine+0xc0>
  {
    _swap_int16_t(x0, x1);
 800311c:	88fb      	ldrh	r3, [r7, #6]
 800311e:	82bb      	strh	r3, [r7, #20]
 8003120:	887b      	ldrh	r3, [r7, #2]
 8003122:	80fb      	strh	r3, [r7, #6]
 8003124:	8abb      	ldrh	r3, [r7, #20]
 8003126:	807b      	strh	r3, [r7, #2]
    _swap_int16_t(y0, y1);
 8003128:	88bb      	ldrh	r3, [r7, #4]
 800312a:	827b      	strh	r3, [r7, #18]
 800312c:	883b      	ldrh	r3, [r7, #0]
 800312e:	80bb      	strh	r3, [r7, #4]
 8003130:	8a7b      	ldrh	r3, [r7, #18]
 8003132:	803b      	strh	r3, [r7, #0]
  }

  int16_t dx, dy;
  dx = x1 - x0;
 8003134:	887a      	ldrh	r2, [r7, #2]
 8003136:	88fb      	ldrh	r3, [r7, #6]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	b29b      	uxth	r3, r3
 800313c:	823b      	strh	r3, [r7, #16]
  dy = abs(y1 - y0);
 800313e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003142:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	2b00      	cmp	r3, #0
 800314a:	bfb8      	it	lt
 800314c:	425b      	neglt	r3, r3
 800314e:	81fb      	strh	r3, [r7, #14]

  int16_t err = dx / 2;
 8003150:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003154:	0fda      	lsrs	r2, r3, #31
 8003156:	4413      	add	r3, r2
 8003158:	105b      	asrs	r3, r3, #1
 800315a:	83fb      	strh	r3, [r7, #30]
  int16_t ystep;

  if (y0 < y1)
 800315c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003160:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003164:	429a      	cmp	r2, r3
 8003166:	da02      	bge.n	800316e <lcdDrawLine+0xfa>
  {
    ystep = 1;
 8003168:	2301      	movs	r3, #1
 800316a:	83bb      	strh	r3, [r7, #28]
 800316c:	e02d      	b.n	80031ca <lcdDrawLine+0x156>
  } else {
    ystep = -1;
 800316e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003172:	83bb      	strh	r3, [r7, #28]
  }

  for (; x0<=x1; x0++)
 8003174:	e029      	b.n	80031ca <lcdDrawLine+0x156>
  {
    if (steep)
 8003176:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d006      	beq.n	800318c <lcdDrawLine+0x118>
    {
      lcdDrawPixel(y0, x0, color);
 800317e:	88bb      	ldrh	r3, [r7, #4]
 8003180:	88f9      	ldrh	r1, [r7, #6]
 8003182:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8003184:	4618      	mov	r0, r3
 8003186:	f7ff febd 	bl	8002f04 <lcdDrawPixel>
 800318a:	e005      	b.n	8003198 <lcdDrawLine+0x124>
    } else
    {
      lcdDrawPixel(x0, y0, color);
 800318c:	88fb      	ldrh	r3, [r7, #6]
 800318e:	88b9      	ldrh	r1, [r7, #4]
 8003190:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff feb6 	bl	8002f04 <lcdDrawPixel>
    }
    err -= dy;
 8003198:	8bfa      	ldrh	r2, [r7, #30]
 800319a:	89fb      	ldrh	r3, [r7, #14]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	b29b      	uxth	r3, r3
 80031a0:	83fb      	strh	r3, [r7, #30]
    if (err < 0)
 80031a2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	da09      	bge.n	80031be <lcdDrawLine+0x14a>
    {
      y0 += ystep;
 80031aa:	88ba      	ldrh	r2, [r7, #4]
 80031ac:	8bbb      	ldrh	r3, [r7, #28]
 80031ae:	4413      	add	r3, r2
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	80bb      	strh	r3, [r7, #4]
      err += dx;
 80031b4:	8bfa      	ldrh	r2, [r7, #30]
 80031b6:	8a3b      	ldrh	r3, [r7, #16]
 80031b8:	4413      	add	r3, r2
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	83fb      	strh	r3, [r7, #30]
  for (; x0<=x1; x0++)
 80031be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	3301      	adds	r3, #1
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	80fb      	strh	r3, [r7, #6]
 80031ca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80031ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	ddcf      	ble.n	8003176 <lcdDrawLine+0x102>
    }
  }
}
 80031d6:	bf00      	nop
 80031d8:	3724      	adds	r7, #36	; 0x24
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd90      	pop	{r4, r7, pc}

080031de <lcdDrawVLine>:
    }
  }
}

void lcdDrawVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 80031de:	b590      	push	{r4, r7, lr}
 80031e0:	b085      	sub	sp, #20
 80031e2:	af02      	add	r7, sp, #8
 80031e4:	4604      	mov	r4, r0
 80031e6:	4608      	mov	r0, r1
 80031e8:	4611      	mov	r1, r2
 80031ea:	461a      	mov	r2, r3
 80031ec:	4623      	mov	r3, r4
 80031ee:	80fb      	strh	r3, [r7, #6]
 80031f0:	4603      	mov	r3, r0
 80031f2:	80bb      	strh	r3, [r7, #4]
 80031f4:	460b      	mov	r3, r1
 80031f6:	807b      	strh	r3, [r7, #2]
 80031f8:	4613      	mov	r3, r2
 80031fa:	803b      	strh	r3, [r7, #0]
  lcdDrawLine(x, y, x, y+h-1, color);
 80031fc:	88ba      	ldrh	r2, [r7, #4]
 80031fe:	887b      	ldrh	r3, [r7, #2]
 8003200:	4413      	add	r3, r2
 8003202:	b29b      	uxth	r3, r3
 8003204:	3b01      	subs	r3, #1
 8003206:	b29b      	uxth	r3, r3
 8003208:	b21c      	sxth	r4, r3
 800320a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800320e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003212:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003216:	883b      	ldrh	r3, [r7, #0]
 8003218:	9300      	str	r3, [sp, #0]
 800321a:	4623      	mov	r3, r4
 800321c:	f7ff ff2a 	bl	8003074 <lcdDrawLine>
}
 8003220:	bf00      	nop
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	bd90      	pop	{r4, r7, pc}

08003228 <lcdDrawFillRect>:
{
  lcdDrawLine(x, y, x+w-1, y, color);
}

void lcdDrawFillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8003228:	b590      	push	{r4, r7, lr}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	4604      	mov	r4, r0
 8003230:	4608      	mov	r0, r1
 8003232:	4611      	mov	r1, r2
 8003234:	461a      	mov	r2, r3
 8003236:	4623      	mov	r3, r4
 8003238:	80fb      	strh	r3, [r7, #6]
 800323a:	4603      	mov	r3, r0
 800323c:	80bb      	strh	r3, [r7, #4]
 800323e:	460b      	mov	r3, r1
 8003240:	807b      	strh	r3, [r7, #2]
 8003242:	4613      	mov	r3, r2
 8003244:	803b      	strh	r3, [r7, #0]
  for (int16_t i=x; i<x+w; i++)
 8003246:	88fb      	ldrh	r3, [r7, #6]
 8003248:	81fb      	strh	r3, [r7, #14]
 800324a:	e00e      	b.n	800326a <lcdDrawFillRect+0x42>
  {
    lcdDrawVLine(i, y, h, color);
 800324c:	8c3b      	ldrh	r3, [r7, #32]
 800324e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003252:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003256:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800325a:	f7ff ffc0 	bl	80031de <lcdDrawVLine>
  for (int16_t i=x; i<x+w; i++)
 800325e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003262:	b29b      	uxth	r3, r3
 8003264:	3301      	adds	r3, #1
 8003266:	b29b      	uxth	r3, r3
 8003268:	81fb      	strh	r3, [r7, #14]
 800326a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800326e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8003272:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003276:	440b      	add	r3, r1
 8003278:	429a      	cmp	r2, r3
 800327a:	dbe7      	blt.n	800324c <lcdDrawFillRect+0x24>
  }
}
 800327c:	bf00      	nop
 800327e:	3714      	adds	r7, #20
 8003280:	46bd      	mov	sp, r7
 8003282:	bd90      	pop	{r4, r7, pc}

08003284 <lcdPrintf>:
{
  lcdDrawFillRect(0, 0, HW_LCD_WIDTH, HW_LCD_HEIGHT, color);
}

void lcdPrintf(int x, int y, uint16_t color,  const char *fmt, ...)
{
 8003284:	b408      	push	{r3}
 8003286:	b590      	push	{r4, r7, lr}
 8003288:	b0d8      	sub	sp, #352	; 0x160
 800328a:	af02      	add	r7, sp, #8
 800328c:	f107 030c 	add.w	r3, r7, #12
 8003290:	6018      	str	r0, [r3, #0]
 8003292:	f107 0308 	add.w	r3, r7, #8
 8003296:	6019      	str	r1, [r3, #0]
 8003298:	1dbb      	adds	r3, r7, #6
 800329a:	801a      	strh	r2, [r3, #0]
  va_list arg;
  va_start (arg, fmt);
 800329c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80032a0:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  int32_t len;
  char print_buffer[256];
  int Size_Char;
  int i, x_Pre = x;
 80032a4:	f107 030c 	add.w	r3, r7, #12
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
  han_font_t FontBuf;
  uint8_t font_width;
  uint8_t font_height;


  len = vsnprintf(print_buffer, 255, fmt, arg);
 80032ae:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80032b2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80032b6:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 80032ba:	21ff      	movs	r1, #255	; 0xff
 80032bc:	f008 f80a 	bl	800b2d4 <vsniprintf>
 80032c0:	f8c7 0148 	str.w	r0, [r7, #328]	; 0x148
  va_end (arg);

  if (font_tbl[lcd_font]->data != NULL)
 80032c4:	4b67      	ldr	r3, [pc, #412]	; (8003464 <lcdPrintf+0x1e0>)
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	461a      	mov	r2, r3
 80032ca:	4b67      	ldr	r3, [pc, #412]	; (8003468 <lcdPrintf+0x1e4>)
 80032cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d05d      	beq.n	8003392 <lcdPrintf+0x10e>
  {
    for( i=0; i<len; i+=Size_Char )
 80032d6:	2300      	movs	r3, #0
 80032d8:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80032dc:	e052      	b.n	8003384 <lcdPrintf+0x100>
    {
      disEngFont(x, y, print_buffer[i], font_tbl[lcd_font], color);
 80032de:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80032e2:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80032e6:	4413      	add	r3, r2
 80032e8:	781a      	ldrb	r2, [r3, #0]
 80032ea:	4b5e      	ldr	r3, [pc, #376]	; (8003464 <lcdPrintf+0x1e0>)
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	4619      	mov	r1, r3
 80032f0:	4b5d      	ldr	r3, [pc, #372]	; (8003468 <lcdPrintf+0x1e4>)
 80032f2:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
 80032f6:	f107 0108 	add.w	r1, r7, #8
 80032fa:	f107 000c 	add.w	r0, r7, #12
 80032fe:	1dbb      	adds	r3, r7, #6
 8003300:	881b      	ldrh	r3, [r3, #0]
 8003302:	9300      	str	r3, [sp, #0]
 8003304:	4623      	mov	r3, r4
 8003306:	6809      	ldr	r1, [r1, #0]
 8003308:	6800      	ldr	r0, [r0, #0]
 800330a:	f000 f903 	bl	8003514 <disEngFont>

      Size_Char = 1;
 800330e:	2301      	movs	r3, #1
 8003310:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
      font_width = font_tbl[lcd_font]->width;
 8003314:	4b53      	ldr	r3, [pc, #332]	; (8003464 <lcdPrintf+0x1e0>)
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	461a      	mov	r2, r3
 800331a:	4b53      	ldr	r3, [pc, #332]	; (8003468 <lcdPrintf+0x1e4>)
 800331c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
      font_height = font_tbl[lcd_font]->height;
 8003326:	4b4f      	ldr	r3, [pc, #316]	; (8003464 <lcdPrintf+0x1e0>)
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	461a      	mov	r2, r3
 800332c:	4b4e      	ldr	r3, [pc, #312]	; (8003468 <lcdPrintf+0x1e4>)
 800332e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003332:	785b      	ldrb	r3, [r3, #1]
 8003334:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
      x += font_width;
 8003338:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 800333c:	f107 030c 	add.w	r3, r7, #12
 8003340:	f107 010c 	add.w	r1, r7, #12
 8003344:	6809      	ldr	r1, [r1, #0]
 8003346:	440a      	add	r2, r1
 8003348:	601a      	str	r2, [r3, #0]

      if ((x+font_width) > HW_LCD_WIDTH)
 800334a:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 800334e:	f107 030c 	add.w	r3, r7, #12
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4413      	add	r3, r2
 8003356:	2ba0      	cmp	r3, #160	; 0xa0
 8003358:	dd0d      	ble.n	8003376 <lcdPrintf+0xf2>
      {
        x  = x_Pre;
 800335a:	f107 030c 	add.w	r3, r7, #12
 800335e:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8003362:	601a      	str	r2, [r3, #0]
        y += font_height;
 8003364:	f897 2143 	ldrb.w	r2, [r7, #323]	; 0x143
 8003368:	f107 0308 	add.w	r3, r7, #8
 800336c:	f107 0108 	add.w	r1, r7, #8
 8003370:	6809      	ldr	r1, [r1, #0]
 8003372:	440a      	add	r2, r1
 8003374:	601a      	str	r2, [r3, #0]
    for( i=0; i<len; i+=Size_Char )
 8003376:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 800337a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800337e:	4413      	add	r3, r2
 8003380:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003384:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8003388:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800338c:	429a      	cmp	r2, r3
 800338e:	dba6      	blt.n	80032de <lcdPrintf+0x5a>
      }

      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
    }
  }
}
 8003390:	e060      	b.n	8003454 <lcdPrintf+0x1d0>
    for( i=0; i<len; i+=Size_Char )
 8003392:	2300      	movs	r3, #0
 8003394:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003398:	e054      	b.n	8003444 <lcdPrintf+0x1c0>
      hanFontLoad( &print_buffer[i], &FontBuf );
 800339a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800339e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80033a2:	4413      	add	r3, r2
 80033a4:	f107 0214 	add.w	r2, r7, #20
 80033a8:	4611      	mov	r1, r2
 80033aa:	4618      	mov	r0, r3
 80033ac:	f001 fdf4 	bl	8004f98 <hanFontLoad>
      disHanFont( x, y, &FontBuf, color);
 80033b0:	1dbb      	adds	r3, r7, #6
 80033b2:	881b      	ldrh	r3, [r3, #0]
 80033b4:	f107 0214 	add.w	r2, r7, #20
 80033b8:	f107 0108 	add.w	r1, r7, #8
 80033bc:	f107 000c 	add.w	r0, r7, #12
 80033c0:	6809      	ldr	r1, [r1, #0]
 80033c2:	6800      	ldr	r0, [r0, #0]
 80033c4:	f000 f852 	bl	800346c <disHanFont>
      Size_Char = FontBuf.Size_Char;
 80033c8:	f107 0314 	add.w	r3, r7, #20
 80033cc:	885b      	ldrh	r3, [r3, #2]
 80033ce:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
      if (Size_Char >= 2)
 80033d2:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	dd0a      	ble.n	80033f0 <lcdPrintf+0x16c>
        font_width = 16;
 80033da:	2310      	movs	r3, #16
 80033dc:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        x += 2*8;
 80033e0:	f107 030c 	add.w	r3, r7, #12
 80033e4:	f107 020c 	add.w	r2, r7, #12
 80033e8:	6812      	ldr	r2, [r2, #0]
 80033ea:	3210      	adds	r2, #16
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	e009      	b.n	8003404 <lcdPrintf+0x180>
        font_width = 8;
 80033f0:	2308      	movs	r3, #8
 80033f2:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        x += 1*8;
 80033f6:	f107 030c 	add.w	r3, r7, #12
 80033fa:	f107 020c 	add.w	r2, r7, #12
 80033fe:	6812      	ldr	r2, [r2, #0]
 8003400:	3208      	adds	r2, #8
 8003402:	601a      	str	r2, [r3, #0]
      if ((x+font_width) > HW_LCD_WIDTH)
 8003404:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 8003408:	f107 030c 	add.w	r3, r7, #12
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4413      	add	r3, r2
 8003410:	2ba0      	cmp	r3, #160	; 0xa0
 8003412:	dd0b      	ble.n	800342c <lcdPrintf+0x1a8>
        x  = x_Pre;
 8003414:	f107 030c 	add.w	r3, r7, #12
 8003418:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800341c:	601a      	str	r2, [r3, #0]
        y += 16;
 800341e:	f107 0308 	add.w	r3, r7, #8
 8003422:	f107 0208 	add.w	r2, r7, #8
 8003426:	6812      	ldr	r2, [r2, #0]
 8003428:	3210      	adds	r2, #16
 800342a:	601a      	str	r2, [r3, #0]
      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 800342c:	f107 0314 	add.w	r3, r7, #20
 8003430:	889b      	ldrh	r3, [r3, #4]
 8003432:	2b04      	cmp	r3, #4
 8003434:	d00d      	beq.n	8003452 <lcdPrintf+0x1ce>
    for( i=0; i<len; i+=Size_Char )
 8003436:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 800343a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800343e:	4413      	add	r3, r2
 8003440:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003444:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8003448:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800344c:	429a      	cmp	r2, r3
 800344e:	dba4      	blt.n	800339a <lcdPrintf+0x116>
}
 8003450:	e000      	b.n	8003454 <lcdPrintf+0x1d0>
      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 8003452:	bf00      	nop
}
 8003454:	bf00      	nop
 8003456:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 800345a:	46bd      	mov	sp, r7
 800345c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003460:	b001      	add	sp, #4
 8003462:	4770      	bx	lr
 8003464:	2000001d 	.word	0x2000001d
 8003468:	20000020 	.word	0x20000020

0800346c <disHanFont>:

  return str_len;
}

void disHanFont(int x, int y, han_font_t *FontPtr, uint16_t textcolor)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b088      	sub	sp, #32
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
 8003478:	807b      	strh	r3, [r7, #2]
  uint16_t    i, j, Loop;
  uint16_t  FontSize = FontPtr->Size_Char;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	885b      	ldrh	r3, [r3, #2]
 800347e:	833b      	strh	r3, [r7, #24]
  uint16_t index_x;

  if (FontSize > 2)
 8003480:	8b3b      	ldrh	r3, [r7, #24]
 8003482:	2b02      	cmp	r3, #2
 8003484:	d901      	bls.n	800348a <disHanFont+0x1e>
  {
    FontSize = 2;
 8003486:	2302      	movs	r3, #2
 8003488:	833b      	strh	r3, [r7, #24]
  }

  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 800348a:	2300      	movs	r3, #0
 800348c:	83fb      	strh	r3, [r7, #30]
 800348e:	e03a      	b.n	8003506 <disHanFont+0x9a>
  {
    index_x = 0;
 8003490:	2300      	movs	r3, #0
 8003492:	82fb      	strh	r3, [r7, #22]
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 8003494:	2300      	movs	r3, #0
 8003496:	83bb      	strh	r3, [r7, #28]
 8003498:	e02e      	b.n	80034f8 <disHanFont+0x8c>
    {
      uint8_t font_data;

      font_data = FontPtr->FontBuffer[i*FontSize +j];
 800349a:	8bfb      	ldrh	r3, [r7, #30]
 800349c:	8b3a      	ldrh	r2, [r7, #24]
 800349e:	fb02 f203 	mul.w	r2, r2, r3
 80034a2:	8bbb      	ldrh	r3, [r7, #28]
 80034a4:	4413      	add	r3, r2
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	4413      	add	r3, r2
 80034aa:	799b      	ldrb	r3, [r3, #6]
 80034ac:	757b      	strb	r3, [r7, #21]

      for( Loop=0; Loop<8; Loop++ )
 80034ae:	2300      	movs	r3, #0
 80034b0:	837b      	strh	r3, [r7, #26]
 80034b2:	e01b      	b.n	80034ec <disHanFont+0x80>
      {
        if( (font_data<<Loop) & (0x80))
 80034b4:	7d7a      	ldrb	r2, [r7, #21]
 80034b6:	8b7b      	ldrh	r3, [r7, #26]
 80034b8:	fa02 f303 	lsl.w	r3, r2, r3
 80034bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00d      	beq.n	80034e0 <disHanFont+0x74>
        {
          lcdDrawPixel(x + index_x, y + i, textcolor);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	8afb      	ldrh	r3, [r7, #22]
 80034ca:	4413      	add	r3, r2
 80034cc:	b298      	uxth	r0, r3
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	8bfb      	ldrh	r3, [r7, #30]
 80034d4:	4413      	add	r3, r2
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	887a      	ldrh	r2, [r7, #2]
 80034da:	4619      	mov	r1, r3
 80034dc:	f7ff fd12 	bl	8002f04 <lcdDrawPixel>
        }
        index_x++;
 80034e0:	8afb      	ldrh	r3, [r7, #22]
 80034e2:	3301      	adds	r3, #1
 80034e4:	82fb      	strh	r3, [r7, #22]
      for( Loop=0; Loop<8; Loop++ )
 80034e6:	8b7b      	ldrh	r3, [r7, #26]
 80034e8:	3301      	adds	r3, #1
 80034ea:	837b      	strh	r3, [r7, #26]
 80034ec:	8b7b      	ldrh	r3, [r7, #26]
 80034ee:	2b07      	cmp	r3, #7
 80034f0:	d9e0      	bls.n	80034b4 <disHanFont+0x48>
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 80034f2:	8bbb      	ldrh	r3, [r7, #28]
 80034f4:	3301      	adds	r3, #1
 80034f6:	83bb      	strh	r3, [r7, #28]
 80034f8:	8bba      	ldrh	r2, [r7, #28]
 80034fa:	8b3b      	ldrh	r3, [r7, #24]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d3cc      	bcc.n	800349a <disHanFont+0x2e>
  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 8003500:	8bfb      	ldrh	r3, [r7, #30]
 8003502:	3301      	adds	r3, #1
 8003504:	83fb      	strh	r3, [r7, #30]
 8003506:	8bfb      	ldrh	r3, [r7, #30]
 8003508:	2b0f      	cmp	r3, #15
 800350a:	d9c1      	bls.n	8003490 <disHanFont+0x24>
      }
    }
  }
}
 800350c:	bf00      	nop
 800350e:	3720      	adds	r7, #32
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <disEngFont>:

void disEngFont(int x, int y, char ch, lcd_font_t *font, uint16_t textcolor)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b088      	sub	sp, #32
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	603b      	str	r3, [r7, #0]
 8003520:	4613      	mov	r3, r2
 8003522:	71fb      	strb	r3, [r7, #7]
  uint32_t i, b, j;


  // We gaan door het font
  for (i = 0; i < font->height; i++)
 8003524:	2300      	movs	r3, #0
 8003526:	61fb      	str	r3, [r7, #28]
 8003528:	e035      	b.n	8003596 <disEngFont+0x82>
  {
    b = font->data[(ch - 32) * font->height + i];
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	685a      	ldr	r2, [r3, #4]
 800352e:	79fb      	ldrb	r3, [r7, #7]
 8003530:	3b20      	subs	r3, #32
 8003532:	6839      	ldr	r1, [r7, #0]
 8003534:	7849      	ldrb	r1, [r1, #1]
 8003536:	fb01 f303 	mul.w	r3, r1, r3
 800353a:	4619      	mov	r1, r3
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	440b      	add	r3, r1
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	4413      	add	r3, r2
 8003544:	881b      	ldrh	r3, [r3, #0]
 8003546:	617b      	str	r3, [r7, #20]
    for (j = 0; j < font->width; j++)
 8003548:	2300      	movs	r3, #0
 800354a:	61bb      	str	r3, [r7, #24]
 800354c:	e01a      	b.n	8003584 <disEngFont+0x70>
    {
      if ((b << j) & 0x8000)
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	fa02 f303 	lsl.w	r3, r2, r3
 8003556:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00f      	beq.n	800357e <disEngFont+0x6a>
      {
        lcdDrawPixel(x + j, (y + i), textcolor);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	b29a      	uxth	r2, r3
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	b29b      	uxth	r3, r3
 8003566:	4413      	add	r3, r2
 8003568:	b298      	uxth	r0, r3
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	b29a      	uxth	r2, r3
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	b29b      	uxth	r3, r3
 8003572:	4413      	add	r3, r2
 8003574:	b29b      	uxth	r3, r3
 8003576:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003578:	4619      	mov	r1, r3
 800357a:	f7ff fcc3 	bl	8002f04 <lcdDrawPixel>
    for (j = 0; j < font->width; j++)
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	3301      	adds	r3, #1
 8003582:	61bb      	str	r3, [r7, #24]
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	461a      	mov	r2, r3
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	4293      	cmp	r3, r2
 800358e:	d3de      	bcc.n	800354e <disEngFont+0x3a>
  for (i = 0; i < font->height; i++)
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	3301      	adds	r3, #1
 8003594:	61fb      	str	r3, [r7, #28]
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	785b      	ldrb	r3, [r3, #1]
 800359a:	461a      	mov	r2, r3
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	4293      	cmp	r3, r2
 80035a0:	d3c3      	bcc.n	800352a <disEngFont+0x16>
      }
    }
  }
}
 80035a2:	bf00      	nop
 80035a4:	3720      	adds	r7, #32
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
	...

080035ac <lcdSetFont>:

void lcdSetFont(LcdFont font)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	4603      	mov	r3, r0
 80035b4:	71fb      	strb	r3, [r7, #7]
  lcd_font = font;
 80035b6:	4a04      	ldr	r2, [pc, #16]	; (80035c8 <lcdSetFont+0x1c>)
 80035b8:	79fb      	ldrb	r3, [r7, #7]
 80035ba:	7013      	strb	r3, [r2, #0]
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr
 80035c8:	2000001d 	.word	0x2000001d

080035cc <cliLcd>:
  return lcd_font;
}

#ifdef _USE_HW_CLI
void cliLcd(cli_args_t *args)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b086      	sub	sp, #24
 80035d0:	af02      	add	r7, sp, #8
 80035d2:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80035d4:	2300      	movs	r3, #0
 80035d6:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "test") == true)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	881b      	ldrh	r3, [r3, #0]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d163      	bne.n	80036a8 <cliLcd+0xdc>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	4937      	ldr	r1, [pc, #220]	; (80036c4 <cliLcd+0xf8>)
 80035e6:	2000      	movs	r0, #0
 80035e8:	4798      	blx	r3
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d05b      	beq.n	80036a8 <cliLcd+0xdc>
  {
    lcdSetFont(LCD_FONT_HAN);
 80035f0:	2003      	movs	r0, #3
 80035f2:	f7ff ffdb 	bl	80035ac <lcdSetFont>

    while(cliKeepLoop())
 80035f6:	e04b      	b.n	8003690 <cliLcd+0xc4>
    {
      if (lcdDrawAvailable() == true)
 80035f8:	f7ff fcb6 	bl	8002f68 <lcdDrawAvailable>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d046      	beq.n	8003690 <cliLcd+0xc4>
      {
        lcdClearBuffer(black);
 8003602:	2000      	movs	r0, #0
 8003604:	f7ff fc8a 	bl	8002f1c <lcdClearBuffer>

        lcdPrintf(25,16*0, green, "[LCD 테스트]");
 8003608:	4b2f      	ldr	r3, [pc, #188]	; (80036c8 <cliLcd+0xfc>)
 800360a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800360e:	2100      	movs	r1, #0
 8003610:	2019      	movs	r0, #25
 8003612:	f7ff fe37 	bl	8003284 <lcdPrintf>

        lcdPrintf(0,16*1, white, "%d fps", lcdGetFps());
 8003616:	f7ff fc8f 	bl	8002f38 <lcdGetFps>
 800361a:	4603      	mov	r3, r0
 800361c:	9300      	str	r3, [sp, #0]
 800361e:	4b2b      	ldr	r3, [pc, #172]	; (80036cc <cliLcd+0x100>)
 8003620:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003624:	2110      	movs	r1, #16
 8003626:	2000      	movs	r0, #0
 8003628:	f7ff fe2c 	bl	8003284 <lcdPrintf>
        lcdPrintf(0,16*2, white, "%d ms" , lcdGetFpsTime());
 800362c:	f7ff fc90 	bl	8002f50 <lcdGetFpsTime>
 8003630:	4603      	mov	r3, r0
 8003632:	9300      	str	r3, [sp, #0]
 8003634:	4b26      	ldr	r3, [pc, #152]	; (80036d0 <cliLcd+0x104>)
 8003636:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800363a:	2120      	movs	r1, #32
 800363c:	2000      	movs	r0, #0
 800363e:	f7ff fe21 	bl	8003284 <lcdPrintf>
        lcdPrintf(0,16*3, white, "%d ms" , millis());
 8003642:	f7fd fdb6 	bl	80011b2 <millis>
 8003646:	4603      	mov	r3, r0
 8003648:	9300      	str	r3, [sp, #0]
 800364a:	4b21      	ldr	r3, [pc, #132]	; (80036d0 <cliLcd+0x104>)
 800364c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003650:	2130      	movs	r1, #48	; 0x30
 8003652:	2000      	movs	r0, #0
 8003654:	f7ff fe16 	bl	8003284 <lcdPrintf>

        lcdDrawFillRect( 0, 70, 10, 10, red);
 8003658:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800365c:	9300      	str	r3, [sp, #0]
 800365e:	230a      	movs	r3, #10
 8003660:	220a      	movs	r2, #10
 8003662:	2146      	movs	r1, #70	; 0x46
 8003664:	2000      	movs	r0, #0
 8003666:	f7ff fddf 	bl	8003228 <lcdDrawFillRect>
        lcdDrawFillRect(10, 70, 10, 10, green);
 800366a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800366e:	9300      	str	r3, [sp, #0]
 8003670:	230a      	movs	r3, #10
 8003672:	220a      	movs	r2, #10
 8003674:	2146      	movs	r1, #70	; 0x46
 8003676:	200a      	movs	r0, #10
 8003678:	f7ff fdd6 	bl	8003228 <lcdDrawFillRect>
        lcdDrawFillRect(20, 70, 10, 10, blue);
 800367c:	231f      	movs	r3, #31
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	230a      	movs	r3, #10
 8003682:	220a      	movs	r2, #10
 8003684:	2146      	movs	r1, #70	; 0x46
 8003686:	2014      	movs	r0, #20
 8003688:	f7ff fdce 	bl	8003228 <lcdDrawFillRect>

        lcdRequestDraw();
 800368c:	f7ff fc82 	bl	8002f94 <lcdRequestDraw>
    while(cliKeepLoop())
 8003690:	f7fe fec6 	bl	8002420 <cliKeepLoop>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1ae      	bne.n	80035f8 <cliLcd+0x2c>
      }
    }

    lcdClearBuffer(black);
 800369a:	2000      	movs	r0, #0
 800369c:	f7ff fc3e 	bl	8002f1c <lcdClearBuffer>
    lcdUpdateDraw();
 80036a0:	f7ff fcb0 	bl	8003004 <lcdUpdateDraw>

    ret = true;
 80036a4:	2301      	movs	r3, #1
 80036a6:	73fb      	strb	r3, [r7, #15]
  }

  if (ret != true)
 80036a8:	7bfb      	ldrb	r3, [r7, #15]
 80036aa:	f083 0301 	eor.w	r3, r3, #1
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d002      	beq.n	80036ba <cliLcd+0xee>
  {
    cliPrintf("lcd test\n");
 80036b4:	4807      	ldr	r0, [pc, #28]	; (80036d4 <cliLcd+0x108>)
 80036b6:	f7fe fdb9 	bl	800222c <cliPrintf>
  }
}
 80036ba:	bf00      	nop
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	0800cd40 	.word	0x0800cd40
 80036c8:	0800cd48 	.word	0x0800cd48
 80036cc:	0800cd58 	.word	0x0800cd58
 80036d0:	0800cd60 	.word	0x0800cd60
 80036d4:	0800cd68 	.word	0x0800cd68

080036d8 <ledInit>:
static void cliLed(cli_args_t *args);
#endif


bool ledInit(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b088      	sub	sp, #32
 80036dc:	af00      	add	r7, sp, #0
  bool ret = true;
 80036de:	2301      	movs	r3, #1
 80036e0:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036e2:	1d3b      	adds	r3, r7, #4
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]
 80036e8:	605a      	str	r2, [r3, #4]
 80036ea:	609a      	str	r2, [r3, #8]
 80036ec:	60da      	str	r2, [r3, #12]
 80036ee:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036f0:	2300      	movs	r3, #0
 80036f2:	603b      	str	r3, [r7, #0]
 80036f4:	4b1b      	ldr	r3, [pc, #108]	; (8003764 <ledInit+0x8c>)
 80036f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f8:	4a1a      	ldr	r2, [pc, #104]	; (8003764 <ledInit+0x8c>)
 80036fa:	f043 0304 	orr.w	r3, r3, #4
 80036fe:	6313      	str	r3, [r2, #48]	; 0x30
 8003700:	4b18      	ldr	r3, [pc, #96]	; (8003764 <ledInit+0x8c>)
 8003702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003704:	f003 0304 	and.w	r3, r3, #4
 8003708:	603b      	str	r3, [r7, #0]
 800370a:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800370c:	2301      	movs	r3, #1
 800370e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003710:	2300      	movs	r3, #0
 8003712:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003714:	2300      	movs	r3, #0
 8003716:	613b      	str	r3, [r7, #16]

  for (int i=0; i<LED_MAX_CH; i++)
 8003718:	2300      	movs	r3, #0
 800371a:	61fb      	str	r3, [r7, #28]
 800371c:	e016      	b.n	800374c <ledInit+0x74>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 800371e:	4a12      	ldr	r2, [pc, #72]	; (8003768 <ledInit+0x90>)
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	00db      	lsls	r3, r3, #3
 8003724:	4413      	add	r3, r2
 8003726:	889b      	ldrh	r3, [r3, #4]
 8003728:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 800372a:	4a0f      	ldr	r2, [pc, #60]	; (8003768 <ledInit+0x90>)
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003732:	1d3a      	adds	r2, r7, #4
 8003734:	4611      	mov	r1, r2
 8003736:	4618      	mov	r0, r3
 8003738:	f003 fbbc 	bl	8006eb4 <HAL_GPIO_Init>

    ledOff(i);
 800373c:	69fb      	ldr	r3, [r7, #28]
 800373e:	b2db      	uxtb	r3, r3
 8003740:	4618      	mov	r0, r3
 8003742:	f000 f837 	bl	80037b4 <ledOff>
  for (int i=0; i<LED_MAX_CH; i++)
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	3301      	adds	r3, #1
 800374a:	61fb      	str	r3, [r7, #28]
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	2b00      	cmp	r3, #0
 8003750:	dde5      	ble.n	800371e <ledInit+0x46>
  }

#ifdef _USE_HW_CLI
  cliAdd("led", cliLed);
 8003752:	4906      	ldr	r1, [pc, #24]	; (800376c <ledInit+0x94>)
 8003754:	4806      	ldr	r0, [pc, #24]	; (8003770 <ledInit+0x98>)
 8003756:	f7fe fe79 	bl	800244c <cliAdd>
#endif

  return ret;
 800375a:	7efb      	ldrb	r3, [r7, #27]
}
 800375c:	4618      	mov	r0, r3
 800375e:	3720      	adds	r7, #32
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40023800 	.word	0x40023800
 8003768:	20000030 	.word	0x20000030
 800376c:	0800382d 	.word	0x0800382d
 8003770:	0800cc38 	.word	0x0800cc38

08003774 <ledOn>:

void ledOn(uint8_t ch)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	4603      	mov	r3, r0
 800377c:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 800377e:	79fb      	ldrb	r3, [r7, #7]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d111      	bne.n	80037a8 <ledOn+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
 8003784:	79fb      	ldrb	r3, [r7, #7]
 8003786:	4a0a      	ldr	r2, [pc, #40]	; (80037b0 <ledOn+0x3c>)
 8003788:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800378c:	79fb      	ldrb	r3, [r7, #7]
 800378e:	4a08      	ldr	r2, [pc, #32]	; (80037b0 <ledOn+0x3c>)
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	4413      	add	r3, r2
 8003794:	8899      	ldrh	r1, [r3, #4]
 8003796:	79fb      	ldrb	r3, [r7, #7]
 8003798:	4a05      	ldr	r2, [pc, #20]	; (80037b0 <ledOn+0x3c>)
 800379a:	00db      	lsls	r3, r3, #3
 800379c:	4413      	add	r3, r2
 800379e:	799b      	ldrb	r3, [r3, #6]
 80037a0:	461a      	mov	r2, r3
 80037a2:	f003 fe03 	bl	80073ac <HAL_GPIO_WritePin>
 80037a6:	e000      	b.n	80037aa <ledOn+0x36>
  if (ch >= LED_MAX_CH) return;
 80037a8:	bf00      	nop
}
 80037aa:	3708      	adds	r7, #8
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	20000030 	.word	0x20000030

080037b4 <ledOff>:

void ledOff(uint8_t ch)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	4603      	mov	r3, r0
 80037bc:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 80037be:	79fb      	ldrb	r3, [r7, #7]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d111      	bne.n	80037e8 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 80037c4:	79fb      	ldrb	r3, [r7, #7]
 80037c6:	4a0a      	ldr	r2, [pc, #40]	; (80037f0 <ledOff+0x3c>)
 80037c8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80037cc:	79fb      	ldrb	r3, [r7, #7]
 80037ce:	4a08      	ldr	r2, [pc, #32]	; (80037f0 <ledOff+0x3c>)
 80037d0:	00db      	lsls	r3, r3, #3
 80037d2:	4413      	add	r3, r2
 80037d4:	8899      	ldrh	r1, [r3, #4]
 80037d6:	79fb      	ldrb	r3, [r7, #7]
 80037d8:	4a05      	ldr	r2, [pc, #20]	; (80037f0 <ledOff+0x3c>)
 80037da:	00db      	lsls	r3, r3, #3
 80037dc:	4413      	add	r3, r2
 80037de:	79db      	ldrb	r3, [r3, #7]
 80037e0:	461a      	mov	r2, r3
 80037e2:	f003 fde3 	bl	80073ac <HAL_GPIO_WritePin>
 80037e6:	e000      	b.n	80037ea <ledOff+0x36>
  if (ch >= LED_MAX_CH) return;
 80037e8:	bf00      	nop
}
 80037ea:	3708      	adds	r7, #8
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	20000030 	.word	0x20000030

080037f4 <ledToggle>:

void ledToggle(uint8_t ch)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	4603      	mov	r3, r0
 80037fc:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 80037fe:	79fb      	ldrb	r3, [r7, #7]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d10c      	bne.n	800381e <ledToggle+0x2a>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8003804:	79fb      	ldrb	r3, [r7, #7]
 8003806:	4a08      	ldr	r2, [pc, #32]	; (8003828 <ledToggle+0x34>)
 8003808:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800380c:	79fb      	ldrb	r3, [r7, #7]
 800380e:	4a06      	ldr	r2, [pc, #24]	; (8003828 <ledToggle+0x34>)
 8003810:	00db      	lsls	r3, r3, #3
 8003812:	4413      	add	r3, r2
 8003814:	889b      	ldrh	r3, [r3, #4]
 8003816:	4619      	mov	r1, r3
 8003818:	f003 fde1 	bl	80073de <HAL_GPIO_TogglePin>
 800381c:	e000      	b.n	8003820 <ledToggle+0x2c>
  if (ch >= LED_MAX_CH) return;
 800381e:	bf00      	nop
}
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	20000030 	.word	0x20000030

0800382c <cliLed>:


#ifdef _USE_HW_CLI

void cliLed(cli_args_t *args)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8003834:	2300      	movs	r3, #0
 8003836:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 3 && args->isStr(0, "toggle") == true)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	881b      	ldrh	r3, [r3, #0]
 800383c:	2b03      	cmp	r3, #3
 800383e:	d133      	bne.n	80038a8 <cliLed+0x7c>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	695b      	ldr	r3, [r3, #20]
 8003844:	491f      	ldr	r1, [pc, #124]	; (80038c4 <cliLed+0x98>)
 8003846:	2000      	movs	r0, #0
 8003848:	4798      	blx	r3
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d02b      	beq.n	80038a8 <cliLed+0x7c>
  {
    uint8_t  led_ch;
    uint32_t toggle_time;
    uint32_t pre_time;

    led_ch      = (uint8_t)args->getData(1);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	2001      	movs	r0, #1
 8003856:	4798      	blx	r3
 8003858:	4603      	mov	r3, r0
 800385a:	75bb      	strb	r3, [r7, #22]
    toggle_time = (uint32_t)args->getData(2);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	2002      	movs	r0, #2
 8003862:	4798      	blx	r3
 8003864:	4603      	mov	r3, r0
 8003866:	60fb      	str	r3, [r7, #12]

    if (led_ch > 0)
 8003868:	7dbb      	ldrb	r3, [r7, #22]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d002      	beq.n	8003874 <cliLed+0x48>
    {
      led_ch--;
 800386e:	7dbb      	ldrb	r3, [r7, #22]
 8003870:	3b01      	subs	r3, #1
 8003872:	75bb      	strb	r3, [r7, #22]
    }

    pre_time = millis();
 8003874:	f7fd fc9d 	bl	80011b2 <millis>
 8003878:	6138      	str	r0, [r7, #16]
    while(cliKeepLoop())
 800387a:	e00e      	b.n	800389a <cliLed+0x6e>
    {
      if (millis()-pre_time >= toggle_time)
 800387c:	f7fd fc99 	bl	80011b2 <millis>
 8003880:	4602      	mov	r2, r0
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	429a      	cmp	r2, r3
 800388a:	d806      	bhi.n	800389a <cliLed+0x6e>
      {
        pre_time = millis();
 800388c:	f7fd fc91 	bl	80011b2 <millis>
 8003890:	6138      	str	r0, [r7, #16]
        ledToggle(led_ch);
 8003892:	7dbb      	ldrb	r3, [r7, #22]
 8003894:	4618      	mov	r0, r3
 8003896:	f7ff ffad 	bl	80037f4 <ledToggle>
    while(cliKeepLoop())
 800389a:	f7fe fdc1 	bl	8002420 <cliKeepLoop>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1eb      	bne.n	800387c <cliLed+0x50>
      }
    }

    ret = true;
 80038a4:	2301      	movs	r3, #1
 80038a6:	75fb      	strb	r3, [r7, #23]
  }


  if (ret != true)
 80038a8:	7dfb      	ldrb	r3, [r7, #23]
 80038aa:	f083 0301 	eor.w	r3, r3, #1
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d003      	beq.n	80038bc <cliLed+0x90>
  {
    cliPrintf("led toggle ch[1~%d] time_ms\n", LED_MAX_CH);
 80038b4:	2101      	movs	r1, #1
 80038b6:	4804      	ldr	r0, [pc, #16]	; (80038c8 <cliLed+0x9c>)
 80038b8:	f7fe fcb8 	bl	800222c <cliPrintf>
  }
}
 80038bc:	bf00      	nop
 80038be:	3718      	adds	r7, #24
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	0800cc3c 	.word	0x0800cc3c
 80038c8:	0800cc44 	.word	0x0800cc44

080038cc <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 80038d4:	4b0c      	ldr	r3, [pc, #48]	; (8003908 <DWT_Delay_us+0x3c>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80038da:	f004 f9a3 	bl	8007c24 <HAL_RCC_GetHCLKFreq>
 80038de:	4602      	mov	r2, r0
 80038e0:	4b0a      	ldr	r3, [pc, #40]	; (800390c <DWT_Delay_us+0x40>)
 80038e2:	fba3 2302 	umull	r2, r3, r3, r2
 80038e6:	0c9b      	lsrs	r3, r3, #18
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	fb02 f303 	mul.w	r3, r2, r3
 80038ee:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 80038f0:	bf00      	nop
 80038f2:	4b05      	ldr	r3, [pc, #20]	; (8003908 <DWT_Delay_us+0x3c>)
 80038f4:	685a      	ldr	r2, [r3, #4]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	1ad2      	subs	r2, r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d3f8      	bcc.n	80038f2 <DWT_Delay_us+0x26>
}
 8003900:	bf00      	nop
 8003902:	3710      	adds	r7, #16
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	e0001000 	.word	0xe0001000
 800390c:	431bde83 	.word	0x431bde83

08003910 <ONEWIRE_LOW>:
#include "user_delay.h"
#include "gpio.h"


void ONEWIRE_LOW(OneWire_t *gp)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin<<16;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	889b      	ldrh	r3, [r3, #4]
 800391c:	041a      	lsls	r2, r3, #16
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	619a      	str	r2, [r3, #24]
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <ONEWIRE_HIGH>:
void ONEWIRE_HIGH(OneWire_t *gp)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	889a      	ldrh	r2, [r3, #4]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	619a      	str	r2, [r3, #24]
}
 8003942:	bf00      	nop
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr

0800394e <ONEWIRE_INPUT>:
void ONEWIRE_INPUT(OneWire_t *gp)
{
 800394e:	b580      	push	{r7, lr}
 8003950:	b088      	sub	sp, #32
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_INPUT;
 8003956:	2300      	movs	r3, #0
 8003958:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 800395a:	2300      	movs	r3, #0
 800395c:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 800395e:	2302      	movs	r3, #2
 8003960:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	889b      	ldrh	r3, [r3, #4]
 8003966:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f107 020c 	add.w	r2, r7, #12
 8003970:	4611      	mov	r1, r2
 8003972:	4618      	mov	r0, r3
 8003974:	f003 fa9e 	bl	8006eb4 <HAL_GPIO_Init>
}
 8003978:	bf00      	nop
 800397a:	3720      	adds	r7, #32
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <ONEWIRE_OUTPUT>:
void ONEWIRE_OUTPUT(OneWire_t *gp)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b088      	sub	sp, #32
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_OUTPUT_OD;
 8003988:	2311      	movs	r3, #17
 800398a:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 800398c:	2300      	movs	r3, #0
 800398e:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 8003990:	2302      	movs	r3, #2
 8003992:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	889b      	ldrh	r3, [r3, #4]
 8003998:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f107 020c 	add.w	r2, r7, #12
 80039a2:	4611      	mov	r1, r2
 80039a4:	4618      	mov	r0, r3
 80039a6:	f003 fa85 	bl	8006eb4 <HAL_GPIO_Init>

}
 80039aa:	bf00      	nop
 80039ac:	3720      	adds	r7, #32
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <OneWire_Init>:
void OneWire_Init(OneWire_t* OneWireStruct, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039b2:	b580      	push	{r7, lr}
 80039b4:	b084      	sub	sp, #16
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	60f8      	str	r0, [r7, #12]
 80039ba:	60b9      	str	r1, [r7, #8]
 80039bc:	4613      	mov	r3, r2
 80039be:	80fb      	strh	r3, [r7, #6]
	OneWireStruct->GPIOx = GPIOx;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	68ba      	ldr	r2, [r7, #8]
 80039c4:	601a      	str	r2, [r3, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	88fa      	ldrh	r2, [r7, #6]
 80039ca:	809a      	strh	r2, [r3, #4]
	ONEWIRE_OUTPUT(OneWireStruct);
 80039cc:	68f8      	ldr	r0, [r7, #12]
 80039ce:	f7ff ffd7 	bl	8003980 <ONEWIRE_OUTPUT>
	ONEWIRE_HIGH(OneWireStruct);
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f7ff ffac 	bl	8003930 <ONEWIRE_HIGH>
	DWT_Delay_us(1000);
 80039d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80039dc:	f7ff ff76 	bl	80038cc <DWT_Delay_us>
	ONEWIRE_LOW(OneWireStruct);
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f7ff ff95 	bl	8003910 <ONEWIRE_LOW>
	DWT_Delay_us(1000);
 80039e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80039ea:	f7ff ff6f 	bl	80038cc <DWT_Delay_us>
	ONEWIRE_HIGH(OneWireStruct);
 80039ee:	68f8      	ldr	r0, [r7, #12]
 80039f0:	f7ff ff9e 	bl	8003930 <ONEWIRE_HIGH>
	DWT_Delay_us(2000);
 80039f4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80039f8:	f7ff ff68 	bl	80038cc <DWT_Delay_us>
}
 80039fc:	bf00      	nop
 80039fe:	3710      	adds	r7, #16
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <OneWire_Reset>:

inline uint8_t OneWire_Reset(OneWire_t* OneWireStruct)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
	uint8_t i;

	/* Line low, and wait 480us */
	ONEWIRE_LOW(OneWireStruct);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f7ff ff7f 	bl	8003910 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7ff ffb4 	bl	8003980 <ONEWIRE_OUTPUT>
	DWT_Delay_us(480);
 8003a18:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8003a1c:	f7ff ff56 	bl	80038cc <DWT_Delay_us>
	DWT_Delay_us(20);
 8003a20:	2014      	movs	r0, #20
 8003a22:	f7ff ff53 	bl	80038cc <DWT_Delay_us>
	/* Release line and wait for 70us */
	ONEWIRE_INPUT(OneWireStruct);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f7ff ff91 	bl	800394e <ONEWIRE_INPUT>
	DWT_Delay_us(70);
 8003a2c:	2046      	movs	r0, #70	; 0x46
 8003a2e:	f7ff ff4d 	bl	80038cc <DWT_Delay_us>
	/* Check bit value */
	i = HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	889b      	ldrh	r3, [r3, #4]
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	4610      	mov	r0, r2
 8003a3e:	f003 fc9d 	bl	800737c <HAL_GPIO_ReadPin>
 8003a42:	4603      	mov	r3, r0
 8003a44:	73fb      	strb	r3, [r7, #15]

	/* Delay for 410 us */
	DWT_Delay_us(410);
 8003a46:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8003a4a:	f7ff ff3f 	bl	80038cc <DWT_Delay_us>
	/* Return value of presence pulse, 0 = OK, 1 = ERROR */
	return i;
 8003a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <OneWire_WriteBit>:

inline void OneWire_WriteBit(OneWire_t* OneWireStruct, uint8_t bit)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	460b      	mov	r3, r1
 8003a62:	70fb      	strb	r3, [r7, #3]
	if (bit)
 8003a64:	78fb      	ldrb	r3, [r7, #3]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d012      	beq.n	8003a90 <OneWire_WriteBit+0x38>
	{
		/* Set line low */
		ONEWIRE_LOW(OneWireStruct);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f7ff ff50 	bl	8003910 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f7ff ff85 	bl	8003980 <ONEWIRE_OUTPUT>
		DWT_Delay_us(10);
 8003a76:	200a      	movs	r0, #10
 8003a78:	f7ff ff28 	bl	80038cc <DWT_Delay_us>

		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f7ff ff66 	bl	800394e <ONEWIRE_INPUT>

		/* Wait for 55 us and release the line */
		DWT_Delay_us(55);
 8003a82:	2037      	movs	r0, #55	; 0x37
 8003a84:	f7ff ff22 	bl	80038cc <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f7ff ff60 	bl	800394e <ONEWIRE_INPUT>
		/* Wait for 5 us and release the line */
		DWT_Delay_us(5);
		ONEWIRE_INPUT(OneWireStruct);
	}

}
 8003a8e:	e011      	b.n	8003ab4 <OneWire_WriteBit+0x5c>
		ONEWIRE_LOW(OneWireStruct);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f7ff ff3d 	bl	8003910 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7ff ff72 	bl	8003980 <ONEWIRE_OUTPUT>
		DWT_Delay_us(65);
 8003a9c:	2041      	movs	r0, #65	; 0x41
 8003a9e:	f7ff ff15 	bl	80038cc <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f7ff ff53 	bl	800394e <ONEWIRE_INPUT>
		DWT_Delay_us(5);
 8003aa8:	2005      	movs	r0, #5
 8003aaa:	f7ff ff0f 	bl	80038cc <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f7ff ff4d 	bl	800394e <ONEWIRE_INPUT>
}
 8003ab4:	bf00      	nop
 8003ab6:	3708      	adds	r7, #8
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <OneWire_ReadBit>:

inline uint8_t OneWire_ReadBit(OneWire_t* OneWireStruct)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	73fb      	strb	r3, [r7, #15]

	/* Line low */
	ONEWIRE_LOW(OneWireStruct);
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f7ff ff21 	bl	8003910 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f7ff ff56 	bl	8003980 <ONEWIRE_OUTPUT>
	DWT_Delay_us(2);
 8003ad4:	2002      	movs	r0, #2
 8003ad6:	f7ff fef9 	bl	80038cc <DWT_Delay_us>

	/* Release line */
	ONEWIRE_INPUT(OneWireStruct);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f7ff ff37 	bl	800394e <ONEWIRE_INPUT>
	DWT_Delay_us(10);
 8003ae0:	200a      	movs	r0, #10
 8003ae2:	f7ff fef3 	bl	80038cc <DWT_Delay_us>

	/* Read line value */
	if (HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	889b      	ldrh	r3, [r3, #4]
 8003aee:	4619      	mov	r1, r3
 8003af0:	4610      	mov	r0, r2
 8003af2:	f003 fc43 	bl	800737c <HAL_GPIO_ReadPin>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d001      	beq.n	8003b00 <OneWire_ReadBit+0x44>
		/* Bit is HIGH */
		bit = 1;
 8003afc:	2301      	movs	r3, #1
 8003afe:	73fb      	strb	r3, [r7, #15]
	}

	/* Wait 50us to complete 60us period */
	DWT_Delay_us(50);
 8003b00:	2032      	movs	r0, #50	; 0x32
 8003b02:	f7ff fee3 	bl	80038cc <DWT_Delay_us>

	/* Return bit value */
	return bit;
 8003b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* OneWireStruct, uint8_t byte) {
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 8003b1c:	2308      	movs	r3, #8
 8003b1e:	73fb      	strb	r3, [r7, #15]
	/* Write 8 bits */
	while (i--) {
 8003b20:	e00a      	b.n	8003b38 <OneWire_WriteByte+0x28>
		/* LSB bit is first */
		OneWire_WriteBit(OneWireStruct, byte & 0x01);
 8003b22:	78fb      	ldrb	r3, [r7, #3]
 8003b24:	f003 0301 	and.w	r3, r3, #1
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f7ff ff93 	bl	8003a58 <OneWire_WriteBit>
		byte >>= 1;
 8003b32:	78fb      	ldrb	r3, [r7, #3]
 8003b34:	085b      	lsrs	r3, r3, #1
 8003b36:	70fb      	strb	r3, [r7, #3]
	while (i--) {
 8003b38:	7bfb      	ldrb	r3, [r7, #15]
 8003b3a:	1e5a      	subs	r2, r3, #1
 8003b3c:	73fa      	strb	r2, [r7, #15]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1ef      	bne.n	8003b22 <OneWire_WriteByte+0x12>
	}
}
 8003b42:	bf00      	nop
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* OneWireStruct) {
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	b084      	sub	sp, #16
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8003b52:	2308      	movs	r3, #8
 8003b54:	73fb      	strb	r3, [r7, #15]
 8003b56:	2300      	movs	r3, #0
 8003b58:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8003b5a:	e00d      	b.n	8003b78 <OneWire_ReadByte+0x2e>
		byte >>= 1;
 8003b5c:	7bbb      	ldrb	r3, [r7, #14]
 8003b5e:	085b      	lsrs	r3, r3, #1
 8003b60:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(OneWireStruct) << 7);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f7ff ffaa 	bl	8003abc <OneWire_ReadBit>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	01db      	lsls	r3, r3, #7
 8003b6c:	b25a      	sxtb	r2, r3
 8003b6e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	b25b      	sxtb	r3, r3
 8003b76:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8003b78:	7bfb      	ldrb	r3, [r7, #15]
 8003b7a:	1e5a      	subs	r2, r3, #1
 8003b7c:	73fa      	strb	r2, [r7, #15]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1ec      	bne.n	8003b5c <OneWire_ReadByte+0x12>
	}

	return byte;
 8003b82:	7bbb      	ldrb	r3, [r7, #14]
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3710      	adds	r7, #16
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <OneWire_First>:

uint8_t OneWire_First(OneWire_t* OneWireStruct) {
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
	/* Reset search values */
	OneWire_ResetSearch(OneWireStruct);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f000 f816 	bl	8003bc6 <OneWire_ResetSearch>

	/* Start with searching */
	return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8003b9a:	21f0      	movs	r1, #240	; 0xf0
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f000 f825 	bl	8003bec <OneWire_Search>
 8003ba2:	4603      	mov	r3, r0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <OneWire_Next>:

uint8_t OneWire_Next(OneWire_t* OneWireStruct) {
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8003bb4:	21f0      	movs	r1, #240	; 0xf0
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f000 f818 	bl	8003bec <OneWire_Search>
 8003bbc:	4603      	mov	r3, r0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3708      	adds	r7, #8
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <OneWire_ResetSearch>:

void OneWire_ResetSearch(OneWire_t* OneWireStruct) {
 8003bc6:	b480      	push	{r7}
 8003bc8:	b083      	sub	sp, #12
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
	/* Reset the search state */
	OneWireStruct->LastDiscrepancy = 0;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	719a      	strb	r2, [r3, #6]
	OneWireStruct->LastDeviceFlag = 0;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	721a      	strb	r2, [r3, #8]
	OneWireStruct->LastFamilyDiscrepancy = 0;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	71da      	strb	r2, [r3, #7]
}
 8003be0:	bf00      	nop
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr

08003bec <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* OneWireStruct, uint8_t command) {
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	70fb      	strb	r3, [r7, #3]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	/* Initialize for search */
	id_bit_number = 1;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8003c00:	2300      	movs	r3, #0
 8003c02:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8003c04:	2301      	movs	r3, #1
 8003c06:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	733b      	strb	r3, [r7, #12]

	// if the last call was not the last one
	if (!OneWireStruct->LastDeviceFlag)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	7a1b      	ldrb	r3, [r3, #8]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f040 809a 	bne.w	8003d4a <OneWire_Search+0x15e>
	{
		// 1-Wire reset
		if (OneWire_Reset(OneWireStruct))
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f7ff fef4 	bl	8003a04 <OneWire_Reset>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00a      	beq.n	8003c38 <OneWire_Search+0x4c>
		{
			/* Reset the search */
			OneWireStruct->LastDiscrepancy = 0;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	719a      	strb	r2, [r3, #6]
			OneWireStruct->LastDeviceFlag = 0;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	721a      	strb	r2, [r3, #8]
			OneWireStruct->LastFamilyDiscrepancy = 0;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	71da      	strb	r2, [r3, #7]
			return 0;
 8003c34:	2300      	movs	r3, #0
 8003c36:	e09b      	b.n	8003d70 <OneWire_Search+0x184>
		}

		// issue the search command
		OneWire_WriteByte(OneWireStruct, command);
 8003c38:	78fb      	ldrb	r3, [r7, #3]
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f7ff ff67 	bl	8003b10 <OneWire_WriteByte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = OneWire_ReadBit(OneWireStruct);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f7ff ff3a 	bl	8003abc <OneWire_ReadBit>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(OneWireStruct);
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f7ff ff35 	bl	8003abc <OneWire_ReadBit>
 8003c52:	4603      	mov	r3, r0
 8003c54:	723b      	strb	r3, [r7, #8]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1)) {
 8003c56:	7a7b      	ldrb	r3, [r7, #9]
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d102      	bne.n	8003c62 <OneWire_Search+0x76>
 8003c5c:	7a3b      	ldrb	r3, [r7, #8]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d064      	beq.n	8003d2c <OneWire_Search+0x140>
				break;
			} else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit) {
 8003c62:	7a7a      	ldrb	r2, [r7, #9]
 8003c64:	7a3b      	ldrb	r3, [r7, #8]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d002      	beq.n	8003c70 <OneWire_Search+0x84>
					search_direction = id_bit;  // bit write value for search
 8003c6a:	7a7b      	ldrb	r3, [r7, #9]
 8003c6c:	72bb      	strb	r3, [r7, #10]
 8003c6e:	e026      	b.n	8003cbe <OneWire_Search+0xd2>
				} else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < OneWireStruct->LastDiscrepancy) {
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	799b      	ldrb	r3, [r3, #6]
 8003c74:	7bfa      	ldrb	r2, [r7, #15]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d20d      	bcs.n	8003c96 <OneWire_Search+0xaa>
						search_direction = ((OneWireStruct->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8003c7a:	7b7b      	ldrb	r3, [r7, #13]
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	4413      	add	r3, r2
 8003c80:	7a5a      	ldrb	r2, [r3, #9]
 8003c82:	7afb      	ldrb	r3, [r7, #11]
 8003c84:	4013      	ands	r3, r2
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	bf14      	ite	ne
 8003c8c:	2301      	movne	r3, #1
 8003c8e:	2300      	moveq	r3, #0
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	72bb      	strb	r3, [r7, #10]
 8003c94:	e008      	b.n	8003ca8 <OneWire_Search+0xbc>
					} else {
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number == OneWireStruct->LastDiscrepancy);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	799b      	ldrb	r3, [r3, #6]
 8003c9a:	7bfa      	ldrb	r2, [r7, #15]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	bf0c      	ite	eq
 8003ca0:	2301      	moveq	r3, #1
 8003ca2:	2300      	movne	r3, #0
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	72bb      	strb	r3, [r7, #10]
					}

					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 8003ca8:	7abb      	ldrb	r3, [r7, #10]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d107      	bne.n	8003cbe <OneWire_Search+0xd2>
						last_zero = id_bit_number;
 8003cae:	7bfb      	ldrb	r3, [r7, #15]
 8003cb0:	73bb      	strb	r3, [r7, #14]

						// check for Last discrepancy in family
						if (last_zero < 9) {
 8003cb2:	7bbb      	ldrb	r3, [r7, #14]
 8003cb4:	2b08      	cmp	r3, #8
 8003cb6:	d802      	bhi.n	8003cbe <OneWire_Search+0xd2>
							OneWireStruct->LastFamilyDiscrepancy = last_zero;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	7bba      	ldrb	r2, [r7, #14]
 8003cbc:	71da      	strb	r2, [r3, #7]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1) {
 8003cbe:	7abb      	ldrb	r3, [r7, #10]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d10c      	bne.n	8003cde <OneWire_Search+0xf2>
					OneWireStruct->ROM_NO[rom_byte_number] |= rom_byte_mask;
 8003cc4:	7b7b      	ldrb	r3, [r7, #13]
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	4413      	add	r3, r2
 8003cca:	7a59      	ldrb	r1, [r3, #9]
 8003ccc:	7b7b      	ldrb	r3, [r7, #13]
 8003cce:	7afa      	ldrb	r2, [r7, #11]
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	b2d1      	uxtb	r1, r2
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	460a      	mov	r2, r1
 8003cda:	725a      	strb	r2, [r3, #9]
 8003cdc:	e010      	b.n	8003d00 <OneWire_Search+0x114>
				} else {
					OneWireStruct->ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8003cde:	7b7b      	ldrb	r3, [r7, #13]
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	4413      	add	r3, r2
 8003ce4:	7a5b      	ldrb	r3, [r3, #9]
 8003ce6:	b25a      	sxtb	r2, r3
 8003ce8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003cec:	43db      	mvns	r3, r3
 8003cee:	b25b      	sxtb	r3, r3
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	b25a      	sxtb	r2, r3
 8003cf4:	7b7b      	ldrb	r3, [r7, #13]
 8003cf6:	b2d1      	uxtb	r1, r2
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	460a      	mov	r2, r1
 8003cfe:	725a      	strb	r2, [r3, #9]
				}

				// serial number search direction write bit
				OneWire_WriteBit(OneWireStruct, search_direction);
 8003d00:	7abb      	ldrb	r3, [r7, #10]
 8003d02:	4619      	mov	r1, r3
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f7ff fea7 	bl	8003a58 <OneWire_WriteBit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1;
 8003d10:	7afb      	ldrb	r3, [r7, #11]
 8003d12:	005b      	lsls	r3, r3, #1
 8003d14:	72fb      	strb	r3, [r7, #11]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8003d16:	7afb      	ldrb	r3, [r7, #11]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d104      	bne.n	8003d26 <OneWire_Search+0x13a>
					//docrc8(ROM_NO[rom_byte_number]);  // accumulate the CRC
					rom_byte_number++;
 8003d1c:	7b7b      	ldrb	r3, [r7, #13]
 8003d1e:	3301      	adds	r3, #1
 8003d20:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1;
 8003d22:	2301      	movs	r3, #1
 8003d24:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8003d26:	7b7b      	ldrb	r3, [r7, #13]
 8003d28:	2b07      	cmp	r3, #7
 8003d2a:	d98a      	bls.n	8003c42 <OneWire_Search+0x56>

		// if the search was successful then
		if (!(id_bit_number < 65)) {
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
 8003d2e:	2b40      	cmp	r3, #64	; 0x40
 8003d30:	d90b      	bls.n	8003d4a <OneWire_Search+0x15e>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			OneWireStruct->LastDiscrepancy = last_zero;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	7bba      	ldrb	r2, [r7, #14]
 8003d36:	719a      	strb	r2, [r3, #6]

			// check for last device
			if (OneWireStruct->LastDiscrepancy == 0) {
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	799b      	ldrb	r3, [r3, #6]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d102      	bne.n	8003d46 <OneWire_Search+0x15a>
				OneWireStruct->LastDeviceFlag = 1;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2201      	movs	r2, #1
 8003d44:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1;
 8003d46:	2301      	movs	r3, #1
 8003d48:	733b      	strb	r3, [r7, #12]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !OneWireStruct->ROM_NO[0]) {
 8003d4a:	7b3b      	ldrb	r3, [r7, #12]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d003      	beq.n	8003d58 <OneWire_Search+0x16c>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	7a5b      	ldrb	r3, [r3, #9]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10a      	bne.n	8003d6e <OneWire_Search+0x182>
		OneWireStruct->LastDiscrepancy = 0;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	719a      	strb	r2, [r3, #6]
		OneWireStruct->LastDeviceFlag = 0;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	721a      	strb	r2, [r3, #8]
		OneWireStruct->LastFamilyDiscrepancy = 0;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8003d6e:	7b3b      	ldrb	r3, [r7, #12]
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3710      	adds	r7, #16
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <OneWire_SelectWithPointer>:
	for (i = 0; i < 8; i++) {
		OneWire_WriteByte(OneWireStruct, *(addr + i));
	}
}

void OneWire_SelectWithPointer(OneWire_t* OneWireStruct, uint8_t *ROM) {
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 8003d82:	2155      	movs	r1, #85	; 0x55
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f7ff fec3 	bl	8003b10 <OneWire_WriteByte>

	for (i = 0; i < 8; i++) {
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	73fb      	strb	r3, [r7, #15]
 8003d8e:	e00a      	b.n	8003da6 <OneWire_SelectWithPointer+0x2e>
		OneWire_WriteByte(OneWireStruct, *(ROM + i));
 8003d90:	7bfb      	ldrb	r3, [r7, #15]
 8003d92:	683a      	ldr	r2, [r7, #0]
 8003d94:	4413      	add	r3, r2
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	4619      	mov	r1, r3
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f7ff feb8 	bl	8003b10 <OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 8003da0:	7bfb      	ldrb	r3, [r7, #15]
 8003da2:	3301      	adds	r3, #1
 8003da4:	73fb      	strb	r3, [r7, #15]
 8003da6:	7bfb      	ldrb	r3, [r7, #15]
 8003da8:	2b07      	cmp	r3, #7
 8003daa:	d9f1      	bls.n	8003d90 <OneWire_SelectWithPointer+0x18>
	}
}
 8003dac:	bf00      	nop
 8003dae:	3710      	adds	r7, #16
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <OneWire_GetFullROM>:

void OneWire_GetFullROM(OneWire_t* OneWireStruct, uint8_t *firstIndex) {
 8003db4:	b480      	push	{r7}
 8003db6:	b085      	sub	sp, #20
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	73fb      	strb	r3, [r7, #15]
 8003dc2:	e00a      	b.n	8003dda <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 8003dc4:	7bfa      	ldrb	r2, [r7, #15]
 8003dc6:	7bfb      	ldrb	r3, [r7, #15]
 8003dc8:	6839      	ldr	r1, [r7, #0]
 8003dca:	440b      	add	r3, r1
 8003dcc:	6879      	ldr	r1, [r7, #4]
 8003dce:	440a      	add	r2, r1
 8003dd0:	7a52      	ldrb	r2, [r2, #9]
 8003dd2:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8003dd4:	7bfb      	ldrb	r3, [r7, #15]
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	73fb      	strb	r3, [r7, #15]
 8003dda:	7bfb      	ldrb	r3, [r7, #15]
 8003ddc:	2b07      	cmp	r3, #7
 8003dde:	d9f1      	bls.n	8003dc4 <OneWire_GetFullROM+0x10>
	}
}
 8003de0:	bf00      	nop
 8003de2:	3714      	adds	r7, #20
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <DWT_Delay_us>:
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8003df4:	4b0c      	ldr	r3, [pc, #48]	; (8003e28 <DWT_Delay_us+0x3c>)
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	60fb      	str	r3, [r7, #12]
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8003dfa:	f003 ff13 	bl	8007c24 <HAL_RCC_GetHCLKFreq>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	4b0a      	ldr	r3, [pc, #40]	; (8003e2c <DWT_Delay_us+0x40>)
 8003e02:	fba3 2302 	umull	r2, r3, r3, r2
 8003e06:	0c9b      	lsrs	r3, r3, #18
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	fb02 f303 	mul.w	r3, r2, r3
 8003e0e:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8003e10:	bf00      	nop
 8003e12:	4b05      	ldr	r3, [pc, #20]	; (8003e28 <DWT_Delay_us+0x3c>)
 8003e14:	685a      	ldr	r2, [r3, #4]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	1ad2      	subs	r2, r2, r3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d3f8      	bcc.n	8003e12 <DWT_Delay_us+0x26>
}
 8003e20:	bf00      	nop
 8003e22:	3710      	adds	r7, #16
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	e0001000 	.word	0xe0001000
 8003e2c:	431bde83 	.word	0x431bde83

08003e30 <sonarInit>:
    {
        {0, 0, 0, 0, 0, 0, 0, 0}
    };

bool sonarInit(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b08c      	sub	sp, #48	; 0x30
 8003e34:	af00      	add	r7, sp, #0
	bool ret = false;
 8003e36:	2300      	movs	r3, #0
 8003e38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e3c:	f107 031c 	add.w	r3, r7, #28
 8003e40:	2200      	movs	r2, #0
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	605a      	str	r2, [r3, #4]
 8003e46:	609a      	str	r2, [r3, #8]
 8003e48:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e4a:	f107 0314 	add.w	r3, r7, #20
 8003e4e:	2200      	movs	r2, #0
 8003e50:	601a      	str	r2, [r3, #0]
 8003e52:	605a      	str	r2, [r3, #4]
	  TIM_IC_InitTypeDef sConfigIC = {0};
 8003e54:	1d3b      	adds	r3, r7, #4
 8003e56:	2200      	movs	r2, #0
 8003e58:	601a      	str	r2, [r3, #0]
 8003e5a:	605a      	str	r2, [r3, #4]
 8003e5c:	609a      	str	r2, [r3, #8]
 8003e5e:	60da      	str	r2, [r3, #12]

	  htim3.Instance = TIM3;
 8003e60:	4b2e      	ldr	r3, [pc, #184]	; (8003f1c <sonarInit+0xec>)
 8003e62:	4a2f      	ldr	r2, [pc, #188]	; (8003f20 <sonarInit+0xf0>)
 8003e64:	601a      	str	r2, [r3, #0]
	  htim3.Init.Prescaler = 100-1;
 8003e66:	4b2d      	ldr	r3, [pc, #180]	; (8003f1c <sonarInit+0xec>)
 8003e68:	2263      	movs	r2, #99	; 0x63
 8003e6a:	605a      	str	r2, [r3, #4]
	  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e6c:	4b2b      	ldr	r3, [pc, #172]	; (8003f1c <sonarInit+0xec>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	609a      	str	r2, [r3, #8]
	  htim3.Init.Period = 65535;
 8003e72:	4b2a      	ldr	r3, [pc, #168]	; (8003f1c <sonarInit+0xec>)
 8003e74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e78:	60da      	str	r2, [r3, #12]
	  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e7a:	4b28      	ldr	r3, [pc, #160]	; (8003f1c <sonarInit+0xec>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	611a      	str	r2, [r3, #16]
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e80:	4b26      	ldr	r3, [pc, #152]	; (8003f1c <sonarInit+0xec>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003e86:	4825      	ldr	r0, [pc, #148]	; (8003f1c <sonarInit+0xec>)
 8003e88:	f004 fc28 	bl	80086dc <HAL_TIM_Base_Init>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d001      	beq.n	8003e96 <sonarInit+0x66>
	  {
	    Error_Handler();
 8003e92:	f7fd f9fd 	bl	8001290 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003e96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e9a:	61fb      	str	r3, [r7, #28]
	  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003e9c:	f107 031c 	add.w	r3, r7, #28
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	481e      	ldr	r0, [pc, #120]	; (8003f1c <sonarInit+0xec>)
 8003ea4:	f004 fe86 	bl	8008bb4 <HAL_TIM_ConfigClockSource>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d001      	beq.n	8003eb2 <sonarInit+0x82>
	  {
	    Error_Handler();
 8003eae:	f7fd f9ef 	bl	8001290 <Error_Handler>
	  }
	  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8003eb2:	481a      	ldr	r0, [pc, #104]	; (8003f1c <sonarInit+0xec>)
 8003eb4:	f004 fc3d 	bl	8008732 <HAL_TIM_IC_Init>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d001      	beq.n	8003ec2 <sonarInit+0x92>
	  {
	    Error_Handler();
 8003ebe:	f7fd f9e7 	bl	8001290 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	617b      	str	r3, [r7, #20]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	61bb      	str	r3, [r7, #24]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003eca:	f107 0314 	add.w	r3, r7, #20
 8003ece:	4619      	mov	r1, r3
 8003ed0:	4812      	ldr	r0, [pc, #72]	; (8003f1c <sonarInit+0xec>)
 8003ed2:	f005 f9ad 	bl	8009230 <HAL_TIMEx_MasterConfigSynchronization>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d001      	beq.n	8003ee0 <sonarInit+0xb0>
	  {
	    Error_Handler();
 8003edc:	f7fd f9d8 	bl	8001290 <Error_Handler>
	  }
	  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	607b      	str	r3, [r7, #4]
	  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	60bb      	str	r3, [r7, #8]
	  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	60fb      	str	r3, [r7, #12]
	  sConfigIC.ICFilter = 0;
 8003eec:	2300      	movs	r3, #0
 8003eee:	613b      	str	r3, [r7, #16]
	  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003ef0:	1d3b      	adds	r3, r7, #4
 8003ef2:	220c      	movs	r2, #12
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	4809      	ldr	r0, [pc, #36]	; (8003f1c <sonarInit+0xec>)
 8003ef8:	f004 fdc0 	bl	8008a7c <HAL_TIM_IC_ConfigChannel>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d001      	beq.n	8003f06 <sonarInit+0xd6>
	  {
	    Error_Handler();
 8003f02:	f7fd f9c5 	bl	8001290 <Error_Handler>
	  }

	  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 8003f06:	210c      	movs	r1, #12
 8003f08:	4804      	ldr	r0, [pc, #16]	; (8003f1c <sonarInit+0xec>)
 8003f0a:	f004 fc47 	bl	800879c <HAL_TIM_IC_Start_IT>

	return ret;
 8003f0e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3730      	adds	r7, #48	; 0x30
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	2000a8ac 	.word	0x2000a8ac
 8003f20:	40000400 	.word	0x40000400
 8003f24:	00000000 	.word	0x00000000

08003f28 <Sonar_measure>:

bool Sonar_measure(void)
{
 8003f28:	b590      	push	{r4, r7, lr}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
	bool ret = false;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	71fb      	strb	r3, [r7, #7]

	static int16_t sonarHistTab[11];
	static int sonarHistIdx = 0;
	static uint32_t sonarDistanceSum = 0;

	switch(sonar_tbl[0].state)
 8003f32:	4b5d      	ldr	r3, [pc, #372]	; (80040a8 <Sonar_measure+0x180>)
 8003f34:	785b      	ldrb	r3, [r3, #1]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d002      	beq.n	8003f40 <Sonar_measure+0x18>
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d022      	beq.n	8003f84 <Sonar_measure+0x5c>
 8003f3e:	e0a9      	b.n	8004094 <Sonar_measure+0x16c>
	{
		case 0:
			gpioPinMode(SONAR_DATA, _DEF_OUTPUT);
 8003f40:	2103      	movs	r1, #3
 8003f42:	2008      	movs	r0, #8
 8003f44:	f7fe fd72 	bl	8002a2c <gpioPinMode>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_SET);
 8003f48:	2101      	movs	r1, #1
 8003f4a:	2008      	movs	r0, #8
 8003f4c:	f7fe fde0 	bl	8002b10 <gpioPinWrite>
			DWT_Delay_us(5);
 8003f50:	2005      	movs	r0, #5
 8003f52:	f7ff ff4b 	bl	8003dec <DWT_Delay_us>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_RESET);
 8003f56:	2100      	movs	r1, #0
 8003f58:	2008      	movs	r0, #8
 8003f5a:	f7fe fdd9 	bl	8002b10 <gpioPinWrite>
			gpioPinMode(SONAR_DATA, _DEF_INPUT_AF_PP);
 8003f5e:	2106      	movs	r1, #6
 8003f60:	2008      	movs	r0, #8
 8003f62:	f7fe fd63 	bl	8002a2c <gpioPinMode>
			sonar_tbl[0].wait_flag = true;
 8003f66:	4b50      	ldr	r3, [pc, #320]	; (80040a8 <Sonar_measure+0x180>)
 8003f68:	2201      	movs	r2, #1
 8003f6a:	701a      	strb	r2, [r3, #0]
			sonar_tbl[0].state++;
 8003f6c:	4b4e      	ldr	r3, [pc, #312]	; (80040a8 <Sonar_measure+0x180>)
 8003f6e:	785b      	ldrb	r3, [r3, #1]
 8003f70:	3301      	adds	r3, #1
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	4b4c      	ldr	r3, [pc, #304]	; (80040a8 <Sonar_measure+0x180>)
 8003f76:	705a      	strb	r2, [r3, #1]
			pre_time = millis();
 8003f78:	f7fd f91b 	bl	80011b2 <millis>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	4b4b      	ldr	r3, [pc, #300]	; (80040ac <Sonar_measure+0x184>)
 8003f80:	601a      	str	r2, [r3, #0]
			break;
 8003f82:	e087      	b.n	8004094 <Sonar_measure+0x16c>

		case 1:
			if(sonar_tbl[0].wait_flag == false)
 8003f84:	4b48      	ldr	r3, [pc, #288]	; (80040a8 <Sonar_measure+0x180>)
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	f083 0301 	eor.w	r3, r3, #1
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d06a      	beq.n	8004068 <Sonar_measure+0x140>
			{
				if(sonar_tbl[0].falling_time > sonar_tbl[0].rising_time)
 8003f92:	4b45      	ldr	r3, [pc, #276]	; (80040a8 <Sonar_measure+0x180>)
 8003f94:	689a      	ldr	r2, [r3, #8]
 8003f96:	4b44      	ldr	r3, [pc, #272]	; (80040a8 <Sonar_measure+0x180>)
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d907      	bls.n	8003fae <Sonar_measure+0x86>
				{
					sonar_tbl[0].duty_time = sonar_tbl[0].falling_time - sonar_tbl[0].rising_time;
 8003f9e:	4b42      	ldr	r3, [pc, #264]	; (80040a8 <Sonar_measure+0x180>)
 8003fa0:	689a      	ldr	r2, [r3, #8]
 8003fa2:	4b41      	ldr	r3, [pc, #260]	; (80040a8 <Sonar_measure+0x180>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	4a3f      	ldr	r2, [pc, #252]	; (80040a8 <Sonar_measure+0x180>)
 8003faa:	60d3      	str	r3, [r2, #12]
 8003fac:	e00e      	b.n	8003fcc <Sonar_measure+0xa4>
				}
				else if(sonar_tbl[0].falling_time < sonar_tbl[0].rising_time)
 8003fae:	4b3e      	ldr	r3, [pc, #248]	; (80040a8 <Sonar_measure+0x180>)
 8003fb0:	689a      	ldr	r2, [r3, #8]
 8003fb2:	4b3d      	ldr	r3, [pc, #244]	; (80040a8 <Sonar_measure+0x180>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d208      	bcs.n	8003fcc <Sonar_measure+0xa4>
				{
					sonar_tbl[0].duty_time = 65536 - sonar_tbl[0].rising_time + sonar_tbl[0].falling_time;
 8003fba:	4b3b      	ldr	r3, [pc, #236]	; (80040a8 <Sonar_measure+0x180>)
 8003fbc:	689a      	ldr	r2, [r3, #8]
 8003fbe:	4b3a      	ldr	r3, [pc, #232]	; (80040a8 <Sonar_measure+0x180>)
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003fc8:	4a37      	ldr	r2, [pc, #220]	; (80040a8 <Sonar_measure+0x180>)
 8003fca:	60d3      	str	r3, [r2, #12]
				}

				sonar_tbl[0].distance_cm = (sonar_tbl[0].duty_time * 10) * 0.0172;
 8003fcc:	4b36      	ldr	r3, [pc, #216]	; (80040a8 <Sonar_measure+0x180>)
 8003fce:	68da      	ldr	r2, [r3, #12]
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	4413      	add	r3, r2
 8003fd6:	005b      	lsls	r3, r3, #1
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7fc faab 	bl	8000534 <__aeabi_ui2d>
 8003fde:	a330      	add	r3, pc, #192	; (adr r3, 80040a0 <Sonar_measure+0x178>)
 8003fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe4:	f7fc fb20 	bl	8000628 <__aeabi_dmul>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	460c      	mov	r4, r1
 8003fec:	4618      	mov	r0, r3
 8003fee:	4621      	mov	r1, r4
 8003ff0:	f7fc fdf2 	bl	8000bd8 <__aeabi_d2uiz>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	4b2c      	ldr	r3, [pc, #176]	; (80040a8 <Sonar_measure+0x180>)
 8003ff8:	615a      	str	r2, [r3, #20]

				uint8_t indexplus1 = (sonarHistIdx + 1);
 8003ffa:	4b2d      	ldr	r3, [pc, #180]	; (80040b0 <Sonar_measure+0x188>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	3301      	adds	r3, #1
 8004002:	71bb      	strb	r3, [r7, #6]
				if (indexplus1 == 11) indexplus1 = 0;
 8004004:	79bb      	ldrb	r3, [r7, #6]
 8004006:	2b0b      	cmp	r3, #11
 8004008:	d101      	bne.n	800400e <Sonar_measure+0xe6>
 800400a:	2300      	movs	r3, #0
 800400c:	71bb      	strb	r3, [r7, #6]
				sonarHistTab[sonarHistIdx] = sonar_tbl[0].distance_cm;
 800400e:	4b26      	ldr	r3, [pc, #152]	; (80040a8 <Sonar_measure+0x180>)
 8004010:	695a      	ldr	r2, [r3, #20]
 8004012:	4b27      	ldr	r3, [pc, #156]	; (80040b0 <Sonar_measure+0x188>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	b211      	sxth	r1, r2
 8004018:	4a26      	ldr	r2, [pc, #152]	; (80040b4 <Sonar_measure+0x18c>)
 800401a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				sonarDistanceSum += sonarHistTab[sonarHistIdx];
 800401e:	4b24      	ldr	r3, [pc, #144]	; (80040b0 <Sonar_measure+0x188>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a24      	ldr	r2, [pc, #144]	; (80040b4 <Sonar_measure+0x18c>)
 8004024:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8004028:	461a      	mov	r2, r3
 800402a:	4b23      	ldr	r3, [pc, #140]	; (80040b8 <Sonar_measure+0x190>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4413      	add	r3, r2
 8004030:	4a21      	ldr	r2, [pc, #132]	; (80040b8 <Sonar_measure+0x190>)
 8004032:	6013      	str	r3, [r2, #0]
				sonarDistanceSum -= sonarHistTab[indexplus1];
 8004034:	4b20      	ldr	r3, [pc, #128]	; (80040b8 <Sonar_measure+0x190>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	79ba      	ldrb	r2, [r7, #6]
 800403a:	491e      	ldr	r1, [pc, #120]	; (80040b4 <Sonar_measure+0x18c>)
 800403c:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8004040:	1a9b      	subs	r3, r3, r2
 8004042:	4a1d      	ldr	r2, [pc, #116]	; (80040b8 <Sonar_measure+0x190>)
 8004044:	6013      	str	r3, [r2, #0]
				sonarHistIdx = indexplus1;
 8004046:	79bb      	ldrb	r3, [r7, #6]
 8004048:	4a19      	ldr	r2, [pc, #100]	; (80040b0 <Sonar_measure+0x188>)
 800404a:	6013      	str	r3, [r2, #0]
				sonar_tbl[0].filter_distance_cm = sonarDistanceSum / 10;
 800404c:	4b1a      	ldr	r3, [pc, #104]	; (80040b8 <Sonar_measure+0x190>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a1a      	ldr	r2, [pc, #104]	; (80040bc <Sonar_measure+0x194>)
 8004052:	fba2 2303 	umull	r2, r3, r2, r3
 8004056:	08db      	lsrs	r3, r3, #3
 8004058:	4a13      	ldr	r2, [pc, #76]	; (80040a8 <Sonar_measure+0x180>)
 800405a:	6193      	str	r3, [r2, #24]

				sonar_tbl[0].state = 0;
 800405c:	4b12      	ldr	r3, [pc, #72]	; (80040a8 <Sonar_measure+0x180>)
 800405e:	2200      	movs	r2, #0
 8004060:	705a      	strb	r2, [r3, #1]
				ret = true;
 8004062:	2301      	movs	r3, #1
 8004064:	71fb      	strb	r3, [r7, #7]
					sonar_tbl[0].wait_flag = false;
					sonar_tbl[0].state = 0;
					ret = false;
				}
			}
			break;
 8004066:	e014      	b.n	8004092 <Sonar_measure+0x16a>
				if(millis()-pre_time >= 25)
 8004068:	f7fd f8a3 	bl	80011b2 <millis>
 800406c:	4602      	mov	r2, r0
 800406e:	4b0f      	ldr	r3, [pc, #60]	; (80040ac <Sonar_measure+0x184>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	2b18      	cmp	r3, #24
 8004076:	d90c      	bls.n	8004092 <Sonar_measure+0x16a>
					sonar_tbl[0].time_out_cnt++;
 8004078:	4b0b      	ldr	r3, [pc, #44]	; (80040a8 <Sonar_measure+0x180>)
 800407a:	691b      	ldr	r3, [r3, #16]
 800407c:	3301      	adds	r3, #1
 800407e:	4a0a      	ldr	r2, [pc, #40]	; (80040a8 <Sonar_measure+0x180>)
 8004080:	6113      	str	r3, [r2, #16]
					sonar_tbl[0].wait_flag = false;
 8004082:	4b09      	ldr	r3, [pc, #36]	; (80040a8 <Sonar_measure+0x180>)
 8004084:	2200      	movs	r2, #0
 8004086:	701a      	strb	r2, [r3, #0]
					sonar_tbl[0].state = 0;
 8004088:	4b07      	ldr	r3, [pc, #28]	; (80040a8 <Sonar_measure+0x180>)
 800408a:	2200      	movs	r2, #0
 800408c:	705a      	strb	r2, [r3, #1]
					ret = false;
 800408e:	2300      	movs	r3, #0
 8004090:	71fb      	strb	r3, [r7, #7]
			break;
 8004092:	bf00      	nop
	}
	return ret;
 8004094:	79fb      	ldrb	r3, [r7, #7]
}
 8004096:	4618      	mov	r0, r3
 8004098:	370c      	adds	r7, #12
 800409a:	46bd      	mov	sp, r7
 800409c:	bd90      	pop	{r4, r7, pc}
 800409e:	bf00      	nop
 80040a0:	75f6fd22 	.word	0x75f6fd22
 80040a4:	3f919ce0 	.word	0x3f919ce0
 80040a8:	2000a2c0 	.word	0x2000a2c0
 80040ac:	2000a2dc 	.word	0x2000a2dc
 80040b0:	2000a2e0 	.word	0x2000a2e0
 80040b4:	2000a2e4 	.word	0x2000a2e4
 80040b8:	2000a2fc 	.word	0x2000a2fc
 80040bc:	cccccccd 	.word	0xcccccccd

080040c0 <HAL_TIM_Base_MspInit>:


void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b08a      	sub	sp, #40	; 0x28
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040c8:	f107 0314 	add.w	r3, r7, #20
 80040cc:	2200      	movs	r2, #0
 80040ce:	601a      	str	r2, [r3, #0]
 80040d0:	605a      	str	r2, [r3, #4]
 80040d2:	609a      	str	r2, [r3, #8]
 80040d4:	60da      	str	r2, [r3, #12]
 80040d6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a1d      	ldr	r2, [pc, #116]	; (8004154 <HAL_TIM_Base_MspInit+0x94>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d133      	bne.n	800414a <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80040e2:	2300      	movs	r3, #0
 80040e4:	613b      	str	r3, [r7, #16]
 80040e6:	4b1c      	ldr	r3, [pc, #112]	; (8004158 <HAL_TIM_Base_MspInit+0x98>)
 80040e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ea:	4a1b      	ldr	r2, [pc, #108]	; (8004158 <HAL_TIM_Base_MspInit+0x98>)
 80040ec:	f043 0302 	orr.w	r3, r3, #2
 80040f0:	6413      	str	r3, [r2, #64]	; 0x40
 80040f2:	4b19      	ldr	r3, [pc, #100]	; (8004158 <HAL_TIM_Base_MspInit+0x98>)
 80040f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f6:	f003 0302 	and.w	r3, r3, #2
 80040fa:	613b      	str	r3, [r7, #16]
 80040fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040fe:	2300      	movs	r3, #0
 8004100:	60fb      	str	r3, [r7, #12]
 8004102:	4b15      	ldr	r3, [pc, #84]	; (8004158 <HAL_TIM_Base_MspInit+0x98>)
 8004104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004106:	4a14      	ldr	r2, [pc, #80]	; (8004158 <HAL_TIM_Base_MspInit+0x98>)
 8004108:	f043 0302 	orr.w	r3, r3, #2
 800410c:	6313      	str	r3, [r2, #48]	; 0x30
 800410e:	4b12      	ldr	r3, [pc, #72]	; (8004158 <HAL_TIM_Base_MspInit+0x98>)
 8004110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	60fb      	str	r3, [r7, #12]
 8004118:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800411a:	2302      	movs	r3, #2
 800411c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800411e:	2302      	movs	r3, #2
 8004120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004122:	2300      	movs	r3, #0
 8004124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004126:	2300      	movs	r3, #0
 8004128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800412a:	2302      	movs	r3, #2
 800412c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800412e:	f107 0314 	add.w	r3, r7, #20
 8004132:	4619      	mov	r1, r3
 8004134:	4809      	ldr	r0, [pc, #36]	; (800415c <HAL_TIM_Base_MspInit+0x9c>)
 8004136:	f002 febd 	bl	8006eb4 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800413a:	2200      	movs	r2, #0
 800413c:	2100      	movs	r1, #0
 800413e:	201d      	movs	r0, #29
 8004140:	f002 fa85 	bl	800664e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004144:	201d      	movs	r0, #29
 8004146:	f002 fa9e 	bl	8006686 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800414a:	bf00      	nop
 800414c:	3728      	adds	r7, #40	; 0x28
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	40000400 	.word	0x40000400
 8004158:	40023800 	.word	0x40023800
 800415c:	40020400 	.word	0x40020400

08004160 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 1 */

/* USER CODE END 1 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4 && htim->Instance == TIM3 && sonar_tbl[0].wait_flag == true)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	7f1b      	ldrb	r3, [r3, #28]
 800416c:	2b08      	cmp	r3, #8
 800416e:	d129      	bne.n	80041c4 <HAL_TIM_IC_CaptureCallback+0x64>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a16      	ldr	r2, [pc, #88]	; (80041d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d124      	bne.n	80041c4 <HAL_TIM_IC_CaptureCallback+0x64>
 800417a:	4b16      	ldr	r3, [pc, #88]	; (80041d4 <HAL_TIM_IC_CaptureCallback+0x74>)
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d020      	beq.n	80041c4 <HAL_TIM_IC_CaptureCallback+0x64>
	{
		if(Ch1_PIN) //(TIM3->CCER & TIM_CCER_CC4P) == 0
 8004182:	4b15      	ldr	r3, [pc, #84]	; (80041d8 <HAL_TIM_IC_CaptureCallback+0x78>)
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	d00d      	beq.n	80041aa <HAL_TIM_IC_CaptureCallback+0x4a>
		{  // Timer2 Ch1 pin(PA0) is High
			TIM3->CCR4 = 0;
 800418e:	4b10      	ldr	r3, [pc, #64]	; (80041d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 8004190:	2200      	movs	r2, #0
 8004192:	641a      	str	r2, [r3, #64]	; 0x40
			sonar_tbl[0].rising_time = TIM3->CCR4; // read capture data
 8004194:	4b0e      	ldr	r3, [pc, #56]	; (80041d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 8004196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004198:	4a0e      	ldr	r2, [pc, #56]	; (80041d4 <HAL_TIM_IC_CaptureCallback+0x74>)
 800419a:	6053      	str	r3, [r2, #4]
			Ch1_POL_FALLING;  // to falling edge
 800419c:	4b0c      	ldr	r3, [pc, #48]	; (80041d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 800419e:	6a1b      	ldr	r3, [r3, #32]
 80041a0:	4a0b      	ldr	r2, [pc, #44]	; (80041d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 80041a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80041a6:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
			Ch1_POL_RISING;   // to rising edge
			sonar_tbl[0].wait_flag = false;
		}
	}
}
 80041a8:	e00c      	b.n	80041c4 <HAL_TIM_IC_CaptureCallback+0x64>
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
 80041aa:	4b09      	ldr	r3, [pc, #36]	; (80041d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 80041ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ae:	4a09      	ldr	r2, [pc, #36]	; (80041d4 <HAL_TIM_IC_CaptureCallback+0x74>)
 80041b0:	6093      	str	r3, [r2, #8]
			Ch1_POL_RISING;   // to rising edge
 80041b2:	4b07      	ldr	r3, [pc, #28]	; (80041d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 80041b4:	6a1b      	ldr	r3, [r3, #32]
 80041b6:	4a06      	ldr	r2, [pc, #24]	; (80041d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 80041b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041bc:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].wait_flag = false;
 80041be:	4b05      	ldr	r3, [pc, #20]	; (80041d4 <HAL_TIM_IC_CaptureCallback+0x74>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	701a      	strb	r2, [r3, #0]
}
 80041c4:	bf00      	nop
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr
 80041d0:	40000400 	.word	0x40000400
 80041d4:	2000a2c0 	.word	0x2000a2c0
 80041d8:	40020400 	.word	0x40020400

080041dc <spiInit>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;


bool spiInit(void)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
  bool ret = true;
 80041e2:	2301      	movs	r3, #1
 80041e4:	70fb      	strb	r3, [r7, #3]


  for (int i=0; i<SPI_MAX_CH; i++)
 80041e6:	2300      	movs	r3, #0
 80041e8:	607b      	str	r3, [r7, #4]
 80041ea:	e03d      	b.n	8004268 <spiInit+0x8c>
  {
    spi_tbl[i].is_open = false;
 80041ec:	4923      	ldr	r1, [pc, #140]	; (800427c <spiInit+0xa0>)
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	4613      	mov	r3, r2
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	4413      	add	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	440b      	add	r3, r1
 80041fa:	2200      	movs	r2, #0
 80041fc:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].is_tx_done = true;
 80041fe:	491f      	ldr	r1, [pc, #124]	; (800427c <spiInit+0xa0>)
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	4613      	mov	r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	4413      	add	r3, r2
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	440b      	add	r3, r1
 800420c:	3301      	adds	r3, #1
 800420e:	2201      	movs	r2, #1
 8004210:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].is_error = false;
 8004212:	491a      	ldr	r1, [pc, #104]	; (800427c <spiInit+0xa0>)
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	4613      	mov	r3, r2
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	4413      	add	r3, r2
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	440b      	add	r3, r1
 8004220:	3302      	adds	r3, #2
 8004222:	2200      	movs	r2, #0
 8004224:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].func_tx = NULL;
 8004226:	4915      	ldr	r1, [pc, #84]	; (800427c <spiInit+0xa0>)
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	4613      	mov	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	4413      	add	r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	440b      	add	r3, r1
 8004234:	3304      	adds	r3, #4
 8004236:	2200      	movs	r2, #0
 8004238:	601a      	str	r2, [r3, #0]
    spi_tbl[i].h_dma_rx = NULL;
 800423a:	4910      	ldr	r1, [pc, #64]	; (800427c <spiInit+0xa0>)
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	4613      	mov	r3, r2
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	4413      	add	r3, r2
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	440b      	add	r3, r1
 8004248:	3310      	adds	r3, #16
 800424a:	2200      	movs	r2, #0
 800424c:	601a      	str	r2, [r3, #0]
    spi_tbl[i].h_dma_tx = NULL;
 800424e:	490b      	ldr	r1, [pc, #44]	; (800427c <spiInit+0xa0>)
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	4613      	mov	r3, r2
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	4413      	add	r3, r2
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	440b      	add	r3, r1
 800425c:	330c      	adds	r3, #12
 800425e:	2200      	movs	r2, #0
 8004260:	601a      	str	r2, [r3, #0]
  for (int i=0; i<SPI_MAX_CH; i++)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	3301      	adds	r3, #1
 8004266:	607b      	str	r3, [r7, #4]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	ddbe      	ble.n	80041ec <spiInit+0x10>
  }

  return ret;
 800426e:	78fb      	ldrb	r3, [r7, #3]
}
 8004270:	4618      	mov	r0, r3
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr
 800427c:	2000a8ec 	.word	0x2000a8ec

08004280 <spiBegin>:

bool spiBegin(uint8_t ch)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b084      	sub	sp, #16
 8004284:	af00      	add	r7, sp, #0
 8004286:	4603      	mov	r3, r0
 8004288:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800428a:	2300      	movs	r3, #0
 800428c:	73fb      	strb	r3, [r7, #15]
  spi_t *p_spi = &spi_tbl[ch];
 800428e:	79fa      	ldrb	r2, [r7, #7]
 8004290:	4613      	mov	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4413      	add	r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	4a23      	ldr	r2, [pc, #140]	; (8004328 <spiBegin+0xa8>)
 800429a:	4413      	add	r3, r2
 800429c:	60bb      	str	r3, [r7, #8]

  switch(ch)
 800429e:	79fb      	ldrb	r3, [r7, #7]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d001      	beq.n	80042a8 <spiBegin+0x28>
 80042a4:	2b01      	cmp	r3, #1
        ret = true;
      }
      break;

    case _DEF_SPI2:
      break;
 80042a6:	e03a      	b.n	800431e <spiBegin+0x9e>
      p_spi->h_spi = &hspi1;
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	4a20      	ldr	r2, [pc, #128]	; (800432c <spiBegin+0xac>)
 80042ac:	609a      	str	r2, [r3, #8]
      p_spi->h_dma_tx = &hdma_spi1_tx;
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	4a1f      	ldr	r2, [pc, #124]	; (8004330 <spiBegin+0xb0>)
 80042b2:	60da      	str	r2, [r3, #12]
      hspi1.Instance = SPI1;
 80042b4:	4b1d      	ldr	r3, [pc, #116]	; (800432c <spiBegin+0xac>)
 80042b6:	4a1f      	ldr	r2, [pc, #124]	; (8004334 <spiBegin+0xb4>)
 80042b8:	601a      	str	r2, [r3, #0]
      hspi1.Init.Mode = SPI_MODE_MASTER;
 80042ba:	4b1c      	ldr	r3, [pc, #112]	; (800432c <spiBegin+0xac>)
 80042bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80042c0:	605a      	str	r2, [r3, #4]
      hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80042c2:	4b1a      	ldr	r3, [pc, #104]	; (800432c <spiBegin+0xac>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	609a      	str	r2, [r3, #8]
      hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80042c8:	4b18      	ldr	r3, [pc, #96]	; (800432c <spiBegin+0xac>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	60da      	str	r2, [r3, #12]
      hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80042ce:	4b17      	ldr	r3, [pc, #92]	; (800432c <spiBegin+0xac>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	611a      	str	r2, [r3, #16]
      hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80042d4:	4b15      	ldr	r3, [pc, #84]	; (800432c <spiBegin+0xac>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	615a      	str	r2, [r3, #20]
      hspi1.Init.NSS = SPI_NSS_SOFT;
 80042da:	4b14      	ldr	r3, [pc, #80]	; (800432c <spiBegin+0xac>)
 80042dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042e0:	619a      	str	r2, [r3, #24]
      hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80042e2:	4b12      	ldr	r3, [pc, #72]	; (800432c <spiBegin+0xac>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	61da      	str	r2, [r3, #28]
      hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80042e8:	4b10      	ldr	r3, [pc, #64]	; (800432c <spiBegin+0xac>)
 80042ea:	2200      	movs	r2, #0
 80042ec:	621a      	str	r2, [r3, #32]
      hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80042ee:	4b0f      	ldr	r3, [pc, #60]	; (800432c <spiBegin+0xac>)
 80042f0:	2200      	movs	r2, #0
 80042f2:	625a      	str	r2, [r3, #36]	; 0x24
      hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042f4:	4b0d      	ldr	r3, [pc, #52]	; (800432c <spiBegin+0xac>)
 80042f6:	2200      	movs	r2, #0
 80042f8:	629a      	str	r2, [r3, #40]	; 0x28
      hspi1.Init.CRCPolynomial = 10;
 80042fa:	4b0c      	ldr	r3, [pc, #48]	; (800432c <spiBegin+0xac>)
 80042fc:	220a      	movs	r2, #10
 80042fe:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SPI_DeInit(&hspi1);
 8004300:	480a      	ldr	r0, [pc, #40]	; (800432c <spiBegin+0xac>)
 8004302:	f003 fd27 	bl	8007d54 <HAL_SPI_DeInit>
      if (HAL_SPI_Init(&hspi1) == HAL_OK)
 8004306:	4809      	ldr	r0, [pc, #36]	; (800432c <spiBegin+0xac>)
 8004308:	f003 fcc0 	bl	8007c8c <HAL_SPI_Init>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d104      	bne.n	800431c <spiBegin+0x9c>
        p_spi->is_open = true;
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	2201      	movs	r2, #1
 8004316:	701a      	strb	r2, [r3, #0]
        ret = true;
 8004318:	2301      	movs	r3, #1
 800431a:	73fb      	strb	r3, [r7, #15]
      break;
 800431c:	bf00      	nop
  }

  return ret;
 800431e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	2000a8ec 	.word	0x2000a8ec
 800432c:	2000a900 	.word	0x2000a900
 8004330:	2000a958 	.word	0x2000a958
 8004334:	40013000 	.word	0x40013000

08004338 <spiSetDataMode>:

void spiSetDataMode(uint8_t ch, uint8_t dataMode)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	4603      	mov	r3, r0
 8004340:	460a      	mov	r2, r1
 8004342:	71fb      	strb	r3, [r7, #7]
 8004344:	4613      	mov	r3, r2
 8004346:	71bb      	strb	r3, [r7, #6]
  spi_t  *p_spi = &spi_tbl[ch];
 8004348:	79fa      	ldrb	r2, [r7, #7]
 800434a:	4613      	mov	r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4413      	add	r3, r2
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	4a2b      	ldr	r2, [pc, #172]	; (8004400 <spiSetDataMode+0xc8>)
 8004354:	4413      	add	r3, r2
 8004356:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false) return;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	781b      	ldrb	r3, [r3, #0]
 800435c:	f083 0301 	eor.w	r3, r3, #1
 8004360:	b2db      	uxtb	r3, r3
 8004362:	2b00      	cmp	r3, #0
 8004364:	d147      	bne.n	80043f6 <spiSetDataMode+0xbe>


  switch( dataMode )
 8004366:	79bb      	ldrb	r3, [r7, #6]
 8004368:	2b03      	cmp	r3, #3
 800436a:	d845      	bhi.n	80043f8 <spiSetDataMode+0xc0>
 800436c:	a201      	add	r2, pc, #4	; (adr r2, 8004374 <spiSetDataMode+0x3c>)
 800436e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004372:	bf00      	nop
 8004374:	08004385 	.word	0x08004385
 8004378:	080043a1 	.word	0x080043a1
 800437c:	080043bd 	.word	0x080043bd
 8004380:	080043d9 	.word	0x080043d9
  {
    // CPOL=0, CPHA=0
    case SPI_MODE0:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	2200      	movs	r2, #0
 800438a:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	2200      	movs	r2, #0
 8004392:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	4618      	mov	r0, r3
 800439a:	f003 fc77 	bl	8007c8c <HAL_SPI_Init>
      break;
 800439e:	e02b      	b.n	80043f8 <spiSetDataMode+0xc0>

    // CPOL=0, CPHA=1
    case SPI_MODE1:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	2200      	movs	r2, #0
 80043a6:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	2201      	movs	r2, #1
 80043ae:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	4618      	mov	r0, r3
 80043b6:	f003 fc69 	bl	8007c8c <HAL_SPI_Init>
      break;
 80043ba:	e01d      	b.n	80043f8 <spiSetDataMode+0xc0>

    // CPOL=1, CPHA=0
    case SPI_MODE2:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	2202      	movs	r2, #2
 80043c2:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	2200      	movs	r2, #0
 80043ca:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	4618      	mov	r0, r3
 80043d2:	f003 fc5b 	bl	8007c8c <HAL_SPI_Init>
      break;
 80043d6:	e00f      	b.n	80043f8 <spiSetDataMode+0xc0>

    // CPOL=1, CPHA=1
    case SPI_MODE3:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	2202      	movs	r2, #2
 80043de:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	2201      	movs	r2, #1
 80043e6:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	4618      	mov	r0, r3
 80043ee:	f003 fc4d 	bl	8007c8c <HAL_SPI_Init>
      break;
 80043f2:	bf00      	nop
 80043f4:	e000      	b.n	80043f8 <spiSetDataMode+0xc0>
  if (p_spi->is_open == false) return;
 80043f6:	bf00      	nop
  }
}
 80043f8:	3710      	adds	r7, #16
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	2000a8ec 	.word	0x2000a8ec

08004404 <spiSetBitWidth>:

void spiSetBitWidth(uint8_t ch, uint8_t bit_width)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	4603      	mov	r3, r0
 800440c:	460a      	mov	r2, r1
 800440e:	71fb      	strb	r3, [r7, #7]
 8004410:	4613      	mov	r3, r2
 8004412:	71bb      	strb	r3, [r7, #6]
  spi_t  *p_spi = &spi_tbl[ch];
 8004414:	79fa      	ldrb	r2, [r7, #7]
 8004416:	4613      	mov	r3, r2
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	4413      	add	r3, r2
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	4a10      	ldr	r2, [pc, #64]	; (8004460 <spiSetBitWidth+0x5c>)
 8004420:	4413      	add	r3, r2
 8004422:	60fb      	str	r3, [r7, #12]

  if (p_spi->is_open == false) return;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	f083 0301 	eor.w	r3, r3, #1
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d111      	bne.n	8004456 <spiSetBitWidth+0x52>

  p_spi->h_spi->Init.DataSize = SPI_DATASIZE_8BIT;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	2200      	movs	r2, #0
 8004438:	60da      	str	r2, [r3, #12]

  if (bit_width == 16)
 800443a:	79bb      	ldrb	r3, [r7, #6]
 800443c:	2b10      	cmp	r3, #16
 800443e:	d104      	bne.n	800444a <spiSetBitWidth+0x46>
  {
    p_spi->h_spi->Init.DataSize = SPI_DATASIZE_16BIT;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004448:	60da      	str	r2, [r3, #12]
  }
  HAL_SPI_Init(p_spi->h_spi);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	4618      	mov	r0, r3
 8004450:	f003 fc1c 	bl	8007c8c <HAL_SPI_Init>
 8004454:	e000      	b.n	8004458 <spiSetBitWidth+0x54>
  if (p_spi->is_open == false) return;
 8004456:	bf00      	nop
}
 8004458:	3710      	adds	r7, #16
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	2000a8ec 	.word	0x2000a8ec

08004464 <spiTransfer8>:

uint8_t spiTransfer8(uint8_t ch, uint8_t data)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b086      	sub	sp, #24
 8004468:	af02      	add	r7, sp, #8
 800446a:	4603      	mov	r3, r0
 800446c:	460a      	mov	r2, r1
 800446e:	71fb      	strb	r3, [r7, #7]
 8004470:	4613      	mov	r3, r2
 8004472:	71bb      	strb	r3, [r7, #6]
  uint8_t ret;
  spi_t  *p_spi = &spi_tbl[ch];
 8004474:	79fa      	ldrb	r2, [r7, #7]
 8004476:	4613      	mov	r3, r2
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	4413      	add	r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	4a0d      	ldr	r2, [pc, #52]	; (80044b4 <spiTransfer8+0x50>)
 8004480:	4413      	add	r3, r2
 8004482:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false) return 0;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	f083 0301 	eor.w	r3, r3, #1
 800448c:	b2db      	uxtb	r3, r3
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <spiTransfer8+0x32>
 8004492:	2300      	movs	r3, #0
 8004494:	e00a      	b.n	80044ac <spiTransfer8+0x48>

  HAL_SPI_TransmitReceive(p_spi->h_spi, &data, &ret, 1, 10);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6898      	ldr	r0, [r3, #8]
 800449a:	f107 020b 	add.w	r2, r7, #11
 800449e:	1db9      	adds	r1, r7, #6
 80044a0:	230a      	movs	r3, #10
 80044a2:	9300      	str	r3, [sp, #0]
 80044a4:	2301      	movs	r3, #1
 80044a6:	f003 fc7d 	bl	8007da4 <HAL_SPI_TransmitReceive>

  return ret;
 80044aa:	7afb      	ldrb	r3, [r7, #11]
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3710      	adds	r7, #16
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	2000a8ec 	.word	0x2000a8ec

080044b8 <spiDmaTxStart>:

  return ret;
}

void spiDmaTxStart(uint8_t spi_ch, uint8_t *p_buf, uint32_t length)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b086      	sub	sp, #24
 80044bc:	af00      	add	r7, sp, #0
 80044be:	4603      	mov	r3, r0
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]
 80044c4:	73fb      	strb	r3, [r7, #15]
  spi_t  *p_spi = &spi_tbl[spi_ch];
 80044c6:	7bfa      	ldrb	r2, [r7, #15]
 80044c8:	4613      	mov	r3, r2
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	4413      	add	r3, r2
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	4a0c      	ldr	r2, [pc, #48]	; (8004504 <spiDmaTxStart+0x4c>)
 80044d2:	4413      	add	r3, r2
 80044d4:	617b      	str	r3, [r7, #20]

  if (p_spi->is_open == false) return;
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	781b      	ldrb	r3, [r3, #0]
 80044da:	f083 0301 	eor.w	r3, r3, #1
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d10b      	bne.n	80044fc <spiDmaTxStart+0x44>

  p_spi->is_tx_done = false;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	2200      	movs	r2, #0
 80044e8:	705a      	strb	r2, [r3, #1]
  HAL_SPI_Transmit_DMA(p_spi->h_spi, p_buf, length);
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	b292      	uxth	r2, r2
 80044f2:	68b9      	ldr	r1, [r7, #8]
 80044f4:	4618      	mov	r0, r3
 80044f6:	f003 fdf7 	bl	80080e8 <HAL_SPI_Transmit_DMA>
 80044fa:	e000      	b.n	80044fe <spiDmaTxStart+0x46>
  if (p_spi->is_open == false) return;
 80044fc:	bf00      	nop
}
 80044fe:	3718      	adds	r7, #24
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}
 8004504:	2000a8ec 	.word	0x2000a8ec

08004508 <spiDmaTxTransfer>:

bool spiDmaTxTransfer(uint8_t ch, void *buf, uint32_t length, uint32_t timeout)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b086      	sub	sp, #24
 800450c:	af00      	add	r7, sp, #0
 800450e:	60b9      	str	r1, [r7, #8]
 8004510:	607a      	str	r2, [r7, #4]
 8004512:	603b      	str	r3, [r7, #0]
 8004514:	4603      	mov	r3, r0
 8004516:	73fb      	strb	r3, [r7, #15]
  bool ret = true;
 8004518:	2301      	movs	r3, #1
 800451a:	75fb      	strb	r3, [r7, #23]
  uint32_t t_time;


  spiDmaTxStart(ch, (uint8_t *)buf, length);
 800451c:	7bfb      	ldrb	r3, [r7, #15]
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	68b9      	ldr	r1, [r7, #8]
 8004522:	4618      	mov	r0, r3
 8004524:	f7ff ffc8 	bl	80044b8 <spiDmaTxStart>

  t_time = millis();
 8004528:	f7fc fe43 	bl	80011b2 <millis>
 800452c:	6138      	str	r0, [r7, #16]

  if (timeout == 0) return true;
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d101      	bne.n	8004538 <spiDmaTxTransfer+0x30>
 8004534:	2301      	movs	r3, #1
 8004536:	e013      	b.n	8004560 <spiDmaTxTransfer+0x58>

  while(1)
  {
    if(spiDmaTxIsDone(ch))
 8004538:	7bfb      	ldrb	r3, [r7, #15]
 800453a:	4618      	mov	r0, r3
 800453c:	f000 f814 	bl	8004568 <spiDmaTxIsDone>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d10a      	bne.n	800455c <spiDmaTxTransfer+0x54>
    {
      break;
    }
    if((millis()-t_time) > timeout)
 8004546:	f7fc fe34 	bl	80011b2 <millis>
 800454a:	4602      	mov	r2, r0
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	683a      	ldr	r2, [r7, #0]
 8004552:	429a      	cmp	r2, r3
 8004554:	d2f0      	bcs.n	8004538 <spiDmaTxTransfer+0x30>
    {
      ret = false;
 8004556:	2300      	movs	r3, #0
 8004558:	75fb      	strb	r3, [r7, #23]
      break;
 800455a:	e000      	b.n	800455e <spiDmaTxTransfer+0x56>
      break;
 800455c:	bf00      	nop
    }
  }

  return ret;
 800455e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004560:	4618      	mov	r0, r3
 8004562:	3718      	adds	r7, #24
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}

08004568 <spiDmaTxIsDone>:

bool spiDmaTxIsDone(uint8_t ch)
{
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	4603      	mov	r3, r0
 8004570:	71fb      	strb	r3, [r7, #7]
  spi_t  *p_spi = &spi_tbl[ch];
 8004572:	79fa      	ldrb	r2, [r7, #7]
 8004574:	4613      	mov	r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	4413      	add	r3, r2
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	4a09      	ldr	r2, [pc, #36]	; (80045a4 <spiDmaTxIsDone+0x3c>)
 800457e:	4413      	add	r3, r2
 8004580:	60fb      	str	r3, [r7, #12]

  if (p_spi->is_open == false)     return true;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	f083 0301 	eor.w	r3, r3, #1
 800458a:	b2db      	uxtb	r3, r3
 800458c:	2b00      	cmp	r3, #0
 800458e:	d001      	beq.n	8004594 <spiDmaTxIsDone+0x2c>
 8004590:	2301      	movs	r3, #1
 8004592:	e001      	b.n	8004598 <spiDmaTxIsDone+0x30>

  return p_spi->is_tx_done;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	785b      	ldrb	r3, [r3, #1]
}
 8004598:	4618      	mov	r0, r3
 800459a:	3714      	adds	r7, #20
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr
 80045a4:	2000a8ec 	.word	0x2000a8ec

080045a8 <spiAttachTxInterrupt>:

void spiAttachTxInterrupt(uint8_t ch, void (*func)())
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	4603      	mov	r3, r0
 80045b0:	6039      	str	r1, [r7, #0]
 80045b2:	71fb      	strb	r3, [r7, #7]
  spi_t  *p_spi = &spi_tbl[ch];
 80045b4:	79fa      	ldrb	r2, [r7, #7]
 80045b6:	4613      	mov	r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	4413      	add	r3, r2
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	4a0a      	ldr	r2, [pc, #40]	; (80045e8 <spiAttachTxInterrupt+0x40>)
 80045c0:	4413      	add	r3, r2
 80045c2:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false)     return;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	781b      	ldrb	r3, [r3, #0]
 80045c8:	f083 0301 	eor.w	r3, r3, #1
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d103      	bne.n	80045da <spiAttachTxInterrupt+0x32>

  p_spi->func_tx = func;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	683a      	ldr	r2, [r7, #0]
 80045d6:	605a      	str	r2, [r3, #4]
 80045d8:	e000      	b.n	80045dc <spiAttachTxInterrupt+0x34>
  if (p_spi->is_open == false)     return;
 80045da:	bf00      	nop
}
 80045dc:	3714      	adds	r7, #20
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr
 80045e6:	bf00      	nop
 80045e8:	2000a8ec 	.word	0x2000a8ec

080045ec <HAL_SPI_ErrorCallback>:



void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == spi_tbl[_DEF_SPI1].h_spi->Instance)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	4b06      	ldr	r3, [pc, #24]	; (8004614 <HAL_SPI_ErrorCallback+0x28>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d102      	bne.n	8004608 <HAL_SPI_ErrorCallback+0x1c>
  {
    spi_tbl[_DEF_SPI1].is_error = true;
 8004602:	4b04      	ldr	r3, [pc, #16]	; (8004614 <HAL_SPI_ErrorCallback+0x28>)
 8004604:	2201      	movs	r2, #1
 8004606:	709a      	strb	r2, [r3, #2]
  }
}
 8004608:	bf00      	nop
 800460a:	370c      	adds	r7, #12
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr
 8004614:	2000a8ec 	.word	0x2000a8ec

08004618 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  spi_t  *p_spi;

  if (hspi->Instance == spi_tbl[_DEF_SPI1].h_spi->Instance)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	4b0a      	ldr	r3, [pc, #40]	; (8004650 <HAL_SPI_TxCpltCallback+0x38>)
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	429a      	cmp	r2, r3
 800462c:	d10b      	bne.n	8004646 <HAL_SPI_TxCpltCallback+0x2e>
  {
    p_spi = &spi_tbl[_DEF_SPI1];
 800462e:	4b08      	ldr	r3, [pc, #32]	; (8004650 <HAL_SPI_TxCpltCallback+0x38>)
 8004630:	60fb      	str	r3, [r7, #12]

    p_spi->is_tx_done = true;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2201      	movs	r2, #1
 8004636:	705a      	strb	r2, [r3, #1]

    if (p_spi->func_tx != NULL)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d002      	beq.n	8004646 <HAL_SPI_TxCpltCallback+0x2e>
    {
      (*p_spi->func_tx)();
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	4798      	blx	r3
    }
  }
}
 8004646:	bf00      	nop
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	2000a8ec 	.word	0x2000a8ec

08004654 <HAL_SPI_MspInit>:
    }
  }
}

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b08a      	sub	sp, #40	; 0x28
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800465c:	f107 0314 	add.w	r3, r7, #20
 8004660:	2200      	movs	r2, #0
 8004662:	601a      	str	r2, [r3, #0]
 8004664:	605a      	str	r2, [r3, #4]
 8004666:	609a      	str	r2, [r3, #8]
 8004668:	60da      	str	r2, [r3, #12]
 800466a:	611a      	str	r2, [r3, #16]
	  if(spiHandle->Instance==SPI1)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a40      	ldr	r2, [pc, #256]	; (8004774 <HAL_SPI_MspInit+0x120>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d179      	bne.n	800476a <HAL_SPI_MspInit+0x116>
	  {
	  /* USER CODE BEGIN SPI1_MspInit 0 */
		  __HAL_RCC_DMA2_CLK_ENABLE();
 8004676:	2300      	movs	r3, #0
 8004678:	613b      	str	r3, [r7, #16]
 800467a:	4b3f      	ldr	r3, [pc, #252]	; (8004778 <HAL_SPI_MspInit+0x124>)
 800467c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800467e:	4a3e      	ldr	r2, [pc, #248]	; (8004778 <HAL_SPI_MspInit+0x124>)
 8004680:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004684:	6313      	str	r3, [r2, #48]	; 0x30
 8004686:	4b3c      	ldr	r3, [pc, #240]	; (8004778 <HAL_SPI_MspInit+0x124>)
 8004688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800468e:	613b      	str	r3, [r7, #16]
 8004690:	693b      	ldr	r3, [r7, #16]
	  /* USER CODE END SPI1_MspInit 0 */
	    /* SPI1 clock enable */
	    __HAL_RCC_SPI1_CLK_ENABLE();
 8004692:	2300      	movs	r3, #0
 8004694:	60fb      	str	r3, [r7, #12]
 8004696:	4b38      	ldr	r3, [pc, #224]	; (8004778 <HAL_SPI_MspInit+0x124>)
 8004698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800469a:	4a37      	ldr	r2, [pc, #220]	; (8004778 <HAL_SPI_MspInit+0x124>)
 800469c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80046a0:	6453      	str	r3, [r2, #68]	; 0x44
 80046a2:	4b35      	ldr	r3, [pc, #212]	; (8004778 <HAL_SPI_MspInit+0x124>)
 80046a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046aa:	60fb      	str	r3, [r7, #12]
 80046ac:	68fb      	ldr	r3, [r7, #12]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046ae:	2300      	movs	r3, #0
 80046b0:	60bb      	str	r3, [r7, #8]
 80046b2:	4b31      	ldr	r3, [pc, #196]	; (8004778 <HAL_SPI_MspInit+0x124>)
 80046b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b6:	4a30      	ldr	r2, [pc, #192]	; (8004778 <HAL_SPI_MspInit+0x124>)
 80046b8:	f043 0301 	orr.w	r3, r3, #1
 80046bc:	6313      	str	r3, [r2, #48]	; 0x30
 80046be:	4b2e      	ldr	r3, [pc, #184]	; (8004778 <HAL_SPI_MspInit+0x124>)
 80046c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c2:	f003 0301 	and.w	r3, r3, #1
 80046c6:	60bb      	str	r3, [r7, #8]
 80046c8:	68bb      	ldr	r3, [r7, #8]
	    /**SPI1 GPIO Configuration
	    PA5     ------> SPI1_SCK
	    PA7     ------> SPI1_MOSI
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80046ca:	23a0      	movs	r3, #160	; 0xa0
 80046cc:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ce:	2302      	movs	r3, #2
 80046d0:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046d2:	2300      	movs	r3, #0
 80046d4:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046d6:	2303      	movs	r3, #3
 80046d8:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80046da:	2305      	movs	r3, #5
 80046dc:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046de:	f107 0314 	add.w	r3, r7, #20
 80046e2:	4619      	mov	r1, r3
 80046e4:	4825      	ldr	r0, [pc, #148]	; (800477c <HAL_SPI_MspInit+0x128>)
 80046e6:	f002 fbe5 	bl	8006eb4 <HAL_GPIO_Init>

	    /* SPI1 DMA Init */
	    /* SPI1_TX Init */
	    hdma_spi1_tx.Instance = DMA2_Stream3;
 80046ea:	4b25      	ldr	r3, [pc, #148]	; (8004780 <HAL_SPI_MspInit+0x12c>)
 80046ec:	4a25      	ldr	r2, [pc, #148]	; (8004784 <HAL_SPI_MspInit+0x130>)
 80046ee:	601a      	str	r2, [r3, #0]
	    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80046f0:	4b23      	ldr	r3, [pc, #140]	; (8004780 <HAL_SPI_MspInit+0x12c>)
 80046f2:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80046f6:	605a      	str	r2, [r3, #4]
	    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80046f8:	4b21      	ldr	r3, [pc, #132]	; (8004780 <HAL_SPI_MspInit+0x12c>)
 80046fa:	2240      	movs	r2, #64	; 0x40
 80046fc:	609a      	str	r2, [r3, #8]
	    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046fe:	4b20      	ldr	r3, [pc, #128]	; (8004780 <HAL_SPI_MspInit+0x12c>)
 8004700:	2200      	movs	r2, #0
 8004702:	60da      	str	r2, [r3, #12]
	    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004704:	4b1e      	ldr	r3, [pc, #120]	; (8004780 <HAL_SPI_MspInit+0x12c>)
 8004706:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800470a:	611a      	str	r2, [r3, #16]
	    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800470c:	4b1c      	ldr	r3, [pc, #112]	; (8004780 <HAL_SPI_MspInit+0x12c>)
 800470e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004712:	615a      	str	r2, [r3, #20]
	    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004714:	4b1a      	ldr	r3, [pc, #104]	; (8004780 <HAL_SPI_MspInit+0x12c>)
 8004716:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800471a:	619a      	str	r2, [r3, #24]
	    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800471c:	4b18      	ldr	r3, [pc, #96]	; (8004780 <HAL_SPI_MspInit+0x12c>)
 800471e:	2200      	movs	r2, #0
 8004720:	61da      	str	r2, [r3, #28]
	    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004722:	4b17      	ldr	r3, [pc, #92]	; (8004780 <HAL_SPI_MspInit+0x12c>)
 8004724:	2200      	movs	r2, #0
 8004726:	621a      	str	r2, [r3, #32]
	    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004728:	4b15      	ldr	r3, [pc, #84]	; (8004780 <HAL_SPI_MspInit+0x12c>)
 800472a:	2200      	movs	r2, #0
 800472c:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800472e:	4814      	ldr	r0, [pc, #80]	; (8004780 <HAL_SPI_MspInit+0x12c>)
 8004730:	f001 ffd2 	bl	80066d8 <HAL_DMA_Init>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d001      	beq.n	800473e <HAL_SPI_MspInit+0xea>
	    {
	      Error_Handler();
 800473a:	f7fc fda9 	bl	8001290 <Error_Handler>
	    }

	    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a0f      	ldr	r2, [pc, #60]	; (8004780 <HAL_SPI_MspInit+0x12c>)
 8004742:	649a      	str	r2, [r3, #72]	; 0x48
 8004744:	4a0e      	ldr	r2, [pc, #56]	; (8004780 <HAL_SPI_MspInit+0x12c>)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6393      	str	r3, [r2, #56]	; 0x38

	    /* SPI1 interrupt Init */
	    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800474a:	2200      	movs	r2, #0
 800474c:	2100      	movs	r1, #0
 800474e:	2023      	movs	r0, #35	; 0x23
 8004750:	f001 ff7d 	bl	800664e <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004754:	2023      	movs	r0, #35	; 0x23
 8004756:	f001 ff96 	bl	8006686 <HAL_NVIC_EnableIRQ>
	  /* USER CODE BEGIN SPI1_MspInit 1 */
	    /* DMA2_Stream3_IRQn interrupt configuration */
	    HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800475a:	2200      	movs	r2, #0
 800475c:	2100      	movs	r1, #0
 800475e:	203b      	movs	r0, #59	; 0x3b
 8004760:	f001 ff75 	bl	800664e <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8004764:	203b      	movs	r0, #59	; 0x3b
 8004766:	f001 ff8e 	bl	8006686 <HAL_NVIC_EnableIRQ>
	  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800476a:	bf00      	nop
 800476c:	3728      	adds	r7, #40	; 0x28
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	40013000 	.word	0x40013000
 8004778:	40023800 	.word	0x40023800
 800477c:	40020000 	.word	0x40020000
 8004780:	2000a958 	.word	0x2000a958
 8004784:	40026458 	.word	0x40026458

08004788 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]

	  if(spiHandle->Instance==SPI1)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a0c      	ldr	r2, [pc, #48]	; (80047c8 <HAL_SPI_MspDeInit+0x40>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d111      	bne.n	80047be <HAL_SPI_MspDeInit+0x36>
	  {
	  /* USER CODE BEGIN SPI1_MspDeInit 0 */

	  /* USER CODE END SPI1_MspDeInit 0 */
	    /* Peripheral clock disable */
	    __HAL_RCC_SPI1_CLK_DISABLE();
 800479a:	4b0c      	ldr	r3, [pc, #48]	; (80047cc <HAL_SPI_MspDeInit+0x44>)
 800479c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800479e:	4a0b      	ldr	r2, [pc, #44]	; (80047cc <HAL_SPI_MspDeInit+0x44>)
 80047a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047a4:	6453      	str	r3, [r2, #68]	; 0x44

	    /**SPI1 GPIO Configuration
	    PA5     ------> SPI1_SCK
	    PA7     ------> SPI1_MOSI
	    */
	    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 80047a6:	21a0      	movs	r1, #160	; 0xa0
 80047a8:	4809      	ldr	r0, [pc, #36]	; (80047d0 <HAL_SPI_MspDeInit+0x48>)
 80047aa:	f002 fd05 	bl	80071b8 <HAL_GPIO_DeInit>

	    /* SPI1 DMA DeInit */
	    HAL_DMA_DeInit(spiHandle->hdmatx);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047b2:	4618      	mov	r0, r3
 80047b4:	f002 f83e 	bl	8006834 <HAL_DMA_DeInit>

	    /* SPI1 interrupt Deinit */
	    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 80047b8:	2023      	movs	r0, #35	; 0x23
 80047ba:	f001 ff72 	bl	80066a2 <HAL_NVIC_DisableIRQ>
	  /* USER CODE BEGIN SPI1_MspDeInit 1 */

	  /* USER CODE END SPI1_MspDeInit 1 */
	  }
}
 80047be:	bf00      	nop
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	40013000 	.word	0x40013000
 80047cc:	40023800 	.word	0x40023800
 80047d0:	40020000 	.word	0x40020000

080047d4 <tdsInit>:


tds_tbl_t tds_tbl[HW_TDS_MAX_CH];

bool tdsInit(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b086      	sub	sp, #24
 80047d8:	af00      	add	r7, sp, #0
	bool ret = true;
 80047da:	2301      	movs	r3, #1
 80047dc:	75fb      	strb	r3, [r7, #23]
	tds_tbl[0].rawdata = 0;
 80047de:	4b28      	ldr	r3, [pc, #160]	; (8004880 <tdsInit+0xac>)
 80047e0:	2200      	movs	r2, #0
 80047e2:	601a      	str	r2, [r3, #0]
	tds_tbl[0].voltage = 0;
 80047e4:	4b26      	ldr	r3, [pc, #152]	; (8004880 <tdsInit+0xac>)
 80047e6:	2200      	movs	r2, #0
 80047e8:	605a      	str	r2, [r3, #4]

	  ADC_ChannelConfTypeDef sConfig = {0};
 80047ea:	1d3b      	adds	r3, r7, #4
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	605a      	str	r2, [r3, #4]
 80047f2:	609a      	str	r2, [r3, #8]
 80047f4:	60da      	str	r2, [r3, #12]

	  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	  */
	  hadc1.Instance = ADC1;
 80047f6:	4b23      	ldr	r3, [pc, #140]	; (8004884 <tdsInit+0xb0>)
 80047f8:	4a23      	ldr	r2, [pc, #140]	; (8004888 <tdsInit+0xb4>)
 80047fa:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80047fc:	4b21      	ldr	r3, [pc, #132]	; (8004884 <tdsInit+0xb0>)
 80047fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004802:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004804:	4b1f      	ldr	r3, [pc, #124]	; (8004884 <tdsInit+0xb0>)
 8004806:	2200      	movs	r2, #0
 8004808:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = ENABLE;
 800480a:	4b1e      	ldr	r3, [pc, #120]	; (8004884 <tdsInit+0xb0>)
 800480c:	2201      	movs	r2, #1
 800480e:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 8004810:	4b1c      	ldr	r3, [pc, #112]	; (8004884 <tdsInit+0xb0>)
 8004812:	2201      	movs	r2, #1
 8004814:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004816:	4b1b      	ldr	r3, [pc, #108]	; (8004884 <tdsInit+0xb0>)
 8004818:	2200      	movs	r2, #0
 800481a:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800481e:	4b19      	ldr	r3, [pc, #100]	; (8004884 <tdsInit+0xb0>)
 8004820:	2200      	movs	r2, #0
 8004822:	62da      	str	r2, [r3, #44]	; 0x2c
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004824:	4b17      	ldr	r3, [pc, #92]	; (8004884 <tdsInit+0xb0>)
 8004826:	4a19      	ldr	r2, [pc, #100]	; (800488c <tdsInit+0xb8>)
 8004828:	629a      	str	r2, [r3, #40]	; 0x28
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800482a:	4b16      	ldr	r3, [pc, #88]	; (8004884 <tdsInit+0xb0>)
 800482c:	2200      	movs	r2, #0
 800482e:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 1;
 8004830:	4b14      	ldr	r3, [pc, #80]	; (8004884 <tdsInit+0xb0>)
 8004832:	2201      	movs	r2, #1
 8004834:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004836:	4b13      	ldr	r3, [pc, #76]	; (8004884 <tdsInit+0xb0>)
 8004838:	2201      	movs	r2, #1
 800483a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800483e:	4b11      	ldr	r3, [pc, #68]	; (8004884 <tdsInit+0xb0>)
 8004840:	2201      	movs	r2, #1
 8004842:	615a      	str	r2, [r3, #20]
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004844:	480f      	ldr	r0, [pc, #60]	; (8004884 <tdsInit+0xb0>)
 8004846:	f001 fa1f 	bl	8005c88 <HAL_ADC_Init>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <tdsInit+0x80>
	  {
	    Error_Handler();
 8004850:	f7fc fd1e 	bl	8001290 <Error_Handler>
	  }
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8004854:	2301      	movs	r3, #1
 8004856:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 8004858:	2301      	movs	r3, #1
 800485a:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800485c:	2301      	movs	r3, #1
 800485e:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004860:	1d3b      	adds	r3, r7, #4
 8004862:	4619      	mov	r1, r3
 8004864:	4807      	ldr	r0, [pc, #28]	; (8004884 <tdsInit+0xb0>)
 8004866:	f001 fb45 	bl	8005ef4 <HAL_ADC_ConfigChannel>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d001      	beq.n	8004874 <tdsInit+0xa0>
	  {
	    Error_Handler();
 8004870:	f7fc fd0e 	bl	8001290 <Error_Handler>
	  }

	return ret;
 8004874:	7dfb      	ldrb	r3, [r7, #23]

}
 8004876:	4618      	mov	r0, r3
 8004878:	3718      	adds	r7, #24
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	2000a9b8 	.word	0x2000a9b8
 8004884:	2000a9c0 	.word	0x2000a9c0
 8004888:	40012000 	.word	0x40012000
 800488c:	0f000001 	.word	0x0f000001

08004890 <HAL_ADC_MspInit>:
	return ret;

}

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b08a      	sub	sp, #40	; 0x28
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004898:	f107 0314 	add.w	r3, r7, #20
 800489c:	2200      	movs	r2, #0
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	605a      	str	r2, [r3, #4]
 80048a2:	609a      	str	r2, [r3, #8]
 80048a4:	60da      	str	r2, [r3, #12]
 80048a6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a3c      	ldr	r2, [pc, #240]	; (80049a0 <HAL_ADC_MspInit+0x110>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d172      	bne.n	8004998 <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */
	  /* DMA controller clock enable */
	  __HAL_RCC_DMA2_CLK_ENABLE();
 80048b2:	2300      	movs	r3, #0
 80048b4:	613b      	str	r3, [r7, #16]
 80048b6:	4b3b      	ldr	r3, [pc, #236]	; (80049a4 <HAL_ADC_MspInit+0x114>)
 80048b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ba:	4a3a      	ldr	r2, [pc, #232]	; (80049a4 <HAL_ADC_MspInit+0x114>)
 80048bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80048c0:	6313      	str	r3, [r2, #48]	; 0x30
 80048c2:	4b38      	ldr	r3, [pc, #224]	; (80049a4 <HAL_ADC_MspInit+0x114>)
 80048c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048ca:	613b      	str	r3, [r7, #16]
 80048cc:	693b      	ldr	r3, [r7, #16]
  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80048ce:	2300      	movs	r3, #0
 80048d0:	60fb      	str	r3, [r7, #12]
 80048d2:	4b34      	ldr	r3, [pc, #208]	; (80049a4 <HAL_ADC_MspInit+0x114>)
 80048d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d6:	4a33      	ldr	r2, [pc, #204]	; (80049a4 <HAL_ADC_MspInit+0x114>)
 80048d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048dc:	6453      	str	r3, [r2, #68]	; 0x44
 80048de:	4b31      	ldr	r3, [pc, #196]	; (80049a4 <HAL_ADC_MspInit+0x114>)
 80048e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e6:	60fb      	str	r3, [r7, #12]
 80048e8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048ea:	2300      	movs	r3, #0
 80048ec:	60bb      	str	r3, [r7, #8]
 80048ee:	4b2d      	ldr	r3, [pc, #180]	; (80049a4 <HAL_ADC_MspInit+0x114>)
 80048f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f2:	4a2c      	ldr	r2, [pc, #176]	; (80049a4 <HAL_ADC_MspInit+0x114>)
 80048f4:	f043 0301 	orr.w	r3, r3, #1
 80048f8:	6313      	str	r3, [r2, #48]	; 0x30
 80048fa:	4b2a      	ldr	r3, [pc, #168]	; (80049a4 <HAL_ADC_MspInit+0x114>)
 80048fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048fe:	f003 0301 	and.w	r3, r3, #1
 8004902:	60bb      	str	r3, [r7, #8]
 8004904:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004906:	2302      	movs	r3, #2
 8004908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800490a:	2303      	movs	r3, #3
 800490c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800490e:	2300      	movs	r3, #0
 8004910:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004912:	f107 0314 	add.w	r3, r7, #20
 8004916:	4619      	mov	r1, r3
 8004918:	4823      	ldr	r0, [pc, #140]	; (80049a8 <HAL_ADC_MspInit+0x118>)
 800491a:	f002 facb 	bl	8006eb4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800491e:	4b23      	ldr	r3, [pc, #140]	; (80049ac <HAL_ADC_MspInit+0x11c>)
 8004920:	4a23      	ldr	r2, [pc, #140]	; (80049b0 <HAL_ADC_MspInit+0x120>)
 8004922:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004924:	4b21      	ldr	r3, [pc, #132]	; (80049ac <HAL_ADC_MspInit+0x11c>)
 8004926:	2200      	movs	r2, #0
 8004928:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800492a:	4b20      	ldr	r3, [pc, #128]	; (80049ac <HAL_ADC_MspInit+0x11c>)
 800492c:	2200      	movs	r2, #0
 800492e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004930:	4b1e      	ldr	r3, [pc, #120]	; (80049ac <HAL_ADC_MspInit+0x11c>)
 8004932:	2200      	movs	r2, #0
 8004934:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004936:	4b1d      	ldr	r3, [pc, #116]	; (80049ac <HAL_ADC_MspInit+0x11c>)
 8004938:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800493c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800493e:	4b1b      	ldr	r3, [pc, #108]	; (80049ac <HAL_ADC_MspInit+0x11c>)
 8004940:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004944:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004946:	4b19      	ldr	r3, [pc, #100]	; (80049ac <HAL_ADC_MspInit+0x11c>)
 8004948:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800494c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800494e:	4b17      	ldr	r3, [pc, #92]	; (80049ac <HAL_ADC_MspInit+0x11c>)
 8004950:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004954:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004956:	4b15      	ldr	r3, [pc, #84]	; (80049ac <HAL_ADC_MspInit+0x11c>)
 8004958:	2200      	movs	r2, #0
 800495a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800495c:	4b13      	ldr	r3, [pc, #76]	; (80049ac <HAL_ADC_MspInit+0x11c>)
 800495e:	2200      	movs	r2, #0
 8004960:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004962:	4812      	ldr	r0, [pc, #72]	; (80049ac <HAL_ADC_MspInit+0x11c>)
 8004964:	f001 feb8 	bl	80066d8 <HAL_DMA_Init>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d001      	beq.n	8004972 <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 800496e:	f7fc fc8f 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a0d      	ldr	r2, [pc, #52]	; (80049ac <HAL_ADC_MspInit+0x11c>)
 8004976:	639a      	str	r2, [r3, #56]	; 0x38
 8004978:	4a0c      	ldr	r2, [pc, #48]	; (80049ac <HAL_ADC_MspInit+0x11c>)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800497e:	2200      	movs	r2, #0
 8004980:	2100      	movs	r1, #0
 8004982:	2038      	movs	r0, #56	; 0x38
 8004984:	f001 fe63 	bl	800664e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004988:	2038      	movs	r0, #56	; 0x38
 800498a:	f001 fe7c 	bl	8006686 <HAL_NVIC_EnableIRQ>

    HAL_ADC_Start_DMA(&hadc1, &tds_tbl[0].rawdata, 1);
 800498e:	2201      	movs	r2, #1
 8004990:	4908      	ldr	r1, [pc, #32]	; (80049b4 <HAL_ADC_MspInit+0x124>)
 8004992:	4809      	ldr	r0, [pc, #36]	; (80049b8 <HAL_ADC_MspInit+0x128>)
 8004994:	f001 f9bc 	bl	8005d10 <HAL_ADC_Start_DMA>
  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004998:	bf00      	nop
 800499a:	3728      	adds	r7, #40	; 0x28
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	40012000 	.word	0x40012000
 80049a4:	40023800 	.word	0x40023800
 80049a8:	40020000 	.word	0x40020000
 80049ac:	2000aa08 	.word	0x2000aa08
 80049b0:	40026410 	.word	0x40026410
 80049b4:	2000a9b8 	.word	0x2000a9b8
 80049b8:	2000a9c0 	.word	0x2000a9c0

080049bc <uartInit>:
#endif



bool uartInit(void)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 80049c2:	2300      	movs	r3, #0
 80049c4:	607b      	str	r3, [r7, #4]
 80049c6:	e007      	b.n	80049d8 <uartInit+0x1c>
  {
    is_open[i] = false;
 80049c8:	4a08      	ldr	r2, [pc, #32]	; (80049ec <uartInit+0x30>)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4413      	add	r3, r2
 80049ce:	2200      	movs	r2, #0
 80049d0:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	3301      	adds	r3, #1
 80049d6:	607b      	str	r3, [r7, #4]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	ddf4      	ble.n	80049c8 <uartInit+0xc>
  }


  return true;
 80049de:	2301      	movs	r3, #1
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr
 80049ec:	2000a300 	.word	0x2000a300

080049f0 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	4603      	mov	r3, r0
 80049f8:	6039      	str	r1, [r7, #0]
 80049fa:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80049fc:	2300      	movs	r3, #0
 80049fe:	75fb      	strb	r3, [r7, #23]

  switch(ch)
 8004a00:	79fb      	ldrb	r3, [r7, #7]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d002      	beq.n	8004a0c <uartOpen+0x1c>
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d078      	beq.n	8004afc <uartOpen+0x10c>
 8004a0a:	e0ef      	b.n	8004bec <uartOpen+0x1fc>
  {
    case _DEF_UART1:
        huart1.Instance         = USART1;
 8004a0c:	4b7a      	ldr	r3, [pc, #488]	; (8004bf8 <uartOpen+0x208>)
 8004a0e:	4a7b      	ldr	r2, [pc, #492]	; (8004bfc <uartOpen+0x20c>)
 8004a10:	601a      	str	r2, [r3, #0]
        huart1.Init.BaudRate    = baud;
 8004a12:	4a79      	ldr	r2, [pc, #484]	; (8004bf8 <uartOpen+0x208>)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	6053      	str	r3, [r2, #4]
        huart1.Init.WordLength  = UART_WORDLENGTH_8B;
 8004a18:	4b77      	ldr	r3, [pc, #476]	; (8004bf8 <uartOpen+0x208>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	609a      	str	r2, [r3, #8]
        huart1.Init.StopBits    = UART_STOPBITS_1;
 8004a1e:	4b76      	ldr	r3, [pc, #472]	; (8004bf8 <uartOpen+0x208>)
 8004a20:	2200      	movs	r2, #0
 8004a22:	60da      	str	r2, [r3, #12]
        huart1.Init.Parity      = UART_PARITY_NONE;
 8004a24:	4b74      	ldr	r3, [pc, #464]	; (8004bf8 <uartOpen+0x208>)
 8004a26:	2200      	movs	r2, #0
 8004a28:	611a      	str	r2, [r3, #16]
        huart1.Init.Mode        = UART_MODE_TX_RX;
 8004a2a:	4b73      	ldr	r3, [pc, #460]	; (8004bf8 <uartOpen+0x208>)
 8004a2c:	220c      	movs	r2, #12
 8004a2e:	615a      	str	r2, [r3, #20]
        huart1.Init.HwFlowCtl   = UART_HWCONTROL_NONE;
 8004a30:	4b71      	ldr	r3, [pc, #452]	; (8004bf8 <uartOpen+0x208>)
 8004a32:	2200      	movs	r2, #0
 8004a34:	619a      	str	r2, [r3, #24]
        huart1.Init.OverSampling= UART_OVERSAMPLING_16;
 8004a36:	4b70      	ldr	r3, [pc, #448]	; (8004bf8 <uartOpen+0x208>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	61da      	str	r2, [r3, #28]

        HAL_UART_DeInit(&huart1);
 8004a3c:	486e      	ldr	r0, [pc, #440]	; (8004bf8 <uartOpen+0x208>)
 8004a3e:	f004 fcc6 	bl	80093ce <HAL_UART_DeInit>

        qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8004a42:	79fb      	ldrb	r3, [r7, #7]
 8004a44:	011b      	lsls	r3, r3, #4
 8004a46:	4a6e      	ldr	r2, [pc, #440]	; (8004c00 <uartOpen+0x210>)
 8004a48:	4413      	add	r3, r2
 8004a4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a4e:	496d      	ldr	r1, [pc, #436]	; (8004c04 <uartOpen+0x214>)
 8004a50:	4618      	mov	r0, r3
 8004a52:	f7fc fd2e 	bl	80014b2 <qbufferCreate>

        /* DMA controller clock enable */
        __HAL_RCC_DMA2_CLK_ENABLE();
 8004a56:	2300      	movs	r3, #0
 8004a58:	613b      	str	r3, [r7, #16]
 8004a5a:	4b6b      	ldr	r3, [pc, #428]	; (8004c08 <uartOpen+0x218>)
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5e:	4a6a      	ldr	r2, [pc, #424]	; (8004c08 <uartOpen+0x218>)
 8004a60:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004a64:	6313      	str	r3, [r2, #48]	; 0x30
 8004a66:	4b68      	ldr	r3, [pc, #416]	; (8004c08 <uartOpen+0x218>)
 8004a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a6e:	613b      	str	r3, [r7, #16]
 8004a70:	693b      	ldr	r3, [r7, #16]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8004a72:	2200      	movs	r2, #0
 8004a74:	2100      	movs	r1, #0
 8004a76:	203a      	movs	r0, #58	; 0x3a
 8004a78:	f001 fde9 	bl	800664e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004a7c:	203a      	movs	r0, #58	; 0x3a
 8004a7e:	f001 fe02 	bl	8006686 <HAL_NVIC_EnableIRQ>
        /* DMA2_Stream7_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8004a82:	2200      	movs	r2, #0
 8004a84:	2100      	movs	r1, #0
 8004a86:	2046      	movs	r0, #70	; 0x46
 8004a88:	f001 fde1 	bl	800664e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8004a8c:	2046      	movs	r0, #70	; 0x46
 8004a8e:	f001 fdfa 	bl	8006686 <HAL_NVIC_EnableIRQ>

        if (HAL_UART_Init(&huart1) != HAL_OK)
 8004a92:	4859      	ldr	r0, [pc, #356]	; (8004bf8 <uartOpen+0x208>)
 8004a94:	f004 fc4e 	bl	8009334 <HAL_UART_Init>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d002      	beq.n	8004aa4 <uartOpen+0xb4>
        {
          ret = false;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	75fb      	strb	r3, [r7, #23]
          }

          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
          qbuffer[ch].out = qbuffer[ch].in;
        }
      break;
 8004aa2:	e0a3      	b.n	8004bec <uartOpen+0x1fc>
          ret = true;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	75fb      	strb	r3, [r7, #23]
          is_open[ch] = true;
 8004aa8:	79fb      	ldrb	r3, [r7, #7]
 8004aaa:	4a58      	ldr	r2, [pc, #352]	; (8004c0c <uartOpen+0x21c>)
 8004aac:	2101      	movs	r1, #1
 8004aae:	54d1      	strb	r1, [r2, r3]
          if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8004ab0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ab4:	4953      	ldr	r1, [pc, #332]	; (8004c04 <uartOpen+0x214>)
 8004ab6:	4850      	ldr	r0, [pc, #320]	; (8004bf8 <uartOpen+0x208>)
 8004ab8:	f004 fd4e 	bl	8009558 <HAL_UART_Receive_DMA>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d001      	beq.n	8004ac6 <uartOpen+0xd6>
            ret = false;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	75fb      	strb	r3, [r7, #23]
          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 8004ac6:	79fb      	ldrb	r3, [r7, #7]
 8004ac8:	4a4d      	ldr	r2, [pc, #308]	; (8004c00 <uartOpen+0x210>)
 8004aca:	011b      	lsls	r3, r3, #4
 8004acc:	4413      	add	r3, r2
 8004ace:	3308      	adds	r3, #8
 8004ad0:	6819      	ldr	r1, [r3, #0]
 8004ad2:	4b4f      	ldr	r3, [pc, #316]	; (8004c10 <uartOpen+0x220>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	685a      	ldr	r2, [r3, #4]
 8004ad8:	79fb      	ldrb	r3, [r7, #7]
 8004ada:	1a8a      	subs	r2, r1, r2
 8004adc:	4948      	ldr	r1, [pc, #288]	; (8004c00 <uartOpen+0x210>)
 8004ade:	011b      	lsls	r3, r3, #4
 8004ae0:	440b      	add	r3, r1
 8004ae2:	601a      	str	r2, [r3, #0]
          qbuffer[ch].out = qbuffer[ch].in;
 8004ae4:	79fa      	ldrb	r2, [r7, #7]
 8004ae6:	79fb      	ldrb	r3, [r7, #7]
 8004ae8:	4945      	ldr	r1, [pc, #276]	; (8004c00 <uartOpen+0x210>)
 8004aea:	0112      	lsls	r2, r2, #4
 8004aec:	440a      	add	r2, r1
 8004aee:	6812      	ldr	r2, [r2, #0]
 8004af0:	4943      	ldr	r1, [pc, #268]	; (8004c00 <uartOpen+0x210>)
 8004af2:	011b      	lsls	r3, r3, #4
 8004af4:	440b      	add	r3, r1
 8004af6:	3304      	adds	r3, #4
 8004af8:	601a      	str	r2, [r3, #0]
      break;
 8004afa:	e077      	b.n	8004bec <uartOpen+0x1fc>

    case _DEF_UART2:
      huart1.Instance         = USART1;
 8004afc:	4b3e      	ldr	r3, [pc, #248]	; (8004bf8 <uartOpen+0x208>)
 8004afe:	4a3f      	ldr	r2, [pc, #252]	; (8004bfc <uartOpen+0x20c>)
 8004b00:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate    = baud;
 8004b02:	4a3d      	ldr	r2, [pc, #244]	; (8004bf8 <uartOpen+0x208>)
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004b08:	4b3b      	ldr	r3, [pc, #236]	; (8004bf8 <uartOpen+0x208>)
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits = UART_STOPBITS_1;
 8004b0e:	4b3a      	ldr	r3, [pc, #232]	; (8004bf8 <uartOpen+0x208>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity = UART_PARITY_NONE;
 8004b14:	4b38      	ldr	r3, [pc, #224]	; (8004bf8 <uartOpen+0x208>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode = UART_MODE_TX_RX;
 8004b1a:	4b37      	ldr	r3, [pc, #220]	; (8004bf8 <uartOpen+0x208>)
 8004b1c:	220c      	movs	r2, #12
 8004b1e:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b20:	4b35      	ldr	r3, [pc, #212]	; (8004bf8 <uartOpen+0x208>)
 8004b22:	2200      	movs	r2, #0
 8004b24:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b26:	4b34      	ldr	r3, [pc, #208]	; (8004bf8 <uartOpen+0x208>)
 8004b28:	2200      	movs	r2, #0
 8004b2a:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 8004b2c:	4832      	ldr	r0, [pc, #200]	; (8004bf8 <uartOpen+0x208>)
 8004b2e:	f004 fc4e 	bl	80093ce <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8004b32:	79fb      	ldrb	r3, [r7, #7]
 8004b34:	011b      	lsls	r3, r3, #4
 8004b36:	4a32      	ldr	r2, [pc, #200]	; (8004c00 <uartOpen+0x210>)
 8004b38:	4413      	add	r3, r2
 8004b3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b3e:	4931      	ldr	r1, [pc, #196]	; (8004c04 <uartOpen+0x214>)
 8004b40:	4618      	mov	r0, r3
 8004b42:	f7fc fcb6 	bl	80014b2 <qbufferCreate>

      /* DMA controller clock enable */
      __HAL_RCC_DMA2_CLK_ENABLE();
 8004b46:	2300      	movs	r3, #0
 8004b48:	60fb      	str	r3, [r7, #12]
 8004b4a:	4b2f      	ldr	r3, [pc, #188]	; (8004c08 <uartOpen+0x218>)
 8004b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b4e:	4a2e      	ldr	r2, [pc, #184]	; (8004c08 <uartOpen+0x218>)
 8004b50:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004b54:	6313      	str	r3, [r2, #48]	; 0x30
 8004b56:	4b2c      	ldr	r3, [pc, #176]	; (8004c08 <uartOpen+0x218>)
 8004b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b5e:	60fb      	str	r3, [r7, #12]
 8004b60:	68fb      	ldr	r3, [r7, #12]

      /* DMA interrupt init */
      /* DMA2_Stream2_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8004b62:	2200      	movs	r2, #0
 8004b64:	2100      	movs	r1, #0
 8004b66:	203a      	movs	r0, #58	; 0x3a
 8004b68:	f001 fd71 	bl	800664e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004b6c:	203a      	movs	r0, #58	; 0x3a
 8004b6e:	f001 fd8a 	bl	8006686 <HAL_NVIC_EnableIRQ>
      /* DMA2_Stream7_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8004b72:	2200      	movs	r2, #0
 8004b74:	2100      	movs	r1, #0
 8004b76:	2046      	movs	r0, #70	; 0x46
 8004b78:	f001 fd69 	bl	800664e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8004b7c:	2046      	movs	r0, #70	; 0x46
 8004b7e:	f001 fd82 	bl	8006686 <HAL_NVIC_EnableIRQ>


      if (HAL_UART_Init(&huart1) != HAL_OK)
 8004b82:	481d      	ldr	r0, [pc, #116]	; (8004bf8 <uartOpen+0x208>)
 8004b84:	f004 fbd6 	bl	8009334 <HAL_UART_Init>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d002      	beq.n	8004b94 <uartOpen+0x1a4>
      {
        ret = false;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	75fb      	strb	r3, [r7, #23]
        }

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
        qbuffer[ch].out = qbuffer[ch].in;
      }
      break;
 8004b92:	e02a      	b.n	8004bea <uartOpen+0x1fa>
        ret = true;
 8004b94:	2301      	movs	r3, #1
 8004b96:	75fb      	strb	r3, [r7, #23]
        is_open[ch] = true;
 8004b98:	79fb      	ldrb	r3, [r7, #7]
 8004b9a:	4a1c      	ldr	r2, [pc, #112]	; (8004c0c <uartOpen+0x21c>)
 8004b9c:	2101      	movs	r1, #1
 8004b9e:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8004ba0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ba4:	4917      	ldr	r1, [pc, #92]	; (8004c04 <uartOpen+0x214>)
 8004ba6:	4814      	ldr	r0, [pc, #80]	; (8004bf8 <uartOpen+0x208>)
 8004ba8:	f004 fcd6 	bl	8009558 <HAL_UART_Receive_DMA>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d001      	beq.n	8004bb6 <uartOpen+0x1c6>
          ret = false;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	75fb      	strb	r3, [r7, #23]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 8004bb6:	79fb      	ldrb	r3, [r7, #7]
 8004bb8:	4a11      	ldr	r2, [pc, #68]	; (8004c00 <uartOpen+0x210>)
 8004bba:	011b      	lsls	r3, r3, #4
 8004bbc:	4413      	add	r3, r2
 8004bbe:	3308      	adds	r3, #8
 8004bc0:	6819      	ldr	r1, [r3, #0]
 8004bc2:	4b13      	ldr	r3, [pc, #76]	; (8004c10 <uartOpen+0x220>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685a      	ldr	r2, [r3, #4]
 8004bc8:	79fb      	ldrb	r3, [r7, #7]
 8004bca:	1a8a      	subs	r2, r1, r2
 8004bcc:	490c      	ldr	r1, [pc, #48]	; (8004c00 <uartOpen+0x210>)
 8004bce:	011b      	lsls	r3, r3, #4
 8004bd0:	440b      	add	r3, r1
 8004bd2:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;
 8004bd4:	79fa      	ldrb	r2, [r7, #7]
 8004bd6:	79fb      	ldrb	r3, [r7, #7]
 8004bd8:	4909      	ldr	r1, [pc, #36]	; (8004c00 <uartOpen+0x210>)
 8004bda:	0112      	lsls	r2, r2, #4
 8004bdc:	440a      	add	r2, r1
 8004bde:	6812      	ldr	r2, [r2, #0]
 8004be0:	4907      	ldr	r1, [pc, #28]	; (8004c00 <uartOpen+0x210>)
 8004be2:	011b      	lsls	r3, r3, #4
 8004be4:	440b      	add	r3, r1
 8004be6:	3304      	adds	r3, #4
 8004be8:	601a      	str	r2, [r3, #0]
      break;
 8004bea:	bf00      	nop
  }

  return ret;
 8004bec:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3718      	adds	r7, #24
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	2000ab28 	.word	0x2000ab28
 8004bfc:	40011000 	.word	0x40011000
 8004c00:	2000a304 	.word	0x2000a304
 8004c04:	2000a314 	.word	0x2000a314
 8004c08:	40023800 	.word	0x40023800
 8004c0c:	2000a300 	.word	0x2000a300
 8004c10:	2000aac8 	.word	0x2000aac8

08004c14 <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	60fb      	str	r3, [r7, #12]

  switch(ch)
 8004c22:	79fb      	ldrb	r3, [r7, #7]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d002      	beq.n	8004c2e <uartAvailable+0x1a>
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d018      	beq.n	8004c5e <uartAvailable+0x4a>
 8004c2c:	e02f      	b.n	8004c8e <uartAvailable+0x7a>
  {
    case _DEF_UART1:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 8004c2e:	79fb      	ldrb	r3, [r7, #7]
 8004c30:	4a19      	ldr	r2, [pc, #100]	; (8004c98 <uartAvailable+0x84>)
 8004c32:	011b      	lsls	r3, r3, #4
 8004c34:	4413      	add	r3, r2
 8004c36:	3308      	adds	r3, #8
 8004c38:	6819      	ldr	r1, [r3, #0]
 8004c3a:	4b18      	ldr	r3, [pc, #96]	; (8004c9c <uartAvailable+0x88>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	685a      	ldr	r2, [r3, #4]
 8004c40:	79fb      	ldrb	r3, [r7, #7]
 8004c42:	1a8a      	subs	r2, r1, r2
 8004c44:	4914      	ldr	r1, [pc, #80]	; (8004c98 <uartAvailable+0x84>)
 8004c46:	011b      	lsls	r3, r3, #4
 8004c48:	440b      	add	r3, r1
 8004c4a:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8004c4c:	79fb      	ldrb	r3, [r7, #7]
 8004c4e:	011b      	lsls	r3, r3, #4
 8004c50:	4a11      	ldr	r2, [pc, #68]	; (8004c98 <uartAvailable+0x84>)
 8004c52:	4413      	add	r3, r2
 8004c54:	4618      	mov	r0, r3
 8004c56:	f7fc fc84 	bl	8001562 <qbufferAvailable>
 8004c5a:	60f8      	str	r0, [r7, #12]
      break;
 8004c5c:	e017      	b.n	8004c8e <uartAvailable+0x7a>

    case _DEF_UART2:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 8004c5e:	79fb      	ldrb	r3, [r7, #7]
 8004c60:	4a0d      	ldr	r2, [pc, #52]	; (8004c98 <uartAvailable+0x84>)
 8004c62:	011b      	lsls	r3, r3, #4
 8004c64:	4413      	add	r3, r2
 8004c66:	3308      	adds	r3, #8
 8004c68:	6819      	ldr	r1, [r3, #0]
 8004c6a:	4b0c      	ldr	r3, [pc, #48]	; (8004c9c <uartAvailable+0x88>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	685a      	ldr	r2, [r3, #4]
 8004c70:	79fb      	ldrb	r3, [r7, #7]
 8004c72:	1a8a      	subs	r2, r1, r2
 8004c74:	4908      	ldr	r1, [pc, #32]	; (8004c98 <uartAvailable+0x84>)
 8004c76:	011b      	lsls	r3, r3, #4
 8004c78:	440b      	add	r3, r1
 8004c7a:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8004c7c:	79fb      	ldrb	r3, [r7, #7]
 8004c7e:	011b      	lsls	r3, r3, #4
 8004c80:	4a05      	ldr	r2, [pc, #20]	; (8004c98 <uartAvailable+0x84>)
 8004c82:	4413      	add	r3, r2
 8004c84:	4618      	mov	r0, r3
 8004c86:	f7fc fc6c 	bl	8001562 <qbufferAvailable>
 8004c8a:	60f8      	str	r0, [r7, #12]
      break;
 8004c8c:	bf00      	nop
  }

  return ret;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3710      	adds	r7, #16
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	2000a304 	.word	0x2000a304
 8004c9c:	2000aac8 	.word	0x2000aac8

08004ca0 <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 8004caa:	2300      	movs	r3, #0
 8004cac:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 8004cae:	79fb      	ldrb	r3, [r7, #7]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d002      	beq.n	8004cba <uartRead+0x1a>
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d008      	beq.n	8004cca <uartRead+0x2a>
 8004cb8:	e00f      	b.n	8004cda <uartRead+0x3a>
  {
    case _DEF_UART1:
      qbufferRead(&qbuffer[_DEF_UART1], &ret, 1);
 8004cba:	f107 030f 	add.w	r3, r7, #15
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	4808      	ldr	r0, [pc, #32]	; (8004ce4 <uartRead+0x44>)
 8004cc4:	f7fc fc10 	bl	80014e8 <qbufferRead>
      break;
 8004cc8:	e007      	b.n	8004cda <uartRead+0x3a>

    case _DEF_UART2:
      qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 8004cca:	f107 030f 	add.w	r3, r7, #15
 8004cce:	2201      	movs	r2, #1
 8004cd0:	4619      	mov	r1, r3
 8004cd2:	4805      	ldr	r0, [pc, #20]	; (8004ce8 <uartRead+0x48>)
 8004cd4:	f7fc fc08 	bl	80014e8 <qbufferRead>
      break;
 8004cd8:	bf00      	nop
  }

  return ret;
 8004cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3710      	adds	r7, #16
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	2000a304 	.word	0x2000a304
 8004ce8:	2000a314 	.word	0x2000a314

08004cec <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b086      	sub	sp, #24
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	607a      	str	r2, [r7, #4]
 8004cf8:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;  /* DMA controller clock enable */

  switch(ch)
 8004cfe:	7bfb      	ldrb	r3, [r7, #15]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <uartWrite+0x1e>
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d00f      	beq.n	8004d28 <uartWrite+0x3c>
 8004d08:	e020      	b.n	8004d4c <uartWrite+0x60>
  {
    case _DEF_UART1:
        status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	b29a      	uxth	r2, r3
 8004d0e:	2364      	movs	r3, #100	; 0x64
 8004d10:	68b9      	ldr	r1, [r7, #8]
 8004d12:	4811      	ldr	r0, [pc, #68]	; (8004d58 <uartWrite+0x6c>)
 8004d14:	f004 fb87 	bl	8009426 <HAL_UART_Transmit>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	74fb      	strb	r3, [r7, #19]
        if (status == HAL_OK)
 8004d1c:	7cfb      	ldrb	r3, [r7, #19]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d111      	bne.n	8004d46 <uartWrite+0x5a>
        {
          ret = length;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	617b      	str	r3, [r7, #20]
        }
      break;
 8004d26:	e00e      	b.n	8004d46 <uartWrite+0x5a>

    case _DEF_UART2:
      status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	b29a      	uxth	r2, r3
 8004d2c:	2364      	movs	r3, #100	; 0x64
 8004d2e:	68b9      	ldr	r1, [r7, #8]
 8004d30:	4809      	ldr	r0, [pc, #36]	; (8004d58 <uartWrite+0x6c>)
 8004d32:	f004 fb78 	bl	8009426 <HAL_UART_Transmit>
 8004d36:	4603      	mov	r3, r0
 8004d38:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 8004d3a:	7cfb      	ldrb	r3, [r7, #19]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d104      	bne.n	8004d4a <uartWrite+0x5e>
      {
        ret = length;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	617b      	str	r3, [r7, #20]
      }
      break;
 8004d44:	e001      	b.n	8004d4a <uartWrite+0x5e>
      break;
 8004d46:	bf00      	nop
 8004d48:	e000      	b.n	8004d4c <uartWrite+0x60>
      break;
 8004d4a:	bf00      	nop
  }

  return ret;
 8004d4c:	697b      	ldr	r3, [r7, #20]
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3718      	adds	r7, #24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	2000ab28 	.word	0x2000ab28

08004d5c <uartPrintf>:

uint32_t uartPrintf(uint8_t ch, char *fmt, ...)
{
 8004d5c:	b40e      	push	{r1, r2, r3}
 8004d5e:	b580      	push	{r7, lr}
 8004d60:	b0c7      	sub	sp, #284	; 0x11c
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	4602      	mov	r2, r0
 8004d66:	1dfb      	adds	r3, r7, #7
 8004d68:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 8004d6a:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8004d6e:	f107 030c 	add.w	r3, r7, #12
 8004d72:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 8004d74:	f107 030c 	add.w	r3, r7, #12
 8004d78:	f107 0010 	add.w	r0, r7, #16
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8004d82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d86:	f006 faa5 	bl	800b2d4 <vsniprintf>
 8004d8a:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 8004d8e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004d92:	f107 0110 	add.w	r1, r7, #16
 8004d96:	1dfb      	adds	r3, r7, #7
 8004d98:	781b      	ldrb	r3, [r3, #0]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7ff ffa6 	bl	8004cec <uartWrite>
 8004da0:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

  va_end(args);


  return ret;
 8004da4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8004dae:	46bd      	mov	sp, r7
 8004db0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004db4:	b003      	add	sp, #12
 8004db6:	4770      	bx	lr

08004db8 <HAL_UART_ErrorCallback>:
}



void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
  }
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
//    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);
//    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <HAL_UART_MspInit>:




void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b08a      	sub	sp, #40	; 0x28
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004de8:	f107 0314 	add.w	r3, r7, #20
 8004dec:	2200      	movs	r2, #0
 8004dee:	601a      	str	r2, [r3, #0]
 8004df0:	605a      	str	r2, [r3, #4]
 8004df2:	609a      	str	r2, [r3, #8]
 8004df4:	60da      	str	r2, [r3, #12]
 8004df6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a4c      	ldr	r2, [pc, #304]	; (8004f30 <HAL_UART_MspInit+0x150>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	f040 8092 	bne.w	8004f28 <HAL_UART_MspInit+0x148>
  {
	  /* USER CODE BEGIN USART1_MspInit 0 */

	  /* USER CODE END USART1_MspInit 0 */
	    /* USART1 clock enable */
	    __HAL_RCC_USART1_CLK_ENABLE();
 8004e04:	2300      	movs	r3, #0
 8004e06:	613b      	str	r3, [r7, #16]
 8004e08:	4b4a      	ldr	r3, [pc, #296]	; (8004f34 <HAL_UART_MspInit+0x154>)
 8004e0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e0c:	4a49      	ldr	r2, [pc, #292]	; (8004f34 <HAL_UART_MspInit+0x154>)
 8004e0e:	f043 0310 	orr.w	r3, r3, #16
 8004e12:	6453      	str	r3, [r2, #68]	; 0x44
 8004e14:	4b47      	ldr	r3, [pc, #284]	; (8004f34 <HAL_UART_MspInit+0x154>)
 8004e16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e18:	f003 0310 	and.w	r3, r3, #16
 8004e1c:	613b      	str	r3, [r7, #16]
 8004e1e:	693b      	ldr	r3, [r7, #16]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e20:	2300      	movs	r3, #0
 8004e22:	60fb      	str	r3, [r7, #12]
 8004e24:	4b43      	ldr	r3, [pc, #268]	; (8004f34 <HAL_UART_MspInit+0x154>)
 8004e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e28:	4a42      	ldr	r2, [pc, #264]	; (8004f34 <HAL_UART_MspInit+0x154>)
 8004e2a:	f043 0301 	orr.w	r3, r3, #1
 8004e2e:	6313      	str	r3, [r2, #48]	; 0x30
 8004e30:	4b40      	ldr	r3, [pc, #256]	; (8004f34 <HAL_UART_MspInit+0x154>)
 8004e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	60fb      	str	r3, [r7, #12]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
	    /**USART1 GPIO Configuration
	    PA9     ------> USART1_TX
	    PA10     ------> USART1_RX
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004e3c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004e40:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e42:	2302      	movs	r3, #2
 8004e44:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e46:	2300      	movs	r3, #0
 8004e48:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004e4e:	2307      	movs	r3, #7
 8004e50:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e52:	f107 0314 	add.w	r3, r7, #20
 8004e56:	4619      	mov	r1, r3
 8004e58:	4837      	ldr	r0, [pc, #220]	; (8004f38 <HAL_UART_MspInit+0x158>)
 8004e5a:	f002 f82b 	bl	8006eb4 <HAL_GPIO_Init>

	    /* USART1 DMA Init */
	    /* USART1_TX Init */
	    hdma_usart1_tx.Instance = DMA2_Stream7;
 8004e5e:	4b37      	ldr	r3, [pc, #220]	; (8004f3c <HAL_UART_MspInit+0x15c>)
 8004e60:	4a37      	ldr	r2, [pc, #220]	; (8004f40 <HAL_UART_MspInit+0x160>)
 8004e62:	601a      	str	r2, [r3, #0]
	    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8004e64:	4b35      	ldr	r3, [pc, #212]	; (8004f3c <HAL_UART_MspInit+0x15c>)
 8004e66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004e6a:	605a      	str	r2, [r3, #4]
	    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e6c:	4b33      	ldr	r3, [pc, #204]	; (8004f3c <HAL_UART_MspInit+0x15c>)
 8004e6e:	2240      	movs	r2, #64	; 0x40
 8004e70:	609a      	str	r2, [r3, #8]
	    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e72:	4b32      	ldr	r3, [pc, #200]	; (8004f3c <HAL_UART_MspInit+0x15c>)
 8004e74:	2200      	movs	r2, #0
 8004e76:	60da      	str	r2, [r3, #12]
	    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004e78:	4b30      	ldr	r3, [pc, #192]	; (8004f3c <HAL_UART_MspInit+0x15c>)
 8004e7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e7e:	611a      	str	r2, [r3, #16]
	    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e80:	4b2e      	ldr	r3, [pc, #184]	; (8004f3c <HAL_UART_MspInit+0x15c>)
 8004e82:	2200      	movs	r2, #0
 8004e84:	615a      	str	r2, [r3, #20]
	    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e86:	4b2d      	ldr	r3, [pc, #180]	; (8004f3c <HAL_UART_MspInit+0x15c>)
 8004e88:	2200      	movs	r2, #0
 8004e8a:	619a      	str	r2, [r3, #24]
	    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004e8c:	4b2b      	ldr	r3, [pc, #172]	; (8004f3c <HAL_UART_MspInit+0x15c>)
 8004e8e:	2200      	movs	r2, #0
 8004e90:	61da      	str	r2, [r3, #28]
	    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004e92:	4b2a      	ldr	r3, [pc, #168]	; (8004f3c <HAL_UART_MspInit+0x15c>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	621a      	str	r2, [r3, #32]
	    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e98:	4b28      	ldr	r3, [pc, #160]	; (8004f3c <HAL_UART_MspInit+0x15c>)
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004e9e:	4827      	ldr	r0, [pc, #156]	; (8004f3c <HAL_UART_MspInit+0x15c>)
 8004ea0:	f001 fc1a 	bl	80066d8 <HAL_DMA_Init>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d001      	beq.n	8004eae <HAL_UART_MspInit+0xce>
	    {
	      Error_Handler();
 8004eaa:	f7fc f9f1 	bl	8001290 <Error_Handler>
	    }

	    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a22      	ldr	r2, [pc, #136]	; (8004f3c <HAL_UART_MspInit+0x15c>)
 8004eb2:	631a      	str	r2, [r3, #48]	; 0x30
 8004eb4:	4a21      	ldr	r2, [pc, #132]	; (8004f3c <HAL_UART_MspInit+0x15c>)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6393      	str	r3, [r2, #56]	; 0x38

	    /* USART1_RX Init */
	    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004eba:	4b22      	ldr	r3, [pc, #136]	; (8004f44 <HAL_UART_MspInit+0x164>)
 8004ebc:	4a22      	ldr	r2, [pc, #136]	; (8004f48 <HAL_UART_MspInit+0x168>)
 8004ebe:	601a      	str	r2, [r3, #0]
	    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004ec0:	4b20      	ldr	r3, [pc, #128]	; (8004f44 <HAL_UART_MspInit+0x164>)
 8004ec2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004ec6:	605a      	str	r2, [r3, #4]
	    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ec8:	4b1e      	ldr	r3, [pc, #120]	; (8004f44 <HAL_UART_MspInit+0x164>)
 8004eca:	2200      	movs	r2, #0
 8004ecc:	609a      	str	r2, [r3, #8]
	    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ece:	4b1d      	ldr	r3, [pc, #116]	; (8004f44 <HAL_UART_MspInit+0x164>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	60da      	str	r2, [r3, #12]
	    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ed4:	4b1b      	ldr	r3, [pc, #108]	; (8004f44 <HAL_UART_MspInit+0x164>)
 8004ed6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004eda:	611a      	str	r2, [r3, #16]
	    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004edc:	4b19      	ldr	r3, [pc, #100]	; (8004f44 <HAL_UART_MspInit+0x164>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	615a      	str	r2, [r3, #20]
	    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ee2:	4b18      	ldr	r3, [pc, #96]	; (8004f44 <HAL_UART_MspInit+0x164>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	619a      	str	r2, [r3, #24]
	    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004ee8:	4b16      	ldr	r3, [pc, #88]	; (8004f44 <HAL_UART_MspInit+0x164>)
 8004eea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004eee:	61da      	str	r2, [r3, #28]
	    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004ef0:	4b14      	ldr	r3, [pc, #80]	; (8004f44 <HAL_UART_MspInit+0x164>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	621a      	str	r2, [r3, #32]
	    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004ef6:	4b13      	ldr	r3, [pc, #76]	; (8004f44 <HAL_UART_MspInit+0x164>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004efc:	4811      	ldr	r0, [pc, #68]	; (8004f44 <HAL_UART_MspInit+0x164>)
 8004efe:	f001 fbeb 	bl	80066d8 <HAL_DMA_Init>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d001      	beq.n	8004f0c <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8004f08:	f7fc f9c2 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a0d      	ldr	r2, [pc, #52]	; (8004f44 <HAL_UART_MspInit+0x164>)
 8004f10:	635a      	str	r2, [r3, #52]	; 0x34
 8004f12:	4a0c      	ldr	r2, [pc, #48]	; (8004f44 <HAL_UART_MspInit+0x164>)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004f18:	2200      	movs	r2, #0
 8004f1a:	2100      	movs	r1, #0
 8004f1c:	2025      	movs	r0, #37	; 0x25
 8004f1e:	f001 fb96 	bl	800664e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004f22:	2025      	movs	r0, #37	; 0x25
 8004f24:	f001 fbaf 	bl	8006686 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004f28:	bf00      	nop
 8004f2a:	3728      	adds	r7, #40	; 0x28
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	40011000 	.word	0x40011000
 8004f34:	40023800 	.word	0x40023800
 8004f38:	40020000 	.word	0x40020000
 8004f3c:	2000aa68 	.word	0x2000aa68
 8004f40:	400264b8 	.word	0x400264b8
 8004f44:	2000aac8 	.word	0x2000aac8
 8004f48:	40026440 	.word	0x40026440

08004f4c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a0c      	ldr	r2, [pc, #48]	; (8004f8c <HAL_UART_MspDeInit+0x40>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d112      	bne.n	8004f84 <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8004f5e:	4b0c      	ldr	r3, [pc, #48]	; (8004f90 <HAL_UART_MspDeInit+0x44>)
 8004f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f62:	4a0b      	ldr	r2, [pc, #44]	; (8004f90 <HAL_UART_MspDeInit+0x44>)
 8004f64:	f023 0310 	bic.w	r3, r3, #16
 8004f68:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8004f6a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004f6e:	4809      	ldr	r0, [pc, #36]	; (8004f94 <HAL_UART_MspDeInit+0x48>)
 8004f70:	f002 f922 	bl	80071b8 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f001 fc5b 	bl	8006834 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8004f7e:	2025      	movs	r0, #37	; 0x25
 8004f80:	f001 fb8f 	bl	80066a2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8004f84:	bf00      	nop
 8004f86:	3708      	adds	r7, #8
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	40011000 	.word	0x40011000
 8004f90:	40023800 	.word	0x40023800
 8004f94:	40020000 	.word	0x40020000

08004f98 <hanFontLoad>:




uint16_t hanFontLoad(char *HanCode, han_font_t *FontPtr )
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  // 버퍼 초기화
  memset(FontPtr->FontBuffer, 0x00, 32);
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	3306      	adds	r3, #6
 8004fa6:	2220      	movs	r2, #32
 8004fa8:	2100      	movs	r1, #0
 8004faa:	4618      	mov	r0, r3
 8004fac:	f005 fa33 	bl	800a416 <memset>


  FontPtr->Code_Type = PHAN_NULL_CODE;
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	809a      	strh	r2, [r3, #4]
  // 한글코드인지 감별
  //
  if( !HanCode[0] || HanCode[0] == 0x0A )   // 문자열 마지막
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d003      	beq.n	8004fc6 <hanFontLoad+0x2e>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	2b0a      	cmp	r3, #10
 8004fc4:	d107      	bne.n	8004fd6 <hanFontLoad+0x3e>
  {
    FontPtr->Code_Type = PHAN_END_CODE;
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	2204      	movs	r2, #4
 8004fca:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	805a      	strh	r2, [r3, #2]
    return PHAN_END_CODE;
 8004fd2:	2304      	movs	r3, #4
 8004fd4:	e03b      	b.n	800504e <hanFontLoad+0xb6>
  }
  else if( HanCode[0] & 0x80 )              // 한글 코드인경우
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	781b      	ldrb	r3, [r3, #0]
 8004fda:	b25b      	sxtb	r3, r3
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	da2b      	bge.n	8005038 <hanFontLoad+0xa0>
  {
    uint32_t utf8_code;

    utf8_code = ((uint8_t)HanCode[0]<<16) | ((uint8_t)HanCode[1]<<8) | ((uint8_t)HanCode[2]<<0);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	781b      	ldrb	r3, [r3, #0]
 8004fe4:	041a      	lsls	r2, r3, #16
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	3301      	adds	r3, #1
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	021b      	lsls	r3, r3, #8
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	3202      	adds	r2, #2
 8004ff4:	7812      	ldrb	r2, [r2, #0]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	60fb      	str	r3, [r7, #12]

    if (utf8_code >= 0xEAB080 && utf8_code <= 0xED9FB0)
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	4a16      	ldr	r2, [pc, #88]	; (8005058 <hanFontLoad+0xc0>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d90e      	bls.n	8005020 <hanFontLoad+0x88>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	4a15      	ldr	r2, [pc, #84]	; (800505c <hanFontLoad+0xc4>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d80a      	bhi.n	8005020 <hanFontLoad+0x88>
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	2201      	movs	r2, #1
 800500e:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 3;
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	2203      	movs	r2, #3
 8005014:	805a      	strh	r2, [r3, #2]
      hanUniFontLoad(HanCode, FontPtr);
 8005016:	6839      	ldr	r1, [r7, #0]
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f000 f91f 	bl	800525c <hanUniFontLoad>
 800501e:	e009      	b.n	8005034 <hanFontLoad+0x9c>
    }
    else
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	2201      	movs	r2, #1
 8005024:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 2;
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	2202      	movs	r2, #2
 800502a:	805a      	strh	r2, [r3, #2]
      hanWanFontLoad(HanCode, FontPtr );
 800502c:	6839      	ldr	r1, [r7, #0]
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 f816 	bl	8005060 <hanWanFontLoad>
    }
    return PHAN_HANGUL_CODE;
 8005034:	2301      	movs	r3, #1
 8005036:	e00a      	b.n	800504e <hanFontLoad+0xb6>
  }
  else                                      // 영문 코드
  {
    FontPtr->Code_Type = PHAN_ENG_CODE;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	2202      	movs	r2, #2
 800503c:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	2201      	movs	r2, #1
 8005042:	805a      	strh	r2, [r3, #2]
    hanEngFontLoad(HanCode, FontPtr);
 8005044:	6839      	ldr	r1, [r7, #0]
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 fa30 	bl	80054ac <hanEngFontLoad>
    return PHAN_ENG_CODE;
 800504c:	2302      	movs	r3, #2
  }


  return FontPtr->Code_Type;

}
 800504e:	4618      	mov	r0, r3
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	00eab07f 	.word	0x00eab07f
 800505c:	00ed9fb0 	.word	0x00ed9fb0

08005060 <hanWanFontLoad>:

void hanWanFontLoad(char *HanCode, han_font_t *FontPtr )   /* 한글 일반 폰트 생성 */
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint16_t i;
  uint16_t wHanCode;
  //static declaration 은 속도를 높이기 위한것임.
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;

  wHanCode = (uint16_t)HanCode[0]<<8  | ((uint16_t)HanCode[1] & 0x00FF);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	781b      	ldrb	r3, [r3, #0]
 800506e:	021b      	lsls	r3, r3, #8
 8005070:	b21a      	sxth	r2, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	3301      	adds	r3, #1
 8005076:	781b      	ldrb	r3, [r3, #0]
 8005078:	b21b      	sxth	r3, r3
 800507a:	4313      	orrs	r3, r2
 800507c:	b21b      	sxth	r3, r3
 800507e:	81bb      	strh	r3, [r7, #12]


  wHanCode = hanCnvCodeWan2Johab(wHanCode);
 8005080:	89bb      	ldrh	r3, [r7, #12]
 8005082:	4618      	mov	r0, r3
 8005084:	f000 fa3c 	bl	8005500 <hanCnvCodeWan2Johab>
 8005088:	4603      	mov	r3, r0
 800508a:	81bb      	strh	r3, [r7, #12]

  //seperate phoneme code
  uChosung   = (wHanCode>>10)&0x001F;//Chosung code
 800508c:	89bb      	ldrh	r3, [r7, #12]
 800508e:	0a9b      	lsrs	r3, r3, #10
 8005090:	b29b      	uxth	r3, r3
 8005092:	f003 031f 	and.w	r3, r3, #31
 8005096:	b29a      	uxth	r2, r3
 8005098:	4b63      	ldr	r3, [pc, #396]	; (8005228 <hanWanFontLoad+0x1c8>)
 800509a:	801a      	strh	r2, [r3, #0]
  uJoongsung = (wHanCode>>5) &0x001F;//Joongsung code
 800509c:	89bb      	ldrh	r3, [r7, #12]
 800509e:	095b      	lsrs	r3, r3, #5
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	f003 031f 	and.w	r3, r3, #31
 80050a6:	b29a      	uxth	r2, r3
 80050a8:	4b60      	ldr	r3, [pc, #384]	; (800522c <hanWanFontLoad+0x1cc>)
 80050aa:	801a      	strh	r2, [r3, #0]
  uJongsung  = wHanCode & 0x001F;    //Jongsung code
 80050ac:	89bb      	ldrh	r3, [r7, #12]
 80050ae:	f003 031f 	and.w	r3, r3, #31
 80050b2:	b29a      	uxth	r2, r3
 80050b4:	4b5e      	ldr	r3, [pc, #376]	; (8005230 <hanWanFontLoad+0x1d0>)
 80050b6:	801a      	strh	r2, [r3, #0]

  //make font index
  uChosung   = ChoIdxTbl[uChosung];    //Chosung index
 80050b8:	4b5b      	ldr	r3, [pc, #364]	; (8005228 <hanWanFontLoad+0x1c8>)
 80050ba:	881b      	ldrh	r3, [r3, #0]
 80050bc:	461a      	mov	r2, r3
 80050be:	4b5d      	ldr	r3, [pc, #372]	; (8005234 <hanWanFontLoad+0x1d4>)
 80050c0:	5c9b      	ldrb	r3, [r3, r2]
 80050c2:	b29a      	uxth	r2, r3
 80050c4:	4b58      	ldr	r3, [pc, #352]	; (8005228 <hanWanFontLoad+0x1c8>)
 80050c6:	801a      	strh	r2, [r3, #0]
  uJoongsung = JooIdxTbl[uJoongsung];  //Joongsung index
 80050c8:	4b58      	ldr	r3, [pc, #352]	; (800522c <hanWanFontLoad+0x1cc>)
 80050ca:	881b      	ldrh	r3, [r3, #0]
 80050cc:	461a      	mov	r2, r3
 80050ce:	4b5a      	ldr	r3, [pc, #360]	; (8005238 <hanWanFontLoad+0x1d8>)
 80050d0:	5c9b      	ldrb	r3, [r3, r2]
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	4b55      	ldr	r3, [pc, #340]	; (800522c <hanWanFontLoad+0x1cc>)
 80050d6:	801a      	strh	r2, [r3, #0]
  uJongsung  = JonIdxTbl[uJongsung];   //Jongsung index
 80050d8:	4b55      	ldr	r3, [pc, #340]	; (8005230 <hanWanFontLoad+0x1d0>)
 80050da:	881b      	ldrh	r3, [r3, #0]
 80050dc:	461a      	mov	r2, r3
 80050de:	4b57      	ldr	r3, [pc, #348]	; (800523c <hanWanFontLoad+0x1dc>)
 80050e0:	5c9b      	ldrb	r3, [r3, r2]
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	4b52      	ldr	r3, [pc, #328]	; (8005230 <hanWanFontLoad+0x1d0>)
 80050e6:	801a      	strh	r2, [r3, #0]

  //decide a character type (몇번째 벌을 사용할지 결정)
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 80050e8:	4b51      	ldr	r3, [pc, #324]	; (8005230 <hanWanFontLoad+0x1d0>)
 80050ea:	881b      	ldrh	r3, [r3, #0]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d006      	beq.n	80050fe <hanWanFontLoad+0x9e>
 80050f0:	4b4e      	ldr	r3, [pc, #312]	; (800522c <hanWanFontLoad+0x1cc>)
 80050f2:	881b      	ldrh	r3, [r3, #0]
 80050f4:	461a      	mov	r2, r3
 80050f6:	4b52      	ldr	r3, [pc, #328]	; (8005240 <hanWanFontLoad+0x1e0>)
 80050f8:	5c9b      	ldrb	r3, [r3, r2]
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	e005      	b.n	800510a <hanWanFontLoad+0xaa>
 80050fe:	4b4b      	ldr	r3, [pc, #300]	; (800522c <hanWanFontLoad+0x1cc>)
 8005100:	881b      	ldrh	r3, [r3, #0]
 8005102:	461a      	mov	r2, r3
 8005104:	4b4f      	ldr	r3, [pc, #316]	; (8005244 <hanWanFontLoad+0x1e4>)
 8005106:	5c9b      	ldrb	r3, [r3, r2]
 8005108:	b29b      	uxth	r3, r3
 800510a:	4a4f      	ldr	r2, [pc, #316]	; (8005248 <hanWanFontLoad+0x1e8>)
 800510c:	8013      	strh	r3, [r2, #0]
    //'ㄱ'(1) 이나 'ㅋ'(16) 인경우는
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 800510e:	4b46      	ldr	r3, [pc, #280]	; (8005228 <hanWanFontLoad+0x1c8>)
 8005110:	881b      	ldrh	r3, [r3, #0]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d009      	beq.n	800512a <hanWanFontLoad+0xca>
 8005116:	4b44      	ldr	r3, [pc, #272]	; (8005228 <hanWanFontLoad+0x1c8>)
 8005118:	881b      	ldrh	r3, [r3, #0]
 800511a:	2b01      	cmp	r3, #1
 800511c:	d005      	beq.n	800512a <hanWanFontLoad+0xca>
 800511e:	4b42      	ldr	r3, [pc, #264]	; (8005228 <hanWanFontLoad+0x1c8>)
 8005120:	881b      	ldrh	r3, [r3, #0]
 8005122:	2b10      	cmp	r3, #16
 8005124:	d001      	beq.n	800512a <hanWanFontLoad+0xca>
 8005126:	2301      	movs	r3, #1
 8005128:	e000      	b.n	800512c <hanWanFontLoad+0xcc>
 800512a:	2300      	movs	r3, #0
 800512c:	b29b      	uxth	r3, r3
 800512e:	4a40      	ldr	r2, [pc, #256]	; (8005230 <hanWanFontLoad+0x1d0>)
 8005130:	8812      	ldrh	r2, [r2, #0]
 8005132:	2a00      	cmp	r2, #0
 8005134:	d001      	beq.n	800513a <hanWanFontLoad+0xda>
 8005136:	2202      	movs	r2, #2
 8005138:	e000      	b.n	800513c <hanWanFontLoad+0xdc>
 800513a:	2200      	movs	r2, #0
 800513c:	4413      	add	r3, r2
 800513e:	b29a      	uxth	r2, r3
 8005140:	4b42      	ldr	r3, [pc, #264]	; (800524c <hanWanFontLoad+0x1ec>)
 8005142:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 8005144:	4b39      	ldr	r3, [pc, #228]	; (800522c <hanWanFontLoad+0x1cc>)
 8005146:	881b      	ldrh	r3, [r3, #0]
 8005148:	461a      	mov	r2, r3
 800514a:	4b41      	ldr	r3, [pc, #260]	; (8005250 <hanWanFontLoad+0x1f0>)
 800514c:	5c9b      	ldrb	r3, [r3, r2]
 800514e:	b29a      	uxth	r2, r3
 8005150:	4b40      	ldr	r3, [pc, #256]	; (8005254 <hanWanFontLoad+0x1f4>)
 8005152:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 8005154:	2300      	movs	r3, #0
 8005156:	81fb      	strh	r3, [r7, #14]
 8005158:	e035      	b.n	80051c6 <hanWanFontLoad+0x166>
  {
    FontPtr->FontBuffer[i]  = K_font[uChoType*20+uChosung][i];
 800515a:	4b3b      	ldr	r3, [pc, #236]	; (8005248 <hanWanFontLoad+0x1e8>)
 800515c:	881b      	ldrh	r3, [r3, #0]
 800515e:	461a      	mov	r2, r3
 8005160:	4613      	mov	r3, r2
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	4413      	add	r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	461a      	mov	r2, r3
 800516a:	4b2f      	ldr	r3, [pc, #188]	; (8005228 <hanWanFontLoad+0x1c8>)
 800516c:	881b      	ldrh	r3, [r3, #0]
 800516e:	441a      	add	r2, r3
 8005170:	89fb      	ldrh	r3, [r7, #14]
 8005172:	4939      	ldr	r1, [pc, #228]	; (8005258 <hanWanFontLoad+0x1f8>)
 8005174:	0152      	lsls	r2, r2, #5
 8005176:	4413      	add	r3, r2
 8005178:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800517c:	89fb      	ldrh	r3, [r7, #14]
 800517e:	b2d1      	uxtb	r1, r2
 8005180:	683a      	ldr	r2, [r7, #0]
 8005182:	4413      	add	r3, r2
 8005184:	460a      	mov	r2, r1
 8005186:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= K_font[160 + uJooType*22+uJoongsung][i];
 8005188:	89fb      	ldrh	r3, [r7, #14]
 800518a:	683a      	ldr	r2, [r7, #0]
 800518c:	4413      	add	r3, r2
 800518e:	7999      	ldrb	r1, [r3, #6]
 8005190:	4b2e      	ldr	r3, [pc, #184]	; (800524c <hanWanFontLoad+0x1ec>)
 8005192:	881b      	ldrh	r3, [r3, #0]
 8005194:	461a      	mov	r2, r3
 8005196:	2316      	movs	r3, #22
 8005198:	fb03 f302 	mul.w	r3, r3, r2
 800519c:	33a0      	adds	r3, #160	; 0xa0
 800519e:	4a23      	ldr	r2, [pc, #140]	; (800522c <hanWanFontLoad+0x1cc>)
 80051a0:	8812      	ldrh	r2, [r2, #0]
 80051a2:	441a      	add	r2, r3
 80051a4:	89fb      	ldrh	r3, [r7, #14]
 80051a6:	482c      	ldr	r0, [pc, #176]	; (8005258 <hanWanFontLoad+0x1f8>)
 80051a8:	0152      	lsls	r2, r2, #5
 80051aa:	4413      	add	r3, r2
 80051ac:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80051b0:	b2da      	uxtb	r2, r3
 80051b2:	89fb      	ldrh	r3, [r7, #14]
 80051b4:	430a      	orrs	r2, r1
 80051b6:	b2d1      	uxtb	r1, r2
 80051b8:	683a      	ldr	r2, [r7, #0]
 80051ba:	4413      	add	r3, r2
 80051bc:	460a      	mov	r2, r1
 80051be:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 80051c0:	89fb      	ldrh	r3, [r7, #14]
 80051c2:	3301      	adds	r3, #1
 80051c4:	81fb      	strh	r3, [r7, #14]
 80051c6:	89fb      	ldrh	r3, [r7, #14]
 80051c8:	2b1f      	cmp	r3, #31
 80051ca:	d9c6      	bls.n	800515a <hanWanFontLoad+0xfa>
  }

  //combine Jongsung
  if(uJongsung)
 80051cc:	4b18      	ldr	r3, [pc, #96]	; (8005230 <hanWanFontLoad+0x1d0>)
 80051ce:	881b      	ldrh	r3, [r3, #0]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d025      	beq.n	8005220 <hanWanFontLoad+0x1c0>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 80051d4:	2300      	movs	r3, #0
 80051d6:	81fb      	strh	r3, [r7, #14]
 80051d8:	e01f      	b.n	800521a <hanWanFontLoad+0x1ba>
 80051da:	89fb      	ldrh	r3, [r7, #14]
 80051dc:	683a      	ldr	r2, [r7, #0]
 80051de:	4413      	add	r3, r2
 80051e0:	7999      	ldrb	r1, [r3, #6]
 80051e2:	4b1c      	ldr	r3, [pc, #112]	; (8005254 <hanWanFontLoad+0x1f4>)
 80051e4:	881b      	ldrh	r3, [r3, #0]
 80051e6:	461a      	mov	r2, r3
 80051e8:	4613      	mov	r3, r2
 80051ea:	00db      	lsls	r3, r3, #3
 80051ec:	1a9b      	subs	r3, r3, r2
 80051ee:	009b      	lsls	r3, r3, #2
 80051f0:	33f8      	adds	r3, #248	; 0xf8
 80051f2:	4a0f      	ldr	r2, [pc, #60]	; (8005230 <hanWanFontLoad+0x1d0>)
 80051f4:	8812      	ldrh	r2, [r2, #0]
 80051f6:	441a      	add	r2, r3
 80051f8:	89fb      	ldrh	r3, [r7, #14]
 80051fa:	4817      	ldr	r0, [pc, #92]	; (8005258 <hanWanFontLoad+0x1f8>)
 80051fc:	0152      	lsls	r2, r2, #5
 80051fe:	4413      	add	r3, r2
 8005200:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8005204:	b2da      	uxtb	r2, r3
 8005206:	89fb      	ldrh	r3, [r7, #14]
 8005208:	430a      	orrs	r2, r1
 800520a:	b2d1      	uxtb	r1, r2
 800520c:	683a      	ldr	r2, [r7, #0]
 800520e:	4413      	add	r3, r2
 8005210:	460a      	mov	r2, r1
 8005212:	719a      	strb	r2, [r3, #6]
 8005214:	89fb      	ldrh	r3, [r7, #14]
 8005216:	3301      	adds	r3, #1
 8005218:	81fb      	strh	r3, [r7, #14]
 800521a:	89fb      	ldrh	r3, [r7, #14]
 800521c:	2b1f      	cmp	r3, #31
 800521e:	d9dc      	bls.n	80051da <hanWanFontLoad+0x17a>
  }
}
 8005220:	bf00      	nop
 8005222:	3710      	adds	r7, #16
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}
 8005228:	2000a414 	.word	0x2000a414
 800522c:	2000a416 	.word	0x2000a416
 8005230:	2000a418 	.word	0x2000a418
 8005234:	0800e574 	.word	0x0800e574
 8005238:	0800e594 	.word	0x0800e594
 800523c:	0800e5b4 	.word	0x0800e5b4
 8005240:	0800e64c 	.word	0x0800e64c
 8005244:	0800e634 	.word	0x0800e634
 8005248:	2000a41a 	.word	0x2000a41a
 800524c:	2000a41c 	.word	0x2000a41c
 8005250:	0800e664 	.word	0x0800e664
 8005254:	2000a41e 	.word	0x2000a41e
 8005258:	08010b40 	.word	0x08010b40

0800525c <hanUniFontLoad>:

void hanUniFontLoad(char *HanCode, han_font_t *FontPtr)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;




  utf16 = (uint8_t)(HanCode[0] & 0x0f) << 12 | (uint8_t)(HanCode[1] & 0x3f) << 6 | (uint8_t)(HanCode[2] & 0x3f);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	781b      	ldrb	r3, [r3, #0]
 800526a:	031b      	lsls	r3, r3, #12
 800526c:	b21a      	sxth	r2, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	3301      	adds	r3, #1
 8005272:	781b      	ldrb	r3, [r3, #0]
 8005274:	019b      	lsls	r3, r3, #6
 8005276:	b21b      	sxth	r3, r3
 8005278:	f403 637c 	and.w	r3, r3, #4032	; 0xfc0
 800527c:	b21b      	sxth	r3, r3
 800527e:	4313      	orrs	r3, r2
 8005280:	b21a      	sxth	r2, r3
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	3302      	adds	r3, #2
 8005286:	781b      	ldrb	r3, [r3, #0]
 8005288:	b21b      	sxth	r3, r3
 800528a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800528e:	b21b      	sxth	r3, r3
 8005290:	4313      	orrs	r3, r2
 8005292:	b21b      	sxth	r3, r3
 8005294:	81bb      	strh	r3, [r7, #12]


  //seperate phoneme code
  utf16 -= 0xac00;
 8005296:	89bb      	ldrh	r3, [r7, #12]
 8005298:	f503 43a8 	add.w	r3, r3, #21504	; 0x5400
 800529c:	81bb      	strh	r3, [r7, #12]
  uJongsung  = utf16 % 28;
 800529e:	89ba      	ldrh	r2, [r7, #12]
 80052a0:	0893      	lsrs	r3, r2, #2
 80052a2:	4973      	ldr	r1, [pc, #460]	; (8005470 <hanUniFontLoad+0x214>)
 80052a4:	fba1 3103 	umull	r3, r1, r1, r3
 80052a8:	460b      	mov	r3, r1
 80052aa:	00db      	lsls	r3, r3, #3
 80052ac:	1a5b      	subs	r3, r3, r1
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	b29a      	uxth	r2, r3
 80052b4:	4b6f      	ldr	r3, [pc, #444]	; (8005474 <hanUniFontLoad+0x218>)
 80052b6:	801a      	strh	r2, [r3, #0]
  utf16 /= 28;
 80052b8:	89bb      	ldrh	r3, [r7, #12]
 80052ba:	089b      	lsrs	r3, r3, #2
 80052bc:	4a6c      	ldr	r2, [pc, #432]	; (8005470 <hanUniFontLoad+0x214>)
 80052be:	fba2 2303 	umull	r2, r3, r2, r3
 80052c2:	81bb      	strh	r3, [r7, #12]
  uJoongsung = utf16 % 21;
 80052c4:	89b9      	ldrh	r1, [r7, #12]
 80052c6:	4b6c      	ldr	r3, [pc, #432]	; (8005478 <hanUniFontLoad+0x21c>)
 80052c8:	fba3 2301 	umull	r2, r3, r3, r1
 80052cc:	1aca      	subs	r2, r1, r3
 80052ce:	0852      	lsrs	r2, r2, #1
 80052d0:	4413      	add	r3, r2
 80052d2:	091a      	lsrs	r2, r3, #4
 80052d4:	4613      	mov	r3, r2
 80052d6:	005b      	lsls	r3, r3, #1
 80052d8:	4413      	add	r3, r2
 80052da:	00da      	lsls	r2, r3, #3
 80052dc:	1ad2      	subs	r2, r2, r3
 80052de:	1a8b      	subs	r3, r1, r2
 80052e0:	b29a      	uxth	r2, r3
 80052e2:	4b66      	ldr	r3, [pc, #408]	; (800547c <hanUniFontLoad+0x220>)
 80052e4:	801a      	strh	r2, [r3, #0]
  uChosung   = utf16 / 21;
 80052e6:	89ba      	ldrh	r2, [r7, #12]
 80052e8:	4b63      	ldr	r3, [pc, #396]	; (8005478 <hanUniFontLoad+0x21c>)
 80052ea:	fba3 1302 	umull	r1, r3, r3, r2
 80052ee:	1ad2      	subs	r2, r2, r3
 80052f0:	0852      	lsrs	r2, r2, #1
 80052f2:	4413      	add	r3, r2
 80052f4:	091b      	lsrs	r3, r3, #4
 80052f6:	b29a      	uxth	r2, r3
 80052f8:	4b61      	ldr	r3, [pc, #388]	; (8005480 <hanUniFontLoad+0x224>)
 80052fa:	801a      	strh	r2, [r3, #0]


  //make font index
  uChosung   = UniChoIdxTbl[uChosung];    //Chosung index
 80052fc:	4b60      	ldr	r3, [pc, #384]	; (8005480 <hanUniFontLoad+0x224>)
 80052fe:	881b      	ldrh	r3, [r3, #0]
 8005300:	461a      	mov	r2, r3
 8005302:	4b60      	ldr	r3, [pc, #384]	; (8005484 <hanUniFontLoad+0x228>)
 8005304:	5c9b      	ldrb	r3, [r3, r2]
 8005306:	b29a      	uxth	r2, r3
 8005308:	4b5d      	ldr	r3, [pc, #372]	; (8005480 <hanUniFontLoad+0x224>)
 800530a:	801a      	strh	r2, [r3, #0]
  uJoongsung = UniJooIdxTbl[uJoongsung];  //Joongsung index
 800530c:	4b5b      	ldr	r3, [pc, #364]	; (800547c <hanUniFontLoad+0x220>)
 800530e:	881b      	ldrh	r3, [r3, #0]
 8005310:	461a      	mov	r2, r3
 8005312:	4b5d      	ldr	r3, [pc, #372]	; (8005488 <hanUniFontLoad+0x22c>)
 8005314:	5c9b      	ldrb	r3, [r3, r2]
 8005316:	b29a      	uxth	r2, r3
 8005318:	4b58      	ldr	r3, [pc, #352]	; (800547c <hanUniFontLoad+0x220>)
 800531a:	801a      	strh	r2, [r3, #0]
  uJongsung  = UniJonIdxTbl[uJongsung];   //Jongsung index
 800531c:	4b55      	ldr	r3, [pc, #340]	; (8005474 <hanUniFontLoad+0x218>)
 800531e:	881b      	ldrh	r3, [r3, #0]
 8005320:	461a      	mov	r2, r3
 8005322:	4b5a      	ldr	r3, [pc, #360]	; (800548c <hanUniFontLoad+0x230>)
 8005324:	5c9b      	ldrb	r3, [r3, r2]
 8005326:	b29a      	uxth	r2, r3
 8005328:	4b52      	ldr	r3, [pc, #328]	; (8005474 <hanUniFontLoad+0x218>)
 800532a:	801a      	strh	r2, [r3, #0]


  //decide a character type (몇번째 벌을 사용할지 결정)
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 800532c:	4b51      	ldr	r3, [pc, #324]	; (8005474 <hanUniFontLoad+0x218>)
 800532e:	881b      	ldrh	r3, [r3, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d006      	beq.n	8005342 <hanUniFontLoad+0xe6>
 8005334:	4b51      	ldr	r3, [pc, #324]	; (800547c <hanUniFontLoad+0x220>)
 8005336:	881b      	ldrh	r3, [r3, #0]
 8005338:	461a      	mov	r2, r3
 800533a:	4b55      	ldr	r3, [pc, #340]	; (8005490 <hanUniFontLoad+0x234>)
 800533c:	5c9b      	ldrb	r3, [r3, r2]
 800533e:	b29b      	uxth	r3, r3
 8005340:	e005      	b.n	800534e <hanUniFontLoad+0xf2>
 8005342:	4b4e      	ldr	r3, [pc, #312]	; (800547c <hanUniFontLoad+0x220>)
 8005344:	881b      	ldrh	r3, [r3, #0]
 8005346:	461a      	mov	r2, r3
 8005348:	4b52      	ldr	r3, [pc, #328]	; (8005494 <hanUniFontLoad+0x238>)
 800534a:	5c9b      	ldrb	r3, [r3, r2]
 800534c:	b29b      	uxth	r3, r3
 800534e:	4a52      	ldr	r2, [pc, #328]	; (8005498 <hanUniFontLoad+0x23c>)
 8005350:	8013      	strh	r3, [r2, #0]
    //'ㄱ'(1) 이나 'ㅋ'(16) 인경우는
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8005352:	4b4b      	ldr	r3, [pc, #300]	; (8005480 <hanUniFontLoad+0x224>)
 8005354:	881b      	ldrh	r3, [r3, #0]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d009      	beq.n	800536e <hanUniFontLoad+0x112>
 800535a:	4b49      	ldr	r3, [pc, #292]	; (8005480 <hanUniFontLoad+0x224>)
 800535c:	881b      	ldrh	r3, [r3, #0]
 800535e:	2b01      	cmp	r3, #1
 8005360:	d005      	beq.n	800536e <hanUniFontLoad+0x112>
 8005362:	4b47      	ldr	r3, [pc, #284]	; (8005480 <hanUniFontLoad+0x224>)
 8005364:	881b      	ldrh	r3, [r3, #0]
 8005366:	2b10      	cmp	r3, #16
 8005368:	d001      	beq.n	800536e <hanUniFontLoad+0x112>
 800536a:	2301      	movs	r3, #1
 800536c:	e000      	b.n	8005370 <hanUniFontLoad+0x114>
 800536e:	2300      	movs	r3, #0
 8005370:	b29b      	uxth	r3, r3
 8005372:	4a40      	ldr	r2, [pc, #256]	; (8005474 <hanUniFontLoad+0x218>)
 8005374:	8812      	ldrh	r2, [r2, #0]
 8005376:	2a00      	cmp	r2, #0
 8005378:	d001      	beq.n	800537e <hanUniFontLoad+0x122>
 800537a:	2202      	movs	r2, #2
 800537c:	e000      	b.n	8005380 <hanUniFontLoad+0x124>
 800537e:	2200      	movs	r2, #0
 8005380:	4413      	add	r3, r2
 8005382:	b29a      	uxth	r2, r3
 8005384:	4b45      	ldr	r3, [pc, #276]	; (800549c <hanUniFontLoad+0x240>)
 8005386:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 8005388:	4b3c      	ldr	r3, [pc, #240]	; (800547c <hanUniFontLoad+0x220>)
 800538a:	881b      	ldrh	r3, [r3, #0]
 800538c:	461a      	mov	r2, r3
 800538e:	4b44      	ldr	r3, [pc, #272]	; (80054a0 <hanUniFontLoad+0x244>)
 8005390:	5c9b      	ldrb	r3, [r3, r2]
 8005392:	b29a      	uxth	r2, r3
 8005394:	4b43      	ldr	r3, [pc, #268]	; (80054a4 <hanUniFontLoad+0x248>)
 8005396:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 8005398:	2300      	movs	r3, #0
 800539a:	81fb      	strh	r3, [r7, #14]
 800539c:	e035      	b.n	800540a <hanUniFontLoad+0x1ae>
  {
    FontPtr->FontBuffer[i]  = (uint8_t)K_font[uChoType*20+uChosung][i];
 800539e:	4b3e      	ldr	r3, [pc, #248]	; (8005498 <hanUniFontLoad+0x23c>)
 80053a0:	881b      	ldrh	r3, [r3, #0]
 80053a2:	461a      	mov	r2, r3
 80053a4:	4613      	mov	r3, r2
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	4413      	add	r3, r2
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	461a      	mov	r2, r3
 80053ae:	4b34      	ldr	r3, [pc, #208]	; (8005480 <hanUniFontLoad+0x224>)
 80053b0:	881b      	ldrh	r3, [r3, #0]
 80053b2:	441a      	add	r2, r3
 80053b4:	89fb      	ldrh	r3, [r7, #14]
 80053b6:	493c      	ldr	r1, [pc, #240]	; (80054a8 <hanUniFontLoad+0x24c>)
 80053b8:	0152      	lsls	r2, r2, #5
 80053ba:	4413      	add	r3, r2
 80053bc:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80053c0:	89fb      	ldrh	r3, [r7, #14]
 80053c2:	b2d1      	uxtb	r1, r2
 80053c4:	683a      	ldr	r2, [r7, #0]
 80053c6:	4413      	add	r3, r2
 80053c8:	460a      	mov	r2, r1
 80053ca:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= (uint8_t)K_font[160 + uJooType*22+uJoongsung][i];
 80053cc:	89fb      	ldrh	r3, [r7, #14]
 80053ce:	683a      	ldr	r2, [r7, #0]
 80053d0:	4413      	add	r3, r2
 80053d2:	7999      	ldrb	r1, [r3, #6]
 80053d4:	4b31      	ldr	r3, [pc, #196]	; (800549c <hanUniFontLoad+0x240>)
 80053d6:	881b      	ldrh	r3, [r3, #0]
 80053d8:	461a      	mov	r2, r3
 80053da:	2316      	movs	r3, #22
 80053dc:	fb03 f302 	mul.w	r3, r3, r2
 80053e0:	33a0      	adds	r3, #160	; 0xa0
 80053e2:	4a26      	ldr	r2, [pc, #152]	; (800547c <hanUniFontLoad+0x220>)
 80053e4:	8812      	ldrh	r2, [r2, #0]
 80053e6:	441a      	add	r2, r3
 80053e8:	89fb      	ldrh	r3, [r7, #14]
 80053ea:	482f      	ldr	r0, [pc, #188]	; (80054a8 <hanUniFontLoad+0x24c>)
 80053ec:	0152      	lsls	r2, r2, #5
 80053ee:	4413      	add	r3, r2
 80053f0:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80053f4:	b2da      	uxtb	r2, r3
 80053f6:	89fb      	ldrh	r3, [r7, #14]
 80053f8:	430a      	orrs	r2, r1
 80053fa:	b2d1      	uxtb	r1, r2
 80053fc:	683a      	ldr	r2, [r7, #0]
 80053fe:	4413      	add	r3, r2
 8005400:	460a      	mov	r2, r1
 8005402:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 8005404:	89fb      	ldrh	r3, [r7, #14]
 8005406:	3301      	adds	r3, #1
 8005408:	81fb      	strh	r3, [r7, #14]
 800540a:	89fb      	ldrh	r3, [r7, #14]
 800540c:	2b1f      	cmp	r3, #31
 800540e:	d9c6      	bls.n	800539e <hanUniFontLoad+0x142>
  }

  //combine Jongsung
  if(uJongsung)
 8005410:	4b18      	ldr	r3, [pc, #96]	; (8005474 <hanUniFontLoad+0x218>)
 8005412:	881b      	ldrh	r3, [r3, #0]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d025      	beq.n	8005464 <hanUniFontLoad+0x208>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 8005418:	2300      	movs	r3, #0
 800541a:	81fb      	strh	r3, [r7, #14]
 800541c:	e01f      	b.n	800545e <hanUniFontLoad+0x202>
 800541e:	89fb      	ldrh	r3, [r7, #14]
 8005420:	683a      	ldr	r2, [r7, #0]
 8005422:	4413      	add	r3, r2
 8005424:	7999      	ldrb	r1, [r3, #6]
 8005426:	4b1f      	ldr	r3, [pc, #124]	; (80054a4 <hanUniFontLoad+0x248>)
 8005428:	881b      	ldrh	r3, [r3, #0]
 800542a:	461a      	mov	r2, r3
 800542c:	4613      	mov	r3, r2
 800542e:	00db      	lsls	r3, r3, #3
 8005430:	1a9b      	subs	r3, r3, r2
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	33f8      	adds	r3, #248	; 0xf8
 8005436:	4a0f      	ldr	r2, [pc, #60]	; (8005474 <hanUniFontLoad+0x218>)
 8005438:	8812      	ldrh	r2, [r2, #0]
 800543a:	441a      	add	r2, r3
 800543c:	89fb      	ldrh	r3, [r7, #14]
 800543e:	481a      	ldr	r0, [pc, #104]	; (80054a8 <hanUniFontLoad+0x24c>)
 8005440:	0152      	lsls	r2, r2, #5
 8005442:	4413      	add	r3, r2
 8005444:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8005448:	b2da      	uxtb	r2, r3
 800544a:	89fb      	ldrh	r3, [r7, #14]
 800544c:	430a      	orrs	r2, r1
 800544e:	b2d1      	uxtb	r1, r2
 8005450:	683a      	ldr	r2, [r7, #0]
 8005452:	4413      	add	r3, r2
 8005454:	460a      	mov	r2, r1
 8005456:	719a      	strb	r2, [r3, #6]
 8005458:	89fb      	ldrh	r3, [r7, #14]
 800545a:	3301      	adds	r3, #1
 800545c:	81fb      	strh	r3, [r7, #14]
 800545e:	89fb      	ldrh	r3, [r7, #14]
 8005460:	2b1f      	cmp	r3, #31
 8005462:	d9dc      	bls.n	800541e <hanUniFontLoad+0x1c2>
  }
}
 8005464:	bf00      	nop
 8005466:	3714      	adds	r7, #20
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr
 8005470:	24924925 	.word	0x24924925
 8005474:	2000a420 	.word	0x2000a420
 8005478:	86186187 	.word	0x86186187
 800547c:	2000a422 	.word	0x2000a422
 8005480:	2000a424 	.word	0x2000a424
 8005484:	0800e5d4 	.word	0x0800e5d4
 8005488:	0800e5f4 	.word	0x0800e5f4
 800548c:	0800e614 	.word	0x0800e614
 8005490:	0800e64c 	.word	0x0800e64c
 8005494:	0800e634 	.word	0x0800e634
 8005498:	2000a426 	.word	0x2000a426
 800549c:	2000a428 	.word	0x2000a428
 80054a0:	0800e664 	.word	0x0800e664
 80054a4:	2000a42a 	.word	0x2000a42a
 80054a8:	08010b40 	.word	0x08010b40

080054ac <hanEngFontLoad>:

void hanEngFontLoad(char *HanCode, han_font_t *FontPtr)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b085      	sub	sp, #20
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
  uint16_t i;
  char EngCode;

  EngCode = *HanCode;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	737b      	strb	r3, [r7, #13]

  EngCode -= 0x20;  // FONT는 스페이스 부터 시작한다.
 80054bc:	7b7b      	ldrb	r3, [r7, #13]
 80054be:	3b20      	subs	r3, #32
 80054c0:	737b      	strb	r3, [r7, #13]

  for ( i = 0 ; i < 16 ; i++ )
 80054c2:	2300      	movs	r3, #0
 80054c4:	81fb      	strh	r3, [r7, #14]
 80054c6:	e00f      	b.n	80054e8 <hanEngFontLoad+0x3c>
  {
     FontPtr->FontBuffer[ i ] = (char)wEngFon[(int)EngCode][i];
 80054c8:	7b7a      	ldrb	r2, [r7, #13]
 80054ca:	89fb      	ldrh	r3, [r7, #14]
 80054cc:	490b      	ldr	r1, [pc, #44]	; (80054fc <hanEngFontLoad+0x50>)
 80054ce:	0112      	lsls	r2, r2, #4
 80054d0:	4413      	add	r3, r2
 80054d2:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 80054d6:	89fb      	ldrh	r3, [r7, #14]
 80054d8:	b2d1      	uxtb	r1, r2
 80054da:	683a      	ldr	r2, [r7, #0]
 80054dc:	4413      	add	r3, r2
 80054de:	460a      	mov	r2, r1
 80054e0:	719a      	strb	r2, [r3, #6]
  for ( i = 0 ; i < 16 ; i++ )
 80054e2:	89fb      	ldrh	r3, [r7, #14]
 80054e4:	3301      	adds	r3, #1
 80054e6:	81fb      	strh	r3, [r7, #14]
 80054e8:	89fb      	ldrh	r3, [r7, #14]
 80054ea:	2b0f      	cmp	r3, #15
 80054ec:	d9ec      	bls.n	80054c8 <hanEngFontLoad+0x1c>
  }
}
 80054ee:	bf00      	nop
 80054f0:	3714      	adds	r7, #20
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
 80054fa:	bf00      	nop
 80054fc:	0800cd74 	.word	0x0800cd74

08005500 <hanCnvCodeWan2Johab>:

uint16_t hanCnvCodeWan2Johab(uint16_t WanCode)
{
 8005500:	b480      	push	{r7}
 8005502:	b085      	sub	sp, #20
 8005504:	af00      	add	r7, sp, #0
 8005506:	4603      	mov	r3, r0
 8005508:	80fb      	strh	r3, [r7, #6]
  int index;
  uint16_t hcode, lcode;

  hcode = (WanCode >> 8) & 0xFF;
 800550a:	88fb      	ldrh	r3, [r7, #6]
 800550c:	0a1b      	lsrs	r3, r3, #8
 800550e:	81fb      	strh	r3, [r7, #14]
  lcode = WanCode & 0x0ff;
 8005510:	88fb      	ldrh	r3, [r7, #6]
 8005512:	b2db      	uxtb	r3, r3
 8005514:	81bb      	strh	r3, [r7, #12]

  index = (hcode - 0x0B0) * 94 + (lcode - 0x0A1);
 8005516:	89fb      	ldrh	r3, [r7, #14]
 8005518:	3bb0      	subs	r3, #176	; 0xb0
 800551a:	225e      	movs	r2, #94	; 0x5e
 800551c:	fb02 f203 	mul.w	r2, r2, r3
 8005520:	89bb      	ldrh	r3, [r7, #12]
 8005522:	3ba1      	subs	r3, #161	; 0xa1
 8005524:	4413      	add	r3, r2
 8005526:	60bb      	str	r3, [r7, #8]

  return wWanToJohabTable[index];
 8005528:	4a05      	ldr	r2, [pc, #20]	; (8005540 <hanCnvCodeWan2Johab+0x40>)
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005530:	b29b      	uxth	r3, r3
}
 8005532:	4618      	mov	r0, r3
 8005534:	3714      	adds	r7, #20
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	0800e680 	.word	0x0800e680

08005544 <TransferDoneISR>:
static void st7735SetRotation(uint8_t m);
static bool st7735Reset(void);


static void TransferDoneISR(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
  if (is_write_frame == true)
 8005548:	4b0a      	ldr	r3, [pc, #40]	; (8005574 <TransferDoneISR+0x30>)
 800554a:	781b      	ldrb	r3, [r3, #0]
 800554c:	b2db      	uxtb	r3, r3
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00d      	beq.n	800556e <TransferDoneISR+0x2a>
  {
    is_write_frame = false;
 8005552:	4b08      	ldr	r3, [pc, #32]	; (8005574 <TransferDoneISR+0x30>)
 8005554:	2200      	movs	r2, #0
 8005556:	701a      	strb	r2, [r3, #0]
    gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 8005558:	2101      	movs	r1, #1
 800555a:	2002      	movs	r0, #2
 800555c:	f7fd fad8 	bl	8002b10 <gpioPinWrite>

    if (frameCallBack != NULL)
 8005560:	4b05      	ldr	r3, [pc, #20]	; (8005578 <TransferDoneISR+0x34>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d002      	beq.n	800556e <TransferDoneISR+0x2a>
    {
      frameCallBack();
 8005568:	4b03      	ldr	r3, [pc, #12]	; (8005578 <TransferDoneISR+0x34>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4798      	blx	r3
    }
  }
}
 800556e:	bf00      	nop
 8005570:	bd80      	pop	{r7, pc}
 8005572:	bf00      	nop
 8005574:	2000a434 	.word	0x2000a434
 8005578:	2000a430 	.word	0x2000a430

0800557c <st7735Init>:


bool st7735Init(void)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
  bool ret;

  ret = st7735Reset();
 8005582:	f000 f835 	bl	80055f0 <st7735Reset>
 8005586:	4603      	mov	r3, r0
 8005588:	71fb      	strb	r3, [r7, #7]

  return ret;
 800558a:	79fb      	ldrb	r3, [r7, #7]
}
 800558c:	4618      	mov	r0, r3
 800558e:	3708      	adds	r7, #8
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <st7735InitDriver>:

bool st7735InitDriver(lcd_driver_t *p_driver)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  p_driver->init = st7735Init;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	4a0d      	ldr	r2, [pc, #52]	; (80055d4 <st7735InitDriver+0x40>)
 80055a0:	601a      	str	r2, [r3, #0]
  p_driver->reset = st7735Reset;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a0c      	ldr	r2, [pc, #48]	; (80055d8 <st7735InitDriver+0x44>)
 80055a6:	605a      	str	r2, [r3, #4]
  p_driver->setWindow = st7735SetWindow;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a0c      	ldr	r2, [pc, #48]	; (80055dc <st7735InitDriver+0x48>)
 80055ac:	609a      	str	r2, [r3, #8]
  p_driver->getWidth = st7735GetWidth;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a0b      	ldr	r2, [pc, #44]	; (80055e0 <st7735InitDriver+0x4c>)
 80055b2:	60da      	str	r2, [r3, #12]
  p_driver->getHeight = st7735GetHeight;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a0b      	ldr	r2, [pc, #44]	; (80055e4 <st7735InitDriver+0x50>)
 80055b8:	611a      	str	r2, [r3, #16]
  p_driver->setCallBack = st7735SetCallBack;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a0a      	ldr	r2, [pc, #40]	; (80055e8 <st7735InitDriver+0x54>)
 80055be:	615a      	str	r2, [r3, #20]
  p_driver->sendBuffer = st7735SendBuffer;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a0a      	ldr	r2, [pc, #40]	; (80055ec <st7735InitDriver+0x58>)
 80055c4:	619a      	str	r2, [r3, #24]
  return true;
 80055c6:	2301      	movs	r3, #1
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	370c      	adds	r7, #12
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr
 80055d4:	0800557d 	.word	0x0800557d
 80055d8:	080055f1 	.word	0x080055f1
 80055dc:	080058b5 	.word	0x080058b5
 80055e0:	08005669 	.word	0x08005669
 80055e4:	08005679 	.word	0x08005679
 80055e8:	08005b09 	.word	0x08005b09
 80055ec:	08005abd 	.word	0x08005abd

080055f0 <st7735Reset>:

bool st7735Reset(void)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af02      	add	r7, sp, #8
  spiBegin(spi_ch);
 80055f6:	4b1a      	ldr	r3, [pc, #104]	; (8005660 <st7735Reset+0x70>)
 80055f8:	781b      	ldrb	r3, [r3, #0]
 80055fa:	4618      	mov	r0, r3
 80055fc:	f7fe fe40 	bl	8004280 <spiBegin>
  spiSetDataMode(spi_ch, SPI_MODE0);
 8005600:	4b17      	ldr	r3, [pc, #92]	; (8005660 <st7735Reset+0x70>)
 8005602:	781b      	ldrb	r3, [r3, #0]
 8005604:	2100      	movs	r1, #0
 8005606:	4618      	mov	r0, r3
 8005608:	f7fe fe96 	bl	8004338 <spiSetDataMode>

  spiAttachTxInterrupt(spi_ch, TransferDoneISR);
 800560c:	4b14      	ldr	r3, [pc, #80]	; (8005660 <st7735Reset+0x70>)
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	4914      	ldr	r1, [pc, #80]	; (8005664 <st7735Reset+0x74>)
 8005612:	4618      	mov	r0, r3
 8005614:	f7fe ffc8 	bl	80045a8 <spiAttachTxInterrupt>

  gpioPinWrite(_PIN_DEF_BKT, _DEF_LOW);
 8005618:	2100      	movs	r1, #0
 800561a:	2001      	movs	r0, #1
 800561c:	f7fd fa78 	bl	8002b10 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_DC,  _DEF_HIGH);
 8005620:	2101      	movs	r1, #1
 8005622:	2003      	movs	r0, #3
 8005624:	f7fd fa74 	bl	8002b10 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS,  _DEF_HIGH);
 8005628:	2101      	movs	r1, #1
 800562a:	2002      	movs	r0, #2
 800562c:	f7fd fa70 	bl	8002b10 <gpioPinWrite>
  delay(10);
 8005630:	200a      	movs	r0, #10
 8005632:	f7fb fdb3 	bl	800119c <delay>

  st7735InitRegs();
 8005636:	f000 f863 	bl	8005700 <st7735InitRegs>


  st7735SetRotation(1);
 800563a:	2001      	movs	r0, #1
 800563c:	f000 f910 	bl	8005860 <st7735SetRotation>
  st7735FillRect(0, 0, HW_LCD_WIDTH, HW_LCD_HEIGHT, black);
 8005640:	2300      	movs	r3, #0
 8005642:	9300      	str	r3, [sp, #0]
 8005644:	2380      	movs	r3, #128	; 0x80
 8005646:	22a0      	movs	r2, #160	; 0xa0
 8005648:	2100      	movs	r1, #0
 800564a:	2000      	movs	r0, #0
 800564c:	f000 f97e 	bl	800594c <st7735FillRect>
  gpioPinWrite(_PIN_DEF_BKT, _DEF_LOW);
 8005650:	2100      	movs	r1, #0
 8005652:	2001      	movs	r0, #1
 8005654:	f7fd fa5c 	bl	8002b10 <gpioPinWrite>
  return true;
 8005658:	2301      	movs	r3, #1
}
 800565a:	4618      	mov	r0, r3
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	2000a42c 	.word	0x2000a42c
 8005664:	08005545 	.word	0x08005545

08005668 <st7735GetWidth>:

uint16_t st7735GetWidth(void)
{
 8005668:	b480      	push	{r7}
 800566a:	af00      	add	r7, sp, #0
  return HW_LCD_WIDTH;
 800566c:	23a0      	movs	r3, #160	; 0xa0
}
 800566e:	4618      	mov	r0, r3
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <st7735GetHeight>:

uint16_t st7735GetHeight(void)
{
 8005678:	b480      	push	{r7}
 800567a:	af00      	add	r7, sp, #0
  return HW_LCD_HEIGHT;
 800567c:	2380      	movs	r3, #128	; 0x80
}
 800567e:	4618      	mov	r0, r3
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <writecommand>:

void writecommand(uint8_t c)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	4603      	mov	r3, r0
 8005690:	71fb      	strb	r3, [r7, #7]
  gpioPinWrite(_PIN_DEF_DC, _DEF_LOW);
 8005692:	2100      	movs	r1, #0
 8005694:	2003      	movs	r0, #3
 8005696:	f7fd fa3b 	bl	8002b10 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 800569a:	2100      	movs	r1, #0
 800569c:	2002      	movs	r0, #2
 800569e:	f7fd fa37 	bl	8002b10 <gpioPinWrite>

  spiTransfer8(spi_ch, c);
 80056a2:	4b07      	ldr	r3, [pc, #28]	; (80056c0 <writecommand+0x38>)
 80056a4:	781b      	ldrb	r3, [r3, #0]
 80056a6:	79fa      	ldrb	r2, [r7, #7]
 80056a8:	4611      	mov	r1, r2
 80056aa:	4618      	mov	r0, r3
 80056ac:	f7fe feda 	bl	8004464 <spiTransfer8>

  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 80056b0:	2101      	movs	r1, #1
 80056b2:	2002      	movs	r0, #2
 80056b4:	f7fd fa2c 	bl	8002b10 <gpioPinWrite>
}
 80056b8:	bf00      	nop
 80056ba:	3708      	adds	r7, #8
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	2000a42c 	.word	0x2000a42c

080056c4 <writedata>:

void writedata(uint8_t d)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	4603      	mov	r3, r0
 80056cc:	71fb      	strb	r3, [r7, #7]
  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 80056ce:	2101      	movs	r1, #1
 80056d0:	2003      	movs	r0, #3
 80056d2:	f7fd fa1d 	bl	8002b10 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 80056d6:	2100      	movs	r1, #0
 80056d8:	2002      	movs	r0, #2
 80056da:	f7fd fa19 	bl	8002b10 <gpioPinWrite>

  spiTransfer8(spi_ch, d);
 80056de:	4b07      	ldr	r3, [pc, #28]	; (80056fc <writedata+0x38>)
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	79fa      	ldrb	r2, [r7, #7]
 80056e4:	4611      	mov	r1, r2
 80056e6:	4618      	mov	r0, r3
 80056e8:	f7fe febc 	bl	8004464 <spiTransfer8>

  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 80056ec:	2101      	movs	r1, #1
 80056ee:	2002      	movs	r0, #2
 80056f0:	f7fd fa0e 	bl	8002b10 <gpioPinWrite>
}
 80056f4:	bf00      	nop
 80056f6:	3708      	adds	r7, #8
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}
 80056fc:	2000a42c 	.word	0x2000a42c

08005700 <st7735InitRegs>:

void st7735InitRegs(void)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	af00      	add	r7, sp, #0
  writecommand(ST7735_SWRESET); //  1: Software reset, 0 args, w/delay
 8005704:	2001      	movs	r0, #1
 8005706:	f7ff ffbf 	bl	8005688 <writecommand>
  delay(10);
 800570a:	200a      	movs	r0, #10
 800570c:	f7fb fd46 	bl	800119c <delay>

  writecommand(ST7735_SLPOUT);  //  2: Out of sleep mode, 0 args, w/delay
 8005710:	2011      	movs	r0, #17
 8005712:	f7ff ffb9 	bl	8005688 <writecommand>
  delay(10);
 8005716:	200a      	movs	r0, #10
 8005718:	f7fb fd40 	bl	800119c <delay>

  writecommand(ST7735_FRMCTR1); //  3: Frame rate ctrl - normal mode, 3 args:
 800571c:	20b1      	movs	r0, #177	; 0xb1
 800571e:	f7ff ffb3 	bl	8005688 <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 8005722:	2001      	movs	r0, #1
 8005724:	f7ff ffce 	bl	80056c4 <writedata>
  writedata(0x2C);
 8005728:	202c      	movs	r0, #44	; 0x2c
 800572a:	f7ff ffcb 	bl	80056c4 <writedata>
  writedata(0x2D);
 800572e:	202d      	movs	r0, #45	; 0x2d
 8005730:	f7ff ffc8 	bl	80056c4 <writedata>

  writecommand(ST7735_FRMCTR2); //  4: Frame rate control - idle mode, 3 args:
 8005734:	20b2      	movs	r0, #178	; 0xb2
 8005736:	f7ff ffa7 	bl	8005688 <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 800573a:	2001      	movs	r0, #1
 800573c:	f7ff ffc2 	bl	80056c4 <writedata>
  writedata(0x2C);
 8005740:	202c      	movs	r0, #44	; 0x2c
 8005742:	f7ff ffbf 	bl	80056c4 <writedata>
  writedata(0x2D);
 8005746:	202d      	movs	r0, #45	; 0x2d
 8005748:	f7ff ffbc 	bl	80056c4 <writedata>

  writecommand(ST7735_FRMCTR3); //  5: Frame rate ctrl - partial mode, 6 args:
 800574c:	20b3      	movs	r0, #179	; 0xb3
 800574e:	f7ff ff9b 	bl	8005688 <writecommand>
  writedata(0x01);              //     Dot inversion mode
 8005752:	2001      	movs	r0, #1
 8005754:	f7ff ffb6 	bl	80056c4 <writedata>
  writedata(0x2C);
 8005758:	202c      	movs	r0, #44	; 0x2c
 800575a:	f7ff ffb3 	bl	80056c4 <writedata>
  writedata(0x2D);
 800575e:	202d      	movs	r0, #45	; 0x2d
 8005760:	f7ff ffb0 	bl	80056c4 <writedata>
  writedata(0x01);              //     Line inversion mode
 8005764:	2001      	movs	r0, #1
 8005766:	f7ff ffad 	bl	80056c4 <writedata>
  writedata(0x2C);
 800576a:	202c      	movs	r0, #44	; 0x2c
 800576c:	f7ff ffaa 	bl	80056c4 <writedata>
  writedata(0x2D);
 8005770:	202d      	movs	r0, #45	; 0x2d
 8005772:	f7ff ffa7 	bl	80056c4 <writedata>

  writecommand(ST7735_INVCTR);  //  6: Display inversion ctrl, 1 arg, no delay:
 8005776:	20b4      	movs	r0, #180	; 0xb4
 8005778:	f7ff ff86 	bl	8005688 <writecommand>
  writedata(0x07);              //     No inversion
 800577c:	2007      	movs	r0, #7
 800577e:	f7ff ffa1 	bl	80056c4 <writedata>

  writecommand(ST7735_PWCTR1);  //  7: Power control, 3 args, no delay:
 8005782:	20c0      	movs	r0, #192	; 0xc0
 8005784:	f7ff ff80 	bl	8005688 <writecommand>
  writedata(0xA2);
 8005788:	20a2      	movs	r0, #162	; 0xa2
 800578a:	f7ff ff9b 	bl	80056c4 <writedata>
  writedata(0x02);              //     -4.6V
 800578e:	2002      	movs	r0, #2
 8005790:	f7ff ff98 	bl	80056c4 <writedata>
  writedata(0x84);              //     AUTO mode
 8005794:	2084      	movs	r0, #132	; 0x84
 8005796:	f7ff ff95 	bl	80056c4 <writedata>

  writecommand(ST7735_PWCTR2);  //  8: Power control, 1 arg, no delay:
 800579a:	20c1      	movs	r0, #193	; 0xc1
 800579c:	f7ff ff74 	bl	8005688 <writecommand>
  writedata(0xC5);              //     VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD
 80057a0:	20c5      	movs	r0, #197	; 0xc5
 80057a2:	f7ff ff8f 	bl	80056c4 <writedata>

  writecommand(ST7735_PWCTR3);  //  9: Power control, 2 args, no delay:
 80057a6:	20c2      	movs	r0, #194	; 0xc2
 80057a8:	f7ff ff6e 	bl	8005688 <writecommand>
  writedata(0x0A);              //     Opamp current small
 80057ac:	200a      	movs	r0, #10
 80057ae:	f7ff ff89 	bl	80056c4 <writedata>
  writedata(0x00);              //     Boost frequency
 80057b2:	2000      	movs	r0, #0
 80057b4:	f7ff ff86 	bl	80056c4 <writedata>

  writecommand(ST7735_PWCTR4);  // 10: Power control, 2 args, no delay:
 80057b8:	20c3      	movs	r0, #195	; 0xc3
 80057ba:	f7ff ff65 	bl	8005688 <writecommand>
  writedata(0x8A);              //     BCLK/2, Opamp current small & Medium low
 80057be:	208a      	movs	r0, #138	; 0x8a
 80057c0:	f7ff ff80 	bl	80056c4 <writedata>
  writedata(0x2A);
 80057c4:	202a      	movs	r0, #42	; 0x2a
 80057c6:	f7ff ff7d 	bl	80056c4 <writedata>

  writecommand(ST7735_PWCTR5);  // 11: Power control, 2 args, no delay:
 80057ca:	20c4      	movs	r0, #196	; 0xc4
 80057cc:	f7ff ff5c 	bl	8005688 <writecommand>
  writedata(0x8A);
 80057d0:	208a      	movs	r0, #138	; 0x8a
 80057d2:	f7ff ff77 	bl	80056c4 <writedata>
  writedata(0xEE);
 80057d6:	20ee      	movs	r0, #238	; 0xee
 80057d8:	f7ff ff74 	bl	80056c4 <writedata>

  writecommand(ST7735_VMCTR1);  // 12: Power control, 1 arg, no delay:
 80057dc:	20c5      	movs	r0, #197	; 0xc5
 80057de:	f7ff ff53 	bl	8005688 <writecommand>
  writedata(0x0E);
 80057e2:	200e      	movs	r0, #14
 80057e4:	f7ff ff6e 	bl	80056c4 <writedata>

#if HW_ST7735_MODEL == 0
  writecommand(ST7735_INVON);   // 13: Don't invert display, no args, no delay
#else
  writecommand(ST7735_INVOFF);  // 13: Don't invert display, no args, no delay
 80057e8:	2020      	movs	r0, #32
 80057ea:	f7ff ff4d 	bl	8005688 <writecommand>
#endif

  writecommand(ST7735_MADCTL);  // 14: Memory access control (directions), 1 arg:
 80057ee:	2036      	movs	r0, #54	; 0x36
 80057f0:	f7ff ff4a 	bl	8005688 <writecommand>
  writedata(0xC8);              //     row addr/col addr, bottom to top refresh
 80057f4:	20c8      	movs	r0, #200	; 0xc8
 80057f6:	f7ff ff65 	bl	80056c4 <writedata>

  writecommand(ST7735_COLMOD);  // 15: set color mode, 1 arg, no delay:
 80057fa:	203a      	movs	r0, #58	; 0x3a
 80057fc:	f7ff ff44 	bl	8005688 <writecommand>
  writedata(0x05);              //     16-bit color
 8005800:	2005      	movs	r0, #5
 8005802:	f7ff ff5f 	bl	80056c4 <writedata>


  writecommand(ST7735_CASET);   //  1: Column addr set, 4 args, no delay:
 8005806:	202a      	movs	r0, #42	; 0x2a
 8005808:	f7ff ff3e 	bl	8005688 <writecommand>
  writedata(0x00);
 800580c:	2000      	movs	r0, #0
 800580e:	f7ff ff59 	bl	80056c4 <writedata>
  writedata(0x00);              //     XSTART = 0
 8005812:	2000      	movs	r0, #0
 8005814:	f7ff ff56 	bl	80056c4 <writedata>
  writedata(0x00);
 8005818:	2000      	movs	r0, #0
 800581a:	f7ff ff53 	bl	80056c4 <writedata>
  writedata(HW_LCD_WIDTH-1);    //     XEND = 159
 800581e:	209f      	movs	r0, #159	; 0x9f
 8005820:	f7ff ff50 	bl	80056c4 <writedata>

  writecommand(ST7735_RASET);   //  2: Row addr set, 4 args, no delay:
 8005824:	202b      	movs	r0, #43	; 0x2b
 8005826:	f7ff ff2f 	bl	8005688 <writecommand>
  writedata(0x00);
 800582a:	2000      	movs	r0, #0
 800582c:	f7ff ff4a 	bl	80056c4 <writedata>
  writedata(0x00);              //     XSTART = 0
 8005830:	2000      	movs	r0, #0
 8005832:	f7ff ff47 	bl	80056c4 <writedata>
  writedata(0x00);
 8005836:	2000      	movs	r0, #0
 8005838:	f7ff ff44 	bl	80056c4 <writedata>
  writedata(HW_LCD_HEIGHT-1);   //     XEND = 79
 800583c:	207f      	movs	r0, #127	; 0x7f
 800583e:	f7ff ff41 	bl	80056c4 <writedata>


  writecommand(ST7735_NORON);   //  3: Normal display on, no args, w/delay
 8005842:	2013      	movs	r0, #19
 8005844:	f7ff ff20 	bl	8005688 <writecommand>
  delay(10);
 8005848:	200a      	movs	r0, #10
 800584a:	f7fb fca7 	bl	800119c <delay>
  writecommand(ST7735_DISPON);  //  4: Main screen turn on, no args w/delay
 800584e:	2029      	movs	r0, #41	; 0x29
 8005850:	f7ff ff1a 	bl	8005688 <writecommand>
  delay(10);
 8005854:	200a      	movs	r0, #10
 8005856:	f7fb fca1 	bl	800119c <delay>
}
 800585a:	bf00      	nop
 800585c:	bd80      	pop	{r7, pc}
	...

08005860 <st7735SetRotation>:

void st7735SetRotation(uint8_t mode)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
 8005866:	4603      	mov	r3, r0
 8005868:	71fb      	strb	r3, [r7, #7]
  writecommand(ST7735_MADCTL);
 800586a:	2036      	movs	r0, #54	; 0x36
 800586c:	f7ff ff0c 	bl	8005688 <writecommand>

  switch (mode)
 8005870:	79fb      	ldrb	r3, [r7, #7]
 8005872:	2b03      	cmp	r3, #3
 8005874:	d81a      	bhi.n	80058ac <st7735SetRotation+0x4c>
 8005876:	a201      	add	r2, pc, #4	; (adr r2, 800587c <st7735SetRotation+0x1c>)
 8005878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800587c:	0800588d 	.word	0x0800588d
 8005880:	08005895 	.word	0x08005895
 8005884:	0800589d 	.word	0x0800589d
 8005888:	080058a5 	.word	0x080058a5
  {
   case 0:
     writedata(MADCTL_MX | MADCTL_MY | MADCTL_BGR);
 800588c:	20c8      	movs	r0, #200	; 0xc8
 800588e:	f7ff ff19 	bl	80056c4 <writedata>
     break;
 8005892:	e00b      	b.n	80058ac <st7735SetRotation+0x4c>

   case 1:
     writedata(MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 8005894:	20a8      	movs	r0, #168	; 0xa8
 8005896:	f7ff ff15 	bl	80056c4 <writedata>
     break;
 800589a:	e007      	b.n	80058ac <st7735SetRotation+0x4c>

  case 2:
    writedata(MADCTL_BGR);
 800589c:	2008      	movs	r0, #8
 800589e:	f7ff ff11 	bl	80056c4 <writedata>
    break;
 80058a2:	e003      	b.n	80058ac <st7735SetRotation+0x4c>

   case 3:
     writedata(MADCTL_MX | MADCTL_MV | MADCTL_BGR);
 80058a4:	2068      	movs	r0, #104	; 0x68
 80058a6:	f7ff ff0d 	bl	80056c4 <writedata>
     break;
 80058aa:	bf00      	nop
  }
}
 80058ac:	bf00      	nop
 80058ae:	3708      	adds	r7, #8
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <st7735SetWindow>:

void st7735SetWindow(int32_t x0, int32_t y0, int32_t x1, int32_t y1)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b084      	sub	sp, #16
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
 80058c0:	603b      	str	r3, [r7, #0]
  spiSetBitWidth(spi_ch, 8);
 80058c2:	4b21      	ldr	r3, [pc, #132]	; (8005948 <st7735SetWindow+0x94>)
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	2108      	movs	r1, #8
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7fe fd9b 	bl	8004404 <spiSetBitWidth>

  writecommand(ST7735_CASET); // Column addr set
 80058ce:	202a      	movs	r0, #42	; 0x2a
 80058d0:	f7ff feda 	bl	8005688 <writecommand>
  writedata(0x00);
 80058d4:	2000      	movs	r0, #0
 80058d6:	f7ff fef5 	bl	80056c4 <writedata>
  writedata(x0+colstart);     // XSTART
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	b2da      	uxtb	r2, r3
 80058de:	2300      	movs	r3, #0
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	4413      	add	r3, r2
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	4618      	mov	r0, r3
 80058e8:	f7ff feec 	bl	80056c4 <writedata>
  writedata(0x00);
 80058ec:	2000      	movs	r0, #0
 80058ee:	f7ff fee9 	bl	80056c4 <writedata>
  writedata(x1+colstart);     // XEND
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	b2da      	uxtb	r2, r3
 80058f6:	2300      	movs	r3, #0
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	4413      	add	r3, r2
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	4618      	mov	r0, r3
 8005900:	f7ff fee0 	bl	80056c4 <writedata>

  writecommand(ST7735_RASET); // Row addr set
 8005904:	202b      	movs	r0, #43	; 0x2b
 8005906:	f7ff febf 	bl	8005688 <writecommand>
  writedata(0x00);
 800590a:	2000      	movs	r0, #0
 800590c:	f7ff feda 	bl	80056c4 <writedata>
  writedata(y0+rowstart);     // YSTART
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	b2da      	uxtb	r2, r3
 8005914:	2300      	movs	r3, #0
 8005916:	b2db      	uxtb	r3, r3
 8005918:	4413      	add	r3, r2
 800591a:	b2db      	uxtb	r3, r3
 800591c:	4618      	mov	r0, r3
 800591e:	f7ff fed1 	bl	80056c4 <writedata>
  writedata(0x00);
 8005922:	2000      	movs	r0, #0
 8005924:	f7ff fece 	bl	80056c4 <writedata>
  writedata(y1+rowstart);     // YEND
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	b2da      	uxtb	r2, r3
 800592c:	2300      	movs	r3, #0
 800592e:	b2db      	uxtb	r3, r3
 8005930:	4413      	add	r3, r2
 8005932:	b2db      	uxtb	r3, r3
 8005934:	4618      	mov	r0, r3
 8005936:	f7ff fec5 	bl	80056c4 <writedata>

  writecommand(ST7735_RAMWR); // write to RAM
 800593a:	202c      	movs	r0, #44	; 0x2c
 800593c:	f7ff fea4 	bl	8005688 <writecommand>
}
 8005940:	bf00      	nop
 8005942:	3710      	adds	r7, #16
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}
 8005948:	2000a42c 	.word	0x2000a42c

0800594c <st7735FillRect>:

void st7735FillRect(int32_t x, int32_t y, int32_t w, int32_t h, uint32_t color)
{
 800594c:	b5b0      	push	{r4, r5, r7, lr}
 800594e:	b088      	sub	sp, #32
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	607a      	str	r2, [r7, #4]
 8005958:	603b      	str	r3, [r7, #0]
 800595a:	466b      	mov	r3, sp
 800595c:	461d      	mov	r5, r3
  uint16_t line_buf[w];
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	1e43      	subs	r3, r0, #1
 8005962:	617b      	str	r3, [r7, #20]
 8005964:	4603      	mov	r3, r0
 8005966:	4619      	mov	r1, r3
 8005968:	f04f 0200 	mov.w	r2, #0
 800596c:	f04f 0300 	mov.w	r3, #0
 8005970:	f04f 0400 	mov.w	r4, #0
 8005974:	0114      	lsls	r4, r2, #4
 8005976:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 800597a:	010b      	lsls	r3, r1, #4
 800597c:	4603      	mov	r3, r0
 800597e:	4619      	mov	r1, r3
 8005980:	f04f 0200 	mov.w	r2, #0
 8005984:	f04f 0300 	mov.w	r3, #0
 8005988:	f04f 0400 	mov.w	r4, #0
 800598c:	0114      	lsls	r4, r2, #4
 800598e:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8005992:	010b      	lsls	r3, r1, #4
 8005994:	4603      	mov	r3, r0
 8005996:	005b      	lsls	r3, r3, #1
 8005998:	3301      	adds	r3, #1
 800599a:	3307      	adds	r3, #7
 800599c:	08db      	lsrs	r3, r3, #3
 800599e:	00db      	lsls	r3, r3, #3
 80059a0:	ebad 0d03 	sub.w	sp, sp, r3
 80059a4:	466b      	mov	r3, sp
 80059a6:	3301      	adds	r3, #1
 80059a8:	085b      	lsrs	r3, r3, #1
 80059aa:	005b      	lsls	r3, r3, #1
 80059ac:	613b      	str	r3, [r7, #16]

  // Clipping
  if ((x >= _width) || (y >= _height)) return;
 80059ae:	22a0      	movs	r2, #160	; 0xa0
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	4293      	cmp	r3, r2
 80059b4:	da78      	bge.n	8005aa8 <st7735FillRect+0x15c>
 80059b6:	2280      	movs	r2, #128	; 0x80
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	4293      	cmp	r3, r2
 80059bc:	da74      	bge.n	8005aa8 <st7735FillRect+0x15c>

  if (x < 0) { w += x; x = 0; }
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	da05      	bge.n	80059d0 <st7735FillRect+0x84>
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	4413      	add	r3, r2
 80059ca:	607b      	str	r3, [r7, #4]
 80059cc:	2300      	movs	r3, #0
 80059ce:	60fb      	str	r3, [r7, #12]
  if (y < 0) { h += y; y = 0; }
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	da05      	bge.n	80059e2 <st7735FillRect+0x96>
 80059d6:	683a      	ldr	r2, [r7, #0]
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	4413      	add	r3, r2
 80059dc:	603b      	str	r3, [r7, #0]
 80059de:	2300      	movs	r3, #0
 80059e0:	60bb      	str	r3, [r7, #8]

  if ((x + w) > _width)  w = _width  - x;
 80059e2:	68fa      	ldr	r2, [r7, #12]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4413      	add	r3, r2
 80059e8:	22a0      	movs	r2, #160	; 0xa0
 80059ea:	4293      	cmp	r3, r2
 80059ec:	dd03      	ble.n	80059f6 <st7735FillRect+0xaa>
 80059ee:	22a0      	movs	r2, #160	; 0xa0
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	1ad3      	subs	r3, r2, r3
 80059f4:	607b      	str	r3, [r7, #4]
  if ((y + h) > _height) h = _height - y;
 80059f6:	68ba      	ldr	r2, [r7, #8]
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	4413      	add	r3, r2
 80059fc:	2280      	movs	r2, #128	; 0x80
 80059fe:	4293      	cmp	r3, r2
 8005a00:	dd03      	ble.n	8005a0a <st7735FillRect+0xbe>
 8005a02:	2280      	movs	r2, #128	; 0x80
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	603b      	str	r3, [r7, #0]

  if ((w < 1) || (h < 1)) return;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	dd4d      	ble.n	8005aac <st7735FillRect+0x160>
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	dd4a      	ble.n	8005aac <st7735FillRect+0x160>


  st7735SetWindow(x, y, x + w - 1, y + h - 1);
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4413      	add	r3, r2
 8005a1c:	1e59      	subs	r1, r3, #1
 8005a1e:	68ba      	ldr	r2, [r7, #8]
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	4413      	add	r3, r2
 8005a24:	3b01      	subs	r3, #1
 8005a26:	460a      	mov	r2, r1
 8005a28:	68b9      	ldr	r1, [r7, #8]
 8005a2a:	68f8      	ldr	r0, [r7, #12]
 8005a2c:	f7ff ff42 	bl	80058b4 <st7735SetWindow>
  spiSetBitWidth(spi_ch, 16);
 8005a30:	4b21      	ldr	r3, [pc, #132]	; (8005ab8 <st7735FillRect+0x16c>)
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	2110      	movs	r1, #16
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7fe fce4 	bl	8004404 <spiSetBitWidth>

  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 8005a3c:	2101      	movs	r1, #1
 8005a3e:	2003      	movs	r0, #3
 8005a40:	f7fd f866 	bl	8002b10 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 8005a44:	2100      	movs	r1, #0
 8005a46:	2002      	movs	r0, #2
 8005a48:	f7fd f862 	bl	8002b10 <gpioPinWrite>

  for (int i=0; i<w; i++)
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	61fb      	str	r3, [r7, #28]
 8005a50:	e008      	b.n	8005a64 <st7735FillRect+0x118>
  {
    line_buf[i] = color;
 8005a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a54:	b299      	uxth	r1, r3
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	69fa      	ldr	r2, [r7, #28]
 8005a5a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  for (int i=0; i<w; i++)
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	3301      	adds	r3, #1
 8005a62:	61fb      	str	r3, [r7, #28]
 8005a64:	69fa      	ldr	r2, [r7, #28]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	dbf2      	blt.n	8005a52 <st7735FillRect+0x106>
  }
  for (int i=0; i<h; i++)
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	61bb      	str	r3, [r7, #24]
 8005a70:	e00e      	b.n	8005a90 <st7735FillRect+0x144>
  {
    if (spiDmaTxTransfer(_DEF_SPI1, (void *)line_buf, w, 10) != true)
 8005a72:	6939      	ldr	r1, [r7, #16]
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	230a      	movs	r3, #10
 8005a78:	2000      	movs	r0, #0
 8005a7a:	f7fe fd45 	bl	8004508 <spiDmaTxTransfer>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	f083 0301 	eor.w	r3, r3, #1
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d107      	bne.n	8005a9a <st7735FillRect+0x14e>
  for (int i=0; i<h; i++)
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	3301      	adds	r3, #1
 8005a8e:	61bb      	str	r3, [r7, #24]
 8005a90:	69ba      	ldr	r2, [r7, #24]
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	dbec      	blt.n	8005a72 <st7735FillRect+0x126>
 8005a98:	e000      	b.n	8005a9c <st7735FillRect+0x150>
    {
      break;
 8005a9a:	bf00      	nop
    }
  }
  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 8005a9c:	2101      	movs	r1, #1
 8005a9e:	2002      	movs	r0, #2
 8005aa0:	f7fd f836 	bl	8002b10 <gpioPinWrite>
 8005aa4:	46ad      	mov	sp, r5
 8005aa6:	e003      	b.n	8005ab0 <st7735FillRect+0x164>
  if ((x >= _width) || (y >= _height)) return;
 8005aa8:	bf00      	nop
 8005aaa:	e000      	b.n	8005aae <st7735FillRect+0x162>
  if ((w < 1) || (h < 1)) return;
 8005aac:	bf00      	nop
 8005aae:	46ad      	mov	sp, r5
}
 8005ab0:	3720      	adds	r7, #32
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bdb0      	pop	{r4, r5, r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	2000a42c 	.word	0x2000a42c

08005abc <st7735SendBuffer>:

bool st7735SendBuffer(uint8_t *p_data, uint32_t length, uint32_t timeout_ms)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b084      	sub	sp, #16
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	607a      	str	r2, [r7, #4]
  is_write_frame = true;
 8005ac8:	4b0d      	ldr	r3, [pc, #52]	; (8005b00 <st7735SendBuffer+0x44>)
 8005aca:	2201      	movs	r2, #1
 8005acc:	701a      	strb	r2, [r3, #0]

  spiSetBitWidth(spi_ch, 16);
 8005ace:	4b0d      	ldr	r3, [pc, #52]	; (8005b04 <st7735SendBuffer+0x48>)
 8005ad0:	781b      	ldrb	r3, [r3, #0]
 8005ad2:	2110      	movs	r1, #16
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f7fe fc95 	bl	8004404 <spiSetBitWidth>

  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 8005ada:	2101      	movs	r1, #1
 8005adc:	2003      	movs	r0, #3
 8005ade:	f7fd f817 	bl	8002b10 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 8005ae2:	2100      	movs	r1, #0
 8005ae4:	2002      	movs	r0, #2
 8005ae6:	f7fd f813 	bl	8002b10 <gpioPinWrite>

  spiDmaTxTransfer(_DEF_SPI1, (void *)p_data, length, 0);
 8005aea:	2300      	movs	r3, #0
 8005aec:	68ba      	ldr	r2, [r7, #8]
 8005aee:	68f9      	ldr	r1, [r7, #12]
 8005af0:	2000      	movs	r0, #0
 8005af2:	f7fe fd09 	bl	8004508 <spiDmaTxTransfer>
  return true;
 8005af6:	2301      	movs	r3, #1
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	2000a434 	.word	0x2000a434
 8005b04:	2000a42c 	.word	0x2000a42c

08005b08 <st7735SetCallBack>:

bool st7735SetCallBack(void (*p_func)(void))
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b083      	sub	sp, #12
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  frameCallBack = p_func;
 8005b10:	4a04      	ldr	r2, [pc, #16]	; (8005b24 <st7735SetCallBack+0x1c>)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6013      	str	r3, [r2, #0]

  return true;
 8005b16:	2301      	movs	r3, #1
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	370c      	adds	r7, #12
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr
 8005b24:	2000a430 	.word	0x2000a430

08005b28 <hwInit>:




void hwInit(void)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	af00      	add	r7, sp, #0
  bspInit();
 8005b2c:	f7fb fb0c 	bl	8001148 <bspInit>

  cliInit();
 8005b30:	f7fb fe68 	bl	8001804 <cliInit>
  ledInit();
 8005b34:	f7fd fdd0 	bl	80036d8 <ledInit>
  uartInit();
 8005b38:	f7fe ff40 	bl	80049bc <uartInit>
  spiInit();
 8005b3c:	f7fe fb4e 	bl	80041dc <spiInit>
  DWT_Delay_Init();
 8005b40:	f7fb fd28 	bl	8001594 <DWT_Delay_Init>
  buttonInit();
 8005b44:	f7fb fd56 	bl	80015f4 <buttonInit>
  gpioInit();
 8005b48:	f7fc ff18 	bl	800297c <gpioInit>
  Ds18b20_Init();
 8005b4c:	f7fc fda2 	bl	8002694 <Ds18b20_Init>
  sonarInit();
 8005b50:	f7fe f96e 	bl	8003e30 <sonarInit>
  tdsInit();
 8005b54:	f7fe fe3e 	bl	80047d4 <tdsInit>
  //LCD_INIT();
  lcdInit();
 8005b58:	f7fd f93e 	bl	8002dd8 <lcdInit>
}
 8005b5c:	bf00      	nop
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005b64:	4b0e      	ldr	r3, [pc, #56]	; (8005ba0 <HAL_Init+0x40>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a0d      	ldr	r2, [pc, #52]	; (8005ba0 <HAL_Init+0x40>)
 8005b6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005b70:	4b0b      	ldr	r3, [pc, #44]	; (8005ba0 <HAL_Init+0x40>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a0a      	ldr	r2, [pc, #40]	; (8005ba0 <HAL_Init+0x40>)
 8005b76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005b7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005b7c:	4b08      	ldr	r3, [pc, #32]	; (8005ba0 <HAL_Init+0x40>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a07      	ldr	r2, [pc, #28]	; (8005ba0 <HAL_Init+0x40>)
 8005b82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005b88:	2003      	movs	r0, #3
 8005b8a:	f000 fd55 	bl	8006638 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005b8e:	2000      	movs	r0, #0
 8005b90:	f000 f808 	bl	8005ba4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005b94:	f7fb fb80 	bl	8001298 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	40023c00 	.word	0x40023c00

08005ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005bac:	4b12      	ldr	r3, [pc, #72]	; (8005bf8 <HAL_InitTick+0x54>)
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	4b12      	ldr	r3, [pc, #72]	; (8005bfc <HAL_InitTick+0x58>)
 8005bb2:	781b      	ldrb	r3, [r3, #0]
 8005bb4:	4619      	mov	r1, r3
 8005bb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005bba:	fbb3 f3f1 	udiv	r3, r3, r1
 8005bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f000 fd7b 	bl	80066be <HAL_SYSTICK_Config>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d001      	beq.n	8005bd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e00e      	b.n	8005bf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2b0f      	cmp	r3, #15
 8005bd6:	d80a      	bhi.n	8005bee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005bd8:	2200      	movs	r2, #0
 8005bda:	6879      	ldr	r1, [r7, #4]
 8005bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8005be0:	f000 fd35 	bl	800664e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005be4:	4a06      	ldr	r2, [pc, #24]	; (8005c00 <HAL_InitTick+0x5c>)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005bea:	2300      	movs	r3, #0
 8005bec:	e000      	b.n	8005bf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3708      	adds	r7, #8
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	20000000 	.word	0x20000000
 8005bfc:	2000005c 	.word	0x2000005c
 8005c00:	20000058 	.word	0x20000058

08005c04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005c04:	b480      	push	{r7}
 8005c06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005c08:	4b06      	ldr	r3, [pc, #24]	; (8005c24 <HAL_IncTick+0x20>)
 8005c0a:	781b      	ldrb	r3, [r3, #0]
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	4b06      	ldr	r3, [pc, #24]	; (8005c28 <HAL_IncTick+0x24>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4413      	add	r3, r2
 8005c14:	4a04      	ldr	r2, [pc, #16]	; (8005c28 <HAL_IncTick+0x24>)
 8005c16:	6013      	str	r3, [r2, #0]
}
 8005c18:	bf00      	nop
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr
 8005c22:	bf00      	nop
 8005c24:	2000005c 	.word	0x2000005c
 8005c28:	2000ab68 	.word	0x2000ab68

08005c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8005c30:	4b03      	ldr	r3, [pc, #12]	; (8005c40 <HAL_GetTick+0x14>)
 8005c32:	681b      	ldr	r3, [r3, #0]
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr
 8005c3e:	bf00      	nop
 8005c40:	2000ab68 	.word	0x2000ab68

08005c44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005c4c:	f7ff ffee 	bl	8005c2c <HAL_GetTick>
 8005c50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c5c:	d005      	beq.n	8005c6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005c5e:	4b09      	ldr	r3, [pc, #36]	; (8005c84 <HAL_Delay+0x40>)
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	461a      	mov	r2, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	4413      	add	r3, r2
 8005c68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005c6a:	bf00      	nop
 8005c6c:	f7ff ffde 	bl	8005c2c <HAL_GetTick>
 8005c70:	4602      	mov	r2, r0
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	68fa      	ldr	r2, [r7, #12]
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d8f7      	bhi.n	8005c6c <HAL_Delay+0x28>
  {
  }
}
 8005c7c:	bf00      	nop
 8005c7e:	3710      	adds	r7, #16
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	2000005c 	.word	0x2000005c

08005c88 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b084      	sub	sp, #16
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c90:	2300      	movs	r3, #0
 8005c92:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d101      	bne.n	8005c9e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e033      	b.n	8005d06 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d109      	bne.n	8005cba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f7fe fdf2 	bl	8004890 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cbe:	f003 0310 	and.w	r3, r3, #16
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d118      	bne.n	8005cf8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005cce:	f023 0302 	bic.w	r3, r3, #2
 8005cd2:	f043 0202 	orr.w	r2, r3, #2
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 fa3c 	bl	8006158 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cea:	f023 0303 	bic.w	r3, r3, #3
 8005cee:	f043 0201 	orr.w	r2, r3, #1
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	641a      	str	r2, [r3, #64]	; 0x40
 8005cf6:	e001      	b.n	8005cfc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3710      	adds	r7, #16
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
	...

08005d10 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b086      	sub	sp, #24
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d101      	bne.n	8005d2e <HAL_ADC_Start_DMA+0x1e>
 8005d2a:	2302      	movs	r3, #2
 8005d2c:	e0b1      	b.n	8005e92 <HAL_ADC_Start_DMA+0x182>
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f003 0301 	and.w	r3, r3, #1
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d018      	beq.n	8005d76 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	689a      	ldr	r2, [r3, #8]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f042 0201 	orr.w	r2, r2, #1
 8005d52:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005d54:	4b51      	ldr	r3, [pc, #324]	; (8005e9c <HAL_ADC_Start_DMA+0x18c>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a51      	ldr	r2, [pc, #324]	; (8005ea0 <HAL_ADC_Start_DMA+0x190>)
 8005d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d5e:	0c9a      	lsrs	r2, r3, #18
 8005d60:	4613      	mov	r3, r2
 8005d62:	005b      	lsls	r3, r3, #1
 8005d64:	4413      	add	r3, r2
 8005d66:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8005d68:	e002      	b.n	8005d70 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	3b01      	subs	r3, #1
 8005d6e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d1f9      	bne.n	8005d6a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	f003 0301 	and.w	r3, r3, #1
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	f040 8085 	bne.w	8005e90 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d8a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005d8e:	f023 0301 	bic.w	r3, r3, #1
 8005d92:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d007      	beq.n	8005db8 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005db0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005dc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dc4:	d106      	bne.n	8005dd4 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dca:	f023 0206 	bic.w	r2, r3, #6
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	645a      	str	r2, [r3, #68]	; 0x44
 8005dd2:	e002      	b.n	8005dda <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005de2:	4b30      	ldr	r3, [pc, #192]	; (8005ea4 <HAL_ADC_Start_DMA+0x194>)
 8005de4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dea:	4a2f      	ldr	r2, [pc, #188]	; (8005ea8 <HAL_ADC_Start_DMA+0x198>)
 8005dec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df2:	4a2e      	ldr	r2, [pc, #184]	; (8005eac <HAL_ADC_Start_DMA+0x19c>)
 8005df4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfa:	4a2d      	ldr	r2, [pc, #180]	; (8005eb0 <HAL_ADC_Start_DMA+0x1a0>)
 8005dfc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005e06:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	685a      	ldr	r2, [r3, #4]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005e16:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	689a      	ldr	r2, [r3, #8]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e26:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	334c      	adds	r3, #76	; 0x4c
 8005e32:	4619      	mov	r1, r3
 8005e34:	68ba      	ldr	r2, [r7, #8]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f000 fd5a 	bl	80068f0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f003 031f 	and.w	r3, r3, #31
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d10f      	bne.n	8005e68 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d11c      	bne.n	8005e90 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	689a      	ldr	r2, [r3, #8]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005e64:	609a      	str	r2, [r3, #8]
 8005e66:	e013      	b.n	8005e90 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a11      	ldr	r2, [pc, #68]	; (8005eb4 <HAL_ADC_Start_DMA+0x1a4>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d10e      	bne.n	8005e90 <HAL_ADC_Start_DMA+0x180>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d107      	bne.n	8005e90 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	689a      	ldr	r2, [r3, #8]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005e8e:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8005e90:	2300      	movs	r3, #0
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3718      	adds	r7, #24
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}
 8005e9a:	bf00      	nop
 8005e9c:	20000000 	.word	0x20000000
 8005ea0:	431bde83 	.word	0x431bde83
 8005ea4:	40012300 	.word	0x40012300
 8005ea8:	08006351 	.word	0x08006351
 8005eac:	0800640b 	.word	0x0800640b
 8005eb0:	08006427 	.word	0x08006427
 8005eb4:	40012000 	.word	0x40012000

08005eb8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8005ec0:	bf00      	nop
 8005ec2:	370c      	adds	r7, #12
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005ed4:	bf00      	nop
 8005ed6:	370c      	adds	r7, #12
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr

08005ee0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b083      	sub	sp, #12
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005ee8:	bf00      	nop
 8005eea:	370c      	adds	r7, #12
 8005eec:	46bd      	mov	sp, r7
 8005eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef2:	4770      	bx	lr

08005ef4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b085      	sub	sp, #20
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005efe:	2300      	movs	r3, #0
 8005f00:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d101      	bne.n	8005f10 <HAL_ADC_ConfigChannel+0x1c>
 8005f0c:	2302      	movs	r3, #2
 8005f0e:	e113      	b.n	8006138 <HAL_ADC_ConfigChannel+0x244>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2b09      	cmp	r3, #9
 8005f1e:	d925      	bls.n	8005f6c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	68d9      	ldr	r1, [r3, #12]
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	461a      	mov	r2, r3
 8005f2e:	4613      	mov	r3, r2
 8005f30:	005b      	lsls	r3, r3, #1
 8005f32:	4413      	add	r3, r2
 8005f34:	3b1e      	subs	r3, #30
 8005f36:	2207      	movs	r2, #7
 8005f38:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3c:	43da      	mvns	r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	400a      	ands	r2, r1
 8005f44:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68d9      	ldr	r1, [r3, #12]
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	689a      	ldr	r2, [r3, #8]
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	4618      	mov	r0, r3
 8005f58:	4603      	mov	r3, r0
 8005f5a:	005b      	lsls	r3, r3, #1
 8005f5c:	4403      	add	r3, r0
 8005f5e:	3b1e      	subs	r3, #30
 8005f60:	409a      	lsls	r2, r3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	430a      	orrs	r2, r1
 8005f68:	60da      	str	r2, [r3, #12]
 8005f6a:	e022      	b.n	8005fb2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	6919      	ldr	r1, [r3, #16]
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	461a      	mov	r2, r3
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	005b      	lsls	r3, r3, #1
 8005f7e:	4413      	add	r3, r2
 8005f80:	2207      	movs	r2, #7
 8005f82:	fa02 f303 	lsl.w	r3, r2, r3
 8005f86:	43da      	mvns	r2, r3
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	400a      	ands	r2, r1
 8005f8e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	6919      	ldr	r1, [r3, #16]
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	689a      	ldr	r2, [r3, #8]
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	005b      	lsls	r3, r3, #1
 8005fa6:	4403      	add	r3, r0
 8005fa8:	409a      	lsls	r2, r3
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	430a      	orrs	r2, r1
 8005fb0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	2b06      	cmp	r3, #6
 8005fb8:	d824      	bhi.n	8006004 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	685a      	ldr	r2, [r3, #4]
 8005fc4:	4613      	mov	r3, r2
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	4413      	add	r3, r2
 8005fca:	3b05      	subs	r3, #5
 8005fcc:	221f      	movs	r2, #31
 8005fce:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd2:	43da      	mvns	r2, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	400a      	ands	r2, r1
 8005fda:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	4618      	mov	r0, r3
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	685a      	ldr	r2, [r3, #4]
 8005fee:	4613      	mov	r3, r2
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	4413      	add	r3, r2
 8005ff4:	3b05      	subs	r3, #5
 8005ff6:	fa00 f203 	lsl.w	r2, r0, r3
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	430a      	orrs	r2, r1
 8006000:	635a      	str	r2, [r3, #52]	; 0x34
 8006002:	e04c      	b.n	800609e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	2b0c      	cmp	r3, #12
 800600a:	d824      	bhi.n	8006056 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	685a      	ldr	r2, [r3, #4]
 8006016:	4613      	mov	r3, r2
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	4413      	add	r3, r2
 800601c:	3b23      	subs	r3, #35	; 0x23
 800601e:	221f      	movs	r2, #31
 8006020:	fa02 f303 	lsl.w	r3, r2, r3
 8006024:	43da      	mvns	r2, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	400a      	ands	r2, r1
 800602c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	b29b      	uxth	r3, r3
 800603a:	4618      	mov	r0, r3
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	685a      	ldr	r2, [r3, #4]
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	3b23      	subs	r3, #35	; 0x23
 8006048:	fa00 f203 	lsl.w	r2, r0, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	430a      	orrs	r2, r1
 8006052:	631a      	str	r2, [r3, #48]	; 0x30
 8006054:	e023      	b.n	800609e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	685a      	ldr	r2, [r3, #4]
 8006060:	4613      	mov	r3, r2
 8006062:	009b      	lsls	r3, r3, #2
 8006064:	4413      	add	r3, r2
 8006066:	3b41      	subs	r3, #65	; 0x41
 8006068:	221f      	movs	r2, #31
 800606a:	fa02 f303 	lsl.w	r3, r2, r3
 800606e:	43da      	mvns	r2, r3
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	400a      	ands	r2, r1
 8006076:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	b29b      	uxth	r3, r3
 8006084:	4618      	mov	r0, r3
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	685a      	ldr	r2, [r3, #4]
 800608a:	4613      	mov	r3, r2
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	4413      	add	r3, r2
 8006090:	3b41      	subs	r3, #65	; 0x41
 8006092:	fa00 f203 	lsl.w	r2, r0, r3
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	430a      	orrs	r2, r1
 800609c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800609e:	4b29      	ldr	r3, [pc, #164]	; (8006144 <HAL_ADC_ConfigChannel+0x250>)
 80060a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a28      	ldr	r2, [pc, #160]	; (8006148 <HAL_ADC_ConfigChannel+0x254>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d10f      	bne.n	80060cc <HAL_ADC_ConfigChannel+0x1d8>
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2b12      	cmp	r3, #18
 80060b2:	d10b      	bne.n	80060cc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a1d      	ldr	r2, [pc, #116]	; (8006148 <HAL_ADC_ConfigChannel+0x254>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d12b      	bne.n	800612e <HAL_ADC_ConfigChannel+0x23a>
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a1c      	ldr	r2, [pc, #112]	; (800614c <HAL_ADC_ConfigChannel+0x258>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d003      	beq.n	80060e8 <HAL_ADC_ConfigChannel+0x1f4>
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2b11      	cmp	r3, #17
 80060e6:	d122      	bne.n	800612e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a11      	ldr	r2, [pc, #68]	; (800614c <HAL_ADC_ConfigChannel+0x258>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d111      	bne.n	800612e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800610a:	4b11      	ldr	r3, [pc, #68]	; (8006150 <HAL_ADC_ConfigChannel+0x25c>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a11      	ldr	r2, [pc, #68]	; (8006154 <HAL_ADC_ConfigChannel+0x260>)
 8006110:	fba2 2303 	umull	r2, r3, r2, r3
 8006114:	0c9a      	lsrs	r2, r3, #18
 8006116:	4613      	mov	r3, r2
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4413      	add	r3, r2
 800611c:	005b      	lsls	r3, r3, #1
 800611e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006120:	e002      	b.n	8006128 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	3b01      	subs	r3, #1
 8006126:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d1f9      	bne.n	8006122 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006136:	2300      	movs	r3, #0
}
 8006138:	4618      	mov	r0, r3
 800613a:	3714      	adds	r7, #20
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr
 8006144:	40012300 	.word	0x40012300
 8006148:	40012000 	.word	0x40012000
 800614c:	10000012 	.word	0x10000012
 8006150:	20000000 	.word	0x20000000
 8006154:	431bde83 	.word	0x431bde83

08006158 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006158:	b480      	push	{r7}
 800615a:	b085      	sub	sp, #20
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006160:	4b79      	ldr	r3, [pc, #484]	; (8006348 <ADC_Init+0x1f0>)
 8006162:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	685a      	ldr	r2, [r3, #4]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	431a      	orrs	r2, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	685a      	ldr	r2, [r3, #4]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800618c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	6859      	ldr	r1, [r3, #4]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	021a      	lsls	r2, r3, #8
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	430a      	orrs	r2, r1
 80061a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	685a      	ldr	r2, [r3, #4]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80061b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	6859      	ldr	r1, [r3, #4]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	689a      	ldr	r2, [r3, #8]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	430a      	orrs	r2, r1
 80061c2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	689a      	ldr	r2, [r3, #8]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	6899      	ldr	r1, [r3, #8]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	68da      	ldr	r2, [r3, #12]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	430a      	orrs	r2, r1
 80061e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ea:	4a58      	ldr	r2, [pc, #352]	; (800634c <ADC_Init+0x1f4>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d022      	beq.n	8006236 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	689a      	ldr	r2, [r3, #8]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80061fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	6899      	ldr	r1, [r3, #8]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	430a      	orrs	r2, r1
 8006210:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	689a      	ldr	r2, [r3, #8]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006220:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	6899      	ldr	r1, [r3, #8]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	430a      	orrs	r2, r1
 8006232:	609a      	str	r2, [r3, #8]
 8006234:	e00f      	b.n	8006256 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	689a      	ldr	r2, [r3, #8]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006244:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	689a      	ldr	r2, [r3, #8]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006254:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	689a      	ldr	r2, [r3, #8]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f022 0202 	bic.w	r2, r2, #2
 8006264:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	6899      	ldr	r1, [r3, #8]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	7e1b      	ldrb	r3, [r3, #24]
 8006270:	005a      	lsls	r2, r3, #1
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	430a      	orrs	r2, r1
 8006278:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d01b      	beq.n	80062bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	685a      	ldr	r2, [r3, #4]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006292:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	685a      	ldr	r2, [r3, #4]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80062a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	6859      	ldr	r1, [r3, #4]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ae:	3b01      	subs	r3, #1
 80062b0:	035a      	lsls	r2, r3, #13
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	430a      	orrs	r2, r1
 80062b8:	605a      	str	r2, [r3, #4]
 80062ba:	e007      	b.n	80062cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	685a      	ldr	r2, [r3, #4]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80062ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80062da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	69db      	ldr	r3, [r3, #28]
 80062e6:	3b01      	subs	r3, #1
 80062e8:	051a      	lsls	r2, r3, #20
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	430a      	orrs	r2, r1
 80062f0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	689a      	ldr	r2, [r3, #8]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006300:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	6899      	ldr	r1, [r3, #8]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800630e:	025a      	lsls	r2, r3, #9
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	430a      	orrs	r2, r1
 8006316:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	689a      	ldr	r2, [r3, #8]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006326:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	6899      	ldr	r1, [r3, #8]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	029a      	lsls	r2, r3, #10
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	430a      	orrs	r2, r1
 800633a:	609a      	str	r2, [r3, #8]
}
 800633c:	bf00      	nop
 800633e:	3714      	adds	r7, #20
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr
 8006348:	40012300 	.word	0x40012300
 800634c:	0f000001 	.word	0x0f000001

08006350 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b084      	sub	sp, #16
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800635c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006362:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006366:	2b00      	cmp	r3, #0
 8006368:	d13c      	bne.n	80063e4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006380:	2b00      	cmp	r3, #0
 8006382:	d12b      	bne.n	80063dc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006388:	2b00      	cmp	r3, #0
 800638a:	d127      	bne.n	80063dc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006392:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006396:	2b00      	cmp	r3, #0
 8006398:	d006      	beq.n	80063a8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d119      	bne.n	80063dc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	685a      	ldr	r2, [r3, #4]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f022 0220 	bic.w	r2, r2, #32
 80063b6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d105      	bne.n	80063dc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d4:	f043 0201 	orr.w	r2, r3, #1
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80063dc:	68f8      	ldr	r0, [r7, #12]
 80063de:	f7ff fd6b 	bl	8005eb8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80063e2:	e00e      	b.n	8006402 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e8:	f003 0310 	and.w	r3, r3, #16
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d003      	beq.n	80063f8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80063f0:	68f8      	ldr	r0, [r7, #12]
 80063f2:	f7ff fd75 	bl	8005ee0 <HAL_ADC_ErrorCallback>
}
 80063f6:	e004      	b.n	8006402 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	4798      	blx	r3
}
 8006402:	bf00      	nop
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}

0800640a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800640a:	b580      	push	{r7, lr}
 800640c:	b084      	sub	sp, #16
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006416:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006418:	68f8      	ldr	r0, [r7, #12]
 800641a:	f7ff fd57 	bl	8005ecc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800641e:	bf00      	nop
 8006420:	3710      	adds	r7, #16
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}

08006426 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006426:	b580      	push	{r7, lr}
 8006428:	b084      	sub	sp, #16
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006432:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2240      	movs	r2, #64	; 0x40
 8006438:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800643e:	f043 0204 	orr.w	r2, r3, #4
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006446:	68f8      	ldr	r0, [r7, #12]
 8006448:	f7ff fd4a 	bl	8005ee0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800644c:	bf00      	nop
 800644e:	3710      	adds	r7, #16
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f003 0307 	and.w	r3, r3, #7
 8006462:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006464:	4b0c      	ldr	r3, [pc, #48]	; (8006498 <__NVIC_SetPriorityGrouping+0x44>)
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800646a:	68ba      	ldr	r2, [r7, #8]
 800646c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006470:	4013      	ands	r3, r2
 8006472:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800647c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006480:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006484:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006486:	4a04      	ldr	r2, [pc, #16]	; (8006498 <__NVIC_SetPriorityGrouping+0x44>)
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	60d3      	str	r3, [r2, #12]
}
 800648c:	bf00      	nop
 800648e:	3714      	adds	r7, #20
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr
 8006498:	e000ed00 	.word	0xe000ed00

0800649c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800649c:	b480      	push	{r7}
 800649e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80064a0:	4b04      	ldr	r3, [pc, #16]	; (80064b4 <__NVIC_GetPriorityGrouping+0x18>)
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	0a1b      	lsrs	r3, r3, #8
 80064a6:	f003 0307 	and.w	r3, r3, #7
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr
 80064b4:	e000ed00 	.word	0xe000ed00

080064b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	4603      	mov	r3, r0
 80064c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	db0b      	blt.n	80064e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80064ca:	79fb      	ldrb	r3, [r7, #7]
 80064cc:	f003 021f 	and.w	r2, r3, #31
 80064d0:	4907      	ldr	r1, [pc, #28]	; (80064f0 <__NVIC_EnableIRQ+0x38>)
 80064d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064d6:	095b      	lsrs	r3, r3, #5
 80064d8:	2001      	movs	r0, #1
 80064da:	fa00 f202 	lsl.w	r2, r0, r2
 80064de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80064e2:	bf00      	nop
 80064e4:	370c      	adds	r7, #12
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr
 80064ee:	bf00      	nop
 80064f0:	e000e100 	.word	0xe000e100

080064f4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	4603      	mov	r3, r0
 80064fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006502:	2b00      	cmp	r3, #0
 8006504:	db10      	blt.n	8006528 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006506:	79fb      	ldrb	r3, [r7, #7]
 8006508:	f003 021f 	and.w	r2, r3, #31
 800650c:	4909      	ldr	r1, [pc, #36]	; (8006534 <__NVIC_DisableIRQ+0x40>)
 800650e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006512:	095b      	lsrs	r3, r3, #5
 8006514:	2001      	movs	r0, #1
 8006516:	fa00 f202 	lsl.w	r2, r0, r2
 800651a:	3320      	adds	r3, #32
 800651c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006520:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006524:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8006528:	bf00      	nop
 800652a:	370c      	adds	r7, #12
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr
 8006534:	e000e100 	.word	0xe000e100

08006538 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	4603      	mov	r3, r0
 8006540:	6039      	str	r1, [r7, #0]
 8006542:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006548:	2b00      	cmp	r3, #0
 800654a:	db0a      	blt.n	8006562 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	b2da      	uxtb	r2, r3
 8006550:	490c      	ldr	r1, [pc, #48]	; (8006584 <__NVIC_SetPriority+0x4c>)
 8006552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006556:	0112      	lsls	r2, r2, #4
 8006558:	b2d2      	uxtb	r2, r2
 800655a:	440b      	add	r3, r1
 800655c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006560:	e00a      	b.n	8006578 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	b2da      	uxtb	r2, r3
 8006566:	4908      	ldr	r1, [pc, #32]	; (8006588 <__NVIC_SetPriority+0x50>)
 8006568:	79fb      	ldrb	r3, [r7, #7]
 800656a:	f003 030f 	and.w	r3, r3, #15
 800656e:	3b04      	subs	r3, #4
 8006570:	0112      	lsls	r2, r2, #4
 8006572:	b2d2      	uxtb	r2, r2
 8006574:	440b      	add	r3, r1
 8006576:	761a      	strb	r2, [r3, #24]
}
 8006578:	bf00      	nop
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr
 8006584:	e000e100 	.word	0xe000e100
 8006588:	e000ed00 	.word	0xe000ed00

0800658c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800658c:	b480      	push	{r7}
 800658e:	b089      	sub	sp, #36	; 0x24
 8006590:	af00      	add	r7, sp, #0
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	60b9      	str	r1, [r7, #8]
 8006596:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f003 0307 	and.w	r3, r3, #7
 800659e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	f1c3 0307 	rsb	r3, r3, #7
 80065a6:	2b04      	cmp	r3, #4
 80065a8:	bf28      	it	cs
 80065aa:	2304      	movcs	r3, #4
 80065ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80065ae:	69fb      	ldr	r3, [r7, #28]
 80065b0:	3304      	adds	r3, #4
 80065b2:	2b06      	cmp	r3, #6
 80065b4:	d902      	bls.n	80065bc <NVIC_EncodePriority+0x30>
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	3b03      	subs	r3, #3
 80065ba:	e000      	b.n	80065be <NVIC_EncodePriority+0x32>
 80065bc:	2300      	movs	r3, #0
 80065be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065c0:	f04f 32ff 	mov.w	r2, #4294967295
 80065c4:	69bb      	ldr	r3, [r7, #24]
 80065c6:	fa02 f303 	lsl.w	r3, r2, r3
 80065ca:	43da      	mvns	r2, r3
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	401a      	ands	r2, r3
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80065d4:	f04f 31ff 	mov.w	r1, #4294967295
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	fa01 f303 	lsl.w	r3, r1, r3
 80065de:	43d9      	mvns	r1, r3
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065e4:	4313      	orrs	r3, r2
         );
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3724      	adds	r7, #36	; 0x24
 80065ea:	46bd      	mov	sp, r7
 80065ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f0:	4770      	bx	lr
	...

080065f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b082      	sub	sp, #8
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	3b01      	subs	r3, #1
 8006600:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006604:	d301      	bcc.n	800660a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006606:	2301      	movs	r3, #1
 8006608:	e00f      	b.n	800662a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800660a:	4a0a      	ldr	r2, [pc, #40]	; (8006634 <SysTick_Config+0x40>)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	3b01      	subs	r3, #1
 8006610:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006612:	210f      	movs	r1, #15
 8006614:	f04f 30ff 	mov.w	r0, #4294967295
 8006618:	f7ff ff8e 	bl	8006538 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800661c:	4b05      	ldr	r3, [pc, #20]	; (8006634 <SysTick_Config+0x40>)
 800661e:	2200      	movs	r2, #0
 8006620:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006622:	4b04      	ldr	r3, [pc, #16]	; (8006634 <SysTick_Config+0x40>)
 8006624:	2207      	movs	r2, #7
 8006626:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006628:	2300      	movs	r3, #0
}
 800662a:	4618      	mov	r0, r3
 800662c:	3708      	adds	r7, #8
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}
 8006632:	bf00      	nop
 8006634:	e000e010 	.word	0xe000e010

08006638 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	f7ff ff07 	bl	8006454 <__NVIC_SetPriorityGrouping>
}
 8006646:	bf00      	nop
 8006648:	3708      	adds	r7, #8
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}

0800664e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800664e:	b580      	push	{r7, lr}
 8006650:	b086      	sub	sp, #24
 8006652:	af00      	add	r7, sp, #0
 8006654:	4603      	mov	r3, r0
 8006656:	60b9      	str	r1, [r7, #8]
 8006658:	607a      	str	r2, [r7, #4]
 800665a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800665c:	2300      	movs	r3, #0
 800665e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006660:	f7ff ff1c 	bl	800649c <__NVIC_GetPriorityGrouping>
 8006664:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	68b9      	ldr	r1, [r7, #8]
 800666a:	6978      	ldr	r0, [r7, #20]
 800666c:	f7ff ff8e 	bl	800658c <NVIC_EncodePriority>
 8006670:	4602      	mov	r2, r0
 8006672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006676:	4611      	mov	r1, r2
 8006678:	4618      	mov	r0, r3
 800667a:	f7ff ff5d 	bl	8006538 <__NVIC_SetPriority>
}
 800667e:	bf00      	nop
 8006680:	3718      	adds	r7, #24
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}

08006686 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006686:	b580      	push	{r7, lr}
 8006688:	b082      	sub	sp, #8
 800668a:	af00      	add	r7, sp, #0
 800668c:	4603      	mov	r3, r0
 800668e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006694:	4618      	mov	r0, r3
 8006696:	f7ff ff0f 	bl	80064b8 <__NVIC_EnableIRQ>
}
 800669a:	bf00      	nop
 800669c:	3708      	adds	r7, #8
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}

080066a2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80066a2:	b580      	push	{r7, lr}
 80066a4:	b082      	sub	sp, #8
 80066a6:	af00      	add	r7, sp, #0
 80066a8:	4603      	mov	r3, r0
 80066aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80066ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066b0:	4618      	mov	r0, r3
 80066b2:	f7ff ff1f 	bl	80064f4 <__NVIC_DisableIRQ>
}
 80066b6:	bf00      	nop
 80066b8:	3708      	adds	r7, #8
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}

080066be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80066be:	b580      	push	{r7, lr}
 80066c0:	b082      	sub	sp, #8
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f7ff ff94 	bl	80065f4 <SysTick_Config>
 80066cc:	4603      	mov	r3, r0
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3708      	adds	r7, #8
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
	...

080066d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b086      	sub	sp, #24
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80066e0:	2300      	movs	r3, #0
 80066e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80066e4:	f7ff faa2 	bl	8005c2c <HAL_GetTick>
 80066e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d101      	bne.n	80066f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	e099      	b.n	8006828 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f022 0201 	bic.w	r2, r2, #1
 8006712:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006714:	e00f      	b.n	8006736 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006716:	f7ff fa89 	bl	8005c2c <HAL_GetTick>
 800671a:	4602      	mov	r2, r0
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	1ad3      	subs	r3, r2, r3
 8006720:	2b05      	cmp	r3, #5
 8006722:	d908      	bls.n	8006736 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2220      	movs	r2, #32
 8006728:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2203      	movs	r2, #3
 800672e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e078      	b.n	8006828 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 0301 	and.w	r3, r3, #1
 8006740:	2b00      	cmp	r3, #0
 8006742:	d1e8      	bne.n	8006716 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800674c:	697a      	ldr	r2, [r7, #20]
 800674e:	4b38      	ldr	r3, [pc, #224]	; (8006830 <HAL_DMA_Init+0x158>)
 8006750:	4013      	ands	r3, r2
 8006752:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	685a      	ldr	r2, [r3, #4]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006762:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	691b      	ldr	r3, [r3, #16]
 8006768:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800676e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	699b      	ldr	r3, [r3, #24]
 8006774:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800677a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6a1b      	ldr	r3, [r3, #32]
 8006780:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006782:	697a      	ldr	r2, [r7, #20]
 8006784:	4313      	orrs	r3, r2
 8006786:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800678c:	2b04      	cmp	r3, #4
 800678e:	d107      	bne.n	80067a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006798:	4313      	orrs	r3, r2
 800679a:	697a      	ldr	r2, [r7, #20]
 800679c:	4313      	orrs	r3, r2
 800679e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	697a      	ldr	r2, [r7, #20]
 80067a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	695b      	ldr	r3, [r3, #20]
 80067ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	f023 0307 	bic.w	r3, r3, #7
 80067b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067bc:	697a      	ldr	r2, [r7, #20]
 80067be:	4313      	orrs	r3, r2
 80067c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c6:	2b04      	cmp	r3, #4
 80067c8:	d117      	bne.n	80067fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067ce:	697a      	ldr	r2, [r7, #20]
 80067d0:	4313      	orrs	r3, r2
 80067d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d00e      	beq.n	80067fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f000 faef 	bl	8006dc0 <DMA_CheckFifoParam>
 80067e2:	4603      	mov	r3, r0
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d008      	beq.n	80067fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2240      	movs	r2, #64	; 0x40
 80067ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2201      	movs	r2, #1
 80067f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80067f6:	2301      	movs	r3, #1
 80067f8:	e016      	b.n	8006828 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	697a      	ldr	r2, [r7, #20]
 8006800:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 faa6 	bl	8006d54 <DMA_CalcBaseAndBitshift>
 8006808:	4603      	mov	r3, r0
 800680a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006810:	223f      	movs	r2, #63	; 0x3f
 8006812:	409a      	lsls	r2, r3
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2201      	movs	r2, #1
 8006822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006826:	2300      	movs	r3, #0
}
 8006828:	4618      	mov	r0, r3
 800682a:	3718      	adds	r7, #24
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}
 8006830:	f010803f 	.word	0xf010803f

08006834 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d101      	bne.n	8006846 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	e050      	b.n	80068e8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800684c:	b2db      	uxtb	r3, r3
 800684e:	2b02      	cmp	r3, #2
 8006850:	d101      	bne.n	8006856 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8006852:	2302      	movs	r3, #2
 8006854:	e048      	b.n	80068e8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f022 0201 	bic.w	r2, r2, #1
 8006864:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2200      	movs	r2, #0
 800686c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2200      	movs	r2, #0
 8006874:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2200      	movs	r2, #0
 800687c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2200      	movs	r2, #0
 8006884:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2200      	movs	r2, #0
 800688c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	2221      	movs	r2, #33	; 0x21
 8006894:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 fa5c 	bl	8006d54 <DMA_CalcBaseAndBitshift>
 800689c:	4603      	mov	r3, r0
 800689e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2200      	movs	r2, #0
 80068b6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068c8:	223f      	movs	r2, #63	; 0x3f
 80068ca:	409a      	lsls	r2, r3
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2200      	movs	r2, #0
 80068e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80068e6:	2300      	movs	r3, #0
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3710      	adds	r7, #16
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b086      	sub	sp, #24
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	607a      	str	r2, [r7, #4]
 80068fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068fe:	2300      	movs	r3, #0
 8006900:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006906:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800690e:	2b01      	cmp	r3, #1
 8006910:	d101      	bne.n	8006916 <HAL_DMA_Start_IT+0x26>
 8006912:	2302      	movs	r3, #2
 8006914:	e040      	b.n	8006998 <HAL_DMA_Start_IT+0xa8>
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006924:	b2db      	uxtb	r3, r3
 8006926:	2b01      	cmp	r3, #1
 8006928:	d12f      	bne.n	800698a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2202      	movs	r2, #2
 800692e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2200      	movs	r2, #0
 8006936:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	68b9      	ldr	r1, [r7, #8]
 800693e:	68f8      	ldr	r0, [r7, #12]
 8006940:	f000 f9da 	bl	8006cf8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006948:	223f      	movs	r2, #63	; 0x3f
 800694a:	409a      	lsls	r2, r3
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f042 0216 	orr.w	r2, r2, #22
 800695e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006964:	2b00      	cmp	r3, #0
 8006966:	d007      	beq.n	8006978 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f042 0208 	orr.w	r2, r2, #8
 8006976:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f042 0201 	orr.w	r2, r2, #1
 8006986:	601a      	str	r2, [r3, #0]
 8006988:	e005      	b.n	8006996 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2200      	movs	r2, #0
 800698e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006992:	2302      	movs	r3, #2
 8006994:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006996:	7dfb      	ldrb	r3, [r7, #23]
}
 8006998:	4618      	mov	r0, r3
 800699a:	3718      	adds	r7, #24
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80069ae:	b2db      	uxtb	r3, r3
 80069b0:	2b02      	cmp	r3, #2
 80069b2:	d004      	beq.n	80069be <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2280      	movs	r2, #128	; 0x80
 80069b8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80069ba:	2301      	movs	r3, #1
 80069bc:	e00c      	b.n	80069d8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2205      	movs	r2, #5
 80069c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f022 0201 	bic.w	r2, r2, #1
 80069d4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b086      	sub	sp, #24
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80069ec:	2300      	movs	r3, #0
 80069ee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80069f0:	4b92      	ldr	r3, [pc, #584]	; (8006c3c <HAL_DMA_IRQHandler+0x258>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a92      	ldr	r2, [pc, #584]	; (8006c40 <HAL_DMA_IRQHandler+0x25c>)
 80069f6:	fba2 2303 	umull	r2, r3, r2, r3
 80069fa:	0a9b      	lsrs	r3, r3, #10
 80069fc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a0e:	2208      	movs	r2, #8
 8006a10:	409a      	lsls	r2, r3
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	4013      	ands	r3, r2
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d01a      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 0304 	and.w	r3, r3, #4
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d013      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f022 0204 	bic.w	r2, r2, #4
 8006a36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a3c:	2208      	movs	r2, #8
 8006a3e:	409a      	lsls	r2, r3
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a48:	f043 0201 	orr.w	r2, r3, #1
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a54:	2201      	movs	r2, #1
 8006a56:	409a      	lsls	r2, r3
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d012      	beq.n	8006a86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	695b      	ldr	r3, [r3, #20]
 8006a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d00b      	beq.n	8006a86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a72:	2201      	movs	r2, #1
 8006a74:	409a      	lsls	r2, r3
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a7e:	f043 0202 	orr.w	r2, r3, #2
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a8a:	2204      	movs	r2, #4
 8006a8c:	409a      	lsls	r2, r3
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	4013      	ands	r3, r2
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d012      	beq.n	8006abc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f003 0302 	and.w	r3, r3, #2
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d00b      	beq.n	8006abc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006aa8:	2204      	movs	r2, #4
 8006aaa:	409a      	lsls	r2, r3
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ab4:	f043 0204 	orr.w	r2, r3, #4
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ac0:	2210      	movs	r2, #16
 8006ac2:	409a      	lsls	r2, r3
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	4013      	ands	r3, r2
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d043      	beq.n	8006b54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 0308 	and.w	r3, r3, #8
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d03c      	beq.n	8006b54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ade:	2210      	movs	r2, #16
 8006ae0:	409a      	lsls	r2, r3
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d018      	beq.n	8006b26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d108      	bne.n	8006b14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d024      	beq.n	8006b54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	4798      	blx	r3
 8006b12:	e01f      	b.n	8006b54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d01b      	beq.n	8006b54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	4798      	blx	r3
 8006b24:	e016      	b.n	8006b54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d107      	bne.n	8006b44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f022 0208 	bic.w	r2, r2, #8
 8006b42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d003      	beq.n	8006b54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b58:	2220      	movs	r2, #32
 8006b5a:	409a      	lsls	r2, r3
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	4013      	ands	r3, r2
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	f000 808e 	beq.w	8006c82 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 0310 	and.w	r3, r3, #16
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f000 8086 	beq.w	8006c82 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b7a:	2220      	movs	r2, #32
 8006b7c:	409a      	lsls	r2, r3
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	2b05      	cmp	r3, #5
 8006b8c:	d136      	bne.n	8006bfc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f022 0216 	bic.w	r2, r2, #22
 8006b9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	695a      	ldr	r2, [r3, #20]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006bac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d103      	bne.n	8006bbe <HAL_DMA_IRQHandler+0x1da>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d007      	beq.n	8006bce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f022 0208 	bic.w	r2, r2, #8
 8006bcc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bd2:	223f      	movs	r2, #63	; 0x3f
 8006bd4:	409a      	lsls	r2, r3
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2201      	movs	r2, #1
 8006be6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d07d      	beq.n	8006cee <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	4798      	blx	r3
        }
        return;
 8006bfa:	e078      	b.n	8006cee <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d01c      	beq.n	8006c44 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d108      	bne.n	8006c2a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d030      	beq.n	8006c82 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	4798      	blx	r3
 8006c28:	e02b      	b.n	8006c82 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d027      	beq.n	8006c82 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	4798      	blx	r3
 8006c3a:	e022      	b.n	8006c82 <HAL_DMA_IRQHandler+0x29e>
 8006c3c:	20000000 	.word	0x20000000
 8006c40:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d10f      	bne.n	8006c72 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 0210 	bic.w	r2, r2, #16
 8006c60:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d003      	beq.n	8006c82 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d032      	beq.n	8006cf0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c8e:	f003 0301 	and.w	r3, r3, #1
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d022      	beq.n	8006cdc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2205      	movs	r2, #5
 8006c9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	681a      	ldr	r2, [r3, #0]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f022 0201 	bic.w	r2, r2, #1
 8006cac:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	3301      	adds	r3, #1
 8006cb2:	60bb      	str	r3, [r7, #8]
 8006cb4:	697a      	ldr	r2, [r7, #20]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d307      	bcc.n	8006cca <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 0301 	and.w	r3, r3, #1
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d1f2      	bne.n	8006cae <HAL_DMA_IRQHandler+0x2ca>
 8006cc8:	e000      	b.n	8006ccc <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006cca:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d005      	beq.n	8006cf0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	4798      	blx	r3
 8006cec:	e000      	b.n	8006cf0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8006cee:	bf00      	nop
    }
  }
}
 8006cf0:	3718      	adds	r7, #24
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop

08006cf8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b085      	sub	sp, #20
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	607a      	str	r2, [r7, #4]
 8006d04:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006d14:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	683a      	ldr	r2, [r7, #0]
 8006d1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	2b40      	cmp	r3, #64	; 0x40
 8006d24:	d108      	bne.n	8006d38 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	687a      	ldr	r2, [r7, #4]
 8006d2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	68ba      	ldr	r2, [r7, #8]
 8006d34:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006d36:	e007      	b.n	8006d48 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68ba      	ldr	r2, [r7, #8]
 8006d3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	60da      	str	r2, [r3, #12]
}
 8006d48:	bf00      	nop
 8006d4a:	3714      	adds	r7, #20
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b085      	sub	sp, #20
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	b2db      	uxtb	r3, r3
 8006d62:	3b10      	subs	r3, #16
 8006d64:	4a14      	ldr	r2, [pc, #80]	; (8006db8 <DMA_CalcBaseAndBitshift+0x64>)
 8006d66:	fba2 2303 	umull	r2, r3, r2, r3
 8006d6a:	091b      	lsrs	r3, r3, #4
 8006d6c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006d6e:	4a13      	ldr	r2, [pc, #76]	; (8006dbc <DMA_CalcBaseAndBitshift+0x68>)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	4413      	add	r3, r2
 8006d74:	781b      	ldrb	r3, [r3, #0]
 8006d76:	461a      	mov	r2, r3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2b03      	cmp	r3, #3
 8006d80:	d909      	bls.n	8006d96 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006d8a:	f023 0303 	bic.w	r3, r3, #3
 8006d8e:	1d1a      	adds	r2, r3, #4
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	659a      	str	r2, [r3, #88]	; 0x58
 8006d94:	e007      	b.n	8006da6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006d9e:	f023 0303 	bic.w	r3, r3, #3
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3714      	adds	r7, #20
 8006dae:	46bd      	mov	sp, r7
 8006db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop
 8006db8:	aaaaaaab 	.word	0xaaaaaaab
 8006dbc:	08018d54 	.word	0x08018d54

08006dc0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b085      	sub	sp, #20
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dd0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	699b      	ldr	r3, [r3, #24]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d11f      	bne.n	8006e1a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	2b03      	cmp	r3, #3
 8006dde:	d855      	bhi.n	8006e8c <DMA_CheckFifoParam+0xcc>
 8006de0:	a201      	add	r2, pc, #4	; (adr r2, 8006de8 <DMA_CheckFifoParam+0x28>)
 8006de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de6:	bf00      	nop
 8006de8:	08006df9 	.word	0x08006df9
 8006dec:	08006e0b 	.word	0x08006e0b
 8006df0:	08006df9 	.word	0x08006df9
 8006df4:	08006e8d 	.word	0x08006e8d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dfc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d045      	beq.n	8006e90 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e08:	e042      	b.n	8006e90 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e0e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006e12:	d13f      	bne.n	8006e94 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e18:	e03c      	b.n	8006e94 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	699b      	ldr	r3, [r3, #24]
 8006e1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e22:	d121      	bne.n	8006e68 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	2b03      	cmp	r3, #3
 8006e28:	d836      	bhi.n	8006e98 <DMA_CheckFifoParam+0xd8>
 8006e2a:	a201      	add	r2, pc, #4	; (adr r2, 8006e30 <DMA_CheckFifoParam+0x70>)
 8006e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e30:	08006e41 	.word	0x08006e41
 8006e34:	08006e47 	.word	0x08006e47
 8006e38:	08006e41 	.word	0x08006e41
 8006e3c:	08006e59 	.word	0x08006e59
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006e40:	2301      	movs	r3, #1
 8006e42:	73fb      	strb	r3, [r7, #15]
      break;
 8006e44:	e02f      	b.n	8006ea6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d024      	beq.n	8006e9c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e56:	e021      	b.n	8006e9c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e5c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006e60:	d11e      	bne.n	8006ea0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006e66:	e01b      	b.n	8006ea0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	2b02      	cmp	r3, #2
 8006e6c:	d902      	bls.n	8006e74 <DMA_CheckFifoParam+0xb4>
 8006e6e:	2b03      	cmp	r3, #3
 8006e70:	d003      	beq.n	8006e7a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006e72:	e018      	b.n	8006ea6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006e74:	2301      	movs	r3, #1
 8006e76:	73fb      	strb	r3, [r7, #15]
      break;
 8006e78:	e015      	b.n	8006ea6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d00e      	beq.n	8006ea4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
 8006e88:	73fb      	strb	r3, [r7, #15]
      break;
 8006e8a:	e00b      	b.n	8006ea4 <DMA_CheckFifoParam+0xe4>
      break;
 8006e8c:	bf00      	nop
 8006e8e:	e00a      	b.n	8006ea6 <DMA_CheckFifoParam+0xe6>
      break;
 8006e90:	bf00      	nop
 8006e92:	e008      	b.n	8006ea6 <DMA_CheckFifoParam+0xe6>
      break;
 8006e94:	bf00      	nop
 8006e96:	e006      	b.n	8006ea6 <DMA_CheckFifoParam+0xe6>
      break;
 8006e98:	bf00      	nop
 8006e9a:	e004      	b.n	8006ea6 <DMA_CheckFifoParam+0xe6>
      break;
 8006e9c:	bf00      	nop
 8006e9e:	e002      	b.n	8006ea6 <DMA_CheckFifoParam+0xe6>
      break;   
 8006ea0:	bf00      	nop
 8006ea2:	e000      	b.n	8006ea6 <DMA_CheckFifoParam+0xe6>
      break;
 8006ea4:	bf00      	nop
    }
  } 
  
  return status; 
 8006ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	3714      	adds	r7, #20
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b089      	sub	sp, #36	; 0x24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006eca:	2300      	movs	r3, #0
 8006ecc:	61fb      	str	r3, [r7, #28]
 8006ece:	e159      	b.n	8007184 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	697a      	ldr	r2, [r7, #20]
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006ee4:	693a      	ldr	r2, [r7, #16]
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	f040 8148 	bne.w	800717e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d00b      	beq.n	8006f0e <HAL_GPIO_Init+0x5a>
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d007      	beq.n	8006f0e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006f02:	2b11      	cmp	r3, #17
 8006f04:	d003      	beq.n	8006f0e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	2b12      	cmp	r3, #18
 8006f0c:	d130      	bne.n	8006f70 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006f14:	69fb      	ldr	r3, [r7, #28]
 8006f16:	005b      	lsls	r3, r3, #1
 8006f18:	2203      	movs	r2, #3
 8006f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f1e:	43db      	mvns	r3, r3
 8006f20:	69ba      	ldr	r2, [r7, #24]
 8006f22:	4013      	ands	r3, r2
 8006f24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	68da      	ldr	r2, [r3, #12]
 8006f2a:	69fb      	ldr	r3, [r7, #28]
 8006f2c:	005b      	lsls	r3, r3, #1
 8006f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f32:	69ba      	ldr	r2, [r7, #24]
 8006f34:	4313      	orrs	r3, r2
 8006f36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	69ba      	ldr	r2, [r7, #24]
 8006f3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006f44:	2201      	movs	r2, #1
 8006f46:	69fb      	ldr	r3, [r7, #28]
 8006f48:	fa02 f303 	lsl.w	r3, r2, r3
 8006f4c:	43db      	mvns	r3, r3
 8006f4e:	69ba      	ldr	r2, [r7, #24]
 8006f50:	4013      	ands	r3, r2
 8006f52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	091b      	lsrs	r3, r3, #4
 8006f5a:	f003 0201 	and.w	r2, r3, #1
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	fa02 f303 	lsl.w	r3, r2, r3
 8006f64:	69ba      	ldr	r2, [r7, #24]
 8006f66:	4313      	orrs	r3, r2
 8006f68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	69ba      	ldr	r2, [r7, #24]
 8006f6e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006f76:	69fb      	ldr	r3, [r7, #28]
 8006f78:	005b      	lsls	r3, r3, #1
 8006f7a:	2203      	movs	r2, #3
 8006f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f80:	43db      	mvns	r3, r3
 8006f82:	69ba      	ldr	r2, [r7, #24]
 8006f84:	4013      	ands	r3, r2
 8006f86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	689a      	ldr	r2, [r3, #8]
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	005b      	lsls	r3, r3, #1
 8006f90:	fa02 f303 	lsl.w	r3, r2, r3
 8006f94:	69ba      	ldr	r2, [r7, #24]
 8006f96:	4313      	orrs	r3, r2
 8006f98:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	69ba      	ldr	r2, [r7, #24]
 8006f9e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	2b02      	cmp	r3, #2
 8006fa6:	d003      	beq.n	8006fb0 <HAL_GPIO_Init+0xfc>
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	2b12      	cmp	r3, #18
 8006fae:	d123      	bne.n	8006ff8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006fb0:	69fb      	ldr	r3, [r7, #28]
 8006fb2:	08da      	lsrs	r2, r3, #3
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	3208      	adds	r2, #8
 8006fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006fbe:	69fb      	ldr	r3, [r7, #28]
 8006fc0:	f003 0307 	and.w	r3, r3, #7
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	220f      	movs	r2, #15
 8006fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fcc:	43db      	mvns	r3, r3
 8006fce:	69ba      	ldr	r2, [r7, #24]
 8006fd0:	4013      	ands	r3, r2
 8006fd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	691a      	ldr	r2, [r3, #16]
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	f003 0307 	and.w	r3, r3, #7
 8006fde:	009b      	lsls	r3, r3, #2
 8006fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe4:	69ba      	ldr	r2, [r7, #24]
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006fea:	69fb      	ldr	r3, [r7, #28]
 8006fec:	08da      	lsrs	r2, r3, #3
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	3208      	adds	r2, #8
 8006ff2:	69b9      	ldr	r1, [r7, #24]
 8006ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	005b      	lsls	r3, r3, #1
 8007002:	2203      	movs	r2, #3
 8007004:	fa02 f303 	lsl.w	r3, r2, r3
 8007008:	43db      	mvns	r3, r3
 800700a:	69ba      	ldr	r2, [r7, #24]
 800700c:	4013      	ands	r3, r2
 800700e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	f003 0203 	and.w	r2, r3, #3
 8007018:	69fb      	ldr	r3, [r7, #28]
 800701a:	005b      	lsls	r3, r3, #1
 800701c:	fa02 f303 	lsl.w	r3, r2, r3
 8007020:	69ba      	ldr	r2, [r7, #24]
 8007022:	4313      	orrs	r3, r2
 8007024:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	69ba      	ldr	r2, [r7, #24]
 800702a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007034:	2b00      	cmp	r3, #0
 8007036:	f000 80a2 	beq.w	800717e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800703a:	2300      	movs	r3, #0
 800703c:	60fb      	str	r3, [r7, #12]
 800703e:	4b56      	ldr	r3, [pc, #344]	; (8007198 <HAL_GPIO_Init+0x2e4>)
 8007040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007042:	4a55      	ldr	r2, [pc, #340]	; (8007198 <HAL_GPIO_Init+0x2e4>)
 8007044:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007048:	6453      	str	r3, [r2, #68]	; 0x44
 800704a:	4b53      	ldr	r3, [pc, #332]	; (8007198 <HAL_GPIO_Init+0x2e4>)
 800704c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800704e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007052:	60fb      	str	r3, [r7, #12]
 8007054:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007056:	4a51      	ldr	r2, [pc, #324]	; (800719c <HAL_GPIO_Init+0x2e8>)
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	089b      	lsrs	r3, r3, #2
 800705c:	3302      	adds	r3, #2
 800705e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007062:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007064:	69fb      	ldr	r3, [r7, #28]
 8007066:	f003 0303 	and.w	r3, r3, #3
 800706a:	009b      	lsls	r3, r3, #2
 800706c:	220f      	movs	r2, #15
 800706e:	fa02 f303 	lsl.w	r3, r2, r3
 8007072:	43db      	mvns	r3, r3
 8007074:	69ba      	ldr	r2, [r7, #24]
 8007076:	4013      	ands	r3, r2
 8007078:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a48      	ldr	r2, [pc, #288]	; (80071a0 <HAL_GPIO_Init+0x2ec>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d019      	beq.n	80070b6 <HAL_GPIO_Init+0x202>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a47      	ldr	r2, [pc, #284]	; (80071a4 <HAL_GPIO_Init+0x2f0>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d013      	beq.n	80070b2 <HAL_GPIO_Init+0x1fe>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a46      	ldr	r2, [pc, #280]	; (80071a8 <HAL_GPIO_Init+0x2f4>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d00d      	beq.n	80070ae <HAL_GPIO_Init+0x1fa>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a45      	ldr	r2, [pc, #276]	; (80071ac <HAL_GPIO_Init+0x2f8>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d007      	beq.n	80070aa <HAL_GPIO_Init+0x1f6>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a44      	ldr	r2, [pc, #272]	; (80071b0 <HAL_GPIO_Init+0x2fc>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d101      	bne.n	80070a6 <HAL_GPIO_Init+0x1f2>
 80070a2:	2304      	movs	r3, #4
 80070a4:	e008      	b.n	80070b8 <HAL_GPIO_Init+0x204>
 80070a6:	2307      	movs	r3, #7
 80070a8:	e006      	b.n	80070b8 <HAL_GPIO_Init+0x204>
 80070aa:	2303      	movs	r3, #3
 80070ac:	e004      	b.n	80070b8 <HAL_GPIO_Init+0x204>
 80070ae:	2302      	movs	r3, #2
 80070b0:	e002      	b.n	80070b8 <HAL_GPIO_Init+0x204>
 80070b2:	2301      	movs	r3, #1
 80070b4:	e000      	b.n	80070b8 <HAL_GPIO_Init+0x204>
 80070b6:	2300      	movs	r3, #0
 80070b8:	69fa      	ldr	r2, [r7, #28]
 80070ba:	f002 0203 	and.w	r2, r2, #3
 80070be:	0092      	lsls	r2, r2, #2
 80070c0:	4093      	lsls	r3, r2
 80070c2:	69ba      	ldr	r2, [r7, #24]
 80070c4:	4313      	orrs	r3, r2
 80070c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80070c8:	4934      	ldr	r1, [pc, #208]	; (800719c <HAL_GPIO_Init+0x2e8>)
 80070ca:	69fb      	ldr	r3, [r7, #28]
 80070cc:	089b      	lsrs	r3, r3, #2
 80070ce:	3302      	adds	r3, #2
 80070d0:	69ba      	ldr	r2, [r7, #24]
 80070d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80070d6:	4b37      	ldr	r3, [pc, #220]	; (80071b4 <HAL_GPIO_Init+0x300>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	43db      	mvns	r3, r3
 80070e0:	69ba      	ldr	r2, [r7, #24]
 80070e2:	4013      	ands	r3, r2
 80070e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d003      	beq.n	80070fa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80070f2:	69ba      	ldr	r2, [r7, #24]
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80070fa:	4a2e      	ldr	r2, [pc, #184]	; (80071b4 <HAL_GPIO_Init+0x300>)
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8007100:	4b2c      	ldr	r3, [pc, #176]	; (80071b4 <HAL_GPIO_Init+0x300>)
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007106:	693b      	ldr	r3, [r7, #16]
 8007108:	43db      	mvns	r3, r3
 800710a:	69ba      	ldr	r2, [r7, #24]
 800710c:	4013      	ands	r3, r2
 800710e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007118:	2b00      	cmp	r3, #0
 800711a:	d003      	beq.n	8007124 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800711c:	69ba      	ldr	r2, [r7, #24]
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	4313      	orrs	r3, r2
 8007122:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007124:	4a23      	ldr	r2, [pc, #140]	; (80071b4 <HAL_GPIO_Init+0x300>)
 8007126:	69bb      	ldr	r3, [r7, #24]
 8007128:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800712a:	4b22      	ldr	r3, [pc, #136]	; (80071b4 <HAL_GPIO_Init+0x300>)
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	43db      	mvns	r3, r3
 8007134:	69ba      	ldr	r2, [r7, #24]
 8007136:	4013      	ands	r3, r2
 8007138:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007142:	2b00      	cmp	r3, #0
 8007144:	d003      	beq.n	800714e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8007146:	69ba      	ldr	r2, [r7, #24]
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	4313      	orrs	r3, r2
 800714c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800714e:	4a19      	ldr	r2, [pc, #100]	; (80071b4 <HAL_GPIO_Init+0x300>)
 8007150:	69bb      	ldr	r3, [r7, #24]
 8007152:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007154:	4b17      	ldr	r3, [pc, #92]	; (80071b4 <HAL_GPIO_Init+0x300>)
 8007156:	68db      	ldr	r3, [r3, #12]
 8007158:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	43db      	mvns	r3, r3
 800715e:	69ba      	ldr	r2, [r7, #24]
 8007160:	4013      	ands	r3, r2
 8007162:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800716c:	2b00      	cmp	r3, #0
 800716e:	d003      	beq.n	8007178 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8007170:	69ba      	ldr	r2, [r7, #24]
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	4313      	orrs	r3, r2
 8007176:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007178:	4a0e      	ldr	r2, [pc, #56]	; (80071b4 <HAL_GPIO_Init+0x300>)
 800717a:	69bb      	ldr	r3, [r7, #24]
 800717c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	3301      	adds	r3, #1
 8007182:	61fb      	str	r3, [r7, #28]
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	2b0f      	cmp	r3, #15
 8007188:	f67f aea2 	bls.w	8006ed0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800718c:	bf00      	nop
 800718e:	3724      	adds	r7, #36	; 0x24
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr
 8007198:	40023800 	.word	0x40023800
 800719c:	40013800 	.word	0x40013800
 80071a0:	40020000 	.word	0x40020000
 80071a4:	40020400 	.word	0x40020400
 80071a8:	40020800 	.word	0x40020800
 80071ac:	40020c00 	.word	0x40020c00
 80071b0:	40021000 	.word	0x40021000
 80071b4:	40013c00 	.word	0x40013c00

080071b8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b087      	sub	sp, #28
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80071c2:	2300      	movs	r3, #0
 80071c4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80071c6:	2300      	movs	r3, #0
 80071c8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80071ca:	2300      	movs	r3, #0
 80071cc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80071ce:	2300      	movs	r3, #0
 80071d0:	617b      	str	r3, [r7, #20]
 80071d2:	e0bb      	b.n	800734c <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80071d4:	2201      	movs	r2, #1
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	fa02 f303 	lsl.w	r3, r2, r3
 80071dc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80071de:	683a      	ldr	r2, [r7, #0]
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	4013      	ands	r3, r2
 80071e4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80071e6:	68fa      	ldr	r2, [r7, #12]
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	429a      	cmp	r2, r3
 80071ec:	f040 80ab 	bne.w	8007346 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80071f0:	4a5b      	ldr	r2, [pc, #364]	; (8007360 <HAL_GPIO_DeInit+0x1a8>)
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	089b      	lsrs	r3, r3, #2
 80071f6:	3302      	adds	r3, #2
 80071f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071fc:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	f003 0303 	and.w	r3, r3, #3
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	220f      	movs	r2, #15
 8007208:	fa02 f303 	lsl.w	r3, r2, r3
 800720c:	68ba      	ldr	r2, [r7, #8]
 800720e:	4013      	ands	r3, r2
 8007210:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	4a53      	ldr	r2, [pc, #332]	; (8007364 <HAL_GPIO_DeInit+0x1ac>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d019      	beq.n	800724e <HAL_GPIO_DeInit+0x96>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4a52      	ldr	r2, [pc, #328]	; (8007368 <HAL_GPIO_DeInit+0x1b0>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d013      	beq.n	800724a <HAL_GPIO_DeInit+0x92>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	4a51      	ldr	r2, [pc, #324]	; (800736c <HAL_GPIO_DeInit+0x1b4>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d00d      	beq.n	8007246 <HAL_GPIO_DeInit+0x8e>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4a50      	ldr	r2, [pc, #320]	; (8007370 <HAL_GPIO_DeInit+0x1b8>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d007      	beq.n	8007242 <HAL_GPIO_DeInit+0x8a>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	4a4f      	ldr	r2, [pc, #316]	; (8007374 <HAL_GPIO_DeInit+0x1bc>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d101      	bne.n	800723e <HAL_GPIO_DeInit+0x86>
 800723a:	2304      	movs	r3, #4
 800723c:	e008      	b.n	8007250 <HAL_GPIO_DeInit+0x98>
 800723e:	2307      	movs	r3, #7
 8007240:	e006      	b.n	8007250 <HAL_GPIO_DeInit+0x98>
 8007242:	2303      	movs	r3, #3
 8007244:	e004      	b.n	8007250 <HAL_GPIO_DeInit+0x98>
 8007246:	2302      	movs	r3, #2
 8007248:	e002      	b.n	8007250 <HAL_GPIO_DeInit+0x98>
 800724a:	2301      	movs	r3, #1
 800724c:	e000      	b.n	8007250 <HAL_GPIO_DeInit+0x98>
 800724e:	2300      	movs	r3, #0
 8007250:	697a      	ldr	r2, [r7, #20]
 8007252:	f002 0203 	and.w	r2, r2, #3
 8007256:	0092      	lsls	r2, r2, #2
 8007258:	4093      	lsls	r3, r2
 800725a:	68ba      	ldr	r2, [r7, #8]
 800725c:	429a      	cmp	r2, r3
 800725e:	d132      	bne.n	80072c6 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007260:	4b45      	ldr	r3, [pc, #276]	; (8007378 <HAL_GPIO_DeInit+0x1c0>)
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	43db      	mvns	r3, r3
 8007268:	4943      	ldr	r1, [pc, #268]	; (8007378 <HAL_GPIO_DeInit+0x1c0>)
 800726a:	4013      	ands	r3, r2
 800726c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800726e:	4b42      	ldr	r3, [pc, #264]	; (8007378 <HAL_GPIO_DeInit+0x1c0>)
 8007270:	685a      	ldr	r2, [r3, #4]
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	43db      	mvns	r3, r3
 8007276:	4940      	ldr	r1, [pc, #256]	; (8007378 <HAL_GPIO_DeInit+0x1c0>)
 8007278:	4013      	ands	r3, r2
 800727a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800727c:	4b3e      	ldr	r3, [pc, #248]	; (8007378 <HAL_GPIO_DeInit+0x1c0>)
 800727e:	689a      	ldr	r2, [r3, #8]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	43db      	mvns	r3, r3
 8007284:	493c      	ldr	r1, [pc, #240]	; (8007378 <HAL_GPIO_DeInit+0x1c0>)
 8007286:	4013      	ands	r3, r2
 8007288:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800728a:	4b3b      	ldr	r3, [pc, #236]	; (8007378 <HAL_GPIO_DeInit+0x1c0>)
 800728c:	68da      	ldr	r2, [r3, #12]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	43db      	mvns	r3, r3
 8007292:	4939      	ldr	r1, [pc, #228]	; (8007378 <HAL_GPIO_DeInit+0x1c0>)
 8007294:	4013      	ands	r3, r2
 8007296:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	f003 0303 	and.w	r3, r3, #3
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	220f      	movs	r2, #15
 80072a2:	fa02 f303 	lsl.w	r3, r2, r3
 80072a6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80072a8:	4a2d      	ldr	r2, [pc, #180]	; (8007360 <HAL_GPIO_DeInit+0x1a8>)
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	089b      	lsrs	r3, r3, #2
 80072ae:	3302      	adds	r3, #2
 80072b0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	43da      	mvns	r2, r3
 80072b8:	4829      	ldr	r0, [pc, #164]	; (8007360 <HAL_GPIO_DeInit+0x1a8>)
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	089b      	lsrs	r3, r3, #2
 80072be:	400a      	ands	r2, r1
 80072c0:	3302      	adds	r3, #2
 80072c2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	005b      	lsls	r3, r3, #1
 80072ce:	2103      	movs	r1, #3
 80072d0:	fa01 f303 	lsl.w	r3, r1, r3
 80072d4:	43db      	mvns	r3, r3
 80072d6:	401a      	ands	r2, r3
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	08da      	lsrs	r2, r3, #3
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	3208      	adds	r2, #8
 80072e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	f003 0307 	and.w	r3, r3, #7
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	220f      	movs	r2, #15
 80072f2:	fa02 f303 	lsl.w	r3, r2, r3
 80072f6:	43db      	mvns	r3, r3
 80072f8:	697a      	ldr	r2, [r7, #20]
 80072fa:	08d2      	lsrs	r2, r2, #3
 80072fc:	4019      	ands	r1, r3
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	3208      	adds	r2, #8
 8007302:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	68da      	ldr	r2, [r3, #12]
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	005b      	lsls	r3, r3, #1
 800730e:	2103      	movs	r1, #3
 8007310:	fa01 f303 	lsl.w	r3, r1, r3
 8007314:	43db      	mvns	r3, r3
 8007316:	401a      	ands	r2, r3
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	685a      	ldr	r2, [r3, #4]
 8007320:	2101      	movs	r1, #1
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	fa01 f303 	lsl.w	r3, r1, r3
 8007328:	43db      	mvns	r3, r3
 800732a:	401a      	ands	r2, r3
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	689a      	ldr	r2, [r3, #8]
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	005b      	lsls	r3, r3, #1
 8007338:	2103      	movs	r1, #3
 800733a:	fa01 f303 	lsl.w	r3, r1, r3
 800733e:	43db      	mvns	r3, r3
 8007340:	401a      	ands	r2, r3
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	3301      	adds	r3, #1
 800734a:	617b      	str	r3, [r7, #20]
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	2b0f      	cmp	r3, #15
 8007350:	f67f af40 	bls.w	80071d4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007354:	bf00      	nop
 8007356:	371c      	adds	r7, #28
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr
 8007360:	40013800 	.word	0x40013800
 8007364:	40020000 	.word	0x40020000
 8007368:	40020400 	.word	0x40020400
 800736c:	40020800 	.word	0x40020800
 8007370:	40020c00 	.word	0x40020c00
 8007374:	40021000 	.word	0x40021000
 8007378:	40013c00 	.word	0x40013c00

0800737c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800737c:	b480      	push	{r7}
 800737e:	b085      	sub	sp, #20
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	460b      	mov	r3, r1
 8007386:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	691a      	ldr	r2, [r3, #16]
 800738c:	887b      	ldrh	r3, [r7, #2]
 800738e:	4013      	ands	r3, r2
 8007390:	2b00      	cmp	r3, #0
 8007392:	d002      	beq.n	800739a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007394:	2301      	movs	r3, #1
 8007396:	73fb      	strb	r3, [r7, #15]
 8007398:	e001      	b.n	800739e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800739a:	2300      	movs	r3, #0
 800739c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800739e:	7bfb      	ldrb	r3, [r7, #15]
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3714      	adds	r7, #20
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	460b      	mov	r3, r1
 80073b6:	807b      	strh	r3, [r7, #2]
 80073b8:	4613      	mov	r3, r2
 80073ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80073bc:	787b      	ldrb	r3, [r7, #1]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d003      	beq.n	80073ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80073c2:	887a      	ldrh	r2, [r7, #2]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80073c8:	e003      	b.n	80073d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80073ca:	887b      	ldrh	r3, [r7, #2]
 80073cc:	041a      	lsls	r2, r3, #16
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	619a      	str	r2, [r3, #24]
}
 80073d2:	bf00      	nop
 80073d4:	370c      	adds	r7, #12
 80073d6:	46bd      	mov	sp, r7
 80073d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073dc:	4770      	bx	lr

080073de <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80073de:	b480      	push	{r7}
 80073e0:	b083      	sub	sp, #12
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	6078      	str	r0, [r7, #4]
 80073e6:	460b      	mov	r3, r1
 80073e8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	695a      	ldr	r2, [r3, #20]
 80073ee:	887b      	ldrh	r3, [r7, #2]
 80073f0:	401a      	ands	r2, r3
 80073f2:	887b      	ldrh	r3, [r7, #2]
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d104      	bne.n	8007402 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80073f8:	887b      	ldrh	r3, [r7, #2]
 80073fa:	041a      	lsls	r2, r3, #16
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8007400:	e002      	b.n	8007408 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8007402:	887a      	ldrh	r2, [r7, #2]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	619a      	str	r2, [r3, #24]
}
 8007408:	bf00      	nop
 800740a:	370c      	adds	r7, #12
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr

08007414 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b086      	sub	sp, #24
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d101      	bne.n	8007426 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007422:	2301      	movs	r3, #1
 8007424:	e25b      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0301 	and.w	r3, r3, #1
 800742e:	2b00      	cmp	r3, #0
 8007430:	d075      	beq.n	800751e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007432:	4ba3      	ldr	r3, [pc, #652]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	f003 030c 	and.w	r3, r3, #12
 800743a:	2b04      	cmp	r3, #4
 800743c:	d00c      	beq.n	8007458 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800743e:	4ba0      	ldr	r3, [pc, #640]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007446:	2b08      	cmp	r3, #8
 8007448:	d112      	bne.n	8007470 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800744a:	4b9d      	ldr	r3, [pc, #628]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007452:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007456:	d10b      	bne.n	8007470 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007458:	4b99      	ldr	r3, [pc, #612]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007460:	2b00      	cmp	r3, #0
 8007462:	d05b      	beq.n	800751c <HAL_RCC_OscConfig+0x108>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d157      	bne.n	800751c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e236      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007478:	d106      	bne.n	8007488 <HAL_RCC_OscConfig+0x74>
 800747a:	4b91      	ldr	r3, [pc, #580]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a90      	ldr	r2, [pc, #576]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007480:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007484:	6013      	str	r3, [r2, #0]
 8007486:	e01d      	b.n	80074c4 <HAL_RCC_OscConfig+0xb0>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007490:	d10c      	bne.n	80074ac <HAL_RCC_OscConfig+0x98>
 8007492:	4b8b      	ldr	r3, [pc, #556]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a8a      	ldr	r2, [pc, #552]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007498:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800749c:	6013      	str	r3, [r2, #0]
 800749e:	4b88      	ldr	r3, [pc, #544]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a87      	ldr	r2, [pc, #540]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 80074a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074a8:	6013      	str	r3, [r2, #0]
 80074aa:	e00b      	b.n	80074c4 <HAL_RCC_OscConfig+0xb0>
 80074ac:	4b84      	ldr	r3, [pc, #528]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a83      	ldr	r2, [pc, #524]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 80074b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074b6:	6013      	str	r3, [r2, #0]
 80074b8:	4b81      	ldr	r3, [pc, #516]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a80      	ldr	r2, [pc, #512]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 80074be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80074c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d013      	beq.n	80074f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074cc:	f7fe fbae 	bl	8005c2c <HAL_GetTick>
 80074d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074d2:	e008      	b.n	80074e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80074d4:	f7fe fbaa 	bl	8005c2c <HAL_GetTick>
 80074d8:	4602      	mov	r2, r0
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	1ad3      	subs	r3, r2, r3
 80074de:	2b64      	cmp	r3, #100	; 0x64
 80074e0:	d901      	bls.n	80074e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80074e2:	2303      	movs	r3, #3
 80074e4:	e1fb      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074e6:	4b76      	ldr	r3, [pc, #472]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d0f0      	beq.n	80074d4 <HAL_RCC_OscConfig+0xc0>
 80074f2:	e014      	b.n	800751e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074f4:	f7fe fb9a 	bl	8005c2c <HAL_GetTick>
 80074f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80074fa:	e008      	b.n	800750e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80074fc:	f7fe fb96 	bl	8005c2c <HAL_GetTick>
 8007500:	4602      	mov	r2, r0
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	1ad3      	subs	r3, r2, r3
 8007506:	2b64      	cmp	r3, #100	; 0x64
 8007508:	d901      	bls.n	800750e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800750a:	2303      	movs	r3, #3
 800750c:	e1e7      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800750e:	4b6c      	ldr	r3, [pc, #432]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1f0      	bne.n	80074fc <HAL_RCC_OscConfig+0xe8>
 800751a:	e000      	b.n	800751e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800751c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0302 	and.w	r3, r3, #2
 8007526:	2b00      	cmp	r3, #0
 8007528:	d063      	beq.n	80075f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800752a:	4b65      	ldr	r3, [pc, #404]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 800752c:	689b      	ldr	r3, [r3, #8]
 800752e:	f003 030c 	and.w	r3, r3, #12
 8007532:	2b00      	cmp	r3, #0
 8007534:	d00b      	beq.n	800754e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007536:	4b62      	ldr	r3, [pc, #392]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800753e:	2b08      	cmp	r3, #8
 8007540:	d11c      	bne.n	800757c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007542:	4b5f      	ldr	r3, [pc, #380]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800754a:	2b00      	cmp	r3, #0
 800754c:	d116      	bne.n	800757c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800754e:	4b5c      	ldr	r3, [pc, #368]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 0302 	and.w	r3, r3, #2
 8007556:	2b00      	cmp	r3, #0
 8007558:	d005      	beq.n	8007566 <HAL_RCC_OscConfig+0x152>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	68db      	ldr	r3, [r3, #12]
 800755e:	2b01      	cmp	r3, #1
 8007560:	d001      	beq.n	8007566 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	e1bb      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007566:	4b56      	ldr	r3, [pc, #344]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	691b      	ldr	r3, [r3, #16]
 8007572:	00db      	lsls	r3, r3, #3
 8007574:	4952      	ldr	r1, [pc, #328]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007576:	4313      	orrs	r3, r2
 8007578:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800757a:	e03a      	b.n	80075f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d020      	beq.n	80075c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007584:	4b4f      	ldr	r3, [pc, #316]	; (80076c4 <HAL_RCC_OscConfig+0x2b0>)
 8007586:	2201      	movs	r2, #1
 8007588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800758a:	f7fe fb4f 	bl	8005c2c <HAL_GetTick>
 800758e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007590:	e008      	b.n	80075a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007592:	f7fe fb4b 	bl	8005c2c <HAL_GetTick>
 8007596:	4602      	mov	r2, r0
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	1ad3      	subs	r3, r2, r3
 800759c:	2b02      	cmp	r3, #2
 800759e:	d901      	bls.n	80075a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80075a0:	2303      	movs	r3, #3
 80075a2:	e19c      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075a4:	4b46      	ldr	r3, [pc, #280]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f003 0302 	and.w	r3, r3, #2
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d0f0      	beq.n	8007592 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075b0:	4b43      	ldr	r3, [pc, #268]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	691b      	ldr	r3, [r3, #16]
 80075bc:	00db      	lsls	r3, r3, #3
 80075be:	4940      	ldr	r1, [pc, #256]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 80075c0:	4313      	orrs	r3, r2
 80075c2:	600b      	str	r3, [r1, #0]
 80075c4:	e015      	b.n	80075f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80075c6:	4b3f      	ldr	r3, [pc, #252]	; (80076c4 <HAL_RCC_OscConfig+0x2b0>)
 80075c8:	2200      	movs	r2, #0
 80075ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075cc:	f7fe fb2e 	bl	8005c2c <HAL_GetTick>
 80075d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075d2:	e008      	b.n	80075e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80075d4:	f7fe fb2a 	bl	8005c2c <HAL_GetTick>
 80075d8:	4602      	mov	r2, r0
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	1ad3      	subs	r3, r2, r3
 80075de:	2b02      	cmp	r3, #2
 80075e0:	d901      	bls.n	80075e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80075e2:	2303      	movs	r3, #3
 80075e4:	e17b      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075e6:	4b36      	ldr	r3, [pc, #216]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f003 0302 	and.w	r3, r3, #2
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d1f0      	bne.n	80075d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f003 0308 	and.w	r3, r3, #8
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d030      	beq.n	8007660 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	695b      	ldr	r3, [r3, #20]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d016      	beq.n	8007634 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007606:	4b30      	ldr	r3, [pc, #192]	; (80076c8 <HAL_RCC_OscConfig+0x2b4>)
 8007608:	2201      	movs	r2, #1
 800760a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800760c:	f7fe fb0e 	bl	8005c2c <HAL_GetTick>
 8007610:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007612:	e008      	b.n	8007626 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007614:	f7fe fb0a 	bl	8005c2c <HAL_GetTick>
 8007618:	4602      	mov	r2, r0
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	2b02      	cmp	r3, #2
 8007620:	d901      	bls.n	8007626 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e15b      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007626:	4b26      	ldr	r3, [pc, #152]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007628:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800762a:	f003 0302 	and.w	r3, r3, #2
 800762e:	2b00      	cmp	r3, #0
 8007630:	d0f0      	beq.n	8007614 <HAL_RCC_OscConfig+0x200>
 8007632:	e015      	b.n	8007660 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007634:	4b24      	ldr	r3, [pc, #144]	; (80076c8 <HAL_RCC_OscConfig+0x2b4>)
 8007636:	2200      	movs	r2, #0
 8007638:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800763a:	f7fe faf7 	bl	8005c2c <HAL_GetTick>
 800763e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007640:	e008      	b.n	8007654 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007642:	f7fe faf3 	bl	8005c2c <HAL_GetTick>
 8007646:	4602      	mov	r2, r0
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	1ad3      	subs	r3, r2, r3
 800764c:	2b02      	cmp	r3, #2
 800764e:	d901      	bls.n	8007654 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007650:	2303      	movs	r3, #3
 8007652:	e144      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007654:	4b1a      	ldr	r3, [pc, #104]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007658:	f003 0302 	and.w	r3, r3, #2
 800765c:	2b00      	cmp	r3, #0
 800765e:	d1f0      	bne.n	8007642 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f003 0304 	and.w	r3, r3, #4
 8007668:	2b00      	cmp	r3, #0
 800766a:	f000 80a0 	beq.w	80077ae <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800766e:	2300      	movs	r3, #0
 8007670:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007672:	4b13      	ldr	r3, [pc, #76]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800767a:	2b00      	cmp	r3, #0
 800767c:	d10f      	bne.n	800769e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800767e:	2300      	movs	r3, #0
 8007680:	60bb      	str	r3, [r7, #8]
 8007682:	4b0f      	ldr	r3, [pc, #60]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007686:	4a0e      	ldr	r2, [pc, #56]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800768c:	6413      	str	r3, [r2, #64]	; 0x40
 800768e:	4b0c      	ldr	r3, [pc, #48]	; (80076c0 <HAL_RCC_OscConfig+0x2ac>)
 8007690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007696:	60bb      	str	r3, [r7, #8]
 8007698:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800769a:	2301      	movs	r3, #1
 800769c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800769e:	4b0b      	ldr	r3, [pc, #44]	; (80076cc <HAL_RCC_OscConfig+0x2b8>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d121      	bne.n	80076ee <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80076aa:	4b08      	ldr	r3, [pc, #32]	; (80076cc <HAL_RCC_OscConfig+0x2b8>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a07      	ldr	r2, [pc, #28]	; (80076cc <HAL_RCC_OscConfig+0x2b8>)
 80076b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80076b6:	f7fe fab9 	bl	8005c2c <HAL_GetTick>
 80076ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076bc:	e011      	b.n	80076e2 <HAL_RCC_OscConfig+0x2ce>
 80076be:	bf00      	nop
 80076c0:	40023800 	.word	0x40023800
 80076c4:	42470000 	.word	0x42470000
 80076c8:	42470e80 	.word	0x42470e80
 80076cc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076d0:	f7fe faac 	bl	8005c2c <HAL_GetTick>
 80076d4:	4602      	mov	r2, r0
 80076d6:	693b      	ldr	r3, [r7, #16]
 80076d8:	1ad3      	subs	r3, r2, r3
 80076da:	2b02      	cmp	r3, #2
 80076dc:	d901      	bls.n	80076e2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80076de:	2303      	movs	r3, #3
 80076e0:	e0fd      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076e2:	4b81      	ldr	r3, [pc, #516]	; (80078e8 <HAL_RCC_OscConfig+0x4d4>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d0f0      	beq.n	80076d0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d106      	bne.n	8007704 <HAL_RCC_OscConfig+0x2f0>
 80076f6:	4b7d      	ldr	r3, [pc, #500]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 80076f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076fa:	4a7c      	ldr	r2, [pc, #496]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 80076fc:	f043 0301 	orr.w	r3, r3, #1
 8007700:	6713      	str	r3, [r2, #112]	; 0x70
 8007702:	e01c      	b.n	800773e <HAL_RCC_OscConfig+0x32a>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	2b05      	cmp	r3, #5
 800770a:	d10c      	bne.n	8007726 <HAL_RCC_OscConfig+0x312>
 800770c:	4b77      	ldr	r3, [pc, #476]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 800770e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007710:	4a76      	ldr	r2, [pc, #472]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 8007712:	f043 0304 	orr.w	r3, r3, #4
 8007716:	6713      	str	r3, [r2, #112]	; 0x70
 8007718:	4b74      	ldr	r3, [pc, #464]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 800771a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800771c:	4a73      	ldr	r2, [pc, #460]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 800771e:	f043 0301 	orr.w	r3, r3, #1
 8007722:	6713      	str	r3, [r2, #112]	; 0x70
 8007724:	e00b      	b.n	800773e <HAL_RCC_OscConfig+0x32a>
 8007726:	4b71      	ldr	r3, [pc, #452]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 8007728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800772a:	4a70      	ldr	r2, [pc, #448]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 800772c:	f023 0301 	bic.w	r3, r3, #1
 8007730:	6713      	str	r3, [r2, #112]	; 0x70
 8007732:	4b6e      	ldr	r3, [pc, #440]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 8007734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007736:	4a6d      	ldr	r2, [pc, #436]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 8007738:	f023 0304 	bic.w	r3, r3, #4
 800773c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	689b      	ldr	r3, [r3, #8]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d015      	beq.n	8007772 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007746:	f7fe fa71 	bl	8005c2c <HAL_GetTick>
 800774a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800774c:	e00a      	b.n	8007764 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800774e:	f7fe fa6d 	bl	8005c2c <HAL_GetTick>
 8007752:	4602      	mov	r2, r0
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	1ad3      	subs	r3, r2, r3
 8007758:	f241 3288 	movw	r2, #5000	; 0x1388
 800775c:	4293      	cmp	r3, r2
 800775e:	d901      	bls.n	8007764 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007760:	2303      	movs	r3, #3
 8007762:	e0bc      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007764:	4b61      	ldr	r3, [pc, #388]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 8007766:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007768:	f003 0302 	and.w	r3, r3, #2
 800776c:	2b00      	cmp	r3, #0
 800776e:	d0ee      	beq.n	800774e <HAL_RCC_OscConfig+0x33a>
 8007770:	e014      	b.n	800779c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007772:	f7fe fa5b 	bl	8005c2c <HAL_GetTick>
 8007776:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007778:	e00a      	b.n	8007790 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800777a:	f7fe fa57 	bl	8005c2c <HAL_GetTick>
 800777e:	4602      	mov	r2, r0
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	1ad3      	subs	r3, r2, r3
 8007784:	f241 3288 	movw	r2, #5000	; 0x1388
 8007788:	4293      	cmp	r3, r2
 800778a:	d901      	bls.n	8007790 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800778c:	2303      	movs	r3, #3
 800778e:	e0a6      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007790:	4b56      	ldr	r3, [pc, #344]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 8007792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007794:	f003 0302 	and.w	r3, r3, #2
 8007798:	2b00      	cmp	r3, #0
 800779a:	d1ee      	bne.n	800777a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800779c:	7dfb      	ldrb	r3, [r7, #23]
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d105      	bne.n	80077ae <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80077a2:	4b52      	ldr	r3, [pc, #328]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 80077a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077a6:	4a51      	ldr	r2, [pc, #324]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 80077a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80077ac:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	699b      	ldr	r3, [r3, #24]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	f000 8092 	beq.w	80078dc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80077b8:	4b4c      	ldr	r3, [pc, #304]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	f003 030c 	and.w	r3, r3, #12
 80077c0:	2b08      	cmp	r3, #8
 80077c2:	d05c      	beq.n	800787e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	699b      	ldr	r3, [r3, #24]
 80077c8:	2b02      	cmp	r3, #2
 80077ca:	d141      	bne.n	8007850 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077cc:	4b48      	ldr	r3, [pc, #288]	; (80078f0 <HAL_RCC_OscConfig+0x4dc>)
 80077ce:	2200      	movs	r2, #0
 80077d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077d2:	f7fe fa2b 	bl	8005c2c <HAL_GetTick>
 80077d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077d8:	e008      	b.n	80077ec <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80077da:	f7fe fa27 	bl	8005c2c <HAL_GetTick>
 80077de:	4602      	mov	r2, r0
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	1ad3      	subs	r3, r2, r3
 80077e4:	2b02      	cmp	r3, #2
 80077e6:	d901      	bls.n	80077ec <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80077e8:	2303      	movs	r3, #3
 80077ea:	e078      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077ec:	4b3f      	ldr	r3, [pc, #252]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d1f0      	bne.n	80077da <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	69da      	ldr	r2, [r3, #28]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6a1b      	ldr	r3, [r3, #32]
 8007800:	431a      	orrs	r2, r3
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007806:	019b      	lsls	r3, r3, #6
 8007808:	431a      	orrs	r2, r3
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800780e:	085b      	lsrs	r3, r3, #1
 8007810:	3b01      	subs	r3, #1
 8007812:	041b      	lsls	r3, r3, #16
 8007814:	431a      	orrs	r2, r3
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800781a:	061b      	lsls	r3, r3, #24
 800781c:	4933      	ldr	r1, [pc, #204]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 800781e:	4313      	orrs	r3, r2
 8007820:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007822:	4b33      	ldr	r3, [pc, #204]	; (80078f0 <HAL_RCC_OscConfig+0x4dc>)
 8007824:	2201      	movs	r2, #1
 8007826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007828:	f7fe fa00 	bl	8005c2c <HAL_GetTick>
 800782c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800782e:	e008      	b.n	8007842 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007830:	f7fe f9fc 	bl	8005c2c <HAL_GetTick>
 8007834:	4602      	mov	r2, r0
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	1ad3      	subs	r3, r2, r3
 800783a:	2b02      	cmp	r3, #2
 800783c:	d901      	bls.n	8007842 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800783e:	2303      	movs	r3, #3
 8007840:	e04d      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007842:	4b2a      	ldr	r3, [pc, #168]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800784a:	2b00      	cmp	r3, #0
 800784c:	d0f0      	beq.n	8007830 <HAL_RCC_OscConfig+0x41c>
 800784e:	e045      	b.n	80078dc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007850:	4b27      	ldr	r3, [pc, #156]	; (80078f0 <HAL_RCC_OscConfig+0x4dc>)
 8007852:	2200      	movs	r2, #0
 8007854:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007856:	f7fe f9e9 	bl	8005c2c <HAL_GetTick>
 800785a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800785c:	e008      	b.n	8007870 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800785e:	f7fe f9e5 	bl	8005c2c <HAL_GetTick>
 8007862:	4602      	mov	r2, r0
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	1ad3      	subs	r3, r2, r3
 8007868:	2b02      	cmp	r3, #2
 800786a:	d901      	bls.n	8007870 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800786c:	2303      	movs	r3, #3
 800786e:	e036      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007870:	4b1e      	ldr	r3, [pc, #120]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1f0      	bne.n	800785e <HAL_RCC_OscConfig+0x44a>
 800787c:	e02e      	b.n	80078dc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	699b      	ldr	r3, [r3, #24]
 8007882:	2b01      	cmp	r3, #1
 8007884:	d101      	bne.n	800788a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e029      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800788a:	4b18      	ldr	r3, [pc, #96]	; (80078ec <HAL_RCC_OscConfig+0x4d8>)
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	69db      	ldr	r3, [r3, #28]
 800789a:	429a      	cmp	r2, r3
 800789c:	d11c      	bne.n	80078d8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d115      	bne.n	80078d8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80078ac:	68fa      	ldr	r2, [r7, #12]
 80078ae:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80078b2:	4013      	ands	r3, r2
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d10d      	bne.n	80078d8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d106      	bne.n	80078d8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d001      	beq.n	80078dc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	e000      	b.n	80078de <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80078dc:	2300      	movs	r3, #0
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3718      	adds	r7, #24
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}
 80078e6:	bf00      	nop
 80078e8:	40007000 	.word	0x40007000
 80078ec:	40023800 	.word	0x40023800
 80078f0:	42470060 	.word	0x42470060

080078f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b084      	sub	sp, #16
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d101      	bne.n	8007908 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007904:	2301      	movs	r3, #1
 8007906:	e0cc      	b.n	8007aa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007908:	4b68      	ldr	r3, [pc, #416]	; (8007aac <HAL_RCC_ClockConfig+0x1b8>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f003 030f 	and.w	r3, r3, #15
 8007910:	683a      	ldr	r2, [r7, #0]
 8007912:	429a      	cmp	r2, r3
 8007914:	d90c      	bls.n	8007930 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007916:	4b65      	ldr	r3, [pc, #404]	; (8007aac <HAL_RCC_ClockConfig+0x1b8>)
 8007918:	683a      	ldr	r2, [r7, #0]
 800791a:	b2d2      	uxtb	r2, r2
 800791c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800791e:	4b63      	ldr	r3, [pc, #396]	; (8007aac <HAL_RCC_ClockConfig+0x1b8>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 030f 	and.w	r3, r3, #15
 8007926:	683a      	ldr	r2, [r7, #0]
 8007928:	429a      	cmp	r2, r3
 800792a:	d001      	beq.n	8007930 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800792c:	2301      	movs	r3, #1
 800792e:	e0b8      	b.n	8007aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f003 0302 	and.w	r3, r3, #2
 8007938:	2b00      	cmp	r3, #0
 800793a:	d020      	beq.n	800797e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f003 0304 	and.w	r3, r3, #4
 8007944:	2b00      	cmp	r3, #0
 8007946:	d005      	beq.n	8007954 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007948:	4b59      	ldr	r3, [pc, #356]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	4a58      	ldr	r2, [pc, #352]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800794e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007952:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f003 0308 	and.w	r3, r3, #8
 800795c:	2b00      	cmp	r3, #0
 800795e:	d005      	beq.n	800796c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007960:	4b53      	ldr	r3, [pc, #332]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	4a52      	ldr	r2, [pc, #328]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8007966:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800796a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800796c:	4b50      	ldr	r3, [pc, #320]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	494d      	ldr	r1, [pc, #308]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800797a:	4313      	orrs	r3, r2
 800797c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f003 0301 	and.w	r3, r3, #1
 8007986:	2b00      	cmp	r3, #0
 8007988:	d044      	beq.n	8007a14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	2b01      	cmp	r3, #1
 8007990:	d107      	bne.n	80079a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007992:	4b47      	ldr	r3, [pc, #284]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800799a:	2b00      	cmp	r3, #0
 800799c:	d119      	bne.n	80079d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e07f      	b.n	8007aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	2b02      	cmp	r3, #2
 80079a8:	d003      	beq.n	80079b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80079ae:	2b03      	cmp	r3, #3
 80079b0:	d107      	bne.n	80079c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079b2:	4b3f      	ldr	r3, [pc, #252]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d109      	bne.n	80079d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	e06f      	b.n	8007aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079c2:	4b3b      	ldr	r3, [pc, #236]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f003 0302 	and.w	r3, r3, #2
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d101      	bne.n	80079d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079ce:	2301      	movs	r3, #1
 80079d0:	e067      	b.n	8007aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80079d2:	4b37      	ldr	r3, [pc, #220]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	f023 0203 	bic.w	r2, r3, #3
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	4934      	ldr	r1, [pc, #208]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80079e0:	4313      	orrs	r3, r2
 80079e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80079e4:	f7fe f922 	bl	8005c2c <HAL_GetTick>
 80079e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079ea:	e00a      	b.n	8007a02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079ec:	f7fe f91e 	bl	8005c2c <HAL_GetTick>
 80079f0:	4602      	mov	r2, r0
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	1ad3      	subs	r3, r2, r3
 80079f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d901      	bls.n	8007a02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80079fe:	2303      	movs	r3, #3
 8007a00:	e04f      	b.n	8007aa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a02:	4b2b      	ldr	r3, [pc, #172]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	f003 020c 	and.w	r2, r3, #12
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	009b      	lsls	r3, r3, #2
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d1eb      	bne.n	80079ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007a14:	4b25      	ldr	r3, [pc, #148]	; (8007aac <HAL_RCC_ClockConfig+0x1b8>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f003 030f 	and.w	r3, r3, #15
 8007a1c:	683a      	ldr	r2, [r7, #0]
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	d20c      	bcs.n	8007a3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a22:	4b22      	ldr	r3, [pc, #136]	; (8007aac <HAL_RCC_ClockConfig+0x1b8>)
 8007a24:	683a      	ldr	r2, [r7, #0]
 8007a26:	b2d2      	uxtb	r2, r2
 8007a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a2a:	4b20      	ldr	r3, [pc, #128]	; (8007aac <HAL_RCC_ClockConfig+0x1b8>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f003 030f 	and.w	r3, r3, #15
 8007a32:	683a      	ldr	r2, [r7, #0]
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d001      	beq.n	8007a3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	e032      	b.n	8007aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f003 0304 	and.w	r3, r3, #4
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d008      	beq.n	8007a5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a48:	4b19      	ldr	r3, [pc, #100]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	68db      	ldr	r3, [r3, #12]
 8007a54:	4916      	ldr	r1, [pc, #88]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a56:	4313      	orrs	r3, r2
 8007a58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f003 0308 	and.w	r3, r3, #8
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d009      	beq.n	8007a7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a66:	4b12      	ldr	r3, [pc, #72]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	691b      	ldr	r3, [r3, #16]
 8007a72:	00db      	lsls	r3, r3, #3
 8007a74:	490e      	ldr	r1, [pc, #56]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a76:	4313      	orrs	r3, r2
 8007a78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007a7a:	f000 f821 	bl	8007ac0 <HAL_RCC_GetSysClockFreq>
 8007a7e:	4601      	mov	r1, r0
 8007a80:	4b0b      	ldr	r3, [pc, #44]	; (8007ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	091b      	lsrs	r3, r3, #4
 8007a86:	f003 030f 	and.w	r3, r3, #15
 8007a8a:	4a0a      	ldr	r2, [pc, #40]	; (8007ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8007a8c:	5cd3      	ldrb	r3, [r2, r3]
 8007a8e:	fa21 f303 	lsr.w	r3, r1, r3
 8007a92:	4a09      	ldr	r2, [pc, #36]	; (8007ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8007a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007a96:	4b09      	ldr	r3, [pc, #36]	; (8007abc <HAL_RCC_ClockConfig+0x1c8>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f7fe f882 	bl	8005ba4 <HAL_InitTick>

  return HAL_OK;
 8007aa0:	2300      	movs	r3, #0
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3710      	adds	r7, #16
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
 8007aaa:	bf00      	nop
 8007aac:	40023c00 	.word	0x40023c00
 8007ab0:	40023800 	.word	0x40023800
 8007ab4:	0800cc64 	.word	0x0800cc64
 8007ab8:	20000000 	.word	0x20000000
 8007abc:	20000058 	.word	0x20000058

08007ac0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ac2:	b085      	sub	sp, #20
 8007ac4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	607b      	str	r3, [r7, #4]
 8007aca:	2300      	movs	r3, #0
 8007acc:	60fb      	str	r3, [r7, #12]
 8007ace:	2300      	movs	r3, #0
 8007ad0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007ad6:	4b50      	ldr	r3, [pc, #320]	; (8007c18 <HAL_RCC_GetSysClockFreq+0x158>)
 8007ad8:	689b      	ldr	r3, [r3, #8]
 8007ada:	f003 030c 	and.w	r3, r3, #12
 8007ade:	2b04      	cmp	r3, #4
 8007ae0:	d007      	beq.n	8007af2 <HAL_RCC_GetSysClockFreq+0x32>
 8007ae2:	2b08      	cmp	r3, #8
 8007ae4:	d008      	beq.n	8007af8 <HAL_RCC_GetSysClockFreq+0x38>
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	f040 808d 	bne.w	8007c06 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007aec:	4b4b      	ldr	r3, [pc, #300]	; (8007c1c <HAL_RCC_GetSysClockFreq+0x15c>)
 8007aee:	60bb      	str	r3, [r7, #8]
       break;
 8007af0:	e08c      	b.n	8007c0c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007af2:	4b4b      	ldr	r3, [pc, #300]	; (8007c20 <HAL_RCC_GetSysClockFreq+0x160>)
 8007af4:	60bb      	str	r3, [r7, #8]
      break;
 8007af6:	e089      	b.n	8007c0c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007af8:	4b47      	ldr	r3, [pc, #284]	; (8007c18 <HAL_RCC_GetSysClockFreq+0x158>)
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b00:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007b02:	4b45      	ldr	r3, [pc, #276]	; (8007c18 <HAL_RCC_GetSysClockFreq+0x158>)
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d023      	beq.n	8007b56 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b0e:	4b42      	ldr	r3, [pc, #264]	; (8007c18 <HAL_RCC_GetSysClockFreq+0x158>)
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	099b      	lsrs	r3, r3, #6
 8007b14:	f04f 0400 	mov.w	r4, #0
 8007b18:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007b1c:	f04f 0200 	mov.w	r2, #0
 8007b20:	ea03 0501 	and.w	r5, r3, r1
 8007b24:	ea04 0602 	and.w	r6, r4, r2
 8007b28:	4a3d      	ldr	r2, [pc, #244]	; (8007c20 <HAL_RCC_GetSysClockFreq+0x160>)
 8007b2a:	fb02 f106 	mul.w	r1, r2, r6
 8007b2e:	2200      	movs	r2, #0
 8007b30:	fb02 f205 	mul.w	r2, r2, r5
 8007b34:	440a      	add	r2, r1
 8007b36:	493a      	ldr	r1, [pc, #232]	; (8007c20 <HAL_RCC_GetSysClockFreq+0x160>)
 8007b38:	fba5 0101 	umull	r0, r1, r5, r1
 8007b3c:	1853      	adds	r3, r2, r1
 8007b3e:	4619      	mov	r1, r3
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f04f 0400 	mov.w	r4, #0
 8007b46:	461a      	mov	r2, r3
 8007b48:	4623      	mov	r3, r4
 8007b4a:	f7f9 f8b5 	bl	8000cb8 <__aeabi_uldivmod>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	460c      	mov	r4, r1
 8007b52:	60fb      	str	r3, [r7, #12]
 8007b54:	e049      	b.n	8007bea <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b56:	4b30      	ldr	r3, [pc, #192]	; (8007c18 <HAL_RCC_GetSysClockFreq+0x158>)
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	099b      	lsrs	r3, r3, #6
 8007b5c:	f04f 0400 	mov.w	r4, #0
 8007b60:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007b64:	f04f 0200 	mov.w	r2, #0
 8007b68:	ea03 0501 	and.w	r5, r3, r1
 8007b6c:	ea04 0602 	and.w	r6, r4, r2
 8007b70:	4629      	mov	r1, r5
 8007b72:	4632      	mov	r2, r6
 8007b74:	f04f 0300 	mov.w	r3, #0
 8007b78:	f04f 0400 	mov.w	r4, #0
 8007b7c:	0154      	lsls	r4, r2, #5
 8007b7e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007b82:	014b      	lsls	r3, r1, #5
 8007b84:	4619      	mov	r1, r3
 8007b86:	4622      	mov	r2, r4
 8007b88:	1b49      	subs	r1, r1, r5
 8007b8a:	eb62 0206 	sbc.w	r2, r2, r6
 8007b8e:	f04f 0300 	mov.w	r3, #0
 8007b92:	f04f 0400 	mov.w	r4, #0
 8007b96:	0194      	lsls	r4, r2, #6
 8007b98:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007b9c:	018b      	lsls	r3, r1, #6
 8007b9e:	1a5b      	subs	r3, r3, r1
 8007ba0:	eb64 0402 	sbc.w	r4, r4, r2
 8007ba4:	f04f 0100 	mov.w	r1, #0
 8007ba8:	f04f 0200 	mov.w	r2, #0
 8007bac:	00e2      	lsls	r2, r4, #3
 8007bae:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007bb2:	00d9      	lsls	r1, r3, #3
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	4614      	mov	r4, r2
 8007bb8:	195b      	adds	r3, r3, r5
 8007bba:	eb44 0406 	adc.w	r4, r4, r6
 8007bbe:	f04f 0100 	mov.w	r1, #0
 8007bc2:	f04f 0200 	mov.w	r2, #0
 8007bc6:	02a2      	lsls	r2, r4, #10
 8007bc8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007bcc:	0299      	lsls	r1, r3, #10
 8007bce:	460b      	mov	r3, r1
 8007bd0:	4614      	mov	r4, r2
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	4621      	mov	r1, r4
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f04f 0400 	mov.w	r4, #0
 8007bdc:	461a      	mov	r2, r3
 8007bde:	4623      	mov	r3, r4
 8007be0:	f7f9 f86a 	bl	8000cb8 <__aeabi_uldivmod>
 8007be4:	4603      	mov	r3, r0
 8007be6:	460c      	mov	r4, r1
 8007be8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007bea:	4b0b      	ldr	r3, [pc, #44]	; (8007c18 <HAL_RCC_GetSysClockFreq+0x158>)
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	0c1b      	lsrs	r3, r3, #16
 8007bf0:	f003 0303 	and.w	r3, r3, #3
 8007bf4:	3301      	adds	r3, #1
 8007bf6:	005b      	lsls	r3, r3, #1
 8007bf8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007bfa:	68fa      	ldr	r2, [r7, #12]
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c02:	60bb      	str	r3, [r7, #8]
      break;
 8007c04:	e002      	b.n	8007c0c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007c06:	4b05      	ldr	r3, [pc, #20]	; (8007c1c <HAL_RCC_GetSysClockFreq+0x15c>)
 8007c08:	60bb      	str	r3, [r7, #8]
      break;
 8007c0a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007c0c:	68bb      	ldr	r3, [r7, #8]
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3714      	adds	r7, #20
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c16:	bf00      	nop
 8007c18:	40023800 	.word	0x40023800
 8007c1c:	00f42400 	.word	0x00f42400
 8007c20:	017d7840 	.word	0x017d7840

08007c24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c24:	b480      	push	{r7}
 8007c26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c28:	4b03      	ldr	r3, [pc, #12]	; (8007c38 <HAL_RCC_GetHCLKFreq+0x14>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c34:	4770      	bx	lr
 8007c36:	bf00      	nop
 8007c38:	20000000 	.word	0x20000000

08007c3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007c40:	f7ff fff0 	bl	8007c24 <HAL_RCC_GetHCLKFreq>
 8007c44:	4601      	mov	r1, r0
 8007c46:	4b05      	ldr	r3, [pc, #20]	; (8007c5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	0a9b      	lsrs	r3, r3, #10
 8007c4c:	f003 0307 	and.w	r3, r3, #7
 8007c50:	4a03      	ldr	r2, [pc, #12]	; (8007c60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c52:	5cd3      	ldrb	r3, [r2, r3]
 8007c54:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	bd80      	pop	{r7, pc}
 8007c5c:	40023800 	.word	0x40023800
 8007c60:	0800cc74 	.word	0x0800cc74

08007c64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007c68:	f7ff ffdc 	bl	8007c24 <HAL_RCC_GetHCLKFreq>
 8007c6c:	4601      	mov	r1, r0
 8007c6e:	4b05      	ldr	r3, [pc, #20]	; (8007c84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	0b5b      	lsrs	r3, r3, #13
 8007c74:	f003 0307 	and.w	r3, r3, #7
 8007c78:	4a03      	ldr	r2, [pc, #12]	; (8007c88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c7a:	5cd3      	ldrb	r3, [r2, r3]
 8007c7c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	bd80      	pop	{r7, pc}
 8007c84:	40023800 	.word	0x40023800
 8007c88:	0800cc74 	.word	0x0800cc74

08007c8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b082      	sub	sp, #8
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d101      	bne.n	8007c9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e056      	b.n	8007d4c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d106      	bne.n	8007cbe <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f7fc fccb 	bl	8004654 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2202      	movs	r2, #2
 8007cc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007cd4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	685a      	ldr	r2, [r3, #4]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	431a      	orrs	r2, r3
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	68db      	ldr	r3, [r3, #12]
 8007ce4:	431a      	orrs	r2, r3
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	691b      	ldr	r3, [r3, #16]
 8007cea:	431a      	orrs	r2, r3
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	695b      	ldr	r3, [r3, #20]
 8007cf0:	431a      	orrs	r2, r3
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	699b      	ldr	r3, [r3, #24]
 8007cf6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007cfa:	431a      	orrs	r2, r3
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	69db      	ldr	r3, [r3, #28]
 8007d00:	431a      	orrs	r2, r3
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6a1b      	ldr	r3, [r3, #32]
 8007d06:	ea42 0103 	orr.w	r1, r2, r3
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	430a      	orrs	r2, r1
 8007d14:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	699b      	ldr	r3, [r3, #24]
 8007d1a:	0c1b      	lsrs	r3, r3, #16
 8007d1c:	f003 0104 	and.w	r1, r3, #4
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	430a      	orrs	r2, r1
 8007d2a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	69da      	ldr	r2, [r3, #28]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d3a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2201      	movs	r2, #1
 8007d46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007d4a:	2300      	movs	r3, #0
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3708      	adds	r7, #8
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b082      	sub	sp, #8
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d101      	bne.n	8007d66 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	e01a      	b.n	8007d9c <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2202      	movs	r2, #2
 8007d6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d7c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f7fc fd02 	bl	8004788 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007d9a:	2300      	movs	r3, #0
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3708      	adds	r7, #8
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b08c      	sub	sp, #48	; 0x30
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	60f8      	str	r0, [r7, #12]
 8007dac:	60b9      	str	r1, [r7, #8]
 8007dae:	607a      	str	r2, [r7, #4]
 8007db0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007db2:	2301      	movs	r3, #1
 8007db4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007db6:	2300      	movs	r3, #0
 8007db8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	d101      	bne.n	8007dca <HAL_SPI_TransmitReceive+0x26>
 8007dc6:	2302      	movs	r3, #2
 8007dc8:	e18a      	b.n	80080e0 <HAL_SPI_TransmitReceive+0x33c>
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2201      	movs	r2, #1
 8007dce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007dd2:	f7fd ff2b 	bl	8005c2c <HAL_GetTick>
 8007dd6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007dde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007de8:	887b      	ldrh	r3, [r7, #2]
 8007dea:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007dec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d00f      	beq.n	8007e14 <HAL_SPI_TransmitReceive+0x70>
 8007df4:	69fb      	ldr	r3, [r7, #28]
 8007df6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007dfa:	d107      	bne.n	8007e0c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d103      	bne.n	8007e0c <HAL_SPI_TransmitReceive+0x68>
 8007e04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007e08:	2b04      	cmp	r3, #4
 8007e0a:	d003      	beq.n	8007e14 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007e0c:	2302      	movs	r3, #2
 8007e0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007e12:	e15b      	b.n	80080cc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d005      	beq.n	8007e26 <HAL_SPI_TransmitReceive+0x82>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d002      	beq.n	8007e26 <HAL_SPI_TransmitReceive+0x82>
 8007e20:	887b      	ldrh	r3, [r7, #2]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d103      	bne.n	8007e2e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007e2c:	e14e      	b.n	80080cc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	2b04      	cmp	r3, #4
 8007e38:	d003      	beq.n	8007e42 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2205      	movs	r2, #5
 8007e3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2200      	movs	r2, #0
 8007e46:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	887a      	ldrh	r2, [r7, #2]
 8007e52:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	887a      	ldrh	r2, [r7, #2]
 8007e58:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	68ba      	ldr	r2, [r7, #8]
 8007e5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	887a      	ldrh	r2, [r7, #2]
 8007e64:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	887a      	ldrh	r2, [r7, #2]
 8007e6a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e82:	2b40      	cmp	r3, #64	; 0x40
 8007e84:	d007      	beq.n	8007e96 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	681a      	ldr	r2, [r3, #0]
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	68db      	ldr	r3, [r3, #12]
 8007e9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e9e:	d178      	bne.n	8007f92 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d002      	beq.n	8007eae <HAL_SPI_TransmitReceive+0x10a>
 8007ea8:	8b7b      	ldrh	r3, [r7, #26]
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d166      	bne.n	8007f7c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eb2:	881a      	ldrh	r2, [r3, #0]
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ebe:	1c9a      	adds	r2, r3, #2
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	3b01      	subs	r3, #1
 8007ecc:	b29a      	uxth	r2, r3
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ed2:	e053      	b.n	8007f7c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	f003 0302 	and.w	r3, r3, #2
 8007ede:	2b02      	cmp	r3, #2
 8007ee0:	d11b      	bne.n	8007f1a <HAL_SPI_TransmitReceive+0x176>
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d016      	beq.n	8007f1a <HAL_SPI_TransmitReceive+0x176>
 8007eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d113      	bne.n	8007f1a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ef6:	881a      	ldrh	r2, [r3, #0]
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f02:	1c9a      	adds	r2, r3, #2
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	3b01      	subs	r3, #1
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f16:	2300      	movs	r3, #0
 8007f18:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	f003 0301 	and.w	r3, r3, #1
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d119      	bne.n	8007f5c <HAL_SPI_TransmitReceive+0x1b8>
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f2c:	b29b      	uxth	r3, r3
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d014      	beq.n	8007f5c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	68da      	ldr	r2, [r3, #12]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f3c:	b292      	uxth	r2, r2
 8007f3e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f44:	1c9a      	adds	r2, r3, #2
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f4e:	b29b      	uxth	r3, r3
 8007f50:	3b01      	subs	r3, #1
 8007f52:	b29a      	uxth	r2, r3
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f58:	2301      	movs	r3, #1
 8007f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007f5c:	f7fd fe66 	bl	8005c2c <HAL_GetTick>
 8007f60:	4602      	mov	r2, r0
 8007f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f64:	1ad3      	subs	r3, r2, r3
 8007f66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d807      	bhi.n	8007f7c <HAL_SPI_TransmitReceive+0x1d8>
 8007f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f72:	d003      	beq.n	8007f7c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007f74:	2303      	movs	r3, #3
 8007f76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007f7a:	e0a7      	b.n	80080cc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d1a6      	bne.n	8007ed4 <HAL_SPI_TransmitReceive+0x130>
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d1a1      	bne.n	8007ed4 <HAL_SPI_TransmitReceive+0x130>
 8007f90:	e07c      	b.n	800808c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d002      	beq.n	8007fa0 <HAL_SPI_TransmitReceive+0x1fc>
 8007f9a:	8b7b      	ldrh	r3, [r7, #26]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d16b      	bne.n	8008078 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	330c      	adds	r3, #12
 8007faa:	7812      	ldrb	r2, [r2, #0]
 8007fac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fb2:	1c5a      	adds	r2, r3, #1
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	b29a      	uxth	r2, r3
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007fc6:	e057      	b.n	8008078 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	689b      	ldr	r3, [r3, #8]
 8007fce:	f003 0302 	and.w	r3, r3, #2
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d11c      	bne.n	8008010 <HAL_SPI_TransmitReceive+0x26c>
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d017      	beq.n	8008010 <HAL_SPI_TransmitReceive+0x26c>
 8007fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fe2:	2b01      	cmp	r3, #1
 8007fe4:	d114      	bne.n	8008010 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	330c      	adds	r3, #12
 8007ff0:	7812      	ldrb	r2, [r2, #0]
 8007ff2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ff8:	1c5a      	adds	r2, r3, #1
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008002:	b29b      	uxth	r3, r3
 8008004:	3b01      	subs	r3, #1
 8008006:	b29a      	uxth	r2, r3
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800800c:	2300      	movs	r3, #0
 800800e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	f003 0301 	and.w	r3, r3, #1
 800801a:	2b01      	cmp	r3, #1
 800801c:	d119      	bne.n	8008052 <HAL_SPI_TransmitReceive+0x2ae>
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008022:	b29b      	uxth	r3, r3
 8008024:	2b00      	cmp	r3, #0
 8008026:	d014      	beq.n	8008052 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	68da      	ldr	r2, [r3, #12]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008032:	b2d2      	uxtb	r2, r2
 8008034:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800803a:	1c5a      	adds	r2, r3, #1
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008044:	b29b      	uxth	r3, r3
 8008046:	3b01      	subs	r3, #1
 8008048:	b29a      	uxth	r2, r3
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800804e:	2301      	movs	r3, #1
 8008050:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008052:	f7fd fdeb 	bl	8005c2c <HAL_GetTick>
 8008056:	4602      	mov	r2, r0
 8008058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805a:	1ad3      	subs	r3, r2, r3
 800805c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800805e:	429a      	cmp	r2, r3
 8008060:	d803      	bhi.n	800806a <HAL_SPI_TransmitReceive+0x2c6>
 8008062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008068:	d102      	bne.n	8008070 <HAL_SPI_TransmitReceive+0x2cc>
 800806a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800806c:	2b00      	cmp	r3, #0
 800806e:	d103      	bne.n	8008078 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008070:	2303      	movs	r3, #3
 8008072:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008076:	e029      	b.n	80080cc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800807c:	b29b      	uxth	r3, r3
 800807e:	2b00      	cmp	r3, #0
 8008080:	d1a2      	bne.n	8007fc8 <HAL_SPI_TransmitReceive+0x224>
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008086:	b29b      	uxth	r3, r3
 8008088:	2b00      	cmp	r3, #0
 800808a:	d19d      	bne.n	8007fc8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800808c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800808e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008090:	68f8      	ldr	r0, [r7, #12]
 8008092:	f000 fae1 	bl	8008658 <SPI_EndRxTxTransaction>
 8008096:	4603      	mov	r3, r0
 8008098:	2b00      	cmp	r3, #0
 800809a:	d006      	beq.n	80080aa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800809c:	2301      	movs	r3, #1
 800809e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2220      	movs	r2, #32
 80080a6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80080a8:	e010      	b.n	80080cc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d10b      	bne.n	80080ca <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80080b2:	2300      	movs	r3, #0
 80080b4:	617b      	str	r3, [r7, #20]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	68db      	ldr	r3, [r3, #12]
 80080bc:	617b      	str	r3, [r7, #20]
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	689b      	ldr	r3, [r3, #8]
 80080c4:	617b      	str	r3, [r7, #20]
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	e000      	b.n	80080cc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80080ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2201      	movs	r2, #1
 80080d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80080dc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	3730      	adds	r7, #48	; 0x30
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}

080080e8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b086      	sub	sp, #24
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	4613      	mov	r3, r2
 80080f4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80080f6:	2300      	movs	r3, #0
 80080f8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008100:	2b01      	cmp	r3, #1
 8008102:	d101      	bne.n	8008108 <HAL_SPI_Transmit_DMA+0x20>
 8008104:	2302      	movs	r3, #2
 8008106:	e093      	b.n	8008230 <HAL_SPI_Transmit_DMA+0x148>
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2201      	movs	r2, #1
 800810c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008116:	b2db      	uxtb	r3, r3
 8008118:	2b01      	cmp	r3, #1
 800811a:	d002      	beq.n	8008122 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800811c:	2302      	movs	r3, #2
 800811e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008120:	e081      	b.n	8008226 <HAL_SPI_Transmit_DMA+0x13e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d002      	beq.n	800812e <HAL_SPI_Transmit_DMA+0x46>
 8008128:	88fb      	ldrh	r3, [r7, #6]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d102      	bne.n	8008134 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800812e:	2301      	movs	r3, #1
 8008130:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008132:	e078      	b.n	8008226 <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2203      	movs	r2, #3
 8008138:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2200      	movs	r2, #0
 8008140:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	68ba      	ldr	r2, [r7, #8]
 8008146:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	88fa      	ldrh	r2, [r7, #6]
 800814c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	88fa      	ldrh	r2, [r7, #6]
 8008152:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2200      	movs	r2, #0
 8008158:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2200      	movs	r2, #0
 800815e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2200      	movs	r2, #0
 8008164:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2200      	movs	r2, #0
 800816a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	2200      	movs	r2, #0
 8008170:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800817a:	d107      	bne.n	800818c <HAL_SPI_Transmit_DMA+0xa4>
  {
    SPI_1LINE_TX(hspi);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800818a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008190:	4a29      	ldr	r2, [pc, #164]	; (8008238 <HAL_SPI_Transmit_DMA+0x150>)
 8008192:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008198:	4a28      	ldr	r2, [pc, #160]	; (800823c <HAL_SPI_Transmit_DMA+0x154>)
 800819a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081a0:	4a27      	ldr	r2, [pc, #156]	; (8008240 <HAL_SPI_Transmit_DMA+0x158>)
 80081a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081a8:	2200      	movs	r2, #0
 80081aa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081b4:	4619      	mov	r1, r3
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	330c      	adds	r3, #12
 80081bc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80081c2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80081c4:	f7fe fb94 	bl	80068f0 <HAL_DMA_Start_IT>
 80081c8:	4603      	mov	r3, r0
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00c      	beq.n	80081e8 <HAL_SPI_Transmit_DMA+0x100>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081d2:	f043 0210 	orr.w	r2, r3, #16
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2201      	movs	r2, #1
 80081e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80081e6:	e01e      	b.n	8008226 <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081f2:	2b40      	cmp	r3, #64	; 0x40
 80081f4:	d007      	beq.n	8008206 <HAL_SPI_Transmit_DMA+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	681a      	ldr	r2, [r3, #0]
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008204:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	685a      	ldr	r2, [r3, #4]
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f042 0220 	orr.w	r2, r2, #32
 8008214:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	685a      	ldr	r2, [r3, #4]
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f042 0202 	orr.w	r2, r2, #2
 8008224:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2200      	movs	r2, #0
 800822a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800822e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008230:	4618      	mov	r0, r3
 8008232:	3718      	adds	r7, #24
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}
 8008238:	08008501 	.word	0x08008501
 800823c:	08008459 	.word	0x08008459
 8008240:	0800851d 	.word	0x0800851d

08008244 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b088      	sub	sp, #32
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	689b      	ldr	r3, [r3, #8]
 800825a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800825c:	69bb      	ldr	r3, [r7, #24]
 800825e:	099b      	lsrs	r3, r3, #6
 8008260:	f003 0301 	and.w	r3, r3, #1
 8008264:	2b00      	cmp	r3, #0
 8008266:	d10f      	bne.n	8008288 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008268:	69bb      	ldr	r3, [r7, #24]
 800826a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800826e:	2b00      	cmp	r3, #0
 8008270:	d00a      	beq.n	8008288 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008272:	69fb      	ldr	r3, [r7, #28]
 8008274:	099b      	lsrs	r3, r3, #6
 8008276:	f003 0301 	and.w	r3, r3, #1
 800827a:	2b00      	cmp	r3, #0
 800827c:	d004      	beq.n	8008288 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	4798      	blx	r3
    return;
 8008286:	e0d8      	b.n	800843a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008288:	69bb      	ldr	r3, [r7, #24]
 800828a:	085b      	lsrs	r3, r3, #1
 800828c:	f003 0301 	and.w	r3, r3, #1
 8008290:	2b00      	cmp	r3, #0
 8008292:	d00a      	beq.n	80082aa <HAL_SPI_IRQHandler+0x66>
 8008294:	69fb      	ldr	r3, [r7, #28]
 8008296:	09db      	lsrs	r3, r3, #7
 8008298:	f003 0301 	and.w	r3, r3, #1
 800829c:	2b00      	cmp	r3, #0
 800829e:	d004      	beq.n	80082aa <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	4798      	blx	r3
    return;
 80082a8:	e0c7      	b.n	800843a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80082aa:	69bb      	ldr	r3, [r7, #24]
 80082ac:	095b      	lsrs	r3, r3, #5
 80082ae:	f003 0301 	and.w	r3, r3, #1
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d10c      	bne.n	80082d0 <HAL_SPI_IRQHandler+0x8c>
 80082b6:	69bb      	ldr	r3, [r7, #24]
 80082b8:	099b      	lsrs	r3, r3, #6
 80082ba:	f003 0301 	and.w	r3, r3, #1
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d106      	bne.n	80082d0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80082c2:	69bb      	ldr	r3, [r7, #24]
 80082c4:	0a1b      	lsrs	r3, r3, #8
 80082c6:	f003 0301 	and.w	r3, r3, #1
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	f000 80b5 	beq.w	800843a <HAL_SPI_IRQHandler+0x1f6>
 80082d0:	69fb      	ldr	r3, [r7, #28]
 80082d2:	095b      	lsrs	r3, r3, #5
 80082d4:	f003 0301 	and.w	r3, r3, #1
 80082d8:	2b00      	cmp	r3, #0
 80082da:	f000 80ae 	beq.w	800843a <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	099b      	lsrs	r3, r3, #6
 80082e2:	f003 0301 	and.w	r3, r3, #1
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d023      	beq.n	8008332 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80082f0:	b2db      	uxtb	r3, r3
 80082f2:	2b03      	cmp	r3, #3
 80082f4:	d011      	beq.n	800831a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082fa:	f043 0204 	orr.w	r2, r3, #4
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008302:	2300      	movs	r3, #0
 8008304:	617b      	str	r3, [r7, #20]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	68db      	ldr	r3, [r3, #12]
 800830c:	617b      	str	r3, [r7, #20]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	689b      	ldr	r3, [r3, #8]
 8008314:	617b      	str	r3, [r7, #20]
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	e00b      	b.n	8008332 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800831a:	2300      	movs	r3, #0
 800831c:	613b      	str	r3, [r7, #16]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	613b      	str	r3, [r7, #16]
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	613b      	str	r3, [r7, #16]
 800832e:	693b      	ldr	r3, [r7, #16]
        return;
 8008330:	e083      	b.n	800843a <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	095b      	lsrs	r3, r3, #5
 8008336:	f003 0301 	and.w	r3, r3, #1
 800833a:	2b00      	cmp	r3, #0
 800833c:	d014      	beq.n	8008368 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008342:	f043 0201 	orr.w	r2, r3, #1
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800834a:	2300      	movs	r3, #0
 800834c:	60fb      	str	r3, [r7, #12]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	60fb      	str	r3, [r7, #12]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008364:	601a      	str	r2, [r3, #0]
 8008366:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008368:	69bb      	ldr	r3, [r7, #24]
 800836a:	0a1b      	lsrs	r3, r3, #8
 800836c:	f003 0301 	and.w	r3, r3, #1
 8008370:	2b00      	cmp	r3, #0
 8008372:	d00c      	beq.n	800838e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008378:	f043 0208 	orr.w	r2, r3, #8
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008380:	2300      	movs	r3, #0
 8008382:	60bb      	str	r3, [r7, #8]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	60bb      	str	r3, [r7, #8]
 800838c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008392:	2b00      	cmp	r3, #0
 8008394:	d050      	beq.n	8008438 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	685a      	ldr	r2, [r3, #4]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80083a4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2201      	movs	r2, #1
 80083aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80083ae:	69fb      	ldr	r3, [r7, #28]
 80083b0:	f003 0302 	and.w	r3, r3, #2
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d104      	bne.n	80083c2 <HAL_SPI_IRQHandler+0x17e>
 80083b8:	69fb      	ldr	r3, [r7, #28]
 80083ba:	f003 0301 	and.w	r3, r3, #1
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d034      	beq.n	800842c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	685a      	ldr	r2, [r3, #4]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f022 0203 	bic.w	r2, r2, #3
 80083d0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d011      	beq.n	80083fe <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083de:	4a18      	ldr	r2, [pc, #96]	; (8008440 <HAL_SPI_IRQHandler+0x1fc>)
 80083e0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083e6:	4618      	mov	r0, r3
 80083e8:	f7fe fada 	bl	80069a0 <HAL_DMA_Abort_IT>
 80083ec:	4603      	mov	r3, r0
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d005      	beq.n	80083fe <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083f6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008402:	2b00      	cmp	r3, #0
 8008404:	d016      	beq.n	8008434 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800840a:	4a0d      	ldr	r2, [pc, #52]	; (8008440 <HAL_SPI_IRQHandler+0x1fc>)
 800840c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008412:	4618      	mov	r0, r3
 8008414:	f7fe fac4 	bl	80069a0 <HAL_DMA_Abort_IT>
 8008418:	4603      	mov	r3, r0
 800841a:	2b00      	cmp	r3, #0
 800841c:	d00a      	beq.n	8008434 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008422:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800842a:	e003      	b.n	8008434 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f7fc f8dd 	bl	80045ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008432:	e000      	b.n	8008436 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008434:	bf00      	nop
    return;
 8008436:	bf00      	nop
 8008438:	bf00      	nop
  }
}
 800843a:	3720      	adds	r7, #32
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}
 8008440:	0800855d 	.word	0x0800855d

08008444 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800844c:	bf00      	nop
 800844e:	370c      	adds	r7, #12
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b086      	sub	sp, #24
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008464:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008466:	f7fd fbe1 	bl	8005c2c <HAL_GetTick>
 800846a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008476:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800847a:	d03b      	beq.n	80084f4 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	685a      	ldr	r2, [r3, #4]
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f022 0220 	bic.w	r2, r2, #32
 800848a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	685a      	ldr	r2, [r3, #4]
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f022 0202 	bic.w	r2, r2, #2
 800849a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800849c:	693a      	ldr	r2, [r7, #16]
 800849e:	2164      	movs	r1, #100	; 0x64
 80084a0:	6978      	ldr	r0, [r7, #20]
 80084a2:	f000 f8d9 	bl	8008658 <SPI_EndRxTxTransaction>
 80084a6:	4603      	mov	r3, r0
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d005      	beq.n	80084b8 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084b0:	f043 0220 	orr.w	r2, r3, #32
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	689b      	ldr	r3, [r3, #8]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d10a      	bne.n	80084d6 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80084c0:	2300      	movs	r3, #0
 80084c2:	60fb      	str	r3, [r7, #12]
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	68db      	ldr	r3, [r3, #12]
 80084ca:	60fb      	str	r3, [r7, #12]
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	60fb      	str	r3, [r7, #12]
 80084d4:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	2200      	movs	r2, #0
 80084da:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	2201      	movs	r2, #1
 80084e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d003      	beq.n	80084f4 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80084ec:	6978      	ldr	r0, [r7, #20]
 80084ee:	f7fc f87d 	bl	80045ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80084f2:	e002      	b.n	80084fa <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80084f4:	6978      	ldr	r0, [r7, #20]
 80084f6:	f7fc f88f 	bl	8004618 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80084fa:	3718      	adds	r7, #24
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}

08008500 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b084      	sub	sp, #16
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800850c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f7ff ff98 	bl	8008444 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008514:	bf00      	nop
 8008516:	3710      	adds	r7, #16
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}

0800851c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008528:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	685a      	ldr	r2, [r3, #4]
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f022 0203 	bic.w	r2, r2, #3
 8008538:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800853e:	f043 0210 	orr.w	r2, r3, #16
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2201      	movs	r2, #1
 800854a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800854e:	68f8      	ldr	r0, [r7, #12]
 8008550:	f7fc f84c 	bl	80045ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008554:	bf00      	nop
 8008556:	3710      	adds	r7, #16
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}

0800855c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008568:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2200      	movs	r2, #0
 8008574:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008576:	68f8      	ldr	r0, [r7, #12]
 8008578:	f7fc f838 	bl	80045ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800857c:	bf00      	nop
 800857e:	3710      	adds	r7, #16
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	603b      	str	r3, [r7, #0]
 8008590:	4613      	mov	r3, r2
 8008592:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008594:	e04c      	b.n	8008630 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800859c:	d048      	beq.n	8008630 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800859e:	f7fd fb45 	bl	8005c2c <HAL_GetTick>
 80085a2:	4602      	mov	r2, r0
 80085a4:	69bb      	ldr	r3, [r7, #24]
 80085a6:	1ad3      	subs	r3, r2, r3
 80085a8:	683a      	ldr	r2, [r7, #0]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d902      	bls.n	80085b4 <SPI_WaitFlagStateUntilTimeout+0x30>
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d13d      	bne.n	8008630 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	685a      	ldr	r2, [r3, #4]
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80085c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80085cc:	d111      	bne.n	80085f2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	689b      	ldr	r3, [r3, #8]
 80085d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085d6:	d004      	beq.n	80085e2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	689b      	ldr	r3, [r3, #8]
 80085dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085e0:	d107      	bne.n	80085f2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085fa:	d10f      	bne.n	800861c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	681a      	ldr	r2, [r3, #0]
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800860a:	601a      	str	r2, [r3, #0]
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	681a      	ldr	r2, [r3, #0]
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800861a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2200      	movs	r2, #0
 8008628:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800862c:	2303      	movs	r3, #3
 800862e:	e00f      	b.n	8008650 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	689a      	ldr	r2, [r3, #8]
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	4013      	ands	r3, r2
 800863a:	68ba      	ldr	r2, [r7, #8]
 800863c:	429a      	cmp	r2, r3
 800863e:	bf0c      	ite	eq
 8008640:	2301      	moveq	r3, #1
 8008642:	2300      	movne	r3, #0
 8008644:	b2db      	uxtb	r3, r3
 8008646:	461a      	mov	r2, r3
 8008648:	79fb      	ldrb	r3, [r7, #7]
 800864a:	429a      	cmp	r2, r3
 800864c:	d1a3      	bne.n	8008596 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800864e:	2300      	movs	r3, #0
}
 8008650:	4618      	mov	r0, r3
 8008652:	3710      	adds	r7, #16
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}

08008658 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b088      	sub	sp, #32
 800865c:	af02      	add	r7, sp, #8
 800865e:	60f8      	str	r0, [r7, #12]
 8008660:	60b9      	str	r1, [r7, #8]
 8008662:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008664:	4b1b      	ldr	r3, [pc, #108]	; (80086d4 <SPI_EndRxTxTransaction+0x7c>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a1b      	ldr	r2, [pc, #108]	; (80086d8 <SPI_EndRxTxTransaction+0x80>)
 800866a:	fba2 2303 	umull	r2, r3, r2, r3
 800866e:	0d5b      	lsrs	r3, r3, #21
 8008670:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008674:	fb02 f303 	mul.w	r3, r2, r3
 8008678:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008682:	d112      	bne.n	80086aa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	9300      	str	r3, [sp, #0]
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	2200      	movs	r2, #0
 800868c:	2180      	movs	r1, #128	; 0x80
 800868e:	68f8      	ldr	r0, [r7, #12]
 8008690:	f7ff ff78 	bl	8008584 <SPI_WaitFlagStateUntilTimeout>
 8008694:	4603      	mov	r3, r0
 8008696:	2b00      	cmp	r3, #0
 8008698:	d016      	beq.n	80086c8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800869e:	f043 0220 	orr.w	r2, r3, #32
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80086a6:	2303      	movs	r3, #3
 80086a8:	e00f      	b.n	80086ca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d00a      	beq.n	80086c6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	3b01      	subs	r3, #1
 80086b4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086c0:	2b80      	cmp	r3, #128	; 0x80
 80086c2:	d0f2      	beq.n	80086aa <SPI_EndRxTxTransaction+0x52>
 80086c4:	e000      	b.n	80086c8 <SPI_EndRxTxTransaction+0x70>
        break;
 80086c6:	bf00      	nop
  }

  return HAL_OK;
 80086c8:	2300      	movs	r3, #0
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3718      	adds	r7, #24
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
 80086d2:	bf00      	nop
 80086d4:	20000000 	.word	0x20000000
 80086d8:	165e9f81 	.word	0x165e9f81

080086dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b082      	sub	sp, #8
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d101      	bne.n	80086ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80086ea:	2301      	movs	r3, #1
 80086ec:	e01d      	b.n	800872a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086f4:	b2db      	uxtb	r3, r3
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d106      	bne.n	8008708 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f7fb fcdc 	bl	80040c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2202      	movs	r2, #2
 800870c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	3304      	adds	r3, #4
 8008718:	4619      	mov	r1, r3
 800871a:	4610      	mov	r0, r2
 800871c:	f000 fb2a 	bl	8008d74 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2201      	movs	r2, #1
 8008724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008728:	2300      	movs	r3, #0
}
 800872a:	4618      	mov	r0, r3
 800872c:	3708      	adds	r7, #8
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}

08008732 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008732:	b580      	push	{r7, lr}
 8008734:	b082      	sub	sp, #8
 8008736:	af00      	add	r7, sp, #0
 8008738:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d101      	bne.n	8008744 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	e01d      	b.n	8008780 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800874a:	b2db      	uxtb	r3, r3
 800874c:	2b00      	cmp	r3, #0
 800874e:	d106      	bne.n	800875e <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f000 f815 	bl	8008788 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2202      	movs	r2, #2
 8008762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	3304      	adds	r3, #4
 800876e:	4619      	mov	r1, r3
 8008770:	4610      	mov	r0, r2
 8008772:	f000 faff 	bl	8008d74 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2201      	movs	r2, #1
 800877a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800877e:	2300      	movs	r3, #0
}
 8008780:	4618      	mov	r0, r3
 8008782:	3708      	adds	r7, #8
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008790:	bf00      	nop
 8008792:	370c      	adds	r7, #12
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr

0800879c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
 80087a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	2b0c      	cmp	r3, #12
 80087aa:	d841      	bhi.n	8008830 <HAL_TIM_IC_Start_IT+0x94>
 80087ac:	a201      	add	r2, pc, #4	; (adr r2, 80087b4 <HAL_TIM_IC_Start_IT+0x18>)
 80087ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087b2:	bf00      	nop
 80087b4:	080087e9 	.word	0x080087e9
 80087b8:	08008831 	.word	0x08008831
 80087bc:	08008831 	.word	0x08008831
 80087c0:	08008831 	.word	0x08008831
 80087c4:	080087fb 	.word	0x080087fb
 80087c8:	08008831 	.word	0x08008831
 80087cc:	08008831 	.word	0x08008831
 80087d0:	08008831 	.word	0x08008831
 80087d4:	0800880d 	.word	0x0800880d
 80087d8:	08008831 	.word	0x08008831
 80087dc:	08008831 	.word	0x08008831
 80087e0:	08008831 	.word	0x08008831
 80087e4:	0800881f 	.word	0x0800881f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	68da      	ldr	r2, [r3, #12]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f042 0202 	orr.w	r2, r2, #2
 80087f6:	60da      	str	r2, [r3, #12]
      break;
 80087f8:	e01b      	b.n	8008832 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	68da      	ldr	r2, [r3, #12]
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f042 0204 	orr.w	r2, r2, #4
 8008808:	60da      	str	r2, [r3, #12]
      break;
 800880a:	e012      	b.n	8008832 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	68da      	ldr	r2, [r3, #12]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f042 0208 	orr.w	r2, r2, #8
 800881a:	60da      	str	r2, [r3, #12]
      break;
 800881c:	e009      	b.n	8008832 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	68da      	ldr	r2, [r3, #12]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f042 0210 	orr.w	r2, r2, #16
 800882c:	60da      	str	r2, [r3, #12]
      break;
 800882e:	e000      	b.n	8008832 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8008830:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	2201      	movs	r2, #1
 8008838:	6839      	ldr	r1, [r7, #0]
 800883a:	4618      	mov	r0, r3
 800883c:	f000 fcd2 	bl	80091e4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	f003 0307 	and.w	r3, r3, #7
 800884a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2b06      	cmp	r3, #6
 8008850:	d007      	beq.n	8008862 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f042 0201 	orr.w	r2, r2, #1
 8008860:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008862:	2300      	movs	r3, #0
}
 8008864:	4618      	mov	r0, r3
 8008866:	3710      	adds	r7, #16
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}

0800886c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b082      	sub	sp, #8
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	691b      	ldr	r3, [r3, #16]
 800887a:	f003 0302 	and.w	r3, r3, #2
 800887e:	2b02      	cmp	r3, #2
 8008880:	d122      	bne.n	80088c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	68db      	ldr	r3, [r3, #12]
 8008888:	f003 0302 	and.w	r3, r3, #2
 800888c:	2b02      	cmp	r3, #2
 800888e:	d11b      	bne.n	80088c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f06f 0202 	mvn.w	r2, #2
 8008898:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2201      	movs	r2, #1
 800889e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	699b      	ldr	r3, [r3, #24]
 80088a6:	f003 0303 	and.w	r3, r3, #3
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d003      	beq.n	80088b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f7fb fc56 	bl	8004160 <HAL_TIM_IC_CaptureCallback>
 80088b4:	e005      	b.n	80088c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 fa3d 	bl	8008d36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f000 fa44 	bl	8008d4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	691b      	ldr	r3, [r3, #16]
 80088ce:	f003 0304 	and.w	r3, r3, #4
 80088d2:	2b04      	cmp	r3, #4
 80088d4:	d122      	bne.n	800891c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	68db      	ldr	r3, [r3, #12]
 80088dc:	f003 0304 	and.w	r3, r3, #4
 80088e0:	2b04      	cmp	r3, #4
 80088e2:	d11b      	bne.n	800891c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f06f 0204 	mvn.w	r2, #4
 80088ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2202      	movs	r2, #2
 80088f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	699b      	ldr	r3, [r3, #24]
 80088fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d003      	beq.n	800890a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f7fb fc2c 	bl	8004160 <HAL_TIM_IC_CaptureCallback>
 8008908:	e005      	b.n	8008916 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f000 fa13 	bl	8008d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f000 fa1a 	bl	8008d4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2200      	movs	r2, #0
 800891a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	691b      	ldr	r3, [r3, #16]
 8008922:	f003 0308 	and.w	r3, r3, #8
 8008926:	2b08      	cmp	r3, #8
 8008928:	d122      	bne.n	8008970 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	68db      	ldr	r3, [r3, #12]
 8008930:	f003 0308 	and.w	r3, r3, #8
 8008934:	2b08      	cmp	r3, #8
 8008936:	d11b      	bne.n	8008970 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f06f 0208 	mvn.w	r2, #8
 8008940:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2204      	movs	r2, #4
 8008946:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	69db      	ldr	r3, [r3, #28]
 800894e:	f003 0303 	and.w	r3, r3, #3
 8008952:	2b00      	cmp	r3, #0
 8008954:	d003      	beq.n	800895e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f7fb fc02 	bl	8004160 <HAL_TIM_IC_CaptureCallback>
 800895c:	e005      	b.n	800896a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 f9e9 	bl	8008d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 f9f0 	bl	8008d4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	691b      	ldr	r3, [r3, #16]
 8008976:	f003 0310 	and.w	r3, r3, #16
 800897a:	2b10      	cmp	r3, #16
 800897c:	d122      	bne.n	80089c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68db      	ldr	r3, [r3, #12]
 8008984:	f003 0310 	and.w	r3, r3, #16
 8008988:	2b10      	cmp	r3, #16
 800898a:	d11b      	bne.n	80089c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f06f 0210 	mvn.w	r2, #16
 8008994:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2208      	movs	r2, #8
 800899a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	69db      	ldr	r3, [r3, #28]
 80089a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d003      	beq.n	80089b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f7fb fbd8 	bl	8004160 <HAL_TIM_IC_CaptureCallback>
 80089b0:	e005      	b.n	80089be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f000 f9bf 	bl	8008d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f000 f9c6 	bl	8008d4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2200      	movs	r2, #0
 80089c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	691b      	ldr	r3, [r3, #16]
 80089ca:	f003 0301 	and.w	r3, r3, #1
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d10e      	bne.n	80089f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	68db      	ldr	r3, [r3, #12]
 80089d8:	f003 0301 	and.w	r3, r3, #1
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d107      	bne.n	80089f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f06f 0201 	mvn.w	r2, #1
 80089e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f000 f999 	bl	8008d22 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	691b      	ldr	r3, [r3, #16]
 80089f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089fa:	2b80      	cmp	r3, #128	; 0x80
 80089fc:	d10e      	bne.n	8008a1c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	68db      	ldr	r3, [r3, #12]
 8008a04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a08:	2b80      	cmp	r3, #128	; 0x80
 8008a0a:	d107      	bne.n	8008a1c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008a14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 fc82 	bl	8009320 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	691b      	ldr	r3, [r3, #16]
 8008a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a26:	2b40      	cmp	r3, #64	; 0x40
 8008a28:	d10e      	bne.n	8008a48 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68db      	ldr	r3, [r3, #12]
 8008a30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a34:	2b40      	cmp	r3, #64	; 0x40
 8008a36:	d107      	bne.n	8008a48 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f000 f98b 	bl	8008d5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	691b      	ldr	r3, [r3, #16]
 8008a4e:	f003 0320 	and.w	r3, r3, #32
 8008a52:	2b20      	cmp	r3, #32
 8008a54:	d10e      	bne.n	8008a74 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	68db      	ldr	r3, [r3, #12]
 8008a5c:	f003 0320 	and.w	r3, r3, #32
 8008a60:	2b20      	cmp	r3, #32
 8008a62:	d107      	bne.n	8008a74 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f06f 0220 	mvn.w	r2, #32
 8008a6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 fc4c 	bl	800930c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008a74:	bf00      	nop
 8008a76:	3708      	adds	r7, #8
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}

08008a7c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b084      	sub	sp, #16
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	60f8      	str	r0, [r7, #12]
 8008a84:	60b9      	str	r1, [r7, #8]
 8008a86:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a8e:	2b01      	cmp	r3, #1
 8008a90:	d101      	bne.n	8008a96 <HAL_TIM_IC_ConfigChannel+0x1a>
 8008a92:	2302      	movs	r3, #2
 8008a94:	e08a      	b.n	8008bac <HAL_TIM_IC_ConfigChannel+0x130>
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2201      	movs	r2, #1
 8008a9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2202      	movs	r2, #2
 8008aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d11b      	bne.n	8008ae4 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	6818      	ldr	r0, [r3, #0]
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	6819      	ldr	r1, [r3, #0]
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	685a      	ldr	r2, [r3, #4]
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	f000 f9da 	bl	8008e74 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	699a      	ldr	r2, [r3, #24]
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f022 020c 	bic.w	r2, r2, #12
 8008ace:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	6999      	ldr	r1, [r3, #24]
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	689a      	ldr	r2, [r3, #8]
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	430a      	orrs	r2, r1
 8008ae0:	619a      	str	r2, [r3, #24]
 8008ae2:	e05a      	b.n	8008b9a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2b04      	cmp	r3, #4
 8008ae8:	d11c      	bne.n	8008b24 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	6818      	ldr	r0, [r3, #0]
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	6819      	ldr	r1, [r3, #0]
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	685a      	ldr	r2, [r3, #4]
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	68db      	ldr	r3, [r3, #12]
 8008afa:	f000 fa52 	bl	8008fa2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	699a      	ldr	r2, [r3, #24]
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008b0c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	6999      	ldr	r1, [r3, #24]
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	021a      	lsls	r2, r3, #8
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	430a      	orrs	r2, r1
 8008b20:	619a      	str	r2, [r3, #24]
 8008b22:	e03a      	b.n	8008b9a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2b08      	cmp	r3, #8
 8008b28:	d11b      	bne.n	8008b62 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6818      	ldr	r0, [r3, #0]
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	6819      	ldr	r1, [r3, #0]
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	685a      	ldr	r2, [r3, #4]
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	68db      	ldr	r3, [r3, #12]
 8008b3a:	f000 fa9f 	bl	800907c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	69da      	ldr	r2, [r3, #28]
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f022 020c 	bic.w	r2, r2, #12
 8008b4c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	69d9      	ldr	r1, [r3, #28]
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	689a      	ldr	r2, [r3, #8]
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	430a      	orrs	r2, r1
 8008b5e:	61da      	str	r2, [r3, #28]
 8008b60:	e01b      	b.n	8008b9a <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	6818      	ldr	r0, [r3, #0]
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	6819      	ldr	r1, [r3, #0]
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	685a      	ldr	r2, [r3, #4]
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	68db      	ldr	r3, [r3, #12]
 8008b72:	f000 fabf 	bl	80090f4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	69da      	ldr	r2, [r3, #28]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008b84:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	69d9      	ldr	r1, [r3, #28]
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	689b      	ldr	r3, [r3, #8]
 8008b90:	021a      	lsls	r2, r3, #8
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	430a      	orrs	r2, r1
 8008b98:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008baa:	2300      	movs	r3, #0
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3710      	adds	r7, #16
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bc4:	2b01      	cmp	r3, #1
 8008bc6:	d101      	bne.n	8008bcc <HAL_TIM_ConfigClockSource+0x18>
 8008bc8:	2302      	movs	r3, #2
 8008bca:	e0a6      	b.n	8008d1a <HAL_TIM_ConfigClockSource+0x166>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2201      	movs	r2, #1
 8008bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2202      	movs	r2, #2
 8008bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	689b      	ldr	r3, [r3, #8]
 8008be2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008bea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008bf2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	68fa      	ldr	r2, [r7, #12]
 8008bfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	2b40      	cmp	r3, #64	; 0x40
 8008c02:	d067      	beq.n	8008cd4 <HAL_TIM_ConfigClockSource+0x120>
 8008c04:	2b40      	cmp	r3, #64	; 0x40
 8008c06:	d80b      	bhi.n	8008c20 <HAL_TIM_ConfigClockSource+0x6c>
 8008c08:	2b10      	cmp	r3, #16
 8008c0a:	d073      	beq.n	8008cf4 <HAL_TIM_ConfigClockSource+0x140>
 8008c0c:	2b10      	cmp	r3, #16
 8008c0e:	d802      	bhi.n	8008c16 <HAL_TIM_ConfigClockSource+0x62>
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d06f      	beq.n	8008cf4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008c14:	e078      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008c16:	2b20      	cmp	r3, #32
 8008c18:	d06c      	beq.n	8008cf4 <HAL_TIM_ConfigClockSource+0x140>
 8008c1a:	2b30      	cmp	r3, #48	; 0x30
 8008c1c:	d06a      	beq.n	8008cf4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8008c1e:	e073      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008c20:	2b70      	cmp	r3, #112	; 0x70
 8008c22:	d00d      	beq.n	8008c40 <HAL_TIM_ConfigClockSource+0x8c>
 8008c24:	2b70      	cmp	r3, #112	; 0x70
 8008c26:	d804      	bhi.n	8008c32 <HAL_TIM_ConfigClockSource+0x7e>
 8008c28:	2b50      	cmp	r3, #80	; 0x50
 8008c2a:	d033      	beq.n	8008c94 <HAL_TIM_ConfigClockSource+0xe0>
 8008c2c:	2b60      	cmp	r3, #96	; 0x60
 8008c2e:	d041      	beq.n	8008cb4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8008c30:	e06a      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008c32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c36:	d066      	beq.n	8008d06 <HAL_TIM_ConfigClockSource+0x152>
 8008c38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c3c:	d017      	beq.n	8008c6e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8008c3e:	e063      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	6818      	ldr	r0, [r3, #0]
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	6899      	ldr	r1, [r3, #8]
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	685a      	ldr	r2, [r3, #4]
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	68db      	ldr	r3, [r3, #12]
 8008c50:	f000 faa8 	bl	80091a4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008c62:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	68fa      	ldr	r2, [r7, #12]
 8008c6a:	609a      	str	r2, [r3, #8]
      break;
 8008c6c:	e04c      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6818      	ldr	r0, [r3, #0]
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	6899      	ldr	r1, [r3, #8]
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	685a      	ldr	r2, [r3, #4]
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	68db      	ldr	r3, [r3, #12]
 8008c7e:	f000 fa91 	bl	80091a4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	689a      	ldr	r2, [r3, #8]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008c90:	609a      	str	r2, [r3, #8]
      break;
 8008c92:	e039      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6818      	ldr	r0, [r3, #0]
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	6859      	ldr	r1, [r3, #4]
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	f000 f94f 	bl	8008f44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	2150      	movs	r1, #80	; 0x50
 8008cac:	4618      	mov	r0, r3
 8008cae:	f000 fa5e 	bl	800916e <TIM_ITRx_SetConfig>
      break;
 8008cb2:	e029      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6818      	ldr	r0, [r3, #0]
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	6859      	ldr	r1, [r3, #4]
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	461a      	mov	r2, r3
 8008cc2:	f000 f9ab 	bl	800901c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	2160      	movs	r1, #96	; 0x60
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f000 fa4e 	bl	800916e <TIM_ITRx_SetConfig>
      break;
 8008cd2:	e019      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6818      	ldr	r0, [r3, #0]
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	6859      	ldr	r1, [r3, #4]
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	68db      	ldr	r3, [r3, #12]
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	f000 f92f 	bl	8008f44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	2140      	movs	r1, #64	; 0x40
 8008cec:	4618      	mov	r0, r3
 8008cee:	f000 fa3e 	bl	800916e <TIM_ITRx_SetConfig>
      break;
 8008cf2:	e009      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681a      	ldr	r2, [r3, #0]
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4619      	mov	r1, r3
 8008cfe:	4610      	mov	r0, r2
 8008d00:	f000 fa35 	bl	800916e <TIM_ITRx_SetConfig>
      break;
 8008d04:	e000      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008d06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2200      	movs	r2, #0
 8008d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d18:	2300      	movs	r3, #0
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3710      	adds	r7, #16
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}

08008d22 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d22:	b480      	push	{r7}
 8008d24:	b083      	sub	sp, #12
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008d2a:	bf00      	nop
 8008d2c:	370c      	adds	r7, #12
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d34:	4770      	bx	lr

08008d36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d36:	b480      	push	{r7}
 8008d38:	b083      	sub	sp, #12
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008d3e:	bf00      	nop
 8008d40:	370c      	adds	r7, #12
 8008d42:	46bd      	mov	sp, r7
 8008d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d48:	4770      	bx	lr

08008d4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008d4a:	b480      	push	{r7}
 8008d4c:	b083      	sub	sp, #12
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008d52:	bf00      	nop
 8008d54:	370c      	adds	r7, #12
 8008d56:	46bd      	mov	sp, r7
 8008d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5c:	4770      	bx	lr

08008d5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d5e:	b480      	push	{r7}
 8008d60:	b083      	sub	sp, #12
 8008d62:	af00      	add	r7, sp, #0
 8008d64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d66:	bf00      	nop
 8008d68:	370c      	adds	r7, #12
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d70:	4770      	bx	lr
	...

08008d74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b085      	sub	sp, #20
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
 8008d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	4a34      	ldr	r2, [pc, #208]	; (8008e58 <TIM_Base_SetConfig+0xe4>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d00f      	beq.n	8008dac <TIM_Base_SetConfig+0x38>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d92:	d00b      	beq.n	8008dac <TIM_Base_SetConfig+0x38>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	4a31      	ldr	r2, [pc, #196]	; (8008e5c <TIM_Base_SetConfig+0xe8>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d007      	beq.n	8008dac <TIM_Base_SetConfig+0x38>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	4a30      	ldr	r2, [pc, #192]	; (8008e60 <TIM_Base_SetConfig+0xec>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d003      	beq.n	8008dac <TIM_Base_SetConfig+0x38>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	4a2f      	ldr	r2, [pc, #188]	; (8008e64 <TIM_Base_SetConfig+0xf0>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d108      	bne.n	8008dbe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008db2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	68fa      	ldr	r2, [r7, #12]
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	4a25      	ldr	r2, [pc, #148]	; (8008e58 <TIM_Base_SetConfig+0xe4>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d01b      	beq.n	8008dfe <TIM_Base_SetConfig+0x8a>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008dcc:	d017      	beq.n	8008dfe <TIM_Base_SetConfig+0x8a>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	4a22      	ldr	r2, [pc, #136]	; (8008e5c <TIM_Base_SetConfig+0xe8>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d013      	beq.n	8008dfe <TIM_Base_SetConfig+0x8a>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	4a21      	ldr	r2, [pc, #132]	; (8008e60 <TIM_Base_SetConfig+0xec>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d00f      	beq.n	8008dfe <TIM_Base_SetConfig+0x8a>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	4a20      	ldr	r2, [pc, #128]	; (8008e64 <TIM_Base_SetConfig+0xf0>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d00b      	beq.n	8008dfe <TIM_Base_SetConfig+0x8a>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	4a1f      	ldr	r2, [pc, #124]	; (8008e68 <TIM_Base_SetConfig+0xf4>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d007      	beq.n	8008dfe <TIM_Base_SetConfig+0x8a>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	4a1e      	ldr	r2, [pc, #120]	; (8008e6c <TIM_Base_SetConfig+0xf8>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d003      	beq.n	8008dfe <TIM_Base_SetConfig+0x8a>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	4a1d      	ldr	r2, [pc, #116]	; (8008e70 <TIM_Base_SetConfig+0xfc>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d108      	bne.n	8008e10 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	68db      	ldr	r3, [r3, #12]
 8008e0a:	68fa      	ldr	r2, [r7, #12]
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	695b      	ldr	r3, [r3, #20]
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	68fa      	ldr	r2, [r7, #12]
 8008e22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	689a      	ldr	r2, [r3, #8]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	681a      	ldr	r2, [r3, #0]
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	4a08      	ldr	r2, [pc, #32]	; (8008e58 <TIM_Base_SetConfig+0xe4>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d103      	bne.n	8008e44 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	691a      	ldr	r2, [r3, #16]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2201      	movs	r2, #1
 8008e48:	615a      	str	r2, [r3, #20]
}
 8008e4a:	bf00      	nop
 8008e4c:	3714      	adds	r7, #20
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e54:	4770      	bx	lr
 8008e56:	bf00      	nop
 8008e58:	40010000 	.word	0x40010000
 8008e5c:	40000400 	.word	0x40000400
 8008e60:	40000800 	.word	0x40000800
 8008e64:	40000c00 	.word	0x40000c00
 8008e68:	40014000 	.word	0x40014000
 8008e6c:	40014400 	.word	0x40014400
 8008e70:	40014800 	.word	0x40014800

08008e74 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b087      	sub	sp, #28
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	60f8      	str	r0, [r7, #12]
 8008e7c:	60b9      	str	r1, [r7, #8]
 8008e7e:	607a      	str	r2, [r7, #4]
 8008e80:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	6a1b      	ldr	r3, [r3, #32]
 8008e86:	f023 0201 	bic.w	r2, r3, #1
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	699b      	ldr	r3, [r3, #24]
 8008e92:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	6a1b      	ldr	r3, [r3, #32]
 8008e98:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	4a24      	ldr	r2, [pc, #144]	; (8008f30 <TIM_TI1_SetConfig+0xbc>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d013      	beq.n	8008eca <TIM_TI1_SetConfig+0x56>
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ea8:	d00f      	beq.n	8008eca <TIM_TI1_SetConfig+0x56>
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	4a21      	ldr	r2, [pc, #132]	; (8008f34 <TIM_TI1_SetConfig+0xc0>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d00b      	beq.n	8008eca <TIM_TI1_SetConfig+0x56>
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	4a20      	ldr	r2, [pc, #128]	; (8008f38 <TIM_TI1_SetConfig+0xc4>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d007      	beq.n	8008eca <TIM_TI1_SetConfig+0x56>
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	4a1f      	ldr	r2, [pc, #124]	; (8008f3c <TIM_TI1_SetConfig+0xc8>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d003      	beq.n	8008eca <TIM_TI1_SetConfig+0x56>
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	4a1e      	ldr	r2, [pc, #120]	; (8008f40 <TIM_TI1_SetConfig+0xcc>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d101      	bne.n	8008ece <TIM_TI1_SetConfig+0x5a>
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e000      	b.n	8008ed0 <TIM_TI1_SetConfig+0x5c>
 8008ece:	2300      	movs	r3, #0
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d008      	beq.n	8008ee6 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	f023 0303 	bic.w	r3, r3, #3
 8008eda:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008edc:	697a      	ldr	r2, [r7, #20]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	617b      	str	r3, [r7, #20]
 8008ee4:	e003      	b.n	8008eee <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	f043 0301 	orr.w	r3, r3, #1
 8008eec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ef4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	011b      	lsls	r3, r3, #4
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	697a      	ldr	r2, [r7, #20]
 8008efe:	4313      	orrs	r3, r2
 8008f00:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	f023 030a 	bic.w	r3, r3, #10
 8008f08:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	f003 030a 	and.w	r3, r3, #10
 8008f10:	693a      	ldr	r2, [r7, #16]
 8008f12:	4313      	orrs	r3, r2
 8008f14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	697a      	ldr	r2, [r7, #20]
 8008f1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	693a      	ldr	r2, [r7, #16]
 8008f20:	621a      	str	r2, [r3, #32]
}
 8008f22:	bf00      	nop
 8008f24:	371c      	adds	r7, #28
 8008f26:	46bd      	mov	sp, r7
 8008f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	40010000 	.word	0x40010000
 8008f34:	40000400 	.word	0x40000400
 8008f38:	40000800 	.word	0x40000800
 8008f3c:	40000c00 	.word	0x40000c00
 8008f40:	40014000 	.word	0x40014000

08008f44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b087      	sub	sp, #28
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	60b9      	str	r1, [r7, #8]
 8008f4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6a1b      	ldr	r3, [r3, #32]
 8008f54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	6a1b      	ldr	r3, [r3, #32]
 8008f5a:	f023 0201 	bic.w	r2, r3, #1
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	699b      	ldr	r3, [r3, #24]
 8008f66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	011b      	lsls	r3, r3, #4
 8008f74:	693a      	ldr	r2, [r7, #16]
 8008f76:	4313      	orrs	r3, r2
 8008f78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	f023 030a 	bic.w	r3, r3, #10
 8008f80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008f82:	697a      	ldr	r2, [r7, #20]
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	4313      	orrs	r3, r2
 8008f88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	693a      	ldr	r2, [r7, #16]
 8008f8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	697a      	ldr	r2, [r7, #20]
 8008f94:	621a      	str	r2, [r3, #32]
}
 8008f96:	bf00      	nop
 8008f98:	371c      	adds	r7, #28
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr

08008fa2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008fa2:	b480      	push	{r7}
 8008fa4:	b087      	sub	sp, #28
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	60f8      	str	r0, [r7, #12]
 8008faa:	60b9      	str	r1, [r7, #8]
 8008fac:	607a      	str	r2, [r7, #4]
 8008fae:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6a1b      	ldr	r3, [r3, #32]
 8008fb4:	f023 0210 	bic.w	r2, r3, #16
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	699b      	ldr	r3, [r3, #24]
 8008fc0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	6a1b      	ldr	r3, [r3, #32]
 8008fc6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008fce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	021b      	lsls	r3, r3, #8
 8008fd4:	697a      	ldr	r2, [r7, #20]
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008fe0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	031b      	lsls	r3, r3, #12
 8008fe6:	b29b      	uxth	r3, r3
 8008fe8:	697a      	ldr	r2, [r7, #20]
 8008fea:	4313      	orrs	r3, r2
 8008fec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008ff4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	011b      	lsls	r3, r3, #4
 8008ffa:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008ffe:	693a      	ldr	r2, [r7, #16]
 8009000:	4313      	orrs	r3, r2
 8009002:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	697a      	ldr	r2, [r7, #20]
 8009008:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	693a      	ldr	r2, [r7, #16]
 800900e:	621a      	str	r2, [r3, #32]
}
 8009010:	bf00      	nop
 8009012:	371c      	adds	r7, #28
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr

0800901c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800901c:	b480      	push	{r7}
 800901e:	b087      	sub	sp, #28
 8009020:	af00      	add	r7, sp, #0
 8009022:	60f8      	str	r0, [r7, #12]
 8009024:	60b9      	str	r1, [r7, #8]
 8009026:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	6a1b      	ldr	r3, [r3, #32]
 800902c:	f023 0210 	bic.w	r2, r3, #16
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	699b      	ldr	r3, [r3, #24]
 8009038:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	6a1b      	ldr	r3, [r3, #32]
 800903e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009046:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	031b      	lsls	r3, r3, #12
 800904c:	697a      	ldr	r2, [r7, #20]
 800904e:	4313      	orrs	r3, r2
 8009050:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009058:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	011b      	lsls	r3, r3, #4
 800905e:	693a      	ldr	r2, [r7, #16]
 8009060:	4313      	orrs	r3, r2
 8009062:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	697a      	ldr	r2, [r7, #20]
 8009068:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	693a      	ldr	r2, [r7, #16]
 800906e:	621a      	str	r2, [r3, #32]
}
 8009070:	bf00      	nop
 8009072:	371c      	adds	r7, #28
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr

0800907c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800907c:	b480      	push	{r7}
 800907e:	b087      	sub	sp, #28
 8009080:	af00      	add	r7, sp, #0
 8009082:	60f8      	str	r0, [r7, #12]
 8009084:	60b9      	str	r1, [r7, #8]
 8009086:	607a      	str	r2, [r7, #4]
 8009088:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	6a1b      	ldr	r3, [r3, #32]
 800908e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	69db      	ldr	r3, [r3, #28]
 800909a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6a1b      	ldr	r3, [r3, #32]
 80090a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	f023 0303 	bic.w	r3, r3, #3
 80090a8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80090aa:	697a      	ldr	r2, [r7, #20]
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4313      	orrs	r3, r2
 80090b0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80090b8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	011b      	lsls	r3, r3, #4
 80090be:	b2db      	uxtb	r3, r3
 80090c0:	697a      	ldr	r2, [r7, #20]
 80090c2:	4313      	orrs	r3, r2
 80090c4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80090c6:	693b      	ldr	r3, [r7, #16]
 80090c8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80090cc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	021b      	lsls	r3, r3, #8
 80090d2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80090d6:	693a      	ldr	r2, [r7, #16]
 80090d8:	4313      	orrs	r3, r2
 80090da:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	697a      	ldr	r2, [r7, #20]
 80090e0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	693a      	ldr	r2, [r7, #16]
 80090e6:	621a      	str	r2, [r3, #32]
}
 80090e8:	bf00      	nop
 80090ea:	371c      	adds	r7, #28
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr

080090f4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b087      	sub	sp, #28
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	60f8      	str	r0, [r7, #12]
 80090fc:	60b9      	str	r1, [r7, #8]
 80090fe:	607a      	str	r2, [r7, #4]
 8009100:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	6a1b      	ldr	r3, [r3, #32]
 8009106:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	69db      	ldr	r3, [r3, #28]
 8009112:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	6a1b      	ldr	r3, [r3, #32]
 8009118:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009120:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	021b      	lsls	r3, r3, #8
 8009126:	697a      	ldr	r2, [r7, #20]
 8009128:	4313      	orrs	r3, r2
 800912a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800912c:	697b      	ldr	r3, [r7, #20]
 800912e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009132:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	031b      	lsls	r3, r3, #12
 8009138:	b29b      	uxth	r3, r3
 800913a:	697a      	ldr	r2, [r7, #20]
 800913c:	4313      	orrs	r3, r2
 800913e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8009146:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	031b      	lsls	r3, r3, #12
 800914c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8009150:	693a      	ldr	r2, [r7, #16]
 8009152:	4313      	orrs	r3, r2
 8009154:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	697a      	ldr	r2, [r7, #20]
 800915a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	693a      	ldr	r2, [r7, #16]
 8009160:	621a      	str	r2, [r3, #32]
}
 8009162:	bf00      	nop
 8009164:	371c      	adds	r7, #28
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr

0800916e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800916e:	b480      	push	{r7}
 8009170:	b085      	sub	sp, #20
 8009172:	af00      	add	r7, sp, #0
 8009174:	6078      	str	r0, [r7, #4]
 8009176:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	689b      	ldr	r3, [r3, #8]
 800917c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009184:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009186:	683a      	ldr	r2, [r7, #0]
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	4313      	orrs	r3, r2
 800918c:	f043 0307 	orr.w	r3, r3, #7
 8009190:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	68fa      	ldr	r2, [r7, #12]
 8009196:	609a      	str	r2, [r3, #8]
}
 8009198:	bf00      	nop
 800919a:	3714      	adds	r7, #20
 800919c:	46bd      	mov	sp, r7
 800919e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a2:	4770      	bx	lr

080091a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b087      	sub	sp, #28
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	60f8      	str	r0, [r7, #12]
 80091ac:	60b9      	str	r1, [r7, #8]
 80091ae:	607a      	str	r2, [r7, #4]
 80091b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	689b      	ldr	r3, [r3, #8]
 80091b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80091be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	021a      	lsls	r2, r3, #8
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	431a      	orrs	r2, r3
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	4313      	orrs	r3, r2
 80091cc:	697a      	ldr	r2, [r7, #20]
 80091ce:	4313      	orrs	r3, r2
 80091d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	697a      	ldr	r2, [r7, #20]
 80091d6:	609a      	str	r2, [r3, #8]
}
 80091d8:	bf00      	nop
 80091da:	371c      	adds	r7, #28
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr

080091e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80091e4:	b480      	push	{r7}
 80091e6:	b087      	sub	sp, #28
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	60f8      	str	r0, [r7, #12]
 80091ec:	60b9      	str	r1, [r7, #8]
 80091ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	f003 031f 	and.w	r3, r3, #31
 80091f6:	2201      	movs	r2, #1
 80091f8:	fa02 f303 	lsl.w	r3, r2, r3
 80091fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	6a1a      	ldr	r2, [r3, #32]
 8009202:	697b      	ldr	r3, [r7, #20]
 8009204:	43db      	mvns	r3, r3
 8009206:	401a      	ands	r2, r3
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	6a1a      	ldr	r2, [r3, #32]
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	f003 031f 	and.w	r3, r3, #31
 8009216:	6879      	ldr	r1, [r7, #4]
 8009218:	fa01 f303 	lsl.w	r3, r1, r3
 800921c:	431a      	orrs	r2, r3
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	621a      	str	r2, [r3, #32]
}
 8009222:	bf00      	nop
 8009224:	371c      	adds	r7, #28
 8009226:	46bd      	mov	sp, r7
 8009228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922c:	4770      	bx	lr
	...

08009230 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009230:	b480      	push	{r7}
 8009232:	b085      	sub	sp, #20
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009240:	2b01      	cmp	r3, #1
 8009242:	d101      	bne.n	8009248 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009244:	2302      	movs	r3, #2
 8009246:	e050      	b.n	80092ea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2201      	movs	r2, #1
 800924c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2202      	movs	r2, #2
 8009254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800926e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	68fa      	ldr	r2, [r7, #12]
 8009276:	4313      	orrs	r3, r2
 8009278:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	68fa      	ldr	r2, [r7, #12]
 8009280:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4a1c      	ldr	r2, [pc, #112]	; (80092f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d018      	beq.n	80092be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009294:	d013      	beq.n	80092be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	4a18      	ldr	r2, [pc, #96]	; (80092fc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800929c:	4293      	cmp	r3, r2
 800929e:	d00e      	beq.n	80092be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	4a16      	ldr	r2, [pc, #88]	; (8009300 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d009      	beq.n	80092be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4a15      	ldr	r2, [pc, #84]	; (8009304 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d004      	beq.n	80092be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4a13      	ldr	r2, [pc, #76]	; (8009308 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d10c      	bne.n	80092d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80092c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	68ba      	ldr	r2, [r7, #8]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	68ba      	ldr	r2, [r7, #8]
 80092d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2201      	movs	r2, #1
 80092dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2200      	movs	r2, #0
 80092e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80092e8:	2300      	movs	r3, #0
}
 80092ea:	4618      	mov	r0, r3
 80092ec:	3714      	adds	r7, #20
 80092ee:	46bd      	mov	sp, r7
 80092f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f4:	4770      	bx	lr
 80092f6:	bf00      	nop
 80092f8:	40010000 	.word	0x40010000
 80092fc:	40000400 	.word	0x40000400
 8009300:	40000800 	.word	0x40000800
 8009304:	40000c00 	.word	0x40000c00
 8009308:	40014000 	.word	0x40014000

0800930c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800930c:	b480      	push	{r7}
 800930e:	b083      	sub	sp, #12
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009314:	bf00      	nop
 8009316:	370c      	adds	r7, #12
 8009318:	46bd      	mov	sp, r7
 800931a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931e:	4770      	bx	lr

08009320 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009320:	b480      	push	{r7}
 8009322:	b083      	sub	sp, #12
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009328:	bf00      	nop
 800932a:	370c      	adds	r7, #12
 800932c:	46bd      	mov	sp, r7
 800932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009332:	4770      	bx	lr

08009334 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b082      	sub	sp, #8
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d101      	bne.n	8009346 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009342:	2301      	movs	r3, #1
 8009344:	e03f      	b.n	80093c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800934c:	b2db      	uxtb	r3, r3
 800934e:	2b00      	cmp	r3, #0
 8009350:	d106      	bne.n	8009360 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2200      	movs	r2, #0
 8009356:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f7fb fd40 	bl	8004de0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2224      	movs	r2, #36	; 0x24
 8009364:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	68da      	ldr	r2, [r3, #12]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009376:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f000 fc8f 	bl	8009c9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	691a      	ldr	r2, [r3, #16]
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800938c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	695a      	ldr	r2, [r3, #20]
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800939c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	68da      	ldr	r2, [r3, #12]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80093ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2200      	movs	r2, #0
 80093b2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2220      	movs	r2, #32
 80093b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2220      	movs	r2, #32
 80093c0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80093c4:	2300      	movs	r3, #0
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	3708      	adds	r7, #8
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bd80      	pop	{r7, pc}

080093ce <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80093ce:	b580      	push	{r7, lr}
 80093d0:	b082      	sub	sp, #8
 80093d2:	af00      	add	r7, sp, #0
 80093d4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d101      	bne.n	80093e0 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80093dc:	2301      	movs	r3, #1
 80093de:	e01e      	b.n	800941e <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2224      	movs	r2, #36	; 0x24
 80093e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	68da      	ldr	r2, [r3, #12]
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80093f6:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f7fb fda7 	bl	8004f4c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2200      	movs	r2, #0
 8009402:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2200      	movs	r2, #0
 8009408:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2200      	movs	r2, #0
 8009410:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2200      	movs	r2, #0
 8009418:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800941c:	2300      	movs	r3, #0
}
 800941e:	4618      	mov	r0, r3
 8009420:	3708      	adds	r7, #8
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}

08009426 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009426:	b580      	push	{r7, lr}
 8009428:	b088      	sub	sp, #32
 800942a:	af02      	add	r7, sp, #8
 800942c:	60f8      	str	r0, [r7, #12]
 800942e:	60b9      	str	r1, [r7, #8]
 8009430:	603b      	str	r3, [r7, #0]
 8009432:	4613      	mov	r3, r2
 8009434:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8009436:	2300      	movs	r3, #0
 8009438:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009440:	b2db      	uxtb	r3, r3
 8009442:	2b20      	cmp	r3, #32
 8009444:	f040 8083 	bne.w	800954e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d002      	beq.n	8009454 <HAL_UART_Transmit+0x2e>
 800944e:	88fb      	ldrh	r3, [r7, #6]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d101      	bne.n	8009458 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8009454:	2301      	movs	r3, #1
 8009456:	e07b      	b.n	8009550 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800945e:	2b01      	cmp	r3, #1
 8009460:	d101      	bne.n	8009466 <HAL_UART_Transmit+0x40>
 8009462:	2302      	movs	r3, #2
 8009464:	e074      	b.n	8009550 <HAL_UART_Transmit+0x12a>
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2201      	movs	r2, #1
 800946a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2200      	movs	r2, #0
 8009472:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2221      	movs	r2, #33	; 0x21
 8009478:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800947c:	f7fc fbd6 	bl	8005c2c <HAL_GetTick>
 8009480:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	88fa      	ldrh	r2, [r7, #6]
 8009486:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	88fa      	ldrh	r2, [r7, #6]
 800948c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2200      	movs	r2, #0
 8009492:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8009496:	e042      	b.n	800951e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800949c:	b29b      	uxth	r3, r3
 800949e:	3b01      	subs	r3, #1
 80094a0:	b29a      	uxth	r2, r3
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	689b      	ldr	r3, [r3, #8]
 80094aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094ae:	d122      	bne.n	80094f6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	9300      	str	r3, [sp, #0]
 80094b4:	697b      	ldr	r3, [r7, #20]
 80094b6:	2200      	movs	r2, #0
 80094b8:	2180      	movs	r1, #128	; 0x80
 80094ba:	68f8      	ldr	r0, [r7, #12]
 80094bc:	f000 fa6c 	bl	8009998 <UART_WaitOnFlagUntilTimeout>
 80094c0:	4603      	mov	r3, r0
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d001      	beq.n	80094ca <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80094c6:	2303      	movs	r3, #3
 80094c8:	e042      	b.n	8009550 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	881b      	ldrh	r3, [r3, #0]
 80094d2:	461a      	mov	r2, r3
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80094dc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	691b      	ldr	r3, [r3, #16]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d103      	bne.n	80094ee <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	3302      	adds	r3, #2
 80094ea:	60bb      	str	r3, [r7, #8]
 80094ec:	e017      	b.n	800951e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	3301      	adds	r3, #1
 80094f2:	60bb      	str	r3, [r7, #8]
 80094f4:	e013      	b.n	800951e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	9300      	str	r3, [sp, #0]
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	2200      	movs	r2, #0
 80094fe:	2180      	movs	r1, #128	; 0x80
 8009500:	68f8      	ldr	r0, [r7, #12]
 8009502:	f000 fa49 	bl	8009998 <UART_WaitOnFlagUntilTimeout>
 8009506:	4603      	mov	r3, r0
 8009508:	2b00      	cmp	r3, #0
 800950a:	d001      	beq.n	8009510 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800950c:	2303      	movs	r3, #3
 800950e:	e01f      	b.n	8009550 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	1c5a      	adds	r2, r3, #1
 8009514:	60ba      	str	r2, [r7, #8]
 8009516:	781a      	ldrb	r2, [r3, #0]
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009522:	b29b      	uxth	r3, r3
 8009524:	2b00      	cmp	r3, #0
 8009526:	d1b7      	bne.n	8009498 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	9300      	str	r3, [sp, #0]
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	2200      	movs	r2, #0
 8009530:	2140      	movs	r1, #64	; 0x40
 8009532:	68f8      	ldr	r0, [r7, #12]
 8009534:	f000 fa30 	bl	8009998 <UART_WaitOnFlagUntilTimeout>
 8009538:	4603      	mov	r3, r0
 800953a:	2b00      	cmp	r3, #0
 800953c:	d001      	beq.n	8009542 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800953e:	2303      	movs	r3, #3
 8009540:	e006      	b.n	8009550 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	2220      	movs	r2, #32
 8009546:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800954a:	2300      	movs	r3, #0
 800954c:	e000      	b.n	8009550 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800954e:	2302      	movs	r3, #2
  }
}
 8009550:	4618      	mov	r0, r3
 8009552:	3718      	adds	r7, #24
 8009554:	46bd      	mov	sp, r7
 8009556:	bd80      	pop	{r7, pc}

08009558 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b086      	sub	sp, #24
 800955c:	af00      	add	r7, sp, #0
 800955e:	60f8      	str	r0, [r7, #12]
 8009560:	60b9      	str	r1, [r7, #8]
 8009562:	4613      	mov	r3, r2
 8009564:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800956c:	b2db      	uxtb	r3, r3
 800956e:	2b20      	cmp	r3, #32
 8009570:	d166      	bne.n	8009640 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d002      	beq.n	800957e <HAL_UART_Receive_DMA+0x26>
 8009578:	88fb      	ldrh	r3, [r7, #6]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d101      	bne.n	8009582 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800957e:	2301      	movs	r3, #1
 8009580:	e05f      	b.n	8009642 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009588:	2b01      	cmp	r3, #1
 800958a:	d101      	bne.n	8009590 <HAL_UART_Receive_DMA+0x38>
 800958c:	2302      	movs	r3, #2
 800958e:	e058      	b.n	8009642 <HAL_UART_Receive_DMA+0xea>
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	2201      	movs	r2, #1
 8009594:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8009598:	68ba      	ldr	r2, [r7, #8]
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	88fa      	ldrh	r2, [r7, #6]
 80095a2:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2200      	movs	r2, #0
 80095a8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2222      	movs	r2, #34	; 0x22
 80095ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095b6:	4a25      	ldr	r2, [pc, #148]	; (800964c <HAL_UART_Receive_DMA+0xf4>)
 80095b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095be:	4a24      	ldr	r2, [pc, #144]	; (8009650 <HAL_UART_Receive_DMA+0xf8>)
 80095c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095c6:	4a23      	ldr	r2, [pc, #140]	; (8009654 <HAL_UART_Receive_DMA+0xfc>)
 80095c8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095ce:	2200      	movs	r2, #0
 80095d0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80095d2:	f107 0308 	add.w	r3, r7, #8
 80095d6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	3304      	adds	r3, #4
 80095e2:	4619      	mov	r1, r3
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	681a      	ldr	r2, [r3, #0]
 80095e8:	88fb      	ldrh	r3, [r7, #6]
 80095ea:	f7fd f981 	bl	80068f0 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80095ee:	2300      	movs	r3, #0
 80095f0:	613b      	str	r3, [r7, #16]
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	613b      	str	r3, [r7, #16]
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	613b      	str	r3, [r7, #16]
 8009602:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2200      	movs	r2, #0
 8009608:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	68da      	ldr	r2, [r3, #12]
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800961a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	695a      	ldr	r2, [r3, #20]
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f042 0201 	orr.w	r2, r2, #1
 800962a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	695a      	ldr	r2, [r3, #20]
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800963a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800963c:	2300      	movs	r3, #0
 800963e:	e000      	b.n	8009642 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8009640:	2302      	movs	r3, #2
  }
}
 8009642:	4618      	mov	r0, r3
 8009644:	3718      	adds	r7, #24
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}
 800964a:	bf00      	nop
 800964c:	08009881 	.word	0x08009881
 8009650:	080098e9 	.word	0x080098e9
 8009654:	08009905 	.word	0x08009905

08009658 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b088      	sub	sp, #32
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	68db      	ldr	r3, [r3, #12]
 800966e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	695b      	ldr	r3, [r3, #20]
 8009676:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8009678:	2300      	movs	r3, #0
 800967a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800967c:	2300      	movs	r3, #0
 800967e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009680:	69fb      	ldr	r3, [r7, #28]
 8009682:	f003 030f 	and.w	r3, r3, #15
 8009686:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d10d      	bne.n	80096aa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800968e:	69fb      	ldr	r3, [r7, #28]
 8009690:	f003 0320 	and.w	r3, r3, #32
 8009694:	2b00      	cmp	r3, #0
 8009696:	d008      	beq.n	80096aa <HAL_UART_IRQHandler+0x52>
 8009698:	69bb      	ldr	r3, [r7, #24]
 800969a:	f003 0320 	and.w	r3, r3, #32
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d003      	beq.n	80096aa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f000 fa78 	bl	8009b98 <UART_Receive_IT>
      return;
 80096a8:	e0d1      	b.n	800984e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80096aa:	693b      	ldr	r3, [r7, #16]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	f000 80b0 	beq.w	8009812 <HAL_UART_IRQHandler+0x1ba>
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	f003 0301 	and.w	r3, r3, #1
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d105      	bne.n	80096c8 <HAL_UART_IRQHandler+0x70>
 80096bc:	69bb      	ldr	r3, [r7, #24]
 80096be:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	f000 80a5 	beq.w	8009812 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80096c8:	69fb      	ldr	r3, [r7, #28]
 80096ca:	f003 0301 	and.w	r3, r3, #1
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d00a      	beq.n	80096e8 <HAL_UART_IRQHandler+0x90>
 80096d2:	69bb      	ldr	r3, [r7, #24]
 80096d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d005      	beq.n	80096e8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096e0:	f043 0201 	orr.w	r2, r3, #1
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80096e8:	69fb      	ldr	r3, [r7, #28]
 80096ea:	f003 0304 	and.w	r3, r3, #4
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d00a      	beq.n	8009708 <HAL_UART_IRQHandler+0xb0>
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	f003 0301 	and.w	r3, r3, #1
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d005      	beq.n	8009708 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009700:	f043 0202 	orr.w	r2, r3, #2
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009708:	69fb      	ldr	r3, [r7, #28]
 800970a:	f003 0302 	and.w	r3, r3, #2
 800970e:	2b00      	cmp	r3, #0
 8009710:	d00a      	beq.n	8009728 <HAL_UART_IRQHandler+0xd0>
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	f003 0301 	and.w	r3, r3, #1
 8009718:	2b00      	cmp	r3, #0
 800971a:	d005      	beq.n	8009728 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009720:	f043 0204 	orr.w	r2, r3, #4
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009728:	69fb      	ldr	r3, [r7, #28]
 800972a:	f003 0308 	and.w	r3, r3, #8
 800972e:	2b00      	cmp	r3, #0
 8009730:	d00f      	beq.n	8009752 <HAL_UART_IRQHandler+0xfa>
 8009732:	69bb      	ldr	r3, [r7, #24]
 8009734:	f003 0320 	and.w	r3, r3, #32
 8009738:	2b00      	cmp	r3, #0
 800973a:	d104      	bne.n	8009746 <HAL_UART_IRQHandler+0xee>
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	f003 0301 	and.w	r3, r3, #1
 8009742:	2b00      	cmp	r3, #0
 8009744:	d005      	beq.n	8009752 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800974a:	f043 0208 	orr.w	r2, r3, #8
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009756:	2b00      	cmp	r3, #0
 8009758:	d078      	beq.n	800984c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800975a:	69fb      	ldr	r3, [r7, #28]
 800975c:	f003 0320 	and.w	r3, r3, #32
 8009760:	2b00      	cmp	r3, #0
 8009762:	d007      	beq.n	8009774 <HAL_UART_IRQHandler+0x11c>
 8009764:	69bb      	ldr	r3, [r7, #24]
 8009766:	f003 0320 	and.w	r3, r3, #32
 800976a:	2b00      	cmp	r3, #0
 800976c:	d002      	beq.n	8009774 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f000 fa12 	bl	8009b98 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	695b      	ldr	r3, [r3, #20]
 800977a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800977e:	2b40      	cmp	r3, #64	; 0x40
 8009780:	bf0c      	ite	eq
 8009782:	2301      	moveq	r3, #1
 8009784:	2300      	movne	r3, #0
 8009786:	b2db      	uxtb	r3, r3
 8009788:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800978e:	f003 0308 	and.w	r3, r3, #8
 8009792:	2b00      	cmp	r3, #0
 8009794:	d102      	bne.n	800979c <HAL_UART_IRQHandler+0x144>
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d031      	beq.n	8009800 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	f000 f95b 	bl	8009a58 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	695b      	ldr	r3, [r3, #20]
 80097a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097ac:	2b40      	cmp	r3, #64	; 0x40
 80097ae:	d123      	bne.n	80097f8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	695a      	ldr	r2, [r3, #20]
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097be:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d013      	beq.n	80097f0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097cc:	4a21      	ldr	r2, [pc, #132]	; (8009854 <HAL_UART_IRQHandler+0x1fc>)
 80097ce:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097d4:	4618      	mov	r0, r3
 80097d6:	f7fd f8e3 	bl	80069a0 <HAL_DMA_Abort_IT>
 80097da:	4603      	mov	r3, r0
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d016      	beq.n	800980e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80097e6:	687a      	ldr	r2, [r7, #4]
 80097e8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80097ea:	4610      	mov	r0, r2
 80097ec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097ee:	e00e      	b.n	800980e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f7fb fae1 	bl	8004db8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097f6:	e00a      	b.n	800980e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f7fb fadd 	bl	8004db8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097fe:	e006      	b.n	800980e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f7fb fad9 	bl	8004db8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2200      	movs	r2, #0
 800980a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800980c:	e01e      	b.n	800984c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800980e:	bf00      	nop
    return;
 8009810:	e01c      	b.n	800984c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009812:	69fb      	ldr	r3, [r7, #28]
 8009814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009818:	2b00      	cmp	r3, #0
 800981a:	d008      	beq.n	800982e <HAL_UART_IRQHandler+0x1d6>
 800981c:	69bb      	ldr	r3, [r7, #24]
 800981e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009822:	2b00      	cmp	r3, #0
 8009824:	d003      	beq.n	800982e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 f948 	bl	8009abc <UART_Transmit_IT>
    return;
 800982c:	e00f      	b.n	800984e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800982e:	69fb      	ldr	r3, [r7, #28]
 8009830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009834:	2b00      	cmp	r3, #0
 8009836:	d00a      	beq.n	800984e <HAL_UART_IRQHandler+0x1f6>
 8009838:	69bb      	ldr	r3, [r7, #24]
 800983a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800983e:	2b00      	cmp	r3, #0
 8009840:	d005      	beq.n	800984e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 f990 	bl	8009b68 <UART_EndTransmit_IT>
    return;
 8009848:	bf00      	nop
 800984a:	e000      	b.n	800984e <HAL_UART_IRQHandler+0x1f6>
    return;
 800984c:	bf00      	nop
  }
}
 800984e:	3720      	adds	r7, #32
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}
 8009854:	08009a95 	.word	0x08009a95

08009858 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009858:	b480      	push	{r7}
 800985a:	b083      	sub	sp, #12
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009860:	bf00      	nop
 8009862:	370c      	adds	r7, #12
 8009864:	46bd      	mov	sp, r7
 8009866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986a:	4770      	bx	lr

0800986c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800986c:	b480      	push	{r7}
 800986e:	b083      	sub	sp, #12
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009874:	bf00      	nop
 8009876:	370c      	adds	r7, #12
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr

08009880 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b084      	sub	sp, #16
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800988c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009898:	2b00      	cmp	r3, #0
 800989a:	d11e      	bne.n	80098da <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2200      	movs	r2, #0
 80098a0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	68da      	ldr	r2, [r3, #12]
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80098b0:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	695a      	ldr	r2, [r3, #20]
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f022 0201 	bic.w	r2, r2, #1
 80098c0:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	695a      	ldr	r2, [r3, #20]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80098d0:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2220      	movs	r2, #32
 80098d6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80098da:	68f8      	ldr	r0, [r7, #12]
 80098dc:	f7fb fa76 	bl	8004dcc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098e0:	bf00      	nop
 80098e2:	3710      	adds	r7, #16
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}

080098e8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b084      	sub	sp, #16
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098f4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80098f6:	68f8      	ldr	r0, [r7, #12]
 80098f8:	f7ff ffb8 	bl	800986c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098fc:	bf00      	nop
 80098fe:	3710      	adds	r7, #16
 8009900:	46bd      	mov	sp, r7
 8009902:	bd80      	pop	{r7, pc}

08009904 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b084      	sub	sp, #16
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800990c:	2300      	movs	r3, #0
 800990e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009914:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	695b      	ldr	r3, [r3, #20]
 800991c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009920:	2b80      	cmp	r3, #128	; 0x80
 8009922:	bf0c      	ite	eq
 8009924:	2301      	moveq	r3, #1
 8009926:	2300      	movne	r3, #0
 8009928:	b2db      	uxtb	r3, r3
 800992a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009932:	b2db      	uxtb	r3, r3
 8009934:	2b21      	cmp	r3, #33	; 0x21
 8009936:	d108      	bne.n	800994a <UART_DMAError+0x46>
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d005      	beq.n	800994a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	2200      	movs	r2, #0
 8009942:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009944:	68b8      	ldr	r0, [r7, #8]
 8009946:	f000 f871 	bl	8009a2c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800994a:	68bb      	ldr	r3, [r7, #8]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	695b      	ldr	r3, [r3, #20]
 8009950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009954:	2b40      	cmp	r3, #64	; 0x40
 8009956:	bf0c      	ite	eq
 8009958:	2301      	moveq	r3, #1
 800995a:	2300      	movne	r3, #0
 800995c:	b2db      	uxtb	r3, r3
 800995e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009966:	b2db      	uxtb	r3, r3
 8009968:	2b22      	cmp	r3, #34	; 0x22
 800996a:	d108      	bne.n	800997e <UART_DMAError+0x7a>
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d005      	beq.n	800997e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	2200      	movs	r2, #0
 8009976:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009978:	68b8      	ldr	r0, [r7, #8]
 800997a:	f000 f86d 	bl	8009a58 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009982:	f043 0210 	orr.w	r2, r3, #16
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800998a:	68b8      	ldr	r0, [r7, #8]
 800998c:	f7fb fa14 	bl	8004db8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009990:	bf00      	nop
 8009992:	3710      	adds	r7, #16
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}

08009998 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	60f8      	str	r0, [r7, #12]
 80099a0:	60b9      	str	r1, [r7, #8]
 80099a2:	603b      	str	r3, [r7, #0]
 80099a4:	4613      	mov	r3, r2
 80099a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099a8:	e02c      	b.n	8009a04 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80099aa:	69bb      	ldr	r3, [r7, #24]
 80099ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099b0:	d028      	beq.n	8009a04 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80099b2:	69bb      	ldr	r3, [r7, #24]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d007      	beq.n	80099c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80099b8:	f7fc f938 	bl	8005c2c <HAL_GetTick>
 80099bc:	4602      	mov	r2, r0
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	1ad3      	subs	r3, r2, r3
 80099c2:	69ba      	ldr	r2, [r7, #24]
 80099c4:	429a      	cmp	r2, r3
 80099c6:	d21d      	bcs.n	8009a04 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	68da      	ldr	r2, [r3, #12]
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80099d6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	695a      	ldr	r2, [r3, #20]
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f022 0201 	bic.w	r2, r2, #1
 80099e6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2220      	movs	r2, #32
 80099ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	2220      	movs	r2, #32
 80099f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	2200      	movs	r2, #0
 80099fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8009a00:	2303      	movs	r3, #3
 8009a02:	e00f      	b.n	8009a24 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	681a      	ldr	r2, [r3, #0]
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	4013      	ands	r3, r2
 8009a0e:	68ba      	ldr	r2, [r7, #8]
 8009a10:	429a      	cmp	r2, r3
 8009a12:	bf0c      	ite	eq
 8009a14:	2301      	moveq	r3, #1
 8009a16:	2300      	movne	r3, #0
 8009a18:	b2db      	uxtb	r3, r3
 8009a1a:	461a      	mov	r2, r3
 8009a1c:	79fb      	ldrb	r3, [r7, #7]
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	d0c3      	beq.n	80099aa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009a22:	2300      	movs	r3, #0
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3710      	adds	r7, #16
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b083      	sub	sp, #12
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	68da      	ldr	r2, [r3, #12]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009a42:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2220      	movs	r2, #32
 8009a48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8009a4c:	bf00      	nop
 8009a4e:	370c      	adds	r7, #12
 8009a50:	46bd      	mov	sp, r7
 8009a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a56:	4770      	bx	lr

08009a58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b083      	sub	sp, #12
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	68da      	ldr	r2, [r3, #12]
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009a6e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	695a      	ldr	r2, [r3, #20]
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f022 0201 	bic.w	r2, r2, #1
 8009a7e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2220      	movs	r2, #32
 8009a84:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009a88:	bf00      	nop
 8009a8a:	370c      	adds	r7, #12
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a92:	4770      	bx	lr

08009a94 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b084      	sub	sp, #16
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aa0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009aae:	68f8      	ldr	r0, [r7, #12]
 8009ab0:	f7fb f982 	bl	8004db8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ab4:	bf00      	nop
 8009ab6:	3710      	adds	r7, #16
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	bd80      	pop	{r7, pc}

08009abc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b085      	sub	sp, #20
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009aca:	b2db      	uxtb	r3, r3
 8009acc:	2b21      	cmp	r3, #33	; 0x21
 8009ace:	d144      	bne.n	8009b5a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	689b      	ldr	r3, [r3, #8]
 8009ad4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ad8:	d11a      	bne.n	8009b10 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6a1b      	ldr	r3, [r3, #32]
 8009ade:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	881b      	ldrh	r3, [r3, #0]
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009aee:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	691b      	ldr	r3, [r3, #16]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d105      	bne.n	8009b04 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6a1b      	ldr	r3, [r3, #32]
 8009afc:	1c9a      	adds	r2, r3, #2
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	621a      	str	r2, [r3, #32]
 8009b02:	e00e      	b.n	8009b22 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6a1b      	ldr	r3, [r3, #32]
 8009b08:	1c5a      	adds	r2, r3, #1
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	621a      	str	r2, [r3, #32]
 8009b0e:	e008      	b.n	8009b22 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6a1b      	ldr	r3, [r3, #32]
 8009b14:	1c59      	adds	r1, r3, #1
 8009b16:	687a      	ldr	r2, [r7, #4]
 8009b18:	6211      	str	r1, [r2, #32]
 8009b1a:	781a      	ldrb	r2, [r3, #0]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009b26:	b29b      	uxth	r3, r3
 8009b28:	3b01      	subs	r3, #1
 8009b2a:	b29b      	uxth	r3, r3
 8009b2c:	687a      	ldr	r2, [r7, #4]
 8009b2e:	4619      	mov	r1, r3
 8009b30:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d10f      	bne.n	8009b56 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	68da      	ldr	r2, [r3, #12]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009b44:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	68da      	ldr	r2, [r3, #12]
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009b54:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009b56:	2300      	movs	r3, #0
 8009b58:	e000      	b.n	8009b5c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009b5a:	2302      	movs	r3, #2
  }
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	3714      	adds	r7, #20
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b082      	sub	sp, #8
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	68da      	ldr	r2, [r3, #12]
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b7e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2220      	movs	r2, #32
 8009b84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f7ff fe65 	bl	8009858 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009b8e:	2300      	movs	r3, #0
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3708      	adds	r7, #8
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}

08009b98 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b084      	sub	sp, #16
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009ba6:	b2db      	uxtb	r3, r3
 8009ba8:	2b22      	cmp	r3, #34	; 0x22
 8009baa:	d171      	bne.n	8009c90 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	689b      	ldr	r3, [r3, #8]
 8009bb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009bb4:	d123      	bne.n	8009bfe <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bba:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	691b      	ldr	r3, [r3, #16]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d10e      	bne.n	8009be2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	685b      	ldr	r3, [r3, #4]
 8009bca:	b29b      	uxth	r3, r3
 8009bcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bd0:	b29a      	uxth	r2, r3
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bda:	1c9a      	adds	r2, r3, #2
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	629a      	str	r2, [r3, #40]	; 0x28
 8009be0:	e029      	b.n	8009c36 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	685b      	ldr	r3, [r3, #4]
 8009be8:	b29b      	uxth	r3, r3
 8009bea:	b2db      	uxtb	r3, r3
 8009bec:	b29a      	uxth	r2, r3
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bf6:	1c5a      	adds	r2, r3, #1
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	629a      	str	r2, [r3, #40]	; 0x28
 8009bfc:	e01b      	b.n	8009c36 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	691b      	ldr	r3, [r3, #16]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d10a      	bne.n	8009c1c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	6858      	ldr	r0, [r3, #4]
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c10:	1c59      	adds	r1, r3, #1
 8009c12:	687a      	ldr	r2, [r7, #4]
 8009c14:	6291      	str	r1, [r2, #40]	; 0x28
 8009c16:	b2c2      	uxtb	r2, r0
 8009c18:	701a      	strb	r2, [r3, #0]
 8009c1a:	e00c      	b.n	8009c36 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	685b      	ldr	r3, [r3, #4]
 8009c22:	b2da      	uxtb	r2, r3
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c28:	1c58      	adds	r0, r3, #1
 8009c2a:	6879      	ldr	r1, [r7, #4]
 8009c2c:	6288      	str	r0, [r1, #40]	; 0x28
 8009c2e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009c32:	b2d2      	uxtb	r2, r2
 8009c34:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009c3a:	b29b      	uxth	r3, r3
 8009c3c:	3b01      	subs	r3, #1
 8009c3e:	b29b      	uxth	r3, r3
 8009c40:	687a      	ldr	r2, [r7, #4]
 8009c42:	4619      	mov	r1, r3
 8009c44:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d120      	bne.n	8009c8c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	68da      	ldr	r2, [r3, #12]
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f022 0220 	bic.w	r2, r2, #32
 8009c58:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	68da      	ldr	r2, [r3, #12]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009c68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	695a      	ldr	r2, [r3, #20]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f022 0201 	bic.w	r2, r2, #1
 8009c78:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2220      	movs	r2, #32
 8009c7e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f7fb f8a2 	bl	8004dcc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	e002      	b.n	8009c92 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	e000      	b.n	8009c92 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8009c90:	2302      	movs	r3, #2
  }
}
 8009c92:	4618      	mov	r0, r3
 8009c94:	3710      	adds	r7, #16
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}
	...

08009c9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ca0:	b085      	sub	sp, #20
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	691b      	ldr	r3, [r3, #16]
 8009cac:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	68da      	ldr	r2, [r3, #12]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	430a      	orrs	r2, r1
 8009cba:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	689a      	ldr	r2, [r3, #8]
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	691b      	ldr	r3, [r3, #16]
 8009cc4:	431a      	orrs	r2, r3
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	695b      	ldr	r3, [r3, #20]
 8009cca:	431a      	orrs	r2, r3
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	69db      	ldr	r3, [r3, #28]
 8009cd0:	4313      	orrs	r3, r2
 8009cd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	68db      	ldr	r3, [r3, #12]
 8009cda:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009cde:	f023 030c 	bic.w	r3, r3, #12
 8009ce2:	687a      	ldr	r2, [r7, #4]
 8009ce4:	6812      	ldr	r2, [r2, #0]
 8009ce6:	68f9      	ldr	r1, [r7, #12]
 8009ce8:	430b      	orrs	r3, r1
 8009cea:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	695b      	ldr	r3, [r3, #20]
 8009cf2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	699a      	ldr	r2, [r3, #24]
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	430a      	orrs	r2, r1
 8009d00:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	69db      	ldr	r3, [r3, #28]
 8009d06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009d0a:	f040 818b 	bne.w	800a024 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4ac1      	ldr	r2, [pc, #772]	; (800a018 <UART_SetConfig+0x37c>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d005      	beq.n	8009d24 <UART_SetConfig+0x88>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4abf      	ldr	r2, [pc, #764]	; (800a01c <UART_SetConfig+0x380>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	f040 80bd 	bne.w	8009e9e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009d24:	f7fd ff9e 	bl	8007c64 <HAL_RCC_GetPCLK2Freq>
 8009d28:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	461d      	mov	r5, r3
 8009d2e:	f04f 0600 	mov.w	r6, #0
 8009d32:	46a8      	mov	r8, r5
 8009d34:	46b1      	mov	r9, r6
 8009d36:	eb18 0308 	adds.w	r3, r8, r8
 8009d3a:	eb49 0409 	adc.w	r4, r9, r9
 8009d3e:	4698      	mov	r8, r3
 8009d40:	46a1      	mov	r9, r4
 8009d42:	eb18 0805 	adds.w	r8, r8, r5
 8009d46:	eb49 0906 	adc.w	r9, r9, r6
 8009d4a:	f04f 0100 	mov.w	r1, #0
 8009d4e:	f04f 0200 	mov.w	r2, #0
 8009d52:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009d56:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009d5a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009d5e:	4688      	mov	r8, r1
 8009d60:	4691      	mov	r9, r2
 8009d62:	eb18 0005 	adds.w	r0, r8, r5
 8009d66:	eb49 0106 	adc.w	r1, r9, r6
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	685b      	ldr	r3, [r3, #4]
 8009d6e:	461d      	mov	r5, r3
 8009d70:	f04f 0600 	mov.w	r6, #0
 8009d74:	196b      	adds	r3, r5, r5
 8009d76:	eb46 0406 	adc.w	r4, r6, r6
 8009d7a:	461a      	mov	r2, r3
 8009d7c:	4623      	mov	r3, r4
 8009d7e:	f7f6 ff9b 	bl	8000cb8 <__aeabi_uldivmod>
 8009d82:	4603      	mov	r3, r0
 8009d84:	460c      	mov	r4, r1
 8009d86:	461a      	mov	r2, r3
 8009d88:	4ba5      	ldr	r3, [pc, #660]	; (800a020 <UART_SetConfig+0x384>)
 8009d8a:	fba3 2302 	umull	r2, r3, r3, r2
 8009d8e:	095b      	lsrs	r3, r3, #5
 8009d90:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	461d      	mov	r5, r3
 8009d98:	f04f 0600 	mov.w	r6, #0
 8009d9c:	46a9      	mov	r9, r5
 8009d9e:	46b2      	mov	sl, r6
 8009da0:	eb19 0309 	adds.w	r3, r9, r9
 8009da4:	eb4a 040a 	adc.w	r4, sl, sl
 8009da8:	4699      	mov	r9, r3
 8009daa:	46a2      	mov	sl, r4
 8009dac:	eb19 0905 	adds.w	r9, r9, r5
 8009db0:	eb4a 0a06 	adc.w	sl, sl, r6
 8009db4:	f04f 0100 	mov.w	r1, #0
 8009db8:	f04f 0200 	mov.w	r2, #0
 8009dbc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009dc0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009dc4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009dc8:	4689      	mov	r9, r1
 8009dca:	4692      	mov	sl, r2
 8009dcc:	eb19 0005 	adds.w	r0, r9, r5
 8009dd0:	eb4a 0106 	adc.w	r1, sl, r6
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	685b      	ldr	r3, [r3, #4]
 8009dd8:	461d      	mov	r5, r3
 8009dda:	f04f 0600 	mov.w	r6, #0
 8009dde:	196b      	adds	r3, r5, r5
 8009de0:	eb46 0406 	adc.w	r4, r6, r6
 8009de4:	461a      	mov	r2, r3
 8009de6:	4623      	mov	r3, r4
 8009de8:	f7f6 ff66 	bl	8000cb8 <__aeabi_uldivmod>
 8009dec:	4603      	mov	r3, r0
 8009dee:	460c      	mov	r4, r1
 8009df0:	461a      	mov	r2, r3
 8009df2:	4b8b      	ldr	r3, [pc, #556]	; (800a020 <UART_SetConfig+0x384>)
 8009df4:	fba3 1302 	umull	r1, r3, r3, r2
 8009df8:	095b      	lsrs	r3, r3, #5
 8009dfa:	2164      	movs	r1, #100	; 0x64
 8009dfc:	fb01 f303 	mul.w	r3, r1, r3
 8009e00:	1ad3      	subs	r3, r2, r3
 8009e02:	00db      	lsls	r3, r3, #3
 8009e04:	3332      	adds	r3, #50	; 0x32
 8009e06:	4a86      	ldr	r2, [pc, #536]	; (800a020 <UART_SetConfig+0x384>)
 8009e08:	fba2 2303 	umull	r2, r3, r2, r3
 8009e0c:	095b      	lsrs	r3, r3, #5
 8009e0e:	005b      	lsls	r3, r3, #1
 8009e10:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009e14:	4498      	add	r8, r3
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	461d      	mov	r5, r3
 8009e1a:	f04f 0600 	mov.w	r6, #0
 8009e1e:	46a9      	mov	r9, r5
 8009e20:	46b2      	mov	sl, r6
 8009e22:	eb19 0309 	adds.w	r3, r9, r9
 8009e26:	eb4a 040a 	adc.w	r4, sl, sl
 8009e2a:	4699      	mov	r9, r3
 8009e2c:	46a2      	mov	sl, r4
 8009e2e:	eb19 0905 	adds.w	r9, r9, r5
 8009e32:	eb4a 0a06 	adc.w	sl, sl, r6
 8009e36:	f04f 0100 	mov.w	r1, #0
 8009e3a:	f04f 0200 	mov.w	r2, #0
 8009e3e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009e42:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009e46:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009e4a:	4689      	mov	r9, r1
 8009e4c:	4692      	mov	sl, r2
 8009e4e:	eb19 0005 	adds.w	r0, r9, r5
 8009e52:	eb4a 0106 	adc.w	r1, sl, r6
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	685b      	ldr	r3, [r3, #4]
 8009e5a:	461d      	mov	r5, r3
 8009e5c:	f04f 0600 	mov.w	r6, #0
 8009e60:	196b      	adds	r3, r5, r5
 8009e62:	eb46 0406 	adc.w	r4, r6, r6
 8009e66:	461a      	mov	r2, r3
 8009e68:	4623      	mov	r3, r4
 8009e6a:	f7f6 ff25 	bl	8000cb8 <__aeabi_uldivmod>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	460c      	mov	r4, r1
 8009e72:	461a      	mov	r2, r3
 8009e74:	4b6a      	ldr	r3, [pc, #424]	; (800a020 <UART_SetConfig+0x384>)
 8009e76:	fba3 1302 	umull	r1, r3, r3, r2
 8009e7a:	095b      	lsrs	r3, r3, #5
 8009e7c:	2164      	movs	r1, #100	; 0x64
 8009e7e:	fb01 f303 	mul.w	r3, r1, r3
 8009e82:	1ad3      	subs	r3, r2, r3
 8009e84:	00db      	lsls	r3, r3, #3
 8009e86:	3332      	adds	r3, #50	; 0x32
 8009e88:	4a65      	ldr	r2, [pc, #404]	; (800a020 <UART_SetConfig+0x384>)
 8009e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8009e8e:	095b      	lsrs	r3, r3, #5
 8009e90:	f003 0207 	and.w	r2, r3, #7
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	4442      	add	r2, r8
 8009e9a:	609a      	str	r2, [r3, #8]
 8009e9c:	e26f      	b.n	800a37e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009e9e:	f7fd fecd 	bl	8007c3c <HAL_RCC_GetPCLK1Freq>
 8009ea2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	461d      	mov	r5, r3
 8009ea8:	f04f 0600 	mov.w	r6, #0
 8009eac:	46a8      	mov	r8, r5
 8009eae:	46b1      	mov	r9, r6
 8009eb0:	eb18 0308 	adds.w	r3, r8, r8
 8009eb4:	eb49 0409 	adc.w	r4, r9, r9
 8009eb8:	4698      	mov	r8, r3
 8009eba:	46a1      	mov	r9, r4
 8009ebc:	eb18 0805 	adds.w	r8, r8, r5
 8009ec0:	eb49 0906 	adc.w	r9, r9, r6
 8009ec4:	f04f 0100 	mov.w	r1, #0
 8009ec8:	f04f 0200 	mov.w	r2, #0
 8009ecc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009ed0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009ed4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009ed8:	4688      	mov	r8, r1
 8009eda:	4691      	mov	r9, r2
 8009edc:	eb18 0005 	adds.w	r0, r8, r5
 8009ee0:	eb49 0106 	adc.w	r1, r9, r6
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	685b      	ldr	r3, [r3, #4]
 8009ee8:	461d      	mov	r5, r3
 8009eea:	f04f 0600 	mov.w	r6, #0
 8009eee:	196b      	adds	r3, r5, r5
 8009ef0:	eb46 0406 	adc.w	r4, r6, r6
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	4623      	mov	r3, r4
 8009ef8:	f7f6 fede 	bl	8000cb8 <__aeabi_uldivmod>
 8009efc:	4603      	mov	r3, r0
 8009efe:	460c      	mov	r4, r1
 8009f00:	461a      	mov	r2, r3
 8009f02:	4b47      	ldr	r3, [pc, #284]	; (800a020 <UART_SetConfig+0x384>)
 8009f04:	fba3 2302 	umull	r2, r3, r3, r2
 8009f08:	095b      	lsrs	r3, r3, #5
 8009f0a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	461d      	mov	r5, r3
 8009f12:	f04f 0600 	mov.w	r6, #0
 8009f16:	46a9      	mov	r9, r5
 8009f18:	46b2      	mov	sl, r6
 8009f1a:	eb19 0309 	adds.w	r3, r9, r9
 8009f1e:	eb4a 040a 	adc.w	r4, sl, sl
 8009f22:	4699      	mov	r9, r3
 8009f24:	46a2      	mov	sl, r4
 8009f26:	eb19 0905 	adds.w	r9, r9, r5
 8009f2a:	eb4a 0a06 	adc.w	sl, sl, r6
 8009f2e:	f04f 0100 	mov.w	r1, #0
 8009f32:	f04f 0200 	mov.w	r2, #0
 8009f36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009f3a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009f3e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009f42:	4689      	mov	r9, r1
 8009f44:	4692      	mov	sl, r2
 8009f46:	eb19 0005 	adds.w	r0, r9, r5
 8009f4a:	eb4a 0106 	adc.w	r1, sl, r6
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	685b      	ldr	r3, [r3, #4]
 8009f52:	461d      	mov	r5, r3
 8009f54:	f04f 0600 	mov.w	r6, #0
 8009f58:	196b      	adds	r3, r5, r5
 8009f5a:	eb46 0406 	adc.w	r4, r6, r6
 8009f5e:	461a      	mov	r2, r3
 8009f60:	4623      	mov	r3, r4
 8009f62:	f7f6 fea9 	bl	8000cb8 <__aeabi_uldivmod>
 8009f66:	4603      	mov	r3, r0
 8009f68:	460c      	mov	r4, r1
 8009f6a:	461a      	mov	r2, r3
 8009f6c:	4b2c      	ldr	r3, [pc, #176]	; (800a020 <UART_SetConfig+0x384>)
 8009f6e:	fba3 1302 	umull	r1, r3, r3, r2
 8009f72:	095b      	lsrs	r3, r3, #5
 8009f74:	2164      	movs	r1, #100	; 0x64
 8009f76:	fb01 f303 	mul.w	r3, r1, r3
 8009f7a:	1ad3      	subs	r3, r2, r3
 8009f7c:	00db      	lsls	r3, r3, #3
 8009f7e:	3332      	adds	r3, #50	; 0x32
 8009f80:	4a27      	ldr	r2, [pc, #156]	; (800a020 <UART_SetConfig+0x384>)
 8009f82:	fba2 2303 	umull	r2, r3, r2, r3
 8009f86:	095b      	lsrs	r3, r3, #5
 8009f88:	005b      	lsls	r3, r3, #1
 8009f8a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009f8e:	4498      	add	r8, r3
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	461d      	mov	r5, r3
 8009f94:	f04f 0600 	mov.w	r6, #0
 8009f98:	46a9      	mov	r9, r5
 8009f9a:	46b2      	mov	sl, r6
 8009f9c:	eb19 0309 	adds.w	r3, r9, r9
 8009fa0:	eb4a 040a 	adc.w	r4, sl, sl
 8009fa4:	4699      	mov	r9, r3
 8009fa6:	46a2      	mov	sl, r4
 8009fa8:	eb19 0905 	adds.w	r9, r9, r5
 8009fac:	eb4a 0a06 	adc.w	sl, sl, r6
 8009fb0:	f04f 0100 	mov.w	r1, #0
 8009fb4:	f04f 0200 	mov.w	r2, #0
 8009fb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009fbc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009fc0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009fc4:	4689      	mov	r9, r1
 8009fc6:	4692      	mov	sl, r2
 8009fc8:	eb19 0005 	adds.w	r0, r9, r5
 8009fcc:	eb4a 0106 	adc.w	r1, sl, r6
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	685b      	ldr	r3, [r3, #4]
 8009fd4:	461d      	mov	r5, r3
 8009fd6:	f04f 0600 	mov.w	r6, #0
 8009fda:	196b      	adds	r3, r5, r5
 8009fdc:	eb46 0406 	adc.w	r4, r6, r6
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	4623      	mov	r3, r4
 8009fe4:	f7f6 fe68 	bl	8000cb8 <__aeabi_uldivmod>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	460c      	mov	r4, r1
 8009fec:	461a      	mov	r2, r3
 8009fee:	4b0c      	ldr	r3, [pc, #48]	; (800a020 <UART_SetConfig+0x384>)
 8009ff0:	fba3 1302 	umull	r1, r3, r3, r2
 8009ff4:	095b      	lsrs	r3, r3, #5
 8009ff6:	2164      	movs	r1, #100	; 0x64
 8009ff8:	fb01 f303 	mul.w	r3, r1, r3
 8009ffc:	1ad3      	subs	r3, r2, r3
 8009ffe:	00db      	lsls	r3, r3, #3
 800a000:	3332      	adds	r3, #50	; 0x32
 800a002:	4a07      	ldr	r2, [pc, #28]	; (800a020 <UART_SetConfig+0x384>)
 800a004:	fba2 2303 	umull	r2, r3, r2, r3
 800a008:	095b      	lsrs	r3, r3, #5
 800a00a:	f003 0207 	and.w	r2, r3, #7
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4442      	add	r2, r8
 800a014:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800a016:	e1b2      	b.n	800a37e <UART_SetConfig+0x6e2>
 800a018:	40011000 	.word	0x40011000
 800a01c:	40011400 	.word	0x40011400
 800a020:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	4ad7      	ldr	r2, [pc, #860]	; (800a388 <UART_SetConfig+0x6ec>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d005      	beq.n	800a03a <UART_SetConfig+0x39e>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	4ad6      	ldr	r2, [pc, #856]	; (800a38c <UART_SetConfig+0x6f0>)
 800a034:	4293      	cmp	r3, r2
 800a036:	f040 80d1 	bne.w	800a1dc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800a03a:	f7fd fe13 	bl	8007c64 <HAL_RCC_GetPCLK2Freq>
 800a03e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	469a      	mov	sl, r3
 800a044:	f04f 0b00 	mov.w	fp, #0
 800a048:	46d0      	mov	r8, sl
 800a04a:	46d9      	mov	r9, fp
 800a04c:	eb18 0308 	adds.w	r3, r8, r8
 800a050:	eb49 0409 	adc.w	r4, r9, r9
 800a054:	4698      	mov	r8, r3
 800a056:	46a1      	mov	r9, r4
 800a058:	eb18 080a 	adds.w	r8, r8, sl
 800a05c:	eb49 090b 	adc.w	r9, r9, fp
 800a060:	f04f 0100 	mov.w	r1, #0
 800a064:	f04f 0200 	mov.w	r2, #0
 800a068:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a06c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a070:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a074:	4688      	mov	r8, r1
 800a076:	4691      	mov	r9, r2
 800a078:	eb1a 0508 	adds.w	r5, sl, r8
 800a07c:	eb4b 0609 	adc.w	r6, fp, r9
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	4619      	mov	r1, r3
 800a086:	f04f 0200 	mov.w	r2, #0
 800a08a:	f04f 0300 	mov.w	r3, #0
 800a08e:	f04f 0400 	mov.w	r4, #0
 800a092:	0094      	lsls	r4, r2, #2
 800a094:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a098:	008b      	lsls	r3, r1, #2
 800a09a:	461a      	mov	r2, r3
 800a09c:	4623      	mov	r3, r4
 800a09e:	4628      	mov	r0, r5
 800a0a0:	4631      	mov	r1, r6
 800a0a2:	f7f6 fe09 	bl	8000cb8 <__aeabi_uldivmod>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	460c      	mov	r4, r1
 800a0aa:	461a      	mov	r2, r3
 800a0ac:	4bb8      	ldr	r3, [pc, #736]	; (800a390 <UART_SetConfig+0x6f4>)
 800a0ae:	fba3 2302 	umull	r2, r3, r3, r2
 800a0b2:	095b      	lsrs	r3, r3, #5
 800a0b4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	469b      	mov	fp, r3
 800a0bc:	f04f 0c00 	mov.w	ip, #0
 800a0c0:	46d9      	mov	r9, fp
 800a0c2:	46e2      	mov	sl, ip
 800a0c4:	eb19 0309 	adds.w	r3, r9, r9
 800a0c8:	eb4a 040a 	adc.w	r4, sl, sl
 800a0cc:	4699      	mov	r9, r3
 800a0ce:	46a2      	mov	sl, r4
 800a0d0:	eb19 090b 	adds.w	r9, r9, fp
 800a0d4:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a0d8:	f04f 0100 	mov.w	r1, #0
 800a0dc:	f04f 0200 	mov.w	r2, #0
 800a0e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a0e4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a0e8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a0ec:	4689      	mov	r9, r1
 800a0ee:	4692      	mov	sl, r2
 800a0f0:	eb1b 0509 	adds.w	r5, fp, r9
 800a0f4:	eb4c 060a 	adc.w	r6, ip, sl
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	685b      	ldr	r3, [r3, #4]
 800a0fc:	4619      	mov	r1, r3
 800a0fe:	f04f 0200 	mov.w	r2, #0
 800a102:	f04f 0300 	mov.w	r3, #0
 800a106:	f04f 0400 	mov.w	r4, #0
 800a10a:	0094      	lsls	r4, r2, #2
 800a10c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a110:	008b      	lsls	r3, r1, #2
 800a112:	461a      	mov	r2, r3
 800a114:	4623      	mov	r3, r4
 800a116:	4628      	mov	r0, r5
 800a118:	4631      	mov	r1, r6
 800a11a:	f7f6 fdcd 	bl	8000cb8 <__aeabi_uldivmod>
 800a11e:	4603      	mov	r3, r0
 800a120:	460c      	mov	r4, r1
 800a122:	461a      	mov	r2, r3
 800a124:	4b9a      	ldr	r3, [pc, #616]	; (800a390 <UART_SetConfig+0x6f4>)
 800a126:	fba3 1302 	umull	r1, r3, r3, r2
 800a12a:	095b      	lsrs	r3, r3, #5
 800a12c:	2164      	movs	r1, #100	; 0x64
 800a12e:	fb01 f303 	mul.w	r3, r1, r3
 800a132:	1ad3      	subs	r3, r2, r3
 800a134:	011b      	lsls	r3, r3, #4
 800a136:	3332      	adds	r3, #50	; 0x32
 800a138:	4a95      	ldr	r2, [pc, #596]	; (800a390 <UART_SetConfig+0x6f4>)
 800a13a:	fba2 2303 	umull	r2, r3, r2, r3
 800a13e:	095b      	lsrs	r3, r3, #5
 800a140:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a144:	4498      	add	r8, r3
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	469b      	mov	fp, r3
 800a14a:	f04f 0c00 	mov.w	ip, #0
 800a14e:	46d9      	mov	r9, fp
 800a150:	46e2      	mov	sl, ip
 800a152:	eb19 0309 	adds.w	r3, r9, r9
 800a156:	eb4a 040a 	adc.w	r4, sl, sl
 800a15a:	4699      	mov	r9, r3
 800a15c:	46a2      	mov	sl, r4
 800a15e:	eb19 090b 	adds.w	r9, r9, fp
 800a162:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a166:	f04f 0100 	mov.w	r1, #0
 800a16a:	f04f 0200 	mov.w	r2, #0
 800a16e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a172:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a176:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a17a:	4689      	mov	r9, r1
 800a17c:	4692      	mov	sl, r2
 800a17e:	eb1b 0509 	adds.w	r5, fp, r9
 800a182:	eb4c 060a 	adc.w	r6, ip, sl
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	4619      	mov	r1, r3
 800a18c:	f04f 0200 	mov.w	r2, #0
 800a190:	f04f 0300 	mov.w	r3, #0
 800a194:	f04f 0400 	mov.w	r4, #0
 800a198:	0094      	lsls	r4, r2, #2
 800a19a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a19e:	008b      	lsls	r3, r1, #2
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	4623      	mov	r3, r4
 800a1a4:	4628      	mov	r0, r5
 800a1a6:	4631      	mov	r1, r6
 800a1a8:	f7f6 fd86 	bl	8000cb8 <__aeabi_uldivmod>
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	460c      	mov	r4, r1
 800a1b0:	461a      	mov	r2, r3
 800a1b2:	4b77      	ldr	r3, [pc, #476]	; (800a390 <UART_SetConfig+0x6f4>)
 800a1b4:	fba3 1302 	umull	r1, r3, r3, r2
 800a1b8:	095b      	lsrs	r3, r3, #5
 800a1ba:	2164      	movs	r1, #100	; 0x64
 800a1bc:	fb01 f303 	mul.w	r3, r1, r3
 800a1c0:	1ad3      	subs	r3, r2, r3
 800a1c2:	011b      	lsls	r3, r3, #4
 800a1c4:	3332      	adds	r3, #50	; 0x32
 800a1c6:	4a72      	ldr	r2, [pc, #456]	; (800a390 <UART_SetConfig+0x6f4>)
 800a1c8:	fba2 2303 	umull	r2, r3, r2, r3
 800a1cc:	095b      	lsrs	r3, r3, #5
 800a1ce:	f003 020f 	and.w	r2, r3, #15
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4442      	add	r2, r8
 800a1d8:	609a      	str	r2, [r3, #8]
 800a1da:	e0d0      	b.n	800a37e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800a1dc:	f7fd fd2e 	bl	8007c3c <HAL_RCC_GetPCLK1Freq>
 800a1e0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	469a      	mov	sl, r3
 800a1e6:	f04f 0b00 	mov.w	fp, #0
 800a1ea:	46d0      	mov	r8, sl
 800a1ec:	46d9      	mov	r9, fp
 800a1ee:	eb18 0308 	adds.w	r3, r8, r8
 800a1f2:	eb49 0409 	adc.w	r4, r9, r9
 800a1f6:	4698      	mov	r8, r3
 800a1f8:	46a1      	mov	r9, r4
 800a1fa:	eb18 080a 	adds.w	r8, r8, sl
 800a1fe:	eb49 090b 	adc.w	r9, r9, fp
 800a202:	f04f 0100 	mov.w	r1, #0
 800a206:	f04f 0200 	mov.w	r2, #0
 800a20a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a20e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a212:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a216:	4688      	mov	r8, r1
 800a218:	4691      	mov	r9, r2
 800a21a:	eb1a 0508 	adds.w	r5, sl, r8
 800a21e:	eb4b 0609 	adc.w	r6, fp, r9
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	685b      	ldr	r3, [r3, #4]
 800a226:	4619      	mov	r1, r3
 800a228:	f04f 0200 	mov.w	r2, #0
 800a22c:	f04f 0300 	mov.w	r3, #0
 800a230:	f04f 0400 	mov.w	r4, #0
 800a234:	0094      	lsls	r4, r2, #2
 800a236:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a23a:	008b      	lsls	r3, r1, #2
 800a23c:	461a      	mov	r2, r3
 800a23e:	4623      	mov	r3, r4
 800a240:	4628      	mov	r0, r5
 800a242:	4631      	mov	r1, r6
 800a244:	f7f6 fd38 	bl	8000cb8 <__aeabi_uldivmod>
 800a248:	4603      	mov	r3, r0
 800a24a:	460c      	mov	r4, r1
 800a24c:	461a      	mov	r2, r3
 800a24e:	4b50      	ldr	r3, [pc, #320]	; (800a390 <UART_SetConfig+0x6f4>)
 800a250:	fba3 2302 	umull	r2, r3, r3, r2
 800a254:	095b      	lsrs	r3, r3, #5
 800a256:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	469b      	mov	fp, r3
 800a25e:	f04f 0c00 	mov.w	ip, #0
 800a262:	46d9      	mov	r9, fp
 800a264:	46e2      	mov	sl, ip
 800a266:	eb19 0309 	adds.w	r3, r9, r9
 800a26a:	eb4a 040a 	adc.w	r4, sl, sl
 800a26e:	4699      	mov	r9, r3
 800a270:	46a2      	mov	sl, r4
 800a272:	eb19 090b 	adds.w	r9, r9, fp
 800a276:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a27a:	f04f 0100 	mov.w	r1, #0
 800a27e:	f04f 0200 	mov.w	r2, #0
 800a282:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a286:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a28a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a28e:	4689      	mov	r9, r1
 800a290:	4692      	mov	sl, r2
 800a292:	eb1b 0509 	adds.w	r5, fp, r9
 800a296:	eb4c 060a 	adc.w	r6, ip, sl
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	685b      	ldr	r3, [r3, #4]
 800a29e:	4619      	mov	r1, r3
 800a2a0:	f04f 0200 	mov.w	r2, #0
 800a2a4:	f04f 0300 	mov.w	r3, #0
 800a2a8:	f04f 0400 	mov.w	r4, #0
 800a2ac:	0094      	lsls	r4, r2, #2
 800a2ae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a2b2:	008b      	lsls	r3, r1, #2
 800a2b4:	461a      	mov	r2, r3
 800a2b6:	4623      	mov	r3, r4
 800a2b8:	4628      	mov	r0, r5
 800a2ba:	4631      	mov	r1, r6
 800a2bc:	f7f6 fcfc 	bl	8000cb8 <__aeabi_uldivmod>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	460c      	mov	r4, r1
 800a2c4:	461a      	mov	r2, r3
 800a2c6:	4b32      	ldr	r3, [pc, #200]	; (800a390 <UART_SetConfig+0x6f4>)
 800a2c8:	fba3 1302 	umull	r1, r3, r3, r2
 800a2cc:	095b      	lsrs	r3, r3, #5
 800a2ce:	2164      	movs	r1, #100	; 0x64
 800a2d0:	fb01 f303 	mul.w	r3, r1, r3
 800a2d4:	1ad3      	subs	r3, r2, r3
 800a2d6:	011b      	lsls	r3, r3, #4
 800a2d8:	3332      	adds	r3, #50	; 0x32
 800a2da:	4a2d      	ldr	r2, [pc, #180]	; (800a390 <UART_SetConfig+0x6f4>)
 800a2dc:	fba2 2303 	umull	r2, r3, r2, r3
 800a2e0:	095b      	lsrs	r3, r3, #5
 800a2e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a2e6:	4498      	add	r8, r3
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	469b      	mov	fp, r3
 800a2ec:	f04f 0c00 	mov.w	ip, #0
 800a2f0:	46d9      	mov	r9, fp
 800a2f2:	46e2      	mov	sl, ip
 800a2f4:	eb19 0309 	adds.w	r3, r9, r9
 800a2f8:	eb4a 040a 	adc.w	r4, sl, sl
 800a2fc:	4699      	mov	r9, r3
 800a2fe:	46a2      	mov	sl, r4
 800a300:	eb19 090b 	adds.w	r9, r9, fp
 800a304:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a308:	f04f 0100 	mov.w	r1, #0
 800a30c:	f04f 0200 	mov.w	r2, #0
 800a310:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a314:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a318:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a31c:	4689      	mov	r9, r1
 800a31e:	4692      	mov	sl, r2
 800a320:	eb1b 0509 	adds.w	r5, fp, r9
 800a324:	eb4c 060a 	adc.w	r6, ip, sl
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	685b      	ldr	r3, [r3, #4]
 800a32c:	4619      	mov	r1, r3
 800a32e:	f04f 0200 	mov.w	r2, #0
 800a332:	f04f 0300 	mov.w	r3, #0
 800a336:	f04f 0400 	mov.w	r4, #0
 800a33a:	0094      	lsls	r4, r2, #2
 800a33c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a340:	008b      	lsls	r3, r1, #2
 800a342:	461a      	mov	r2, r3
 800a344:	4623      	mov	r3, r4
 800a346:	4628      	mov	r0, r5
 800a348:	4631      	mov	r1, r6
 800a34a:	f7f6 fcb5 	bl	8000cb8 <__aeabi_uldivmod>
 800a34e:	4603      	mov	r3, r0
 800a350:	460c      	mov	r4, r1
 800a352:	461a      	mov	r2, r3
 800a354:	4b0e      	ldr	r3, [pc, #56]	; (800a390 <UART_SetConfig+0x6f4>)
 800a356:	fba3 1302 	umull	r1, r3, r3, r2
 800a35a:	095b      	lsrs	r3, r3, #5
 800a35c:	2164      	movs	r1, #100	; 0x64
 800a35e:	fb01 f303 	mul.w	r3, r1, r3
 800a362:	1ad3      	subs	r3, r2, r3
 800a364:	011b      	lsls	r3, r3, #4
 800a366:	3332      	adds	r3, #50	; 0x32
 800a368:	4a09      	ldr	r2, [pc, #36]	; (800a390 <UART_SetConfig+0x6f4>)
 800a36a:	fba2 2303 	umull	r2, r3, r2, r3
 800a36e:	095b      	lsrs	r3, r3, #5
 800a370:	f003 020f 	and.w	r2, r3, #15
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4442      	add	r2, r8
 800a37a:	609a      	str	r2, [r3, #8]
}
 800a37c:	e7ff      	b.n	800a37e <UART_SetConfig+0x6e2>
 800a37e:	bf00      	nop
 800a380:	3714      	adds	r7, #20
 800a382:	46bd      	mov	sp, r7
 800a384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a388:	40011000 	.word	0x40011000
 800a38c:	40011400 	.word	0x40011400
 800a390:	51eb851f 	.word	0x51eb851f

0800a394 <main>:




int main(void)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	af00      	add	r7, sp, #0
  hwInit();
 800a398:	f7fb fbc6 	bl	8005b28 <hwInit>
  apInit();
 800a39c:	f7f6 fe0c 	bl	8000fb8 <apInit>

  apMain();
 800a3a0:	f7f6 fe13 	bl	8000fca <apMain>

  return 0;
 800a3a4:	2300      	movs	r3, #0
}
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	bd80      	pop	{r7, pc}
	...

0800a3ac <__errno>:
 800a3ac:	4b01      	ldr	r3, [pc, #4]	; (800a3b4 <__errno+0x8>)
 800a3ae:	6818      	ldr	r0, [r3, #0]
 800a3b0:	4770      	bx	lr
 800a3b2:	bf00      	nop
 800a3b4:	20000060 	.word	0x20000060

0800a3b8 <__libc_init_array>:
 800a3b8:	b570      	push	{r4, r5, r6, lr}
 800a3ba:	4e0d      	ldr	r6, [pc, #52]	; (800a3f0 <__libc_init_array+0x38>)
 800a3bc:	4c0d      	ldr	r4, [pc, #52]	; (800a3f4 <__libc_init_array+0x3c>)
 800a3be:	1ba4      	subs	r4, r4, r6
 800a3c0:	10a4      	asrs	r4, r4, #2
 800a3c2:	2500      	movs	r5, #0
 800a3c4:	42a5      	cmp	r5, r4
 800a3c6:	d109      	bne.n	800a3dc <__libc_init_array+0x24>
 800a3c8:	4e0b      	ldr	r6, [pc, #44]	; (800a3f8 <__libc_init_array+0x40>)
 800a3ca:	4c0c      	ldr	r4, [pc, #48]	; (800a3fc <__libc_init_array+0x44>)
 800a3cc:	f002 fae4 	bl	800c998 <_init>
 800a3d0:	1ba4      	subs	r4, r4, r6
 800a3d2:	10a4      	asrs	r4, r4, #2
 800a3d4:	2500      	movs	r5, #0
 800a3d6:	42a5      	cmp	r5, r4
 800a3d8:	d105      	bne.n	800a3e6 <__libc_init_array+0x2e>
 800a3da:	bd70      	pop	{r4, r5, r6, pc}
 800a3dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a3e0:	4798      	blx	r3
 800a3e2:	3501      	adds	r5, #1
 800a3e4:	e7ee      	b.n	800a3c4 <__libc_init_array+0xc>
 800a3e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a3ea:	4798      	blx	r3
 800a3ec:	3501      	adds	r5, #1
 800a3ee:	e7f2      	b.n	800a3d6 <__libc_init_array+0x1e>
 800a3f0:	08019000 	.word	0x08019000
 800a3f4:	08019000 	.word	0x08019000
 800a3f8:	08019000 	.word	0x08019000
 800a3fc:	08019004 	.word	0x08019004

0800a400 <memcpy>:
 800a400:	b510      	push	{r4, lr}
 800a402:	1e43      	subs	r3, r0, #1
 800a404:	440a      	add	r2, r1
 800a406:	4291      	cmp	r1, r2
 800a408:	d100      	bne.n	800a40c <memcpy+0xc>
 800a40a:	bd10      	pop	{r4, pc}
 800a40c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a410:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a414:	e7f7      	b.n	800a406 <memcpy+0x6>

0800a416 <memset>:
 800a416:	4402      	add	r2, r0
 800a418:	4603      	mov	r3, r0
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d100      	bne.n	800a420 <memset+0xa>
 800a41e:	4770      	bx	lr
 800a420:	f803 1b01 	strb.w	r1, [r3], #1
 800a424:	e7f9      	b.n	800a41a <memset+0x4>

0800a426 <strcpy>:
 800a426:	4603      	mov	r3, r0
 800a428:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a42c:	f803 2b01 	strb.w	r2, [r3], #1
 800a430:	2a00      	cmp	r2, #0
 800a432:	d1f9      	bne.n	800a428 <strcpy+0x2>
 800a434:	4770      	bx	lr

0800a436 <sulp>:
 800a436:	b570      	push	{r4, r5, r6, lr}
 800a438:	4604      	mov	r4, r0
 800a43a:	460d      	mov	r5, r1
 800a43c:	ec45 4b10 	vmov	d0, r4, r5
 800a440:	4616      	mov	r6, r2
 800a442:	f001 fd5d 	bl	800bf00 <__ulp>
 800a446:	ec51 0b10 	vmov	r0, r1, d0
 800a44a:	b17e      	cbz	r6, 800a46c <sulp+0x36>
 800a44c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a450:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a454:	2b00      	cmp	r3, #0
 800a456:	dd09      	ble.n	800a46c <sulp+0x36>
 800a458:	051b      	lsls	r3, r3, #20
 800a45a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a45e:	2400      	movs	r4, #0
 800a460:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a464:	4622      	mov	r2, r4
 800a466:	462b      	mov	r3, r5
 800a468:	f7f6 f8de 	bl	8000628 <__aeabi_dmul>
 800a46c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a470 <_strtod_l>:
 800a470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a474:	461f      	mov	r7, r3
 800a476:	b0a1      	sub	sp, #132	; 0x84
 800a478:	2300      	movs	r3, #0
 800a47a:	4681      	mov	r9, r0
 800a47c:	4638      	mov	r0, r7
 800a47e:	460e      	mov	r6, r1
 800a480:	9217      	str	r2, [sp, #92]	; 0x5c
 800a482:	931c      	str	r3, [sp, #112]	; 0x70
 800a484:	f001 fa5d 	bl	800b942 <__localeconv_l>
 800a488:	4680      	mov	r8, r0
 800a48a:	6800      	ldr	r0, [r0, #0]
 800a48c:	f7f5 feb2 	bl	80001f4 <strlen>
 800a490:	f04f 0a00 	mov.w	sl, #0
 800a494:	4604      	mov	r4, r0
 800a496:	f04f 0b00 	mov.w	fp, #0
 800a49a:	961b      	str	r6, [sp, #108]	; 0x6c
 800a49c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a49e:	781a      	ldrb	r2, [r3, #0]
 800a4a0:	2a0d      	cmp	r2, #13
 800a4a2:	d832      	bhi.n	800a50a <_strtod_l+0x9a>
 800a4a4:	2a09      	cmp	r2, #9
 800a4a6:	d236      	bcs.n	800a516 <_strtod_l+0xa6>
 800a4a8:	2a00      	cmp	r2, #0
 800a4aa:	d03e      	beq.n	800a52a <_strtod_l+0xba>
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	930d      	str	r3, [sp, #52]	; 0x34
 800a4b0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800a4b2:	782b      	ldrb	r3, [r5, #0]
 800a4b4:	2b30      	cmp	r3, #48	; 0x30
 800a4b6:	f040 80ac 	bne.w	800a612 <_strtod_l+0x1a2>
 800a4ba:	786b      	ldrb	r3, [r5, #1]
 800a4bc:	2b58      	cmp	r3, #88	; 0x58
 800a4be:	d001      	beq.n	800a4c4 <_strtod_l+0x54>
 800a4c0:	2b78      	cmp	r3, #120	; 0x78
 800a4c2:	d167      	bne.n	800a594 <_strtod_l+0x124>
 800a4c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4c6:	9301      	str	r3, [sp, #4]
 800a4c8:	ab1c      	add	r3, sp, #112	; 0x70
 800a4ca:	9300      	str	r3, [sp, #0]
 800a4cc:	9702      	str	r7, [sp, #8]
 800a4ce:	ab1d      	add	r3, sp, #116	; 0x74
 800a4d0:	4a88      	ldr	r2, [pc, #544]	; (800a6f4 <_strtod_l+0x284>)
 800a4d2:	a91b      	add	r1, sp, #108	; 0x6c
 800a4d4:	4648      	mov	r0, r9
 800a4d6:	f000 ff5a 	bl	800b38e <__gethex>
 800a4da:	f010 0407 	ands.w	r4, r0, #7
 800a4de:	4606      	mov	r6, r0
 800a4e0:	d005      	beq.n	800a4ee <_strtod_l+0x7e>
 800a4e2:	2c06      	cmp	r4, #6
 800a4e4:	d12b      	bne.n	800a53e <_strtod_l+0xce>
 800a4e6:	3501      	adds	r5, #1
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	951b      	str	r5, [sp, #108]	; 0x6c
 800a4ec:	930d      	str	r3, [sp, #52]	; 0x34
 800a4ee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	f040 859a 	bne.w	800b02a <_strtod_l+0xbba>
 800a4f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4f8:	b1e3      	cbz	r3, 800a534 <_strtod_l+0xc4>
 800a4fa:	4652      	mov	r2, sl
 800a4fc:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a500:	ec43 2b10 	vmov	d0, r2, r3
 800a504:	b021      	add	sp, #132	; 0x84
 800a506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a50a:	2a2b      	cmp	r2, #43	; 0x2b
 800a50c:	d015      	beq.n	800a53a <_strtod_l+0xca>
 800a50e:	2a2d      	cmp	r2, #45	; 0x2d
 800a510:	d004      	beq.n	800a51c <_strtod_l+0xac>
 800a512:	2a20      	cmp	r2, #32
 800a514:	d1ca      	bne.n	800a4ac <_strtod_l+0x3c>
 800a516:	3301      	adds	r3, #1
 800a518:	931b      	str	r3, [sp, #108]	; 0x6c
 800a51a:	e7bf      	b.n	800a49c <_strtod_l+0x2c>
 800a51c:	2201      	movs	r2, #1
 800a51e:	920d      	str	r2, [sp, #52]	; 0x34
 800a520:	1c5a      	adds	r2, r3, #1
 800a522:	921b      	str	r2, [sp, #108]	; 0x6c
 800a524:	785b      	ldrb	r3, [r3, #1]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d1c2      	bne.n	800a4b0 <_strtod_l+0x40>
 800a52a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a52c:	961b      	str	r6, [sp, #108]	; 0x6c
 800a52e:	2b00      	cmp	r3, #0
 800a530:	f040 8579 	bne.w	800b026 <_strtod_l+0xbb6>
 800a534:	4652      	mov	r2, sl
 800a536:	465b      	mov	r3, fp
 800a538:	e7e2      	b.n	800a500 <_strtod_l+0x90>
 800a53a:	2200      	movs	r2, #0
 800a53c:	e7ef      	b.n	800a51e <_strtod_l+0xae>
 800a53e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a540:	b13a      	cbz	r2, 800a552 <_strtod_l+0xe2>
 800a542:	2135      	movs	r1, #53	; 0x35
 800a544:	a81e      	add	r0, sp, #120	; 0x78
 800a546:	f001 fdd3 	bl	800c0f0 <__copybits>
 800a54a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a54c:	4648      	mov	r0, r9
 800a54e:	f001 fa40 	bl	800b9d2 <_Bfree>
 800a552:	3c01      	subs	r4, #1
 800a554:	2c04      	cmp	r4, #4
 800a556:	d806      	bhi.n	800a566 <_strtod_l+0xf6>
 800a558:	e8df f004 	tbb	[pc, r4]
 800a55c:	1714030a 	.word	0x1714030a
 800a560:	0a          	.byte	0x0a
 800a561:	00          	.byte	0x00
 800a562:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800a566:	0730      	lsls	r0, r6, #28
 800a568:	d5c1      	bpl.n	800a4ee <_strtod_l+0x7e>
 800a56a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a56e:	e7be      	b.n	800a4ee <_strtod_l+0x7e>
 800a570:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800a574:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a576:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a57a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a57e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a582:	e7f0      	b.n	800a566 <_strtod_l+0xf6>
 800a584:	f8df b170 	ldr.w	fp, [pc, #368]	; 800a6f8 <_strtod_l+0x288>
 800a588:	e7ed      	b.n	800a566 <_strtod_l+0xf6>
 800a58a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a58e:	f04f 3aff 	mov.w	sl, #4294967295
 800a592:	e7e8      	b.n	800a566 <_strtod_l+0xf6>
 800a594:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a596:	1c5a      	adds	r2, r3, #1
 800a598:	921b      	str	r2, [sp, #108]	; 0x6c
 800a59a:	785b      	ldrb	r3, [r3, #1]
 800a59c:	2b30      	cmp	r3, #48	; 0x30
 800a59e:	d0f9      	beq.n	800a594 <_strtod_l+0x124>
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d0a4      	beq.n	800a4ee <_strtod_l+0x7e>
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	2500      	movs	r5, #0
 800a5a8:	9306      	str	r3, [sp, #24]
 800a5aa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a5ac:	9308      	str	r3, [sp, #32]
 800a5ae:	9507      	str	r5, [sp, #28]
 800a5b0:	9505      	str	r5, [sp, #20]
 800a5b2:	220a      	movs	r2, #10
 800a5b4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800a5b6:	7807      	ldrb	r7, [r0, #0]
 800a5b8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800a5bc:	b2d9      	uxtb	r1, r3
 800a5be:	2909      	cmp	r1, #9
 800a5c0:	d929      	bls.n	800a616 <_strtod_l+0x1a6>
 800a5c2:	4622      	mov	r2, r4
 800a5c4:	f8d8 1000 	ldr.w	r1, [r8]
 800a5c8:	f002 f926 	bl	800c818 <strncmp>
 800a5cc:	2800      	cmp	r0, #0
 800a5ce:	d031      	beq.n	800a634 <_strtod_l+0x1c4>
 800a5d0:	2000      	movs	r0, #0
 800a5d2:	9c05      	ldr	r4, [sp, #20]
 800a5d4:	9004      	str	r0, [sp, #16]
 800a5d6:	463b      	mov	r3, r7
 800a5d8:	4602      	mov	r2, r0
 800a5da:	2b65      	cmp	r3, #101	; 0x65
 800a5dc:	d001      	beq.n	800a5e2 <_strtod_l+0x172>
 800a5de:	2b45      	cmp	r3, #69	; 0x45
 800a5e0:	d114      	bne.n	800a60c <_strtod_l+0x19c>
 800a5e2:	b924      	cbnz	r4, 800a5ee <_strtod_l+0x17e>
 800a5e4:	b910      	cbnz	r0, 800a5ec <_strtod_l+0x17c>
 800a5e6:	9b06      	ldr	r3, [sp, #24]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d09e      	beq.n	800a52a <_strtod_l+0xba>
 800a5ec:	2400      	movs	r4, #0
 800a5ee:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800a5f0:	1c73      	adds	r3, r6, #1
 800a5f2:	931b      	str	r3, [sp, #108]	; 0x6c
 800a5f4:	7873      	ldrb	r3, [r6, #1]
 800a5f6:	2b2b      	cmp	r3, #43	; 0x2b
 800a5f8:	d078      	beq.n	800a6ec <_strtod_l+0x27c>
 800a5fa:	2b2d      	cmp	r3, #45	; 0x2d
 800a5fc:	d070      	beq.n	800a6e0 <_strtod_l+0x270>
 800a5fe:	f04f 0c00 	mov.w	ip, #0
 800a602:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800a606:	2f09      	cmp	r7, #9
 800a608:	d97c      	bls.n	800a704 <_strtod_l+0x294>
 800a60a:	961b      	str	r6, [sp, #108]	; 0x6c
 800a60c:	f04f 0e00 	mov.w	lr, #0
 800a610:	e09a      	b.n	800a748 <_strtod_l+0x2d8>
 800a612:	2300      	movs	r3, #0
 800a614:	e7c7      	b.n	800a5a6 <_strtod_l+0x136>
 800a616:	9905      	ldr	r1, [sp, #20]
 800a618:	2908      	cmp	r1, #8
 800a61a:	bfdd      	ittte	le
 800a61c:	9907      	ldrle	r1, [sp, #28]
 800a61e:	fb02 3301 	mlale	r3, r2, r1, r3
 800a622:	9307      	strle	r3, [sp, #28]
 800a624:	fb02 3505 	mlagt	r5, r2, r5, r3
 800a628:	9b05      	ldr	r3, [sp, #20]
 800a62a:	3001      	adds	r0, #1
 800a62c:	3301      	adds	r3, #1
 800a62e:	9305      	str	r3, [sp, #20]
 800a630:	901b      	str	r0, [sp, #108]	; 0x6c
 800a632:	e7bf      	b.n	800a5b4 <_strtod_l+0x144>
 800a634:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a636:	191a      	adds	r2, r3, r4
 800a638:	921b      	str	r2, [sp, #108]	; 0x6c
 800a63a:	9a05      	ldr	r2, [sp, #20]
 800a63c:	5d1b      	ldrb	r3, [r3, r4]
 800a63e:	2a00      	cmp	r2, #0
 800a640:	d037      	beq.n	800a6b2 <_strtod_l+0x242>
 800a642:	9c05      	ldr	r4, [sp, #20]
 800a644:	4602      	mov	r2, r0
 800a646:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a64a:	2909      	cmp	r1, #9
 800a64c:	d913      	bls.n	800a676 <_strtod_l+0x206>
 800a64e:	2101      	movs	r1, #1
 800a650:	9104      	str	r1, [sp, #16]
 800a652:	e7c2      	b.n	800a5da <_strtod_l+0x16a>
 800a654:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a656:	1c5a      	adds	r2, r3, #1
 800a658:	921b      	str	r2, [sp, #108]	; 0x6c
 800a65a:	785b      	ldrb	r3, [r3, #1]
 800a65c:	3001      	adds	r0, #1
 800a65e:	2b30      	cmp	r3, #48	; 0x30
 800a660:	d0f8      	beq.n	800a654 <_strtod_l+0x1e4>
 800a662:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800a666:	2a08      	cmp	r2, #8
 800a668:	f200 84e4 	bhi.w	800b034 <_strtod_l+0xbc4>
 800a66c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a66e:	9208      	str	r2, [sp, #32]
 800a670:	4602      	mov	r2, r0
 800a672:	2000      	movs	r0, #0
 800a674:	4604      	mov	r4, r0
 800a676:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800a67a:	f100 0101 	add.w	r1, r0, #1
 800a67e:	d012      	beq.n	800a6a6 <_strtod_l+0x236>
 800a680:	440a      	add	r2, r1
 800a682:	eb00 0c04 	add.w	ip, r0, r4
 800a686:	4621      	mov	r1, r4
 800a688:	270a      	movs	r7, #10
 800a68a:	458c      	cmp	ip, r1
 800a68c:	d113      	bne.n	800a6b6 <_strtod_l+0x246>
 800a68e:	1821      	adds	r1, r4, r0
 800a690:	2908      	cmp	r1, #8
 800a692:	f104 0401 	add.w	r4, r4, #1
 800a696:	4404      	add	r4, r0
 800a698:	dc19      	bgt.n	800a6ce <_strtod_l+0x25e>
 800a69a:	9b07      	ldr	r3, [sp, #28]
 800a69c:	210a      	movs	r1, #10
 800a69e:	fb01 e303 	mla	r3, r1, r3, lr
 800a6a2:	9307      	str	r3, [sp, #28]
 800a6a4:	2100      	movs	r1, #0
 800a6a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a6a8:	1c58      	adds	r0, r3, #1
 800a6aa:	901b      	str	r0, [sp, #108]	; 0x6c
 800a6ac:	785b      	ldrb	r3, [r3, #1]
 800a6ae:	4608      	mov	r0, r1
 800a6b0:	e7c9      	b.n	800a646 <_strtod_l+0x1d6>
 800a6b2:	9805      	ldr	r0, [sp, #20]
 800a6b4:	e7d3      	b.n	800a65e <_strtod_l+0x1ee>
 800a6b6:	2908      	cmp	r1, #8
 800a6b8:	f101 0101 	add.w	r1, r1, #1
 800a6bc:	dc03      	bgt.n	800a6c6 <_strtod_l+0x256>
 800a6be:	9b07      	ldr	r3, [sp, #28]
 800a6c0:	437b      	muls	r3, r7
 800a6c2:	9307      	str	r3, [sp, #28]
 800a6c4:	e7e1      	b.n	800a68a <_strtod_l+0x21a>
 800a6c6:	2910      	cmp	r1, #16
 800a6c8:	bfd8      	it	le
 800a6ca:	437d      	mulle	r5, r7
 800a6cc:	e7dd      	b.n	800a68a <_strtod_l+0x21a>
 800a6ce:	2c10      	cmp	r4, #16
 800a6d0:	bfdc      	itt	le
 800a6d2:	210a      	movle	r1, #10
 800a6d4:	fb01 e505 	mlale	r5, r1, r5, lr
 800a6d8:	e7e4      	b.n	800a6a4 <_strtod_l+0x234>
 800a6da:	2301      	movs	r3, #1
 800a6dc:	9304      	str	r3, [sp, #16]
 800a6de:	e781      	b.n	800a5e4 <_strtod_l+0x174>
 800a6e0:	f04f 0c01 	mov.w	ip, #1
 800a6e4:	1cb3      	adds	r3, r6, #2
 800a6e6:	931b      	str	r3, [sp, #108]	; 0x6c
 800a6e8:	78b3      	ldrb	r3, [r6, #2]
 800a6ea:	e78a      	b.n	800a602 <_strtod_l+0x192>
 800a6ec:	f04f 0c00 	mov.w	ip, #0
 800a6f0:	e7f8      	b.n	800a6e4 <_strtod_l+0x274>
 800a6f2:	bf00      	nop
 800a6f4:	08018d68 	.word	0x08018d68
 800a6f8:	7ff00000 	.word	0x7ff00000
 800a6fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a6fe:	1c5f      	adds	r7, r3, #1
 800a700:	971b      	str	r7, [sp, #108]	; 0x6c
 800a702:	785b      	ldrb	r3, [r3, #1]
 800a704:	2b30      	cmp	r3, #48	; 0x30
 800a706:	d0f9      	beq.n	800a6fc <_strtod_l+0x28c>
 800a708:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800a70c:	2f08      	cmp	r7, #8
 800a70e:	f63f af7d 	bhi.w	800a60c <_strtod_l+0x19c>
 800a712:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800a716:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a718:	930a      	str	r3, [sp, #40]	; 0x28
 800a71a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a71c:	1c5f      	adds	r7, r3, #1
 800a71e:	971b      	str	r7, [sp, #108]	; 0x6c
 800a720:	785b      	ldrb	r3, [r3, #1]
 800a722:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800a726:	f1b8 0f09 	cmp.w	r8, #9
 800a72a:	d937      	bls.n	800a79c <_strtod_l+0x32c>
 800a72c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a72e:	1a7f      	subs	r7, r7, r1
 800a730:	2f08      	cmp	r7, #8
 800a732:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800a736:	dc37      	bgt.n	800a7a8 <_strtod_l+0x338>
 800a738:	45be      	cmp	lr, r7
 800a73a:	bfa8      	it	ge
 800a73c:	46be      	movge	lr, r7
 800a73e:	f1bc 0f00 	cmp.w	ip, #0
 800a742:	d001      	beq.n	800a748 <_strtod_l+0x2d8>
 800a744:	f1ce 0e00 	rsb	lr, lr, #0
 800a748:	2c00      	cmp	r4, #0
 800a74a:	d151      	bne.n	800a7f0 <_strtod_l+0x380>
 800a74c:	2800      	cmp	r0, #0
 800a74e:	f47f aece 	bne.w	800a4ee <_strtod_l+0x7e>
 800a752:	9a06      	ldr	r2, [sp, #24]
 800a754:	2a00      	cmp	r2, #0
 800a756:	f47f aeca 	bne.w	800a4ee <_strtod_l+0x7e>
 800a75a:	9a04      	ldr	r2, [sp, #16]
 800a75c:	2a00      	cmp	r2, #0
 800a75e:	f47f aee4 	bne.w	800a52a <_strtod_l+0xba>
 800a762:	2b4e      	cmp	r3, #78	; 0x4e
 800a764:	d027      	beq.n	800a7b6 <_strtod_l+0x346>
 800a766:	dc21      	bgt.n	800a7ac <_strtod_l+0x33c>
 800a768:	2b49      	cmp	r3, #73	; 0x49
 800a76a:	f47f aede 	bne.w	800a52a <_strtod_l+0xba>
 800a76e:	49a0      	ldr	r1, [pc, #640]	; (800a9f0 <_strtod_l+0x580>)
 800a770:	a81b      	add	r0, sp, #108	; 0x6c
 800a772:	f001 f83f 	bl	800b7f4 <__match>
 800a776:	2800      	cmp	r0, #0
 800a778:	f43f aed7 	beq.w	800a52a <_strtod_l+0xba>
 800a77c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a77e:	499d      	ldr	r1, [pc, #628]	; (800a9f4 <_strtod_l+0x584>)
 800a780:	3b01      	subs	r3, #1
 800a782:	a81b      	add	r0, sp, #108	; 0x6c
 800a784:	931b      	str	r3, [sp, #108]	; 0x6c
 800a786:	f001 f835 	bl	800b7f4 <__match>
 800a78a:	b910      	cbnz	r0, 800a792 <_strtod_l+0x322>
 800a78c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a78e:	3301      	adds	r3, #1
 800a790:	931b      	str	r3, [sp, #108]	; 0x6c
 800a792:	f8df b274 	ldr.w	fp, [pc, #628]	; 800aa08 <_strtod_l+0x598>
 800a796:	f04f 0a00 	mov.w	sl, #0
 800a79a:	e6a8      	b.n	800a4ee <_strtod_l+0x7e>
 800a79c:	210a      	movs	r1, #10
 800a79e:	fb01 3e0e 	mla	lr, r1, lr, r3
 800a7a2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a7a6:	e7b8      	b.n	800a71a <_strtod_l+0x2aa>
 800a7a8:	46be      	mov	lr, r7
 800a7aa:	e7c8      	b.n	800a73e <_strtod_l+0x2ce>
 800a7ac:	2b69      	cmp	r3, #105	; 0x69
 800a7ae:	d0de      	beq.n	800a76e <_strtod_l+0x2fe>
 800a7b0:	2b6e      	cmp	r3, #110	; 0x6e
 800a7b2:	f47f aeba 	bne.w	800a52a <_strtod_l+0xba>
 800a7b6:	4990      	ldr	r1, [pc, #576]	; (800a9f8 <_strtod_l+0x588>)
 800a7b8:	a81b      	add	r0, sp, #108	; 0x6c
 800a7ba:	f001 f81b 	bl	800b7f4 <__match>
 800a7be:	2800      	cmp	r0, #0
 800a7c0:	f43f aeb3 	beq.w	800a52a <_strtod_l+0xba>
 800a7c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	2b28      	cmp	r3, #40	; 0x28
 800a7ca:	d10e      	bne.n	800a7ea <_strtod_l+0x37a>
 800a7cc:	aa1e      	add	r2, sp, #120	; 0x78
 800a7ce:	498b      	ldr	r1, [pc, #556]	; (800a9fc <_strtod_l+0x58c>)
 800a7d0:	a81b      	add	r0, sp, #108	; 0x6c
 800a7d2:	f001 f823 	bl	800b81c <__hexnan>
 800a7d6:	2805      	cmp	r0, #5
 800a7d8:	d107      	bne.n	800a7ea <_strtod_l+0x37a>
 800a7da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a7dc:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800a7e0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a7e4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a7e8:	e681      	b.n	800a4ee <_strtod_l+0x7e>
 800a7ea:	f8df b224 	ldr.w	fp, [pc, #548]	; 800aa10 <_strtod_l+0x5a0>
 800a7ee:	e7d2      	b.n	800a796 <_strtod_l+0x326>
 800a7f0:	ebae 0302 	sub.w	r3, lr, r2
 800a7f4:	9306      	str	r3, [sp, #24]
 800a7f6:	9b05      	ldr	r3, [sp, #20]
 800a7f8:	9807      	ldr	r0, [sp, #28]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	bf08      	it	eq
 800a7fe:	4623      	moveq	r3, r4
 800a800:	2c10      	cmp	r4, #16
 800a802:	9305      	str	r3, [sp, #20]
 800a804:	46a0      	mov	r8, r4
 800a806:	bfa8      	it	ge
 800a808:	f04f 0810 	movge.w	r8, #16
 800a80c:	f7f5 fe92 	bl	8000534 <__aeabi_ui2d>
 800a810:	2c09      	cmp	r4, #9
 800a812:	4682      	mov	sl, r0
 800a814:	468b      	mov	fp, r1
 800a816:	dc13      	bgt.n	800a840 <_strtod_l+0x3d0>
 800a818:	9b06      	ldr	r3, [sp, #24]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	f43f ae67 	beq.w	800a4ee <_strtod_l+0x7e>
 800a820:	9b06      	ldr	r3, [sp, #24]
 800a822:	dd7a      	ble.n	800a91a <_strtod_l+0x4aa>
 800a824:	2b16      	cmp	r3, #22
 800a826:	dc61      	bgt.n	800a8ec <_strtod_l+0x47c>
 800a828:	4a75      	ldr	r2, [pc, #468]	; (800aa00 <_strtod_l+0x590>)
 800a82a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800a82e:	e9de 0100 	ldrd	r0, r1, [lr]
 800a832:	4652      	mov	r2, sl
 800a834:	465b      	mov	r3, fp
 800a836:	f7f5 fef7 	bl	8000628 <__aeabi_dmul>
 800a83a:	4682      	mov	sl, r0
 800a83c:	468b      	mov	fp, r1
 800a83e:	e656      	b.n	800a4ee <_strtod_l+0x7e>
 800a840:	4b6f      	ldr	r3, [pc, #444]	; (800aa00 <_strtod_l+0x590>)
 800a842:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a846:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a84a:	f7f5 feed 	bl	8000628 <__aeabi_dmul>
 800a84e:	4606      	mov	r6, r0
 800a850:	4628      	mov	r0, r5
 800a852:	460f      	mov	r7, r1
 800a854:	f7f5 fe6e 	bl	8000534 <__aeabi_ui2d>
 800a858:	4602      	mov	r2, r0
 800a85a:	460b      	mov	r3, r1
 800a85c:	4630      	mov	r0, r6
 800a85e:	4639      	mov	r1, r7
 800a860:	f7f5 fd2c 	bl	80002bc <__adddf3>
 800a864:	2c0f      	cmp	r4, #15
 800a866:	4682      	mov	sl, r0
 800a868:	468b      	mov	fp, r1
 800a86a:	ddd5      	ble.n	800a818 <_strtod_l+0x3a8>
 800a86c:	9b06      	ldr	r3, [sp, #24]
 800a86e:	eba4 0808 	sub.w	r8, r4, r8
 800a872:	4498      	add	r8, r3
 800a874:	f1b8 0f00 	cmp.w	r8, #0
 800a878:	f340 8096 	ble.w	800a9a8 <_strtod_l+0x538>
 800a87c:	f018 030f 	ands.w	r3, r8, #15
 800a880:	d00a      	beq.n	800a898 <_strtod_l+0x428>
 800a882:	495f      	ldr	r1, [pc, #380]	; (800aa00 <_strtod_l+0x590>)
 800a884:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a888:	4652      	mov	r2, sl
 800a88a:	465b      	mov	r3, fp
 800a88c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a890:	f7f5 feca 	bl	8000628 <__aeabi_dmul>
 800a894:	4682      	mov	sl, r0
 800a896:	468b      	mov	fp, r1
 800a898:	f038 080f 	bics.w	r8, r8, #15
 800a89c:	d073      	beq.n	800a986 <_strtod_l+0x516>
 800a89e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a8a2:	dd47      	ble.n	800a934 <_strtod_l+0x4c4>
 800a8a4:	2400      	movs	r4, #0
 800a8a6:	46a0      	mov	r8, r4
 800a8a8:	9407      	str	r4, [sp, #28]
 800a8aa:	9405      	str	r4, [sp, #20]
 800a8ac:	2322      	movs	r3, #34	; 0x22
 800a8ae:	f8df b158 	ldr.w	fp, [pc, #344]	; 800aa08 <_strtod_l+0x598>
 800a8b2:	f8c9 3000 	str.w	r3, [r9]
 800a8b6:	f04f 0a00 	mov.w	sl, #0
 800a8ba:	9b07      	ldr	r3, [sp, #28]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	f43f ae16 	beq.w	800a4ee <_strtod_l+0x7e>
 800a8c2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a8c4:	4648      	mov	r0, r9
 800a8c6:	f001 f884 	bl	800b9d2 <_Bfree>
 800a8ca:	9905      	ldr	r1, [sp, #20]
 800a8cc:	4648      	mov	r0, r9
 800a8ce:	f001 f880 	bl	800b9d2 <_Bfree>
 800a8d2:	4641      	mov	r1, r8
 800a8d4:	4648      	mov	r0, r9
 800a8d6:	f001 f87c 	bl	800b9d2 <_Bfree>
 800a8da:	9907      	ldr	r1, [sp, #28]
 800a8dc:	4648      	mov	r0, r9
 800a8de:	f001 f878 	bl	800b9d2 <_Bfree>
 800a8e2:	4621      	mov	r1, r4
 800a8e4:	4648      	mov	r0, r9
 800a8e6:	f001 f874 	bl	800b9d2 <_Bfree>
 800a8ea:	e600      	b.n	800a4ee <_strtod_l+0x7e>
 800a8ec:	9a06      	ldr	r2, [sp, #24]
 800a8ee:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	dbba      	blt.n	800a86c <_strtod_l+0x3fc>
 800a8f6:	4d42      	ldr	r5, [pc, #264]	; (800aa00 <_strtod_l+0x590>)
 800a8f8:	f1c4 040f 	rsb	r4, r4, #15
 800a8fc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800a900:	4652      	mov	r2, sl
 800a902:	465b      	mov	r3, fp
 800a904:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a908:	f7f5 fe8e 	bl	8000628 <__aeabi_dmul>
 800a90c:	9b06      	ldr	r3, [sp, #24]
 800a90e:	1b1c      	subs	r4, r3, r4
 800a910:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800a914:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a918:	e78d      	b.n	800a836 <_strtod_l+0x3c6>
 800a91a:	f113 0f16 	cmn.w	r3, #22
 800a91e:	dba5      	blt.n	800a86c <_strtod_l+0x3fc>
 800a920:	4a37      	ldr	r2, [pc, #220]	; (800aa00 <_strtod_l+0x590>)
 800a922:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800a926:	e9d2 2300 	ldrd	r2, r3, [r2]
 800a92a:	4650      	mov	r0, sl
 800a92c:	4659      	mov	r1, fp
 800a92e:	f7f5 ffa5 	bl	800087c <__aeabi_ddiv>
 800a932:	e782      	b.n	800a83a <_strtod_l+0x3ca>
 800a934:	2300      	movs	r3, #0
 800a936:	4e33      	ldr	r6, [pc, #204]	; (800aa04 <_strtod_l+0x594>)
 800a938:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a93c:	4650      	mov	r0, sl
 800a93e:	4659      	mov	r1, fp
 800a940:	461d      	mov	r5, r3
 800a942:	f1b8 0f01 	cmp.w	r8, #1
 800a946:	dc21      	bgt.n	800a98c <_strtod_l+0x51c>
 800a948:	b10b      	cbz	r3, 800a94e <_strtod_l+0x4de>
 800a94a:	4682      	mov	sl, r0
 800a94c:	468b      	mov	fp, r1
 800a94e:	4b2d      	ldr	r3, [pc, #180]	; (800aa04 <_strtod_l+0x594>)
 800a950:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a954:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a958:	4652      	mov	r2, sl
 800a95a:	465b      	mov	r3, fp
 800a95c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800a960:	f7f5 fe62 	bl	8000628 <__aeabi_dmul>
 800a964:	4b28      	ldr	r3, [pc, #160]	; (800aa08 <_strtod_l+0x598>)
 800a966:	460a      	mov	r2, r1
 800a968:	400b      	ands	r3, r1
 800a96a:	4928      	ldr	r1, [pc, #160]	; (800aa0c <_strtod_l+0x59c>)
 800a96c:	428b      	cmp	r3, r1
 800a96e:	4682      	mov	sl, r0
 800a970:	d898      	bhi.n	800a8a4 <_strtod_l+0x434>
 800a972:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a976:	428b      	cmp	r3, r1
 800a978:	bf86      	itte	hi
 800a97a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800aa14 <_strtod_l+0x5a4>
 800a97e:	f04f 3aff 	movhi.w	sl, #4294967295
 800a982:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a986:	2300      	movs	r3, #0
 800a988:	9304      	str	r3, [sp, #16]
 800a98a:	e077      	b.n	800aa7c <_strtod_l+0x60c>
 800a98c:	f018 0f01 	tst.w	r8, #1
 800a990:	d006      	beq.n	800a9a0 <_strtod_l+0x530>
 800a992:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800a996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a99a:	f7f5 fe45 	bl	8000628 <__aeabi_dmul>
 800a99e:	2301      	movs	r3, #1
 800a9a0:	3501      	adds	r5, #1
 800a9a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a9a6:	e7cc      	b.n	800a942 <_strtod_l+0x4d2>
 800a9a8:	d0ed      	beq.n	800a986 <_strtod_l+0x516>
 800a9aa:	f1c8 0800 	rsb	r8, r8, #0
 800a9ae:	f018 020f 	ands.w	r2, r8, #15
 800a9b2:	d00a      	beq.n	800a9ca <_strtod_l+0x55a>
 800a9b4:	4b12      	ldr	r3, [pc, #72]	; (800aa00 <_strtod_l+0x590>)
 800a9b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9ba:	4650      	mov	r0, sl
 800a9bc:	4659      	mov	r1, fp
 800a9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9c2:	f7f5 ff5b 	bl	800087c <__aeabi_ddiv>
 800a9c6:	4682      	mov	sl, r0
 800a9c8:	468b      	mov	fp, r1
 800a9ca:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a9ce:	d0da      	beq.n	800a986 <_strtod_l+0x516>
 800a9d0:	f1b8 0f1f 	cmp.w	r8, #31
 800a9d4:	dd20      	ble.n	800aa18 <_strtod_l+0x5a8>
 800a9d6:	2400      	movs	r4, #0
 800a9d8:	46a0      	mov	r8, r4
 800a9da:	9407      	str	r4, [sp, #28]
 800a9dc:	9405      	str	r4, [sp, #20]
 800a9de:	2322      	movs	r3, #34	; 0x22
 800a9e0:	f04f 0a00 	mov.w	sl, #0
 800a9e4:	f04f 0b00 	mov.w	fp, #0
 800a9e8:	f8c9 3000 	str.w	r3, [r9]
 800a9ec:	e765      	b.n	800a8ba <_strtod_l+0x44a>
 800a9ee:	bf00      	nop
 800a9f0:	08018d5c 	.word	0x08018d5c
 800a9f4:	08018d5f 	.word	0x08018d5f
 800a9f8:	08018d65 	.word	0x08018d65
 800a9fc:	08018d7c 	.word	0x08018d7c
 800aa00:	08018df0 	.word	0x08018df0
 800aa04:	08018dc8 	.word	0x08018dc8
 800aa08:	7ff00000 	.word	0x7ff00000
 800aa0c:	7ca00000 	.word	0x7ca00000
 800aa10:	fff80000 	.word	0xfff80000
 800aa14:	7fefffff 	.word	0x7fefffff
 800aa18:	f018 0310 	ands.w	r3, r8, #16
 800aa1c:	bf18      	it	ne
 800aa1e:	236a      	movne	r3, #106	; 0x6a
 800aa20:	4da0      	ldr	r5, [pc, #640]	; (800aca4 <_strtod_l+0x834>)
 800aa22:	9304      	str	r3, [sp, #16]
 800aa24:	4650      	mov	r0, sl
 800aa26:	4659      	mov	r1, fp
 800aa28:	2300      	movs	r3, #0
 800aa2a:	f1b8 0f00 	cmp.w	r8, #0
 800aa2e:	f300 810a 	bgt.w	800ac46 <_strtod_l+0x7d6>
 800aa32:	b10b      	cbz	r3, 800aa38 <_strtod_l+0x5c8>
 800aa34:	4682      	mov	sl, r0
 800aa36:	468b      	mov	fp, r1
 800aa38:	9b04      	ldr	r3, [sp, #16]
 800aa3a:	b1bb      	cbz	r3, 800aa6c <_strtod_l+0x5fc>
 800aa3c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800aa40:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	4659      	mov	r1, fp
 800aa48:	dd10      	ble.n	800aa6c <_strtod_l+0x5fc>
 800aa4a:	2b1f      	cmp	r3, #31
 800aa4c:	f340 8107 	ble.w	800ac5e <_strtod_l+0x7ee>
 800aa50:	2b34      	cmp	r3, #52	; 0x34
 800aa52:	bfde      	ittt	le
 800aa54:	3b20      	suble	r3, #32
 800aa56:	f04f 32ff 	movle.w	r2, #4294967295
 800aa5a:	fa02 f303 	lslle.w	r3, r2, r3
 800aa5e:	f04f 0a00 	mov.w	sl, #0
 800aa62:	bfcc      	ite	gt
 800aa64:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800aa68:	ea03 0b01 	andle.w	fp, r3, r1
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	2300      	movs	r3, #0
 800aa70:	4650      	mov	r0, sl
 800aa72:	4659      	mov	r1, fp
 800aa74:	f7f6 f840 	bl	8000af8 <__aeabi_dcmpeq>
 800aa78:	2800      	cmp	r0, #0
 800aa7a:	d1ac      	bne.n	800a9d6 <_strtod_l+0x566>
 800aa7c:	9b07      	ldr	r3, [sp, #28]
 800aa7e:	9300      	str	r3, [sp, #0]
 800aa80:	9a05      	ldr	r2, [sp, #20]
 800aa82:	9908      	ldr	r1, [sp, #32]
 800aa84:	4623      	mov	r3, r4
 800aa86:	4648      	mov	r0, r9
 800aa88:	f000 fff5 	bl	800ba76 <__s2b>
 800aa8c:	9007      	str	r0, [sp, #28]
 800aa8e:	2800      	cmp	r0, #0
 800aa90:	f43f af08 	beq.w	800a8a4 <_strtod_l+0x434>
 800aa94:	9a06      	ldr	r2, [sp, #24]
 800aa96:	9b06      	ldr	r3, [sp, #24]
 800aa98:	2a00      	cmp	r2, #0
 800aa9a:	f1c3 0300 	rsb	r3, r3, #0
 800aa9e:	bfa8      	it	ge
 800aaa0:	2300      	movge	r3, #0
 800aaa2:	930e      	str	r3, [sp, #56]	; 0x38
 800aaa4:	2400      	movs	r4, #0
 800aaa6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800aaaa:	9316      	str	r3, [sp, #88]	; 0x58
 800aaac:	46a0      	mov	r8, r4
 800aaae:	9b07      	ldr	r3, [sp, #28]
 800aab0:	4648      	mov	r0, r9
 800aab2:	6859      	ldr	r1, [r3, #4]
 800aab4:	f000 ff59 	bl	800b96a <_Balloc>
 800aab8:	9005      	str	r0, [sp, #20]
 800aaba:	2800      	cmp	r0, #0
 800aabc:	f43f aef6 	beq.w	800a8ac <_strtod_l+0x43c>
 800aac0:	9b07      	ldr	r3, [sp, #28]
 800aac2:	691a      	ldr	r2, [r3, #16]
 800aac4:	3202      	adds	r2, #2
 800aac6:	f103 010c 	add.w	r1, r3, #12
 800aaca:	0092      	lsls	r2, r2, #2
 800aacc:	300c      	adds	r0, #12
 800aace:	f7ff fc97 	bl	800a400 <memcpy>
 800aad2:	aa1e      	add	r2, sp, #120	; 0x78
 800aad4:	a91d      	add	r1, sp, #116	; 0x74
 800aad6:	ec4b ab10 	vmov	d0, sl, fp
 800aada:	4648      	mov	r0, r9
 800aadc:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800aae0:	f001 fa84 	bl	800bfec <__d2b>
 800aae4:	901c      	str	r0, [sp, #112]	; 0x70
 800aae6:	2800      	cmp	r0, #0
 800aae8:	f43f aee0 	beq.w	800a8ac <_strtod_l+0x43c>
 800aaec:	2101      	movs	r1, #1
 800aaee:	4648      	mov	r0, r9
 800aaf0:	f001 f84d 	bl	800bb8e <__i2b>
 800aaf4:	4680      	mov	r8, r0
 800aaf6:	2800      	cmp	r0, #0
 800aaf8:	f43f aed8 	beq.w	800a8ac <_strtod_l+0x43c>
 800aafc:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800aafe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ab00:	2e00      	cmp	r6, #0
 800ab02:	bfab      	itete	ge
 800ab04:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800ab06:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800ab08:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800ab0a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800ab0c:	bfac      	ite	ge
 800ab0e:	18f7      	addge	r7, r6, r3
 800ab10:	1b9d      	sublt	r5, r3, r6
 800ab12:	9b04      	ldr	r3, [sp, #16]
 800ab14:	1af6      	subs	r6, r6, r3
 800ab16:	4416      	add	r6, r2
 800ab18:	4b63      	ldr	r3, [pc, #396]	; (800aca8 <_strtod_l+0x838>)
 800ab1a:	3e01      	subs	r6, #1
 800ab1c:	429e      	cmp	r6, r3
 800ab1e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ab22:	f280 80af 	bge.w	800ac84 <_strtod_l+0x814>
 800ab26:	1b9b      	subs	r3, r3, r6
 800ab28:	2b1f      	cmp	r3, #31
 800ab2a:	eba2 0203 	sub.w	r2, r2, r3
 800ab2e:	f04f 0101 	mov.w	r1, #1
 800ab32:	f300 809b 	bgt.w	800ac6c <_strtod_l+0x7fc>
 800ab36:	fa01 f303 	lsl.w	r3, r1, r3
 800ab3a:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	930a      	str	r3, [sp, #40]	; 0x28
 800ab40:	18be      	adds	r6, r7, r2
 800ab42:	9b04      	ldr	r3, [sp, #16]
 800ab44:	42b7      	cmp	r7, r6
 800ab46:	4415      	add	r5, r2
 800ab48:	441d      	add	r5, r3
 800ab4a:	463b      	mov	r3, r7
 800ab4c:	bfa8      	it	ge
 800ab4e:	4633      	movge	r3, r6
 800ab50:	42ab      	cmp	r3, r5
 800ab52:	bfa8      	it	ge
 800ab54:	462b      	movge	r3, r5
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	bfc2      	ittt	gt
 800ab5a:	1af6      	subgt	r6, r6, r3
 800ab5c:	1aed      	subgt	r5, r5, r3
 800ab5e:	1aff      	subgt	r7, r7, r3
 800ab60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab62:	b1bb      	cbz	r3, 800ab94 <_strtod_l+0x724>
 800ab64:	4641      	mov	r1, r8
 800ab66:	461a      	mov	r2, r3
 800ab68:	4648      	mov	r0, r9
 800ab6a:	f001 f8af 	bl	800bccc <__pow5mult>
 800ab6e:	4680      	mov	r8, r0
 800ab70:	2800      	cmp	r0, #0
 800ab72:	f43f ae9b 	beq.w	800a8ac <_strtod_l+0x43c>
 800ab76:	4601      	mov	r1, r0
 800ab78:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ab7a:	4648      	mov	r0, r9
 800ab7c:	f001 f810 	bl	800bba0 <__multiply>
 800ab80:	900c      	str	r0, [sp, #48]	; 0x30
 800ab82:	2800      	cmp	r0, #0
 800ab84:	f43f ae92 	beq.w	800a8ac <_strtod_l+0x43c>
 800ab88:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ab8a:	4648      	mov	r0, r9
 800ab8c:	f000 ff21 	bl	800b9d2 <_Bfree>
 800ab90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab92:	931c      	str	r3, [sp, #112]	; 0x70
 800ab94:	2e00      	cmp	r6, #0
 800ab96:	dc7a      	bgt.n	800ac8e <_strtod_l+0x81e>
 800ab98:	9b06      	ldr	r3, [sp, #24]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	dd08      	ble.n	800abb0 <_strtod_l+0x740>
 800ab9e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800aba0:	9905      	ldr	r1, [sp, #20]
 800aba2:	4648      	mov	r0, r9
 800aba4:	f001 f892 	bl	800bccc <__pow5mult>
 800aba8:	9005      	str	r0, [sp, #20]
 800abaa:	2800      	cmp	r0, #0
 800abac:	f43f ae7e 	beq.w	800a8ac <_strtod_l+0x43c>
 800abb0:	2d00      	cmp	r5, #0
 800abb2:	dd08      	ble.n	800abc6 <_strtod_l+0x756>
 800abb4:	462a      	mov	r2, r5
 800abb6:	9905      	ldr	r1, [sp, #20]
 800abb8:	4648      	mov	r0, r9
 800abba:	f001 f8d5 	bl	800bd68 <__lshift>
 800abbe:	9005      	str	r0, [sp, #20]
 800abc0:	2800      	cmp	r0, #0
 800abc2:	f43f ae73 	beq.w	800a8ac <_strtod_l+0x43c>
 800abc6:	2f00      	cmp	r7, #0
 800abc8:	dd08      	ble.n	800abdc <_strtod_l+0x76c>
 800abca:	4641      	mov	r1, r8
 800abcc:	463a      	mov	r2, r7
 800abce:	4648      	mov	r0, r9
 800abd0:	f001 f8ca 	bl	800bd68 <__lshift>
 800abd4:	4680      	mov	r8, r0
 800abd6:	2800      	cmp	r0, #0
 800abd8:	f43f ae68 	beq.w	800a8ac <_strtod_l+0x43c>
 800abdc:	9a05      	ldr	r2, [sp, #20]
 800abde:	991c      	ldr	r1, [sp, #112]	; 0x70
 800abe0:	4648      	mov	r0, r9
 800abe2:	f001 f92f 	bl	800be44 <__mdiff>
 800abe6:	4604      	mov	r4, r0
 800abe8:	2800      	cmp	r0, #0
 800abea:	f43f ae5f 	beq.w	800a8ac <_strtod_l+0x43c>
 800abee:	68c3      	ldr	r3, [r0, #12]
 800abf0:	930c      	str	r3, [sp, #48]	; 0x30
 800abf2:	2300      	movs	r3, #0
 800abf4:	60c3      	str	r3, [r0, #12]
 800abf6:	4641      	mov	r1, r8
 800abf8:	f001 f90a 	bl	800be10 <__mcmp>
 800abfc:	2800      	cmp	r0, #0
 800abfe:	da55      	bge.n	800acac <_strtod_l+0x83c>
 800ac00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac02:	b9e3      	cbnz	r3, 800ac3e <_strtod_l+0x7ce>
 800ac04:	f1ba 0f00 	cmp.w	sl, #0
 800ac08:	d119      	bne.n	800ac3e <_strtod_l+0x7ce>
 800ac0a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac0e:	b9b3      	cbnz	r3, 800ac3e <_strtod_l+0x7ce>
 800ac10:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ac14:	0d1b      	lsrs	r3, r3, #20
 800ac16:	051b      	lsls	r3, r3, #20
 800ac18:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ac1c:	d90f      	bls.n	800ac3e <_strtod_l+0x7ce>
 800ac1e:	6963      	ldr	r3, [r4, #20]
 800ac20:	b913      	cbnz	r3, 800ac28 <_strtod_l+0x7b8>
 800ac22:	6923      	ldr	r3, [r4, #16]
 800ac24:	2b01      	cmp	r3, #1
 800ac26:	dd0a      	ble.n	800ac3e <_strtod_l+0x7ce>
 800ac28:	4621      	mov	r1, r4
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	4648      	mov	r0, r9
 800ac2e:	f001 f89b 	bl	800bd68 <__lshift>
 800ac32:	4641      	mov	r1, r8
 800ac34:	4604      	mov	r4, r0
 800ac36:	f001 f8eb 	bl	800be10 <__mcmp>
 800ac3a:	2800      	cmp	r0, #0
 800ac3c:	dc67      	bgt.n	800ad0e <_strtod_l+0x89e>
 800ac3e:	9b04      	ldr	r3, [sp, #16]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d171      	bne.n	800ad28 <_strtod_l+0x8b8>
 800ac44:	e63d      	b.n	800a8c2 <_strtod_l+0x452>
 800ac46:	f018 0f01 	tst.w	r8, #1
 800ac4a:	d004      	beq.n	800ac56 <_strtod_l+0x7e6>
 800ac4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ac50:	f7f5 fcea 	bl	8000628 <__aeabi_dmul>
 800ac54:	2301      	movs	r3, #1
 800ac56:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ac5a:	3508      	adds	r5, #8
 800ac5c:	e6e5      	b.n	800aa2a <_strtod_l+0x5ba>
 800ac5e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac62:	fa02 f303 	lsl.w	r3, r2, r3
 800ac66:	ea03 0a0a 	and.w	sl, r3, sl
 800ac6a:	e6ff      	b.n	800aa6c <_strtod_l+0x5fc>
 800ac6c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800ac70:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800ac74:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800ac78:	36e2      	adds	r6, #226	; 0xe2
 800ac7a:	fa01 f306 	lsl.w	r3, r1, r6
 800ac7e:	930a      	str	r3, [sp, #40]	; 0x28
 800ac80:	910f      	str	r1, [sp, #60]	; 0x3c
 800ac82:	e75d      	b.n	800ab40 <_strtod_l+0x6d0>
 800ac84:	2300      	movs	r3, #0
 800ac86:	930a      	str	r3, [sp, #40]	; 0x28
 800ac88:	2301      	movs	r3, #1
 800ac8a:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac8c:	e758      	b.n	800ab40 <_strtod_l+0x6d0>
 800ac8e:	4632      	mov	r2, r6
 800ac90:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ac92:	4648      	mov	r0, r9
 800ac94:	f001 f868 	bl	800bd68 <__lshift>
 800ac98:	901c      	str	r0, [sp, #112]	; 0x70
 800ac9a:	2800      	cmp	r0, #0
 800ac9c:	f47f af7c 	bne.w	800ab98 <_strtod_l+0x728>
 800aca0:	e604      	b.n	800a8ac <_strtod_l+0x43c>
 800aca2:	bf00      	nop
 800aca4:	08018d90 	.word	0x08018d90
 800aca8:	fffffc02 	.word	0xfffffc02
 800acac:	465d      	mov	r5, fp
 800acae:	f040 8086 	bne.w	800adbe <_strtod_l+0x94e>
 800acb2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800acb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800acb8:	b32a      	cbz	r2, 800ad06 <_strtod_l+0x896>
 800acba:	4aaf      	ldr	r2, [pc, #700]	; (800af78 <_strtod_l+0xb08>)
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d153      	bne.n	800ad68 <_strtod_l+0x8f8>
 800acc0:	9b04      	ldr	r3, [sp, #16]
 800acc2:	4650      	mov	r0, sl
 800acc4:	b1d3      	cbz	r3, 800acfc <_strtod_l+0x88c>
 800acc6:	4aad      	ldr	r2, [pc, #692]	; (800af7c <_strtod_l+0xb0c>)
 800acc8:	402a      	ands	r2, r5
 800acca:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800acce:	f04f 31ff 	mov.w	r1, #4294967295
 800acd2:	d816      	bhi.n	800ad02 <_strtod_l+0x892>
 800acd4:	0d12      	lsrs	r2, r2, #20
 800acd6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800acda:	fa01 f303 	lsl.w	r3, r1, r3
 800acde:	4298      	cmp	r0, r3
 800ace0:	d142      	bne.n	800ad68 <_strtod_l+0x8f8>
 800ace2:	4ba7      	ldr	r3, [pc, #668]	; (800af80 <_strtod_l+0xb10>)
 800ace4:	429d      	cmp	r5, r3
 800ace6:	d102      	bne.n	800acee <_strtod_l+0x87e>
 800ace8:	3001      	adds	r0, #1
 800acea:	f43f addf 	beq.w	800a8ac <_strtod_l+0x43c>
 800acee:	4ba3      	ldr	r3, [pc, #652]	; (800af7c <_strtod_l+0xb0c>)
 800acf0:	402b      	ands	r3, r5
 800acf2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800acf6:	f04f 0a00 	mov.w	sl, #0
 800acfa:	e7a0      	b.n	800ac3e <_strtod_l+0x7ce>
 800acfc:	f04f 33ff 	mov.w	r3, #4294967295
 800ad00:	e7ed      	b.n	800acde <_strtod_l+0x86e>
 800ad02:	460b      	mov	r3, r1
 800ad04:	e7eb      	b.n	800acde <_strtod_l+0x86e>
 800ad06:	bb7b      	cbnz	r3, 800ad68 <_strtod_l+0x8f8>
 800ad08:	f1ba 0f00 	cmp.w	sl, #0
 800ad0c:	d12c      	bne.n	800ad68 <_strtod_l+0x8f8>
 800ad0e:	9904      	ldr	r1, [sp, #16]
 800ad10:	4a9a      	ldr	r2, [pc, #616]	; (800af7c <_strtod_l+0xb0c>)
 800ad12:	465b      	mov	r3, fp
 800ad14:	b1f1      	cbz	r1, 800ad54 <_strtod_l+0x8e4>
 800ad16:	ea02 010b 	and.w	r1, r2, fp
 800ad1a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ad1e:	dc19      	bgt.n	800ad54 <_strtod_l+0x8e4>
 800ad20:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ad24:	f77f ae5b 	ble.w	800a9de <_strtod_l+0x56e>
 800ad28:	4a96      	ldr	r2, [pc, #600]	; (800af84 <_strtod_l+0xb14>)
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800ad30:	4650      	mov	r0, sl
 800ad32:	4659      	mov	r1, fp
 800ad34:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ad38:	f7f5 fc76 	bl	8000628 <__aeabi_dmul>
 800ad3c:	4682      	mov	sl, r0
 800ad3e:	468b      	mov	fp, r1
 800ad40:	2900      	cmp	r1, #0
 800ad42:	f47f adbe 	bne.w	800a8c2 <_strtod_l+0x452>
 800ad46:	2800      	cmp	r0, #0
 800ad48:	f47f adbb 	bne.w	800a8c2 <_strtod_l+0x452>
 800ad4c:	2322      	movs	r3, #34	; 0x22
 800ad4e:	f8c9 3000 	str.w	r3, [r9]
 800ad52:	e5b6      	b.n	800a8c2 <_strtod_l+0x452>
 800ad54:	4013      	ands	r3, r2
 800ad56:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ad5a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ad5e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ad62:	f04f 3aff 	mov.w	sl, #4294967295
 800ad66:	e76a      	b.n	800ac3e <_strtod_l+0x7ce>
 800ad68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad6a:	b193      	cbz	r3, 800ad92 <_strtod_l+0x922>
 800ad6c:	422b      	tst	r3, r5
 800ad6e:	f43f af66 	beq.w	800ac3e <_strtod_l+0x7ce>
 800ad72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad74:	9a04      	ldr	r2, [sp, #16]
 800ad76:	4650      	mov	r0, sl
 800ad78:	4659      	mov	r1, fp
 800ad7a:	b173      	cbz	r3, 800ad9a <_strtod_l+0x92a>
 800ad7c:	f7ff fb5b 	bl	800a436 <sulp>
 800ad80:	4602      	mov	r2, r0
 800ad82:	460b      	mov	r3, r1
 800ad84:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ad88:	f7f5 fa98 	bl	80002bc <__adddf3>
 800ad8c:	4682      	mov	sl, r0
 800ad8e:	468b      	mov	fp, r1
 800ad90:	e755      	b.n	800ac3e <_strtod_l+0x7ce>
 800ad92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad94:	ea13 0f0a 	tst.w	r3, sl
 800ad98:	e7e9      	b.n	800ad6e <_strtod_l+0x8fe>
 800ad9a:	f7ff fb4c 	bl	800a436 <sulp>
 800ad9e:	4602      	mov	r2, r0
 800ada0:	460b      	mov	r3, r1
 800ada2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ada6:	f7f5 fa87 	bl	80002b8 <__aeabi_dsub>
 800adaa:	2200      	movs	r2, #0
 800adac:	2300      	movs	r3, #0
 800adae:	4682      	mov	sl, r0
 800adb0:	468b      	mov	fp, r1
 800adb2:	f7f5 fea1 	bl	8000af8 <__aeabi_dcmpeq>
 800adb6:	2800      	cmp	r0, #0
 800adb8:	f47f ae11 	bne.w	800a9de <_strtod_l+0x56e>
 800adbc:	e73f      	b.n	800ac3e <_strtod_l+0x7ce>
 800adbe:	4641      	mov	r1, r8
 800adc0:	4620      	mov	r0, r4
 800adc2:	f001 f962 	bl	800c08a <__ratio>
 800adc6:	ec57 6b10 	vmov	r6, r7, d0
 800adca:	2200      	movs	r2, #0
 800adcc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800add0:	ee10 0a10 	vmov	r0, s0
 800add4:	4639      	mov	r1, r7
 800add6:	f7f5 fea3 	bl	8000b20 <__aeabi_dcmple>
 800adda:	2800      	cmp	r0, #0
 800addc:	d077      	beq.n	800aece <_strtod_l+0xa5e>
 800adde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d04a      	beq.n	800ae7a <_strtod_l+0xa0a>
 800ade4:	4b68      	ldr	r3, [pc, #416]	; (800af88 <_strtod_l+0xb18>)
 800ade6:	2200      	movs	r2, #0
 800ade8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800adec:	4f66      	ldr	r7, [pc, #408]	; (800af88 <_strtod_l+0xb18>)
 800adee:	2600      	movs	r6, #0
 800adf0:	4b62      	ldr	r3, [pc, #392]	; (800af7c <_strtod_l+0xb0c>)
 800adf2:	402b      	ands	r3, r5
 800adf4:	930f      	str	r3, [sp, #60]	; 0x3c
 800adf6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800adf8:	4b64      	ldr	r3, [pc, #400]	; (800af8c <_strtod_l+0xb1c>)
 800adfa:	429a      	cmp	r2, r3
 800adfc:	f040 80ce 	bne.w	800af9c <_strtod_l+0xb2c>
 800ae00:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ae04:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ae08:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800ae0c:	ec4b ab10 	vmov	d0, sl, fp
 800ae10:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800ae14:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ae18:	f001 f872 	bl	800bf00 <__ulp>
 800ae1c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ae20:	ec53 2b10 	vmov	r2, r3, d0
 800ae24:	f7f5 fc00 	bl	8000628 <__aeabi_dmul>
 800ae28:	4652      	mov	r2, sl
 800ae2a:	465b      	mov	r3, fp
 800ae2c:	f7f5 fa46 	bl	80002bc <__adddf3>
 800ae30:	460b      	mov	r3, r1
 800ae32:	4952      	ldr	r1, [pc, #328]	; (800af7c <_strtod_l+0xb0c>)
 800ae34:	4a56      	ldr	r2, [pc, #344]	; (800af90 <_strtod_l+0xb20>)
 800ae36:	4019      	ands	r1, r3
 800ae38:	4291      	cmp	r1, r2
 800ae3a:	4682      	mov	sl, r0
 800ae3c:	d95b      	bls.n	800aef6 <_strtod_l+0xa86>
 800ae3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae40:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800ae44:	4293      	cmp	r3, r2
 800ae46:	d103      	bne.n	800ae50 <_strtod_l+0x9e0>
 800ae48:	9b08      	ldr	r3, [sp, #32]
 800ae4a:	3301      	adds	r3, #1
 800ae4c:	f43f ad2e 	beq.w	800a8ac <_strtod_l+0x43c>
 800ae50:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800af80 <_strtod_l+0xb10>
 800ae54:	f04f 3aff 	mov.w	sl, #4294967295
 800ae58:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ae5a:	4648      	mov	r0, r9
 800ae5c:	f000 fdb9 	bl	800b9d2 <_Bfree>
 800ae60:	9905      	ldr	r1, [sp, #20]
 800ae62:	4648      	mov	r0, r9
 800ae64:	f000 fdb5 	bl	800b9d2 <_Bfree>
 800ae68:	4641      	mov	r1, r8
 800ae6a:	4648      	mov	r0, r9
 800ae6c:	f000 fdb1 	bl	800b9d2 <_Bfree>
 800ae70:	4621      	mov	r1, r4
 800ae72:	4648      	mov	r0, r9
 800ae74:	f000 fdad 	bl	800b9d2 <_Bfree>
 800ae78:	e619      	b.n	800aaae <_strtod_l+0x63e>
 800ae7a:	f1ba 0f00 	cmp.w	sl, #0
 800ae7e:	d11a      	bne.n	800aeb6 <_strtod_l+0xa46>
 800ae80:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae84:	b9eb      	cbnz	r3, 800aec2 <_strtod_l+0xa52>
 800ae86:	2200      	movs	r2, #0
 800ae88:	4b3f      	ldr	r3, [pc, #252]	; (800af88 <_strtod_l+0xb18>)
 800ae8a:	4630      	mov	r0, r6
 800ae8c:	4639      	mov	r1, r7
 800ae8e:	f7f5 fe3d 	bl	8000b0c <__aeabi_dcmplt>
 800ae92:	b9c8      	cbnz	r0, 800aec8 <_strtod_l+0xa58>
 800ae94:	4630      	mov	r0, r6
 800ae96:	4639      	mov	r1, r7
 800ae98:	2200      	movs	r2, #0
 800ae9a:	4b3e      	ldr	r3, [pc, #248]	; (800af94 <_strtod_l+0xb24>)
 800ae9c:	f7f5 fbc4 	bl	8000628 <__aeabi_dmul>
 800aea0:	4606      	mov	r6, r0
 800aea2:	460f      	mov	r7, r1
 800aea4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800aea8:	9618      	str	r6, [sp, #96]	; 0x60
 800aeaa:	9319      	str	r3, [sp, #100]	; 0x64
 800aeac:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800aeb0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800aeb4:	e79c      	b.n	800adf0 <_strtod_l+0x980>
 800aeb6:	f1ba 0f01 	cmp.w	sl, #1
 800aeba:	d102      	bne.n	800aec2 <_strtod_l+0xa52>
 800aebc:	2d00      	cmp	r5, #0
 800aebe:	f43f ad8e 	beq.w	800a9de <_strtod_l+0x56e>
 800aec2:	2200      	movs	r2, #0
 800aec4:	4b34      	ldr	r3, [pc, #208]	; (800af98 <_strtod_l+0xb28>)
 800aec6:	e78f      	b.n	800ade8 <_strtod_l+0x978>
 800aec8:	2600      	movs	r6, #0
 800aeca:	4f32      	ldr	r7, [pc, #200]	; (800af94 <_strtod_l+0xb24>)
 800aecc:	e7ea      	b.n	800aea4 <_strtod_l+0xa34>
 800aece:	4b31      	ldr	r3, [pc, #196]	; (800af94 <_strtod_l+0xb24>)
 800aed0:	4630      	mov	r0, r6
 800aed2:	4639      	mov	r1, r7
 800aed4:	2200      	movs	r2, #0
 800aed6:	f7f5 fba7 	bl	8000628 <__aeabi_dmul>
 800aeda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aedc:	4606      	mov	r6, r0
 800aede:	460f      	mov	r7, r1
 800aee0:	b933      	cbnz	r3, 800aef0 <_strtod_l+0xa80>
 800aee2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aee6:	9010      	str	r0, [sp, #64]	; 0x40
 800aee8:	9311      	str	r3, [sp, #68]	; 0x44
 800aeea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800aeee:	e7df      	b.n	800aeb0 <_strtod_l+0xa40>
 800aef0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800aef4:	e7f9      	b.n	800aeea <_strtod_l+0xa7a>
 800aef6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800aefa:	9b04      	ldr	r3, [sp, #16]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d1ab      	bne.n	800ae58 <_strtod_l+0x9e8>
 800af00:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800af04:	0d1b      	lsrs	r3, r3, #20
 800af06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af08:	051b      	lsls	r3, r3, #20
 800af0a:	429a      	cmp	r2, r3
 800af0c:	465d      	mov	r5, fp
 800af0e:	d1a3      	bne.n	800ae58 <_strtod_l+0x9e8>
 800af10:	4639      	mov	r1, r7
 800af12:	4630      	mov	r0, r6
 800af14:	f7f5 fe38 	bl	8000b88 <__aeabi_d2iz>
 800af18:	f7f5 fb1c 	bl	8000554 <__aeabi_i2d>
 800af1c:	460b      	mov	r3, r1
 800af1e:	4602      	mov	r2, r0
 800af20:	4639      	mov	r1, r7
 800af22:	4630      	mov	r0, r6
 800af24:	f7f5 f9c8 	bl	80002b8 <__aeabi_dsub>
 800af28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af2a:	4606      	mov	r6, r0
 800af2c:	460f      	mov	r7, r1
 800af2e:	b933      	cbnz	r3, 800af3e <_strtod_l+0xace>
 800af30:	f1ba 0f00 	cmp.w	sl, #0
 800af34:	d103      	bne.n	800af3e <_strtod_l+0xace>
 800af36:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800af3a:	2d00      	cmp	r5, #0
 800af3c:	d06d      	beq.n	800b01a <_strtod_l+0xbaa>
 800af3e:	a30a      	add	r3, pc, #40	; (adr r3, 800af68 <_strtod_l+0xaf8>)
 800af40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af44:	4630      	mov	r0, r6
 800af46:	4639      	mov	r1, r7
 800af48:	f7f5 fde0 	bl	8000b0c <__aeabi_dcmplt>
 800af4c:	2800      	cmp	r0, #0
 800af4e:	f47f acb8 	bne.w	800a8c2 <_strtod_l+0x452>
 800af52:	a307      	add	r3, pc, #28	; (adr r3, 800af70 <_strtod_l+0xb00>)
 800af54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af58:	4630      	mov	r0, r6
 800af5a:	4639      	mov	r1, r7
 800af5c:	f7f5 fdf4 	bl	8000b48 <__aeabi_dcmpgt>
 800af60:	2800      	cmp	r0, #0
 800af62:	f43f af79 	beq.w	800ae58 <_strtod_l+0x9e8>
 800af66:	e4ac      	b.n	800a8c2 <_strtod_l+0x452>
 800af68:	94a03595 	.word	0x94a03595
 800af6c:	3fdfffff 	.word	0x3fdfffff
 800af70:	35afe535 	.word	0x35afe535
 800af74:	3fe00000 	.word	0x3fe00000
 800af78:	000fffff 	.word	0x000fffff
 800af7c:	7ff00000 	.word	0x7ff00000
 800af80:	7fefffff 	.word	0x7fefffff
 800af84:	39500000 	.word	0x39500000
 800af88:	3ff00000 	.word	0x3ff00000
 800af8c:	7fe00000 	.word	0x7fe00000
 800af90:	7c9fffff 	.word	0x7c9fffff
 800af94:	3fe00000 	.word	0x3fe00000
 800af98:	bff00000 	.word	0xbff00000
 800af9c:	9b04      	ldr	r3, [sp, #16]
 800af9e:	b333      	cbz	r3, 800afee <_strtod_l+0xb7e>
 800afa0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800afa2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800afa6:	d822      	bhi.n	800afee <_strtod_l+0xb7e>
 800afa8:	a327      	add	r3, pc, #156	; (adr r3, 800b048 <_strtod_l+0xbd8>)
 800afaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afae:	4630      	mov	r0, r6
 800afb0:	4639      	mov	r1, r7
 800afb2:	f7f5 fdb5 	bl	8000b20 <__aeabi_dcmple>
 800afb6:	b1a0      	cbz	r0, 800afe2 <_strtod_l+0xb72>
 800afb8:	4639      	mov	r1, r7
 800afba:	4630      	mov	r0, r6
 800afbc:	f7f5 fe0c 	bl	8000bd8 <__aeabi_d2uiz>
 800afc0:	2800      	cmp	r0, #0
 800afc2:	bf08      	it	eq
 800afc4:	2001      	moveq	r0, #1
 800afc6:	f7f5 fab5 	bl	8000534 <__aeabi_ui2d>
 800afca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800afcc:	4606      	mov	r6, r0
 800afce:	460f      	mov	r7, r1
 800afd0:	bb03      	cbnz	r3, 800b014 <_strtod_l+0xba4>
 800afd2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800afd6:	9012      	str	r0, [sp, #72]	; 0x48
 800afd8:	9313      	str	r3, [sp, #76]	; 0x4c
 800afda:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800afde:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800afe2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afe4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800afe6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800afea:	1a9b      	subs	r3, r3, r2
 800afec:	930b      	str	r3, [sp, #44]	; 0x2c
 800afee:	ed9d 0b08 	vldr	d0, [sp, #32]
 800aff2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800aff6:	f000 ff83 	bl	800bf00 <__ulp>
 800affa:	4650      	mov	r0, sl
 800affc:	ec53 2b10 	vmov	r2, r3, d0
 800b000:	4659      	mov	r1, fp
 800b002:	f7f5 fb11 	bl	8000628 <__aeabi_dmul>
 800b006:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b00a:	f7f5 f957 	bl	80002bc <__adddf3>
 800b00e:	4682      	mov	sl, r0
 800b010:	468b      	mov	fp, r1
 800b012:	e772      	b.n	800aefa <_strtod_l+0xa8a>
 800b014:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800b018:	e7df      	b.n	800afda <_strtod_l+0xb6a>
 800b01a:	a30d      	add	r3, pc, #52	; (adr r3, 800b050 <_strtod_l+0xbe0>)
 800b01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b020:	f7f5 fd74 	bl	8000b0c <__aeabi_dcmplt>
 800b024:	e79c      	b.n	800af60 <_strtod_l+0xaf0>
 800b026:	2300      	movs	r3, #0
 800b028:	930d      	str	r3, [sp, #52]	; 0x34
 800b02a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b02c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b02e:	6013      	str	r3, [r2, #0]
 800b030:	f7ff ba61 	b.w	800a4f6 <_strtod_l+0x86>
 800b034:	2b65      	cmp	r3, #101	; 0x65
 800b036:	f04f 0200 	mov.w	r2, #0
 800b03a:	f43f ab4e 	beq.w	800a6da <_strtod_l+0x26a>
 800b03e:	2101      	movs	r1, #1
 800b040:	4614      	mov	r4, r2
 800b042:	9104      	str	r1, [sp, #16]
 800b044:	f7ff bacb 	b.w	800a5de <_strtod_l+0x16e>
 800b048:	ffc00000 	.word	0xffc00000
 800b04c:	41dfffff 	.word	0x41dfffff
 800b050:	94a03595 	.word	0x94a03595
 800b054:	3fcfffff 	.word	0x3fcfffff

0800b058 <strtof>:
 800b058:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800b05c:	4e24      	ldr	r6, [pc, #144]	; (800b0f0 <strtof+0x98>)
 800b05e:	4a25      	ldr	r2, [pc, #148]	; (800b0f4 <strtof+0x9c>)
 800b060:	6834      	ldr	r4, [r6, #0]
 800b062:	6a23      	ldr	r3, [r4, #32]
 800b064:	ed2d 8b02 	vpush	{d8}
 800b068:	2b00      	cmp	r3, #0
 800b06a:	bf08      	it	eq
 800b06c:	4613      	moveq	r3, r2
 800b06e:	460a      	mov	r2, r1
 800b070:	4601      	mov	r1, r0
 800b072:	4620      	mov	r0, r4
 800b074:	f7ff f9fc 	bl	800a470 <_strtod_l>
 800b078:	ec55 4b10 	vmov	r4, r5, d0
 800b07c:	ee10 2a10 	vmov	r2, s0
 800b080:	462b      	mov	r3, r5
 800b082:	ee10 0a10 	vmov	r0, s0
 800b086:	4629      	mov	r1, r5
 800b088:	f7f5 fd68 	bl	8000b5c <__aeabi_dcmpun>
 800b08c:	b130      	cbz	r0, 800b09c <strtof+0x44>
 800b08e:	ecbd 8b02 	vpop	{d8}
 800b092:	2000      	movs	r0, #0
 800b094:	e8bd 4370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, lr}
 800b098:	f001 bbb8 	b.w	800c80c <nanf>
 800b09c:	4620      	mov	r0, r4
 800b09e:	4629      	mov	r1, r5
 800b0a0:	f7f5 fdba 	bl	8000c18 <__aeabi_d2f>
 800b0a4:	ee08 0a10 	vmov	s16, r0
 800b0a8:	eddf 7a13 	vldr	s15, [pc, #76]	; 800b0f8 <strtof+0xa0>
 800b0ac:	eeb0 7ac8 	vabs.f32	s14, s16
 800b0b0:	eeb4 7a67 	vcmp.f32	s14, s15
 800b0b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0b8:	dd14      	ble.n	800b0e4 <strtof+0x8c>
 800b0ba:	f025 4900 	bic.w	r9, r5, #2147483648	; 0x80000000
 800b0be:	f04f 32ff 	mov.w	r2, #4294967295
 800b0c2:	4b0e      	ldr	r3, [pc, #56]	; (800b0fc <strtof+0xa4>)
 800b0c4:	4620      	mov	r0, r4
 800b0c6:	4649      	mov	r1, r9
 800b0c8:	f7f5 fd48 	bl	8000b5c <__aeabi_dcmpun>
 800b0cc:	b938      	cbnz	r0, 800b0de <strtof+0x86>
 800b0ce:	f04f 32ff 	mov.w	r2, #4294967295
 800b0d2:	4b0a      	ldr	r3, [pc, #40]	; (800b0fc <strtof+0xa4>)
 800b0d4:	4620      	mov	r0, r4
 800b0d6:	4649      	mov	r1, r9
 800b0d8:	f7f5 fd22 	bl	8000b20 <__aeabi_dcmple>
 800b0dc:	b110      	cbz	r0, 800b0e4 <strtof+0x8c>
 800b0de:	6833      	ldr	r3, [r6, #0]
 800b0e0:	2222      	movs	r2, #34	; 0x22
 800b0e2:	601a      	str	r2, [r3, #0]
 800b0e4:	eeb0 0a48 	vmov.f32	s0, s16
 800b0e8:	ecbd 8b02 	vpop	{d8}
 800b0ec:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800b0f0:	20000060 	.word	0x20000060
 800b0f4:	200000c4 	.word	0x200000c4
 800b0f8:	7f7fffff 	.word	0x7f7fffff
 800b0fc:	7fefffff 	.word	0x7fefffff

0800b100 <__strtok_r>:
 800b100:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b102:	b918      	cbnz	r0, 800b10c <__strtok_r+0xc>
 800b104:	6810      	ldr	r0, [r2, #0]
 800b106:	b908      	cbnz	r0, 800b10c <__strtok_r+0xc>
 800b108:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b10a:	4620      	mov	r0, r4
 800b10c:	4604      	mov	r4, r0
 800b10e:	460f      	mov	r7, r1
 800b110:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b114:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b118:	b91e      	cbnz	r6, 800b122 <__strtok_r+0x22>
 800b11a:	b96d      	cbnz	r5, 800b138 <__strtok_r+0x38>
 800b11c:	6015      	str	r5, [r2, #0]
 800b11e:	4628      	mov	r0, r5
 800b120:	e7f2      	b.n	800b108 <__strtok_r+0x8>
 800b122:	42b5      	cmp	r5, r6
 800b124:	d1f6      	bne.n	800b114 <__strtok_r+0x14>
 800b126:	2b00      	cmp	r3, #0
 800b128:	d1ef      	bne.n	800b10a <__strtok_r+0xa>
 800b12a:	6014      	str	r4, [r2, #0]
 800b12c:	7003      	strb	r3, [r0, #0]
 800b12e:	e7eb      	b.n	800b108 <__strtok_r+0x8>
 800b130:	462b      	mov	r3, r5
 800b132:	e00d      	b.n	800b150 <__strtok_r+0x50>
 800b134:	b926      	cbnz	r6, 800b140 <__strtok_r+0x40>
 800b136:	461c      	mov	r4, r3
 800b138:	4623      	mov	r3, r4
 800b13a:	460f      	mov	r7, r1
 800b13c:	f813 5b01 	ldrb.w	r5, [r3], #1
 800b140:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b144:	42b5      	cmp	r5, r6
 800b146:	d1f5      	bne.n	800b134 <__strtok_r+0x34>
 800b148:	2d00      	cmp	r5, #0
 800b14a:	d0f1      	beq.n	800b130 <__strtok_r+0x30>
 800b14c:	2100      	movs	r1, #0
 800b14e:	7021      	strb	r1, [r4, #0]
 800b150:	6013      	str	r3, [r2, #0]
 800b152:	e7d9      	b.n	800b108 <__strtok_r+0x8>

0800b154 <strtok_r>:
 800b154:	2301      	movs	r3, #1
 800b156:	f7ff bfd3 	b.w	800b100 <__strtok_r>

0800b15a <_strtoul_l.isra.0>:
 800b15a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b15e:	4680      	mov	r8, r0
 800b160:	4689      	mov	r9, r1
 800b162:	4692      	mov	sl, r2
 800b164:	461e      	mov	r6, r3
 800b166:	460f      	mov	r7, r1
 800b168:	463d      	mov	r5, r7
 800b16a:	9808      	ldr	r0, [sp, #32]
 800b16c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b170:	f000 fbe4 	bl	800b93c <__locale_ctype_ptr_l>
 800b174:	4420      	add	r0, r4
 800b176:	7843      	ldrb	r3, [r0, #1]
 800b178:	f013 0308 	ands.w	r3, r3, #8
 800b17c:	d130      	bne.n	800b1e0 <_strtoul_l.isra.0+0x86>
 800b17e:	2c2d      	cmp	r4, #45	; 0x2d
 800b180:	d130      	bne.n	800b1e4 <_strtoul_l.isra.0+0x8a>
 800b182:	787c      	ldrb	r4, [r7, #1]
 800b184:	1cbd      	adds	r5, r7, #2
 800b186:	2101      	movs	r1, #1
 800b188:	2e00      	cmp	r6, #0
 800b18a:	d05c      	beq.n	800b246 <_strtoul_l.isra.0+0xec>
 800b18c:	2e10      	cmp	r6, #16
 800b18e:	d109      	bne.n	800b1a4 <_strtoul_l.isra.0+0x4a>
 800b190:	2c30      	cmp	r4, #48	; 0x30
 800b192:	d107      	bne.n	800b1a4 <_strtoul_l.isra.0+0x4a>
 800b194:	782b      	ldrb	r3, [r5, #0]
 800b196:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b19a:	2b58      	cmp	r3, #88	; 0x58
 800b19c:	d14e      	bne.n	800b23c <_strtoul_l.isra.0+0xe2>
 800b19e:	786c      	ldrb	r4, [r5, #1]
 800b1a0:	2610      	movs	r6, #16
 800b1a2:	3502      	adds	r5, #2
 800b1a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	fbb2 f2f6 	udiv	r2, r2, r6
 800b1ae:	fb06 fc02 	mul.w	ip, r6, r2
 800b1b2:	ea6f 0c0c 	mvn.w	ip, ip
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800b1bc:	2f09      	cmp	r7, #9
 800b1be:	d817      	bhi.n	800b1f0 <_strtoul_l.isra.0+0x96>
 800b1c0:	463c      	mov	r4, r7
 800b1c2:	42a6      	cmp	r6, r4
 800b1c4:	dd23      	ble.n	800b20e <_strtoul_l.isra.0+0xb4>
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	db1e      	blt.n	800b208 <_strtoul_l.isra.0+0xae>
 800b1ca:	4282      	cmp	r2, r0
 800b1cc:	d31c      	bcc.n	800b208 <_strtoul_l.isra.0+0xae>
 800b1ce:	d101      	bne.n	800b1d4 <_strtoul_l.isra.0+0x7a>
 800b1d0:	45a4      	cmp	ip, r4
 800b1d2:	db19      	blt.n	800b208 <_strtoul_l.isra.0+0xae>
 800b1d4:	fb00 4006 	mla	r0, r0, r6, r4
 800b1d8:	2301      	movs	r3, #1
 800b1da:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b1de:	e7eb      	b.n	800b1b8 <_strtoul_l.isra.0+0x5e>
 800b1e0:	462f      	mov	r7, r5
 800b1e2:	e7c1      	b.n	800b168 <_strtoul_l.isra.0+0xe>
 800b1e4:	2c2b      	cmp	r4, #43	; 0x2b
 800b1e6:	bf04      	itt	eq
 800b1e8:	1cbd      	addeq	r5, r7, #2
 800b1ea:	787c      	ldrbeq	r4, [r7, #1]
 800b1ec:	4619      	mov	r1, r3
 800b1ee:	e7cb      	b.n	800b188 <_strtoul_l.isra.0+0x2e>
 800b1f0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800b1f4:	2f19      	cmp	r7, #25
 800b1f6:	d801      	bhi.n	800b1fc <_strtoul_l.isra.0+0xa2>
 800b1f8:	3c37      	subs	r4, #55	; 0x37
 800b1fa:	e7e2      	b.n	800b1c2 <_strtoul_l.isra.0+0x68>
 800b1fc:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800b200:	2f19      	cmp	r7, #25
 800b202:	d804      	bhi.n	800b20e <_strtoul_l.isra.0+0xb4>
 800b204:	3c57      	subs	r4, #87	; 0x57
 800b206:	e7dc      	b.n	800b1c2 <_strtoul_l.isra.0+0x68>
 800b208:	f04f 33ff 	mov.w	r3, #4294967295
 800b20c:	e7e5      	b.n	800b1da <_strtoul_l.isra.0+0x80>
 800b20e:	2b00      	cmp	r3, #0
 800b210:	da09      	bge.n	800b226 <_strtoul_l.isra.0+0xcc>
 800b212:	2322      	movs	r3, #34	; 0x22
 800b214:	f8c8 3000 	str.w	r3, [r8]
 800b218:	f04f 30ff 	mov.w	r0, #4294967295
 800b21c:	f1ba 0f00 	cmp.w	sl, #0
 800b220:	d107      	bne.n	800b232 <_strtoul_l.isra.0+0xd8>
 800b222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b226:	b101      	cbz	r1, 800b22a <_strtoul_l.isra.0+0xd0>
 800b228:	4240      	negs	r0, r0
 800b22a:	f1ba 0f00 	cmp.w	sl, #0
 800b22e:	d0f8      	beq.n	800b222 <_strtoul_l.isra.0+0xc8>
 800b230:	b10b      	cbz	r3, 800b236 <_strtoul_l.isra.0+0xdc>
 800b232:	f105 39ff 	add.w	r9, r5, #4294967295
 800b236:	f8ca 9000 	str.w	r9, [sl]
 800b23a:	e7f2      	b.n	800b222 <_strtoul_l.isra.0+0xc8>
 800b23c:	2430      	movs	r4, #48	; 0x30
 800b23e:	2e00      	cmp	r6, #0
 800b240:	d1b0      	bne.n	800b1a4 <_strtoul_l.isra.0+0x4a>
 800b242:	2608      	movs	r6, #8
 800b244:	e7ae      	b.n	800b1a4 <_strtoul_l.isra.0+0x4a>
 800b246:	2c30      	cmp	r4, #48	; 0x30
 800b248:	d0a4      	beq.n	800b194 <_strtoul_l.isra.0+0x3a>
 800b24a:	260a      	movs	r6, #10
 800b24c:	e7aa      	b.n	800b1a4 <_strtoul_l.isra.0+0x4a>
	...

0800b250 <strtoul>:
 800b250:	4b08      	ldr	r3, [pc, #32]	; (800b274 <strtoul+0x24>)
 800b252:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b254:	681c      	ldr	r4, [r3, #0]
 800b256:	4d08      	ldr	r5, [pc, #32]	; (800b278 <strtoul+0x28>)
 800b258:	6a23      	ldr	r3, [r4, #32]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	bf08      	it	eq
 800b25e:	462b      	moveq	r3, r5
 800b260:	9300      	str	r3, [sp, #0]
 800b262:	4613      	mov	r3, r2
 800b264:	460a      	mov	r2, r1
 800b266:	4601      	mov	r1, r0
 800b268:	4620      	mov	r0, r4
 800b26a:	f7ff ff76 	bl	800b15a <_strtoul_l.isra.0>
 800b26e:	b003      	add	sp, #12
 800b270:	bd30      	pop	{r4, r5, pc}
 800b272:	bf00      	nop
 800b274:	20000060 	.word	0x20000060
 800b278:	200000c4 	.word	0x200000c4

0800b27c <_vsniprintf_r>:
 800b27c:	b530      	push	{r4, r5, lr}
 800b27e:	1e14      	subs	r4, r2, #0
 800b280:	4605      	mov	r5, r0
 800b282:	b09b      	sub	sp, #108	; 0x6c
 800b284:	4618      	mov	r0, r3
 800b286:	da05      	bge.n	800b294 <_vsniprintf_r+0x18>
 800b288:	238b      	movs	r3, #139	; 0x8b
 800b28a:	602b      	str	r3, [r5, #0]
 800b28c:	f04f 30ff 	mov.w	r0, #4294967295
 800b290:	b01b      	add	sp, #108	; 0x6c
 800b292:	bd30      	pop	{r4, r5, pc}
 800b294:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b298:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b29c:	bf14      	ite	ne
 800b29e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b2a2:	4623      	moveq	r3, r4
 800b2a4:	9302      	str	r3, [sp, #8]
 800b2a6:	9305      	str	r3, [sp, #20]
 800b2a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b2ac:	9100      	str	r1, [sp, #0]
 800b2ae:	9104      	str	r1, [sp, #16]
 800b2b0:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b2b4:	4602      	mov	r2, r0
 800b2b6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b2b8:	4669      	mov	r1, sp
 800b2ba:	4628      	mov	r0, r5
 800b2bc:	f001 f816 	bl	800c2ec <_svfiprintf_r>
 800b2c0:	1c43      	adds	r3, r0, #1
 800b2c2:	bfbc      	itt	lt
 800b2c4:	238b      	movlt	r3, #139	; 0x8b
 800b2c6:	602b      	strlt	r3, [r5, #0]
 800b2c8:	2c00      	cmp	r4, #0
 800b2ca:	d0e1      	beq.n	800b290 <_vsniprintf_r+0x14>
 800b2cc:	9b00      	ldr	r3, [sp, #0]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	701a      	strb	r2, [r3, #0]
 800b2d2:	e7dd      	b.n	800b290 <_vsniprintf_r+0x14>

0800b2d4 <vsniprintf>:
 800b2d4:	b507      	push	{r0, r1, r2, lr}
 800b2d6:	9300      	str	r3, [sp, #0]
 800b2d8:	4613      	mov	r3, r2
 800b2da:	460a      	mov	r2, r1
 800b2dc:	4601      	mov	r1, r0
 800b2de:	4803      	ldr	r0, [pc, #12]	; (800b2ec <vsniprintf+0x18>)
 800b2e0:	6800      	ldr	r0, [r0, #0]
 800b2e2:	f7ff ffcb 	bl	800b27c <_vsniprintf_r>
 800b2e6:	b003      	add	sp, #12
 800b2e8:	f85d fb04 	ldr.w	pc, [sp], #4
 800b2ec:	20000060 	.word	0x20000060

0800b2f0 <rshift>:
 800b2f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2f2:	6906      	ldr	r6, [r0, #16]
 800b2f4:	114b      	asrs	r3, r1, #5
 800b2f6:	429e      	cmp	r6, r3
 800b2f8:	f100 0414 	add.w	r4, r0, #20
 800b2fc:	dd30      	ble.n	800b360 <rshift+0x70>
 800b2fe:	f011 011f 	ands.w	r1, r1, #31
 800b302:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800b306:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800b30a:	d108      	bne.n	800b31e <rshift+0x2e>
 800b30c:	4621      	mov	r1, r4
 800b30e:	42b2      	cmp	r2, r6
 800b310:	460b      	mov	r3, r1
 800b312:	d211      	bcs.n	800b338 <rshift+0x48>
 800b314:	f852 3b04 	ldr.w	r3, [r2], #4
 800b318:	f841 3b04 	str.w	r3, [r1], #4
 800b31c:	e7f7      	b.n	800b30e <rshift+0x1e>
 800b31e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800b322:	f1c1 0c20 	rsb	ip, r1, #32
 800b326:	40cd      	lsrs	r5, r1
 800b328:	3204      	adds	r2, #4
 800b32a:	4623      	mov	r3, r4
 800b32c:	42b2      	cmp	r2, r6
 800b32e:	4617      	mov	r7, r2
 800b330:	d30c      	bcc.n	800b34c <rshift+0x5c>
 800b332:	601d      	str	r5, [r3, #0]
 800b334:	b105      	cbz	r5, 800b338 <rshift+0x48>
 800b336:	3304      	adds	r3, #4
 800b338:	1b1a      	subs	r2, r3, r4
 800b33a:	42a3      	cmp	r3, r4
 800b33c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b340:	bf08      	it	eq
 800b342:	2300      	moveq	r3, #0
 800b344:	6102      	str	r2, [r0, #16]
 800b346:	bf08      	it	eq
 800b348:	6143      	streq	r3, [r0, #20]
 800b34a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b34c:	683f      	ldr	r7, [r7, #0]
 800b34e:	fa07 f70c 	lsl.w	r7, r7, ip
 800b352:	433d      	orrs	r5, r7
 800b354:	f843 5b04 	str.w	r5, [r3], #4
 800b358:	f852 5b04 	ldr.w	r5, [r2], #4
 800b35c:	40cd      	lsrs	r5, r1
 800b35e:	e7e5      	b.n	800b32c <rshift+0x3c>
 800b360:	4623      	mov	r3, r4
 800b362:	e7e9      	b.n	800b338 <rshift+0x48>

0800b364 <__hexdig_fun>:
 800b364:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b368:	2b09      	cmp	r3, #9
 800b36a:	d802      	bhi.n	800b372 <__hexdig_fun+0xe>
 800b36c:	3820      	subs	r0, #32
 800b36e:	b2c0      	uxtb	r0, r0
 800b370:	4770      	bx	lr
 800b372:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b376:	2b05      	cmp	r3, #5
 800b378:	d801      	bhi.n	800b37e <__hexdig_fun+0x1a>
 800b37a:	3847      	subs	r0, #71	; 0x47
 800b37c:	e7f7      	b.n	800b36e <__hexdig_fun+0xa>
 800b37e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b382:	2b05      	cmp	r3, #5
 800b384:	d801      	bhi.n	800b38a <__hexdig_fun+0x26>
 800b386:	3827      	subs	r0, #39	; 0x27
 800b388:	e7f1      	b.n	800b36e <__hexdig_fun+0xa>
 800b38a:	2000      	movs	r0, #0
 800b38c:	4770      	bx	lr

0800b38e <__gethex>:
 800b38e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b392:	b08b      	sub	sp, #44	; 0x2c
 800b394:	468a      	mov	sl, r1
 800b396:	9002      	str	r0, [sp, #8]
 800b398:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b39a:	9306      	str	r3, [sp, #24]
 800b39c:	4690      	mov	r8, r2
 800b39e:	f000 fad0 	bl	800b942 <__localeconv_l>
 800b3a2:	6803      	ldr	r3, [r0, #0]
 800b3a4:	9303      	str	r3, [sp, #12]
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	f7f4 ff24 	bl	80001f4 <strlen>
 800b3ac:	9b03      	ldr	r3, [sp, #12]
 800b3ae:	9001      	str	r0, [sp, #4]
 800b3b0:	4403      	add	r3, r0
 800b3b2:	f04f 0b00 	mov.w	fp, #0
 800b3b6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b3ba:	9307      	str	r3, [sp, #28]
 800b3bc:	f8da 3000 	ldr.w	r3, [sl]
 800b3c0:	3302      	adds	r3, #2
 800b3c2:	461f      	mov	r7, r3
 800b3c4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b3c8:	2830      	cmp	r0, #48	; 0x30
 800b3ca:	d06c      	beq.n	800b4a6 <__gethex+0x118>
 800b3cc:	f7ff ffca 	bl	800b364 <__hexdig_fun>
 800b3d0:	4604      	mov	r4, r0
 800b3d2:	2800      	cmp	r0, #0
 800b3d4:	d16a      	bne.n	800b4ac <__gethex+0x11e>
 800b3d6:	9a01      	ldr	r2, [sp, #4]
 800b3d8:	9903      	ldr	r1, [sp, #12]
 800b3da:	4638      	mov	r0, r7
 800b3dc:	f001 fa1c 	bl	800c818 <strncmp>
 800b3e0:	2800      	cmp	r0, #0
 800b3e2:	d166      	bne.n	800b4b2 <__gethex+0x124>
 800b3e4:	9b01      	ldr	r3, [sp, #4]
 800b3e6:	5cf8      	ldrb	r0, [r7, r3]
 800b3e8:	18fe      	adds	r6, r7, r3
 800b3ea:	f7ff ffbb 	bl	800b364 <__hexdig_fun>
 800b3ee:	2800      	cmp	r0, #0
 800b3f0:	d062      	beq.n	800b4b8 <__gethex+0x12a>
 800b3f2:	4633      	mov	r3, r6
 800b3f4:	7818      	ldrb	r0, [r3, #0]
 800b3f6:	2830      	cmp	r0, #48	; 0x30
 800b3f8:	461f      	mov	r7, r3
 800b3fa:	f103 0301 	add.w	r3, r3, #1
 800b3fe:	d0f9      	beq.n	800b3f4 <__gethex+0x66>
 800b400:	f7ff ffb0 	bl	800b364 <__hexdig_fun>
 800b404:	fab0 f580 	clz	r5, r0
 800b408:	096d      	lsrs	r5, r5, #5
 800b40a:	4634      	mov	r4, r6
 800b40c:	f04f 0b01 	mov.w	fp, #1
 800b410:	463a      	mov	r2, r7
 800b412:	4616      	mov	r6, r2
 800b414:	3201      	adds	r2, #1
 800b416:	7830      	ldrb	r0, [r6, #0]
 800b418:	f7ff ffa4 	bl	800b364 <__hexdig_fun>
 800b41c:	2800      	cmp	r0, #0
 800b41e:	d1f8      	bne.n	800b412 <__gethex+0x84>
 800b420:	9a01      	ldr	r2, [sp, #4]
 800b422:	9903      	ldr	r1, [sp, #12]
 800b424:	4630      	mov	r0, r6
 800b426:	f001 f9f7 	bl	800c818 <strncmp>
 800b42a:	b950      	cbnz	r0, 800b442 <__gethex+0xb4>
 800b42c:	b954      	cbnz	r4, 800b444 <__gethex+0xb6>
 800b42e:	9b01      	ldr	r3, [sp, #4]
 800b430:	18f4      	adds	r4, r6, r3
 800b432:	4622      	mov	r2, r4
 800b434:	4616      	mov	r6, r2
 800b436:	3201      	adds	r2, #1
 800b438:	7830      	ldrb	r0, [r6, #0]
 800b43a:	f7ff ff93 	bl	800b364 <__hexdig_fun>
 800b43e:	2800      	cmp	r0, #0
 800b440:	d1f8      	bne.n	800b434 <__gethex+0xa6>
 800b442:	b10c      	cbz	r4, 800b448 <__gethex+0xba>
 800b444:	1ba4      	subs	r4, r4, r6
 800b446:	00a4      	lsls	r4, r4, #2
 800b448:	7833      	ldrb	r3, [r6, #0]
 800b44a:	2b50      	cmp	r3, #80	; 0x50
 800b44c:	d001      	beq.n	800b452 <__gethex+0xc4>
 800b44e:	2b70      	cmp	r3, #112	; 0x70
 800b450:	d140      	bne.n	800b4d4 <__gethex+0x146>
 800b452:	7873      	ldrb	r3, [r6, #1]
 800b454:	2b2b      	cmp	r3, #43	; 0x2b
 800b456:	d031      	beq.n	800b4bc <__gethex+0x12e>
 800b458:	2b2d      	cmp	r3, #45	; 0x2d
 800b45a:	d033      	beq.n	800b4c4 <__gethex+0x136>
 800b45c:	1c71      	adds	r1, r6, #1
 800b45e:	f04f 0900 	mov.w	r9, #0
 800b462:	7808      	ldrb	r0, [r1, #0]
 800b464:	f7ff ff7e 	bl	800b364 <__hexdig_fun>
 800b468:	1e43      	subs	r3, r0, #1
 800b46a:	b2db      	uxtb	r3, r3
 800b46c:	2b18      	cmp	r3, #24
 800b46e:	d831      	bhi.n	800b4d4 <__gethex+0x146>
 800b470:	f1a0 0210 	sub.w	r2, r0, #16
 800b474:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b478:	f7ff ff74 	bl	800b364 <__hexdig_fun>
 800b47c:	1e43      	subs	r3, r0, #1
 800b47e:	b2db      	uxtb	r3, r3
 800b480:	2b18      	cmp	r3, #24
 800b482:	d922      	bls.n	800b4ca <__gethex+0x13c>
 800b484:	f1b9 0f00 	cmp.w	r9, #0
 800b488:	d000      	beq.n	800b48c <__gethex+0xfe>
 800b48a:	4252      	negs	r2, r2
 800b48c:	4414      	add	r4, r2
 800b48e:	f8ca 1000 	str.w	r1, [sl]
 800b492:	b30d      	cbz	r5, 800b4d8 <__gethex+0x14a>
 800b494:	f1bb 0f00 	cmp.w	fp, #0
 800b498:	bf0c      	ite	eq
 800b49a:	2706      	moveq	r7, #6
 800b49c:	2700      	movne	r7, #0
 800b49e:	4638      	mov	r0, r7
 800b4a0:	b00b      	add	sp, #44	; 0x2c
 800b4a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4a6:	f10b 0b01 	add.w	fp, fp, #1
 800b4aa:	e78a      	b.n	800b3c2 <__gethex+0x34>
 800b4ac:	2500      	movs	r5, #0
 800b4ae:	462c      	mov	r4, r5
 800b4b0:	e7ae      	b.n	800b410 <__gethex+0x82>
 800b4b2:	463e      	mov	r6, r7
 800b4b4:	2501      	movs	r5, #1
 800b4b6:	e7c7      	b.n	800b448 <__gethex+0xba>
 800b4b8:	4604      	mov	r4, r0
 800b4ba:	e7fb      	b.n	800b4b4 <__gethex+0x126>
 800b4bc:	f04f 0900 	mov.w	r9, #0
 800b4c0:	1cb1      	adds	r1, r6, #2
 800b4c2:	e7ce      	b.n	800b462 <__gethex+0xd4>
 800b4c4:	f04f 0901 	mov.w	r9, #1
 800b4c8:	e7fa      	b.n	800b4c0 <__gethex+0x132>
 800b4ca:	230a      	movs	r3, #10
 800b4cc:	fb03 0202 	mla	r2, r3, r2, r0
 800b4d0:	3a10      	subs	r2, #16
 800b4d2:	e7cf      	b.n	800b474 <__gethex+0xe6>
 800b4d4:	4631      	mov	r1, r6
 800b4d6:	e7da      	b.n	800b48e <__gethex+0x100>
 800b4d8:	1bf3      	subs	r3, r6, r7
 800b4da:	3b01      	subs	r3, #1
 800b4dc:	4629      	mov	r1, r5
 800b4de:	2b07      	cmp	r3, #7
 800b4e0:	dc49      	bgt.n	800b576 <__gethex+0x1e8>
 800b4e2:	9802      	ldr	r0, [sp, #8]
 800b4e4:	f000 fa41 	bl	800b96a <_Balloc>
 800b4e8:	9b01      	ldr	r3, [sp, #4]
 800b4ea:	f100 0914 	add.w	r9, r0, #20
 800b4ee:	f04f 0b00 	mov.w	fp, #0
 800b4f2:	f1c3 0301 	rsb	r3, r3, #1
 800b4f6:	4605      	mov	r5, r0
 800b4f8:	f8cd 9010 	str.w	r9, [sp, #16]
 800b4fc:	46da      	mov	sl, fp
 800b4fe:	9308      	str	r3, [sp, #32]
 800b500:	42b7      	cmp	r7, r6
 800b502:	d33b      	bcc.n	800b57c <__gethex+0x1ee>
 800b504:	9804      	ldr	r0, [sp, #16]
 800b506:	f840 ab04 	str.w	sl, [r0], #4
 800b50a:	eba0 0009 	sub.w	r0, r0, r9
 800b50e:	1080      	asrs	r0, r0, #2
 800b510:	6128      	str	r0, [r5, #16]
 800b512:	0147      	lsls	r7, r0, #5
 800b514:	4650      	mov	r0, sl
 800b516:	f000 faec 	bl	800baf2 <__hi0bits>
 800b51a:	f8d8 6000 	ldr.w	r6, [r8]
 800b51e:	1a3f      	subs	r7, r7, r0
 800b520:	42b7      	cmp	r7, r6
 800b522:	dd64      	ble.n	800b5ee <__gethex+0x260>
 800b524:	1bbf      	subs	r7, r7, r6
 800b526:	4639      	mov	r1, r7
 800b528:	4628      	mov	r0, r5
 800b52a:	f000 fdfb 	bl	800c124 <__any_on>
 800b52e:	4682      	mov	sl, r0
 800b530:	b178      	cbz	r0, 800b552 <__gethex+0x1c4>
 800b532:	1e7b      	subs	r3, r7, #1
 800b534:	1159      	asrs	r1, r3, #5
 800b536:	f003 021f 	and.w	r2, r3, #31
 800b53a:	f04f 0a01 	mov.w	sl, #1
 800b53e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b542:	fa0a f202 	lsl.w	r2, sl, r2
 800b546:	420a      	tst	r2, r1
 800b548:	d003      	beq.n	800b552 <__gethex+0x1c4>
 800b54a:	4553      	cmp	r3, sl
 800b54c:	dc46      	bgt.n	800b5dc <__gethex+0x24e>
 800b54e:	f04f 0a02 	mov.w	sl, #2
 800b552:	4639      	mov	r1, r7
 800b554:	4628      	mov	r0, r5
 800b556:	f7ff fecb 	bl	800b2f0 <rshift>
 800b55a:	443c      	add	r4, r7
 800b55c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b560:	42a3      	cmp	r3, r4
 800b562:	da52      	bge.n	800b60a <__gethex+0x27c>
 800b564:	4629      	mov	r1, r5
 800b566:	9802      	ldr	r0, [sp, #8]
 800b568:	f000 fa33 	bl	800b9d2 <_Bfree>
 800b56c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b56e:	2300      	movs	r3, #0
 800b570:	6013      	str	r3, [r2, #0]
 800b572:	27a3      	movs	r7, #163	; 0xa3
 800b574:	e793      	b.n	800b49e <__gethex+0x110>
 800b576:	3101      	adds	r1, #1
 800b578:	105b      	asrs	r3, r3, #1
 800b57a:	e7b0      	b.n	800b4de <__gethex+0x150>
 800b57c:	1e73      	subs	r3, r6, #1
 800b57e:	9305      	str	r3, [sp, #20]
 800b580:	9a07      	ldr	r2, [sp, #28]
 800b582:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b586:	4293      	cmp	r3, r2
 800b588:	d018      	beq.n	800b5bc <__gethex+0x22e>
 800b58a:	f1bb 0f20 	cmp.w	fp, #32
 800b58e:	d107      	bne.n	800b5a0 <__gethex+0x212>
 800b590:	9b04      	ldr	r3, [sp, #16]
 800b592:	f8c3 a000 	str.w	sl, [r3]
 800b596:	3304      	adds	r3, #4
 800b598:	f04f 0a00 	mov.w	sl, #0
 800b59c:	9304      	str	r3, [sp, #16]
 800b59e:	46d3      	mov	fp, sl
 800b5a0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b5a4:	f7ff fede 	bl	800b364 <__hexdig_fun>
 800b5a8:	f000 000f 	and.w	r0, r0, #15
 800b5ac:	fa00 f00b 	lsl.w	r0, r0, fp
 800b5b0:	ea4a 0a00 	orr.w	sl, sl, r0
 800b5b4:	f10b 0b04 	add.w	fp, fp, #4
 800b5b8:	9b05      	ldr	r3, [sp, #20]
 800b5ba:	e00d      	b.n	800b5d8 <__gethex+0x24a>
 800b5bc:	9b05      	ldr	r3, [sp, #20]
 800b5be:	9a08      	ldr	r2, [sp, #32]
 800b5c0:	4413      	add	r3, r2
 800b5c2:	42bb      	cmp	r3, r7
 800b5c4:	d3e1      	bcc.n	800b58a <__gethex+0x1fc>
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	9a01      	ldr	r2, [sp, #4]
 800b5ca:	9903      	ldr	r1, [sp, #12]
 800b5cc:	9309      	str	r3, [sp, #36]	; 0x24
 800b5ce:	f001 f923 	bl	800c818 <strncmp>
 800b5d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5d4:	2800      	cmp	r0, #0
 800b5d6:	d1d8      	bne.n	800b58a <__gethex+0x1fc>
 800b5d8:	461e      	mov	r6, r3
 800b5da:	e791      	b.n	800b500 <__gethex+0x172>
 800b5dc:	1eb9      	subs	r1, r7, #2
 800b5de:	4628      	mov	r0, r5
 800b5e0:	f000 fda0 	bl	800c124 <__any_on>
 800b5e4:	2800      	cmp	r0, #0
 800b5e6:	d0b2      	beq.n	800b54e <__gethex+0x1c0>
 800b5e8:	f04f 0a03 	mov.w	sl, #3
 800b5ec:	e7b1      	b.n	800b552 <__gethex+0x1c4>
 800b5ee:	da09      	bge.n	800b604 <__gethex+0x276>
 800b5f0:	1bf7      	subs	r7, r6, r7
 800b5f2:	4629      	mov	r1, r5
 800b5f4:	463a      	mov	r2, r7
 800b5f6:	9802      	ldr	r0, [sp, #8]
 800b5f8:	f000 fbb6 	bl	800bd68 <__lshift>
 800b5fc:	1be4      	subs	r4, r4, r7
 800b5fe:	4605      	mov	r5, r0
 800b600:	f100 0914 	add.w	r9, r0, #20
 800b604:	f04f 0a00 	mov.w	sl, #0
 800b608:	e7a8      	b.n	800b55c <__gethex+0x1ce>
 800b60a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b60e:	42a0      	cmp	r0, r4
 800b610:	dd6a      	ble.n	800b6e8 <__gethex+0x35a>
 800b612:	1b04      	subs	r4, r0, r4
 800b614:	42a6      	cmp	r6, r4
 800b616:	dc2e      	bgt.n	800b676 <__gethex+0x2e8>
 800b618:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b61c:	2b02      	cmp	r3, #2
 800b61e:	d022      	beq.n	800b666 <__gethex+0x2d8>
 800b620:	2b03      	cmp	r3, #3
 800b622:	d024      	beq.n	800b66e <__gethex+0x2e0>
 800b624:	2b01      	cmp	r3, #1
 800b626:	d115      	bne.n	800b654 <__gethex+0x2c6>
 800b628:	42a6      	cmp	r6, r4
 800b62a:	d113      	bne.n	800b654 <__gethex+0x2c6>
 800b62c:	2e01      	cmp	r6, #1
 800b62e:	dc0b      	bgt.n	800b648 <__gethex+0x2ba>
 800b630:	9a06      	ldr	r2, [sp, #24]
 800b632:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b636:	6013      	str	r3, [r2, #0]
 800b638:	2301      	movs	r3, #1
 800b63a:	612b      	str	r3, [r5, #16]
 800b63c:	f8c9 3000 	str.w	r3, [r9]
 800b640:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b642:	2762      	movs	r7, #98	; 0x62
 800b644:	601d      	str	r5, [r3, #0]
 800b646:	e72a      	b.n	800b49e <__gethex+0x110>
 800b648:	1e71      	subs	r1, r6, #1
 800b64a:	4628      	mov	r0, r5
 800b64c:	f000 fd6a 	bl	800c124 <__any_on>
 800b650:	2800      	cmp	r0, #0
 800b652:	d1ed      	bne.n	800b630 <__gethex+0x2a2>
 800b654:	4629      	mov	r1, r5
 800b656:	9802      	ldr	r0, [sp, #8]
 800b658:	f000 f9bb 	bl	800b9d2 <_Bfree>
 800b65c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b65e:	2300      	movs	r3, #0
 800b660:	6013      	str	r3, [r2, #0]
 800b662:	2750      	movs	r7, #80	; 0x50
 800b664:	e71b      	b.n	800b49e <__gethex+0x110>
 800b666:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d0e1      	beq.n	800b630 <__gethex+0x2a2>
 800b66c:	e7f2      	b.n	800b654 <__gethex+0x2c6>
 800b66e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b670:	2b00      	cmp	r3, #0
 800b672:	d1dd      	bne.n	800b630 <__gethex+0x2a2>
 800b674:	e7ee      	b.n	800b654 <__gethex+0x2c6>
 800b676:	1e67      	subs	r7, r4, #1
 800b678:	f1ba 0f00 	cmp.w	sl, #0
 800b67c:	d131      	bne.n	800b6e2 <__gethex+0x354>
 800b67e:	b127      	cbz	r7, 800b68a <__gethex+0x2fc>
 800b680:	4639      	mov	r1, r7
 800b682:	4628      	mov	r0, r5
 800b684:	f000 fd4e 	bl	800c124 <__any_on>
 800b688:	4682      	mov	sl, r0
 800b68a:	117a      	asrs	r2, r7, #5
 800b68c:	2301      	movs	r3, #1
 800b68e:	f007 071f 	and.w	r7, r7, #31
 800b692:	fa03 f707 	lsl.w	r7, r3, r7
 800b696:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800b69a:	4621      	mov	r1, r4
 800b69c:	421f      	tst	r7, r3
 800b69e:	4628      	mov	r0, r5
 800b6a0:	bf18      	it	ne
 800b6a2:	f04a 0a02 	orrne.w	sl, sl, #2
 800b6a6:	1b36      	subs	r6, r6, r4
 800b6a8:	f7ff fe22 	bl	800b2f0 <rshift>
 800b6ac:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800b6b0:	2702      	movs	r7, #2
 800b6b2:	f1ba 0f00 	cmp.w	sl, #0
 800b6b6:	d048      	beq.n	800b74a <__gethex+0x3bc>
 800b6b8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b6bc:	2b02      	cmp	r3, #2
 800b6be:	d015      	beq.n	800b6ec <__gethex+0x35e>
 800b6c0:	2b03      	cmp	r3, #3
 800b6c2:	d017      	beq.n	800b6f4 <__gethex+0x366>
 800b6c4:	2b01      	cmp	r3, #1
 800b6c6:	d109      	bne.n	800b6dc <__gethex+0x34e>
 800b6c8:	f01a 0f02 	tst.w	sl, #2
 800b6cc:	d006      	beq.n	800b6dc <__gethex+0x34e>
 800b6ce:	f8d9 3000 	ldr.w	r3, [r9]
 800b6d2:	ea4a 0a03 	orr.w	sl, sl, r3
 800b6d6:	f01a 0f01 	tst.w	sl, #1
 800b6da:	d10e      	bne.n	800b6fa <__gethex+0x36c>
 800b6dc:	f047 0710 	orr.w	r7, r7, #16
 800b6e0:	e033      	b.n	800b74a <__gethex+0x3bc>
 800b6e2:	f04f 0a01 	mov.w	sl, #1
 800b6e6:	e7d0      	b.n	800b68a <__gethex+0x2fc>
 800b6e8:	2701      	movs	r7, #1
 800b6ea:	e7e2      	b.n	800b6b2 <__gethex+0x324>
 800b6ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b6ee:	f1c3 0301 	rsb	r3, r3, #1
 800b6f2:	9315      	str	r3, [sp, #84]	; 0x54
 800b6f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d0f0      	beq.n	800b6dc <__gethex+0x34e>
 800b6fa:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800b6fe:	f105 0314 	add.w	r3, r5, #20
 800b702:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800b706:	eb03 010a 	add.w	r1, r3, sl
 800b70a:	f04f 0c00 	mov.w	ip, #0
 800b70e:	4618      	mov	r0, r3
 800b710:	f853 2b04 	ldr.w	r2, [r3], #4
 800b714:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b718:	d01c      	beq.n	800b754 <__gethex+0x3c6>
 800b71a:	3201      	adds	r2, #1
 800b71c:	6002      	str	r2, [r0, #0]
 800b71e:	2f02      	cmp	r7, #2
 800b720:	f105 0314 	add.w	r3, r5, #20
 800b724:	d138      	bne.n	800b798 <__gethex+0x40a>
 800b726:	f8d8 2000 	ldr.w	r2, [r8]
 800b72a:	3a01      	subs	r2, #1
 800b72c:	42b2      	cmp	r2, r6
 800b72e:	d10a      	bne.n	800b746 <__gethex+0x3b8>
 800b730:	1171      	asrs	r1, r6, #5
 800b732:	2201      	movs	r2, #1
 800b734:	f006 061f 	and.w	r6, r6, #31
 800b738:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b73c:	fa02 f606 	lsl.w	r6, r2, r6
 800b740:	421e      	tst	r6, r3
 800b742:	bf18      	it	ne
 800b744:	4617      	movne	r7, r2
 800b746:	f047 0720 	orr.w	r7, r7, #32
 800b74a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b74c:	601d      	str	r5, [r3, #0]
 800b74e:	9b06      	ldr	r3, [sp, #24]
 800b750:	601c      	str	r4, [r3, #0]
 800b752:	e6a4      	b.n	800b49e <__gethex+0x110>
 800b754:	4299      	cmp	r1, r3
 800b756:	f843 cc04 	str.w	ip, [r3, #-4]
 800b75a:	d8d8      	bhi.n	800b70e <__gethex+0x380>
 800b75c:	68ab      	ldr	r3, [r5, #8]
 800b75e:	4599      	cmp	r9, r3
 800b760:	db12      	blt.n	800b788 <__gethex+0x3fa>
 800b762:	6869      	ldr	r1, [r5, #4]
 800b764:	9802      	ldr	r0, [sp, #8]
 800b766:	3101      	adds	r1, #1
 800b768:	f000 f8ff 	bl	800b96a <_Balloc>
 800b76c:	692a      	ldr	r2, [r5, #16]
 800b76e:	3202      	adds	r2, #2
 800b770:	f105 010c 	add.w	r1, r5, #12
 800b774:	4683      	mov	fp, r0
 800b776:	0092      	lsls	r2, r2, #2
 800b778:	300c      	adds	r0, #12
 800b77a:	f7fe fe41 	bl	800a400 <memcpy>
 800b77e:	4629      	mov	r1, r5
 800b780:	9802      	ldr	r0, [sp, #8]
 800b782:	f000 f926 	bl	800b9d2 <_Bfree>
 800b786:	465d      	mov	r5, fp
 800b788:	692b      	ldr	r3, [r5, #16]
 800b78a:	1c5a      	adds	r2, r3, #1
 800b78c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800b790:	612a      	str	r2, [r5, #16]
 800b792:	2201      	movs	r2, #1
 800b794:	615a      	str	r2, [r3, #20]
 800b796:	e7c2      	b.n	800b71e <__gethex+0x390>
 800b798:	692a      	ldr	r2, [r5, #16]
 800b79a:	454a      	cmp	r2, r9
 800b79c:	dd0b      	ble.n	800b7b6 <__gethex+0x428>
 800b79e:	2101      	movs	r1, #1
 800b7a0:	4628      	mov	r0, r5
 800b7a2:	f7ff fda5 	bl	800b2f0 <rshift>
 800b7a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b7aa:	3401      	adds	r4, #1
 800b7ac:	42a3      	cmp	r3, r4
 800b7ae:	f6ff aed9 	blt.w	800b564 <__gethex+0x1d6>
 800b7b2:	2701      	movs	r7, #1
 800b7b4:	e7c7      	b.n	800b746 <__gethex+0x3b8>
 800b7b6:	f016 061f 	ands.w	r6, r6, #31
 800b7ba:	d0fa      	beq.n	800b7b2 <__gethex+0x424>
 800b7bc:	449a      	add	sl, r3
 800b7be:	f1c6 0620 	rsb	r6, r6, #32
 800b7c2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b7c6:	f000 f994 	bl	800baf2 <__hi0bits>
 800b7ca:	42b0      	cmp	r0, r6
 800b7cc:	dbe7      	blt.n	800b79e <__gethex+0x410>
 800b7ce:	e7f0      	b.n	800b7b2 <__gethex+0x424>

0800b7d0 <L_shift>:
 800b7d0:	f1c2 0208 	rsb	r2, r2, #8
 800b7d4:	0092      	lsls	r2, r2, #2
 800b7d6:	b570      	push	{r4, r5, r6, lr}
 800b7d8:	f1c2 0620 	rsb	r6, r2, #32
 800b7dc:	6843      	ldr	r3, [r0, #4]
 800b7de:	6804      	ldr	r4, [r0, #0]
 800b7e0:	fa03 f506 	lsl.w	r5, r3, r6
 800b7e4:	432c      	orrs	r4, r5
 800b7e6:	40d3      	lsrs	r3, r2
 800b7e8:	6004      	str	r4, [r0, #0]
 800b7ea:	f840 3f04 	str.w	r3, [r0, #4]!
 800b7ee:	4288      	cmp	r0, r1
 800b7f0:	d3f4      	bcc.n	800b7dc <L_shift+0xc>
 800b7f2:	bd70      	pop	{r4, r5, r6, pc}

0800b7f4 <__match>:
 800b7f4:	b530      	push	{r4, r5, lr}
 800b7f6:	6803      	ldr	r3, [r0, #0]
 800b7f8:	3301      	adds	r3, #1
 800b7fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7fe:	b914      	cbnz	r4, 800b806 <__match+0x12>
 800b800:	6003      	str	r3, [r0, #0]
 800b802:	2001      	movs	r0, #1
 800b804:	bd30      	pop	{r4, r5, pc}
 800b806:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b80a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b80e:	2d19      	cmp	r5, #25
 800b810:	bf98      	it	ls
 800b812:	3220      	addls	r2, #32
 800b814:	42a2      	cmp	r2, r4
 800b816:	d0f0      	beq.n	800b7fa <__match+0x6>
 800b818:	2000      	movs	r0, #0
 800b81a:	e7f3      	b.n	800b804 <__match+0x10>

0800b81c <__hexnan>:
 800b81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b820:	680b      	ldr	r3, [r1, #0]
 800b822:	6801      	ldr	r1, [r0, #0]
 800b824:	115f      	asrs	r7, r3, #5
 800b826:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800b82a:	f013 031f 	ands.w	r3, r3, #31
 800b82e:	b087      	sub	sp, #28
 800b830:	bf18      	it	ne
 800b832:	3704      	addne	r7, #4
 800b834:	2500      	movs	r5, #0
 800b836:	1f3e      	subs	r6, r7, #4
 800b838:	4682      	mov	sl, r0
 800b83a:	4690      	mov	r8, r2
 800b83c:	9301      	str	r3, [sp, #4]
 800b83e:	f847 5c04 	str.w	r5, [r7, #-4]
 800b842:	46b1      	mov	r9, r6
 800b844:	4634      	mov	r4, r6
 800b846:	9502      	str	r5, [sp, #8]
 800b848:	46ab      	mov	fp, r5
 800b84a:	784a      	ldrb	r2, [r1, #1]
 800b84c:	1c4b      	adds	r3, r1, #1
 800b84e:	9303      	str	r3, [sp, #12]
 800b850:	b342      	cbz	r2, 800b8a4 <__hexnan+0x88>
 800b852:	4610      	mov	r0, r2
 800b854:	9105      	str	r1, [sp, #20]
 800b856:	9204      	str	r2, [sp, #16]
 800b858:	f7ff fd84 	bl	800b364 <__hexdig_fun>
 800b85c:	2800      	cmp	r0, #0
 800b85e:	d143      	bne.n	800b8e8 <__hexnan+0xcc>
 800b860:	9a04      	ldr	r2, [sp, #16]
 800b862:	9905      	ldr	r1, [sp, #20]
 800b864:	2a20      	cmp	r2, #32
 800b866:	d818      	bhi.n	800b89a <__hexnan+0x7e>
 800b868:	9b02      	ldr	r3, [sp, #8]
 800b86a:	459b      	cmp	fp, r3
 800b86c:	dd13      	ble.n	800b896 <__hexnan+0x7a>
 800b86e:	454c      	cmp	r4, r9
 800b870:	d206      	bcs.n	800b880 <__hexnan+0x64>
 800b872:	2d07      	cmp	r5, #7
 800b874:	dc04      	bgt.n	800b880 <__hexnan+0x64>
 800b876:	462a      	mov	r2, r5
 800b878:	4649      	mov	r1, r9
 800b87a:	4620      	mov	r0, r4
 800b87c:	f7ff ffa8 	bl	800b7d0 <L_shift>
 800b880:	4544      	cmp	r4, r8
 800b882:	d944      	bls.n	800b90e <__hexnan+0xf2>
 800b884:	2300      	movs	r3, #0
 800b886:	f1a4 0904 	sub.w	r9, r4, #4
 800b88a:	f844 3c04 	str.w	r3, [r4, #-4]
 800b88e:	f8cd b008 	str.w	fp, [sp, #8]
 800b892:	464c      	mov	r4, r9
 800b894:	461d      	mov	r5, r3
 800b896:	9903      	ldr	r1, [sp, #12]
 800b898:	e7d7      	b.n	800b84a <__hexnan+0x2e>
 800b89a:	2a29      	cmp	r2, #41	; 0x29
 800b89c:	d14a      	bne.n	800b934 <__hexnan+0x118>
 800b89e:	3102      	adds	r1, #2
 800b8a0:	f8ca 1000 	str.w	r1, [sl]
 800b8a4:	f1bb 0f00 	cmp.w	fp, #0
 800b8a8:	d044      	beq.n	800b934 <__hexnan+0x118>
 800b8aa:	454c      	cmp	r4, r9
 800b8ac:	d206      	bcs.n	800b8bc <__hexnan+0xa0>
 800b8ae:	2d07      	cmp	r5, #7
 800b8b0:	dc04      	bgt.n	800b8bc <__hexnan+0xa0>
 800b8b2:	462a      	mov	r2, r5
 800b8b4:	4649      	mov	r1, r9
 800b8b6:	4620      	mov	r0, r4
 800b8b8:	f7ff ff8a 	bl	800b7d0 <L_shift>
 800b8bc:	4544      	cmp	r4, r8
 800b8be:	d928      	bls.n	800b912 <__hexnan+0xf6>
 800b8c0:	4643      	mov	r3, r8
 800b8c2:	f854 2b04 	ldr.w	r2, [r4], #4
 800b8c6:	f843 2b04 	str.w	r2, [r3], #4
 800b8ca:	42a6      	cmp	r6, r4
 800b8cc:	d2f9      	bcs.n	800b8c2 <__hexnan+0xa6>
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	f843 2b04 	str.w	r2, [r3], #4
 800b8d4:	429e      	cmp	r6, r3
 800b8d6:	d2fb      	bcs.n	800b8d0 <__hexnan+0xb4>
 800b8d8:	6833      	ldr	r3, [r6, #0]
 800b8da:	b91b      	cbnz	r3, 800b8e4 <__hexnan+0xc8>
 800b8dc:	4546      	cmp	r6, r8
 800b8de:	d127      	bne.n	800b930 <__hexnan+0x114>
 800b8e0:	2301      	movs	r3, #1
 800b8e2:	6033      	str	r3, [r6, #0]
 800b8e4:	2005      	movs	r0, #5
 800b8e6:	e026      	b.n	800b936 <__hexnan+0x11a>
 800b8e8:	3501      	adds	r5, #1
 800b8ea:	2d08      	cmp	r5, #8
 800b8ec:	f10b 0b01 	add.w	fp, fp, #1
 800b8f0:	dd06      	ble.n	800b900 <__hexnan+0xe4>
 800b8f2:	4544      	cmp	r4, r8
 800b8f4:	d9cf      	bls.n	800b896 <__hexnan+0x7a>
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b8fc:	2501      	movs	r5, #1
 800b8fe:	3c04      	subs	r4, #4
 800b900:	6822      	ldr	r2, [r4, #0]
 800b902:	f000 000f 	and.w	r0, r0, #15
 800b906:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b90a:	6020      	str	r0, [r4, #0]
 800b90c:	e7c3      	b.n	800b896 <__hexnan+0x7a>
 800b90e:	2508      	movs	r5, #8
 800b910:	e7c1      	b.n	800b896 <__hexnan+0x7a>
 800b912:	9b01      	ldr	r3, [sp, #4]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d0df      	beq.n	800b8d8 <__hexnan+0xbc>
 800b918:	f04f 32ff 	mov.w	r2, #4294967295
 800b91c:	f1c3 0320 	rsb	r3, r3, #32
 800b920:	fa22 f303 	lsr.w	r3, r2, r3
 800b924:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800b928:	401a      	ands	r2, r3
 800b92a:	f847 2c04 	str.w	r2, [r7, #-4]
 800b92e:	e7d3      	b.n	800b8d8 <__hexnan+0xbc>
 800b930:	3e04      	subs	r6, #4
 800b932:	e7d1      	b.n	800b8d8 <__hexnan+0xbc>
 800b934:	2004      	movs	r0, #4
 800b936:	b007      	add	sp, #28
 800b938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b93c <__locale_ctype_ptr_l>:
 800b93c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800b940:	4770      	bx	lr

0800b942 <__localeconv_l>:
 800b942:	30f0      	adds	r0, #240	; 0xf0
 800b944:	4770      	bx	lr

0800b946 <__ascii_mbtowc>:
 800b946:	b082      	sub	sp, #8
 800b948:	b901      	cbnz	r1, 800b94c <__ascii_mbtowc+0x6>
 800b94a:	a901      	add	r1, sp, #4
 800b94c:	b142      	cbz	r2, 800b960 <__ascii_mbtowc+0x1a>
 800b94e:	b14b      	cbz	r3, 800b964 <__ascii_mbtowc+0x1e>
 800b950:	7813      	ldrb	r3, [r2, #0]
 800b952:	600b      	str	r3, [r1, #0]
 800b954:	7812      	ldrb	r2, [r2, #0]
 800b956:	1c10      	adds	r0, r2, #0
 800b958:	bf18      	it	ne
 800b95a:	2001      	movne	r0, #1
 800b95c:	b002      	add	sp, #8
 800b95e:	4770      	bx	lr
 800b960:	4610      	mov	r0, r2
 800b962:	e7fb      	b.n	800b95c <__ascii_mbtowc+0x16>
 800b964:	f06f 0001 	mvn.w	r0, #1
 800b968:	e7f8      	b.n	800b95c <__ascii_mbtowc+0x16>

0800b96a <_Balloc>:
 800b96a:	b570      	push	{r4, r5, r6, lr}
 800b96c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b96e:	4604      	mov	r4, r0
 800b970:	460e      	mov	r6, r1
 800b972:	b93d      	cbnz	r5, 800b984 <_Balloc+0x1a>
 800b974:	2010      	movs	r0, #16
 800b976:	f000 ff6f 	bl	800c858 <malloc>
 800b97a:	6260      	str	r0, [r4, #36]	; 0x24
 800b97c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b980:	6005      	str	r5, [r0, #0]
 800b982:	60c5      	str	r5, [r0, #12]
 800b984:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b986:	68eb      	ldr	r3, [r5, #12]
 800b988:	b183      	cbz	r3, 800b9ac <_Balloc+0x42>
 800b98a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b98c:	68db      	ldr	r3, [r3, #12]
 800b98e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b992:	b9b8      	cbnz	r0, 800b9c4 <_Balloc+0x5a>
 800b994:	2101      	movs	r1, #1
 800b996:	fa01 f506 	lsl.w	r5, r1, r6
 800b99a:	1d6a      	adds	r2, r5, #5
 800b99c:	0092      	lsls	r2, r2, #2
 800b99e:	4620      	mov	r0, r4
 800b9a0:	f000 fbe1 	bl	800c166 <_calloc_r>
 800b9a4:	b160      	cbz	r0, 800b9c0 <_Balloc+0x56>
 800b9a6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b9aa:	e00e      	b.n	800b9ca <_Balloc+0x60>
 800b9ac:	2221      	movs	r2, #33	; 0x21
 800b9ae:	2104      	movs	r1, #4
 800b9b0:	4620      	mov	r0, r4
 800b9b2:	f000 fbd8 	bl	800c166 <_calloc_r>
 800b9b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b9b8:	60e8      	str	r0, [r5, #12]
 800b9ba:	68db      	ldr	r3, [r3, #12]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d1e4      	bne.n	800b98a <_Balloc+0x20>
 800b9c0:	2000      	movs	r0, #0
 800b9c2:	bd70      	pop	{r4, r5, r6, pc}
 800b9c4:	6802      	ldr	r2, [r0, #0]
 800b9c6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b9d0:	e7f7      	b.n	800b9c2 <_Balloc+0x58>

0800b9d2 <_Bfree>:
 800b9d2:	b570      	push	{r4, r5, r6, lr}
 800b9d4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b9d6:	4606      	mov	r6, r0
 800b9d8:	460d      	mov	r5, r1
 800b9da:	b93c      	cbnz	r4, 800b9ec <_Bfree+0x1a>
 800b9dc:	2010      	movs	r0, #16
 800b9de:	f000 ff3b 	bl	800c858 <malloc>
 800b9e2:	6270      	str	r0, [r6, #36]	; 0x24
 800b9e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b9e8:	6004      	str	r4, [r0, #0]
 800b9ea:	60c4      	str	r4, [r0, #12]
 800b9ec:	b13d      	cbz	r5, 800b9fe <_Bfree+0x2c>
 800b9ee:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b9f0:	686a      	ldr	r2, [r5, #4]
 800b9f2:	68db      	ldr	r3, [r3, #12]
 800b9f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b9f8:	6029      	str	r1, [r5, #0]
 800b9fa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b9fe:	bd70      	pop	{r4, r5, r6, pc}

0800ba00 <__multadd>:
 800ba00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba04:	690d      	ldr	r5, [r1, #16]
 800ba06:	461f      	mov	r7, r3
 800ba08:	4606      	mov	r6, r0
 800ba0a:	460c      	mov	r4, r1
 800ba0c:	f101 0c14 	add.w	ip, r1, #20
 800ba10:	2300      	movs	r3, #0
 800ba12:	f8dc 0000 	ldr.w	r0, [ip]
 800ba16:	b281      	uxth	r1, r0
 800ba18:	fb02 7101 	mla	r1, r2, r1, r7
 800ba1c:	0c0f      	lsrs	r7, r1, #16
 800ba1e:	0c00      	lsrs	r0, r0, #16
 800ba20:	fb02 7000 	mla	r0, r2, r0, r7
 800ba24:	b289      	uxth	r1, r1
 800ba26:	3301      	adds	r3, #1
 800ba28:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ba2c:	429d      	cmp	r5, r3
 800ba2e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ba32:	f84c 1b04 	str.w	r1, [ip], #4
 800ba36:	dcec      	bgt.n	800ba12 <__multadd+0x12>
 800ba38:	b1d7      	cbz	r7, 800ba70 <__multadd+0x70>
 800ba3a:	68a3      	ldr	r3, [r4, #8]
 800ba3c:	42ab      	cmp	r3, r5
 800ba3e:	dc12      	bgt.n	800ba66 <__multadd+0x66>
 800ba40:	6861      	ldr	r1, [r4, #4]
 800ba42:	4630      	mov	r0, r6
 800ba44:	3101      	adds	r1, #1
 800ba46:	f7ff ff90 	bl	800b96a <_Balloc>
 800ba4a:	6922      	ldr	r2, [r4, #16]
 800ba4c:	3202      	adds	r2, #2
 800ba4e:	f104 010c 	add.w	r1, r4, #12
 800ba52:	4680      	mov	r8, r0
 800ba54:	0092      	lsls	r2, r2, #2
 800ba56:	300c      	adds	r0, #12
 800ba58:	f7fe fcd2 	bl	800a400 <memcpy>
 800ba5c:	4621      	mov	r1, r4
 800ba5e:	4630      	mov	r0, r6
 800ba60:	f7ff ffb7 	bl	800b9d2 <_Bfree>
 800ba64:	4644      	mov	r4, r8
 800ba66:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ba6a:	3501      	adds	r5, #1
 800ba6c:	615f      	str	r7, [r3, #20]
 800ba6e:	6125      	str	r5, [r4, #16]
 800ba70:	4620      	mov	r0, r4
 800ba72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ba76 <__s2b>:
 800ba76:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba7a:	460c      	mov	r4, r1
 800ba7c:	4615      	mov	r5, r2
 800ba7e:	461f      	mov	r7, r3
 800ba80:	2209      	movs	r2, #9
 800ba82:	3308      	adds	r3, #8
 800ba84:	4606      	mov	r6, r0
 800ba86:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba8a:	2100      	movs	r1, #0
 800ba8c:	2201      	movs	r2, #1
 800ba8e:	429a      	cmp	r2, r3
 800ba90:	db20      	blt.n	800bad4 <__s2b+0x5e>
 800ba92:	4630      	mov	r0, r6
 800ba94:	f7ff ff69 	bl	800b96a <_Balloc>
 800ba98:	9b08      	ldr	r3, [sp, #32]
 800ba9a:	6143      	str	r3, [r0, #20]
 800ba9c:	2d09      	cmp	r5, #9
 800ba9e:	f04f 0301 	mov.w	r3, #1
 800baa2:	6103      	str	r3, [r0, #16]
 800baa4:	dd19      	ble.n	800bada <__s2b+0x64>
 800baa6:	f104 0809 	add.w	r8, r4, #9
 800baaa:	46c1      	mov	r9, r8
 800baac:	442c      	add	r4, r5
 800baae:	f819 3b01 	ldrb.w	r3, [r9], #1
 800bab2:	4601      	mov	r1, r0
 800bab4:	3b30      	subs	r3, #48	; 0x30
 800bab6:	220a      	movs	r2, #10
 800bab8:	4630      	mov	r0, r6
 800baba:	f7ff ffa1 	bl	800ba00 <__multadd>
 800babe:	45a1      	cmp	r9, r4
 800bac0:	d1f5      	bne.n	800baae <__s2b+0x38>
 800bac2:	eb08 0405 	add.w	r4, r8, r5
 800bac6:	3c08      	subs	r4, #8
 800bac8:	1b2d      	subs	r5, r5, r4
 800baca:	1963      	adds	r3, r4, r5
 800bacc:	42bb      	cmp	r3, r7
 800bace:	db07      	blt.n	800bae0 <__s2b+0x6a>
 800bad0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bad4:	0052      	lsls	r2, r2, #1
 800bad6:	3101      	adds	r1, #1
 800bad8:	e7d9      	b.n	800ba8e <__s2b+0x18>
 800bada:	340a      	adds	r4, #10
 800badc:	2509      	movs	r5, #9
 800bade:	e7f3      	b.n	800bac8 <__s2b+0x52>
 800bae0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bae4:	4601      	mov	r1, r0
 800bae6:	3b30      	subs	r3, #48	; 0x30
 800bae8:	220a      	movs	r2, #10
 800baea:	4630      	mov	r0, r6
 800baec:	f7ff ff88 	bl	800ba00 <__multadd>
 800baf0:	e7eb      	b.n	800baca <__s2b+0x54>

0800baf2 <__hi0bits>:
 800baf2:	0c02      	lsrs	r2, r0, #16
 800baf4:	0412      	lsls	r2, r2, #16
 800baf6:	4603      	mov	r3, r0
 800baf8:	b9b2      	cbnz	r2, 800bb28 <__hi0bits+0x36>
 800bafa:	0403      	lsls	r3, r0, #16
 800bafc:	2010      	movs	r0, #16
 800bafe:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800bb02:	bf04      	itt	eq
 800bb04:	021b      	lsleq	r3, r3, #8
 800bb06:	3008      	addeq	r0, #8
 800bb08:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800bb0c:	bf04      	itt	eq
 800bb0e:	011b      	lsleq	r3, r3, #4
 800bb10:	3004      	addeq	r0, #4
 800bb12:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bb16:	bf04      	itt	eq
 800bb18:	009b      	lsleq	r3, r3, #2
 800bb1a:	3002      	addeq	r0, #2
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	db06      	blt.n	800bb2e <__hi0bits+0x3c>
 800bb20:	005b      	lsls	r3, r3, #1
 800bb22:	d503      	bpl.n	800bb2c <__hi0bits+0x3a>
 800bb24:	3001      	adds	r0, #1
 800bb26:	4770      	bx	lr
 800bb28:	2000      	movs	r0, #0
 800bb2a:	e7e8      	b.n	800bafe <__hi0bits+0xc>
 800bb2c:	2020      	movs	r0, #32
 800bb2e:	4770      	bx	lr

0800bb30 <__lo0bits>:
 800bb30:	6803      	ldr	r3, [r0, #0]
 800bb32:	f013 0207 	ands.w	r2, r3, #7
 800bb36:	4601      	mov	r1, r0
 800bb38:	d00b      	beq.n	800bb52 <__lo0bits+0x22>
 800bb3a:	07da      	lsls	r2, r3, #31
 800bb3c:	d423      	bmi.n	800bb86 <__lo0bits+0x56>
 800bb3e:	0798      	lsls	r0, r3, #30
 800bb40:	bf49      	itett	mi
 800bb42:	085b      	lsrmi	r3, r3, #1
 800bb44:	089b      	lsrpl	r3, r3, #2
 800bb46:	2001      	movmi	r0, #1
 800bb48:	600b      	strmi	r3, [r1, #0]
 800bb4a:	bf5c      	itt	pl
 800bb4c:	600b      	strpl	r3, [r1, #0]
 800bb4e:	2002      	movpl	r0, #2
 800bb50:	4770      	bx	lr
 800bb52:	b298      	uxth	r0, r3
 800bb54:	b9a8      	cbnz	r0, 800bb82 <__lo0bits+0x52>
 800bb56:	0c1b      	lsrs	r3, r3, #16
 800bb58:	2010      	movs	r0, #16
 800bb5a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bb5e:	bf04      	itt	eq
 800bb60:	0a1b      	lsreq	r3, r3, #8
 800bb62:	3008      	addeq	r0, #8
 800bb64:	071a      	lsls	r2, r3, #28
 800bb66:	bf04      	itt	eq
 800bb68:	091b      	lsreq	r3, r3, #4
 800bb6a:	3004      	addeq	r0, #4
 800bb6c:	079a      	lsls	r2, r3, #30
 800bb6e:	bf04      	itt	eq
 800bb70:	089b      	lsreq	r3, r3, #2
 800bb72:	3002      	addeq	r0, #2
 800bb74:	07da      	lsls	r2, r3, #31
 800bb76:	d402      	bmi.n	800bb7e <__lo0bits+0x4e>
 800bb78:	085b      	lsrs	r3, r3, #1
 800bb7a:	d006      	beq.n	800bb8a <__lo0bits+0x5a>
 800bb7c:	3001      	adds	r0, #1
 800bb7e:	600b      	str	r3, [r1, #0]
 800bb80:	4770      	bx	lr
 800bb82:	4610      	mov	r0, r2
 800bb84:	e7e9      	b.n	800bb5a <__lo0bits+0x2a>
 800bb86:	2000      	movs	r0, #0
 800bb88:	4770      	bx	lr
 800bb8a:	2020      	movs	r0, #32
 800bb8c:	4770      	bx	lr

0800bb8e <__i2b>:
 800bb8e:	b510      	push	{r4, lr}
 800bb90:	460c      	mov	r4, r1
 800bb92:	2101      	movs	r1, #1
 800bb94:	f7ff fee9 	bl	800b96a <_Balloc>
 800bb98:	2201      	movs	r2, #1
 800bb9a:	6144      	str	r4, [r0, #20]
 800bb9c:	6102      	str	r2, [r0, #16]
 800bb9e:	bd10      	pop	{r4, pc}

0800bba0 <__multiply>:
 800bba0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bba4:	4614      	mov	r4, r2
 800bba6:	690a      	ldr	r2, [r1, #16]
 800bba8:	6923      	ldr	r3, [r4, #16]
 800bbaa:	429a      	cmp	r2, r3
 800bbac:	bfb8      	it	lt
 800bbae:	460b      	movlt	r3, r1
 800bbb0:	4688      	mov	r8, r1
 800bbb2:	bfbc      	itt	lt
 800bbb4:	46a0      	movlt	r8, r4
 800bbb6:	461c      	movlt	r4, r3
 800bbb8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bbbc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bbc0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bbc4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bbc8:	eb07 0609 	add.w	r6, r7, r9
 800bbcc:	42b3      	cmp	r3, r6
 800bbce:	bfb8      	it	lt
 800bbd0:	3101      	addlt	r1, #1
 800bbd2:	f7ff feca 	bl	800b96a <_Balloc>
 800bbd6:	f100 0514 	add.w	r5, r0, #20
 800bbda:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800bbde:	462b      	mov	r3, r5
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	4573      	cmp	r3, lr
 800bbe4:	d316      	bcc.n	800bc14 <__multiply+0x74>
 800bbe6:	f104 0214 	add.w	r2, r4, #20
 800bbea:	f108 0114 	add.w	r1, r8, #20
 800bbee:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800bbf2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800bbf6:	9300      	str	r3, [sp, #0]
 800bbf8:	9b00      	ldr	r3, [sp, #0]
 800bbfa:	9201      	str	r2, [sp, #4]
 800bbfc:	4293      	cmp	r3, r2
 800bbfe:	d80c      	bhi.n	800bc1a <__multiply+0x7a>
 800bc00:	2e00      	cmp	r6, #0
 800bc02:	dd03      	ble.n	800bc0c <__multiply+0x6c>
 800bc04:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d05d      	beq.n	800bcc8 <__multiply+0x128>
 800bc0c:	6106      	str	r6, [r0, #16]
 800bc0e:	b003      	add	sp, #12
 800bc10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc14:	f843 2b04 	str.w	r2, [r3], #4
 800bc18:	e7e3      	b.n	800bbe2 <__multiply+0x42>
 800bc1a:	f8b2 b000 	ldrh.w	fp, [r2]
 800bc1e:	f1bb 0f00 	cmp.w	fp, #0
 800bc22:	d023      	beq.n	800bc6c <__multiply+0xcc>
 800bc24:	4689      	mov	r9, r1
 800bc26:	46ac      	mov	ip, r5
 800bc28:	f04f 0800 	mov.w	r8, #0
 800bc2c:	f859 4b04 	ldr.w	r4, [r9], #4
 800bc30:	f8dc a000 	ldr.w	sl, [ip]
 800bc34:	b2a3      	uxth	r3, r4
 800bc36:	fa1f fa8a 	uxth.w	sl, sl
 800bc3a:	fb0b a303 	mla	r3, fp, r3, sl
 800bc3e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bc42:	f8dc 4000 	ldr.w	r4, [ip]
 800bc46:	4443      	add	r3, r8
 800bc48:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bc4c:	fb0b 840a 	mla	r4, fp, sl, r8
 800bc50:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800bc54:	46e2      	mov	sl, ip
 800bc56:	b29b      	uxth	r3, r3
 800bc58:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bc5c:	454f      	cmp	r7, r9
 800bc5e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bc62:	f84a 3b04 	str.w	r3, [sl], #4
 800bc66:	d82b      	bhi.n	800bcc0 <__multiply+0x120>
 800bc68:	f8cc 8004 	str.w	r8, [ip, #4]
 800bc6c:	9b01      	ldr	r3, [sp, #4]
 800bc6e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800bc72:	3204      	adds	r2, #4
 800bc74:	f1ba 0f00 	cmp.w	sl, #0
 800bc78:	d020      	beq.n	800bcbc <__multiply+0x11c>
 800bc7a:	682b      	ldr	r3, [r5, #0]
 800bc7c:	4689      	mov	r9, r1
 800bc7e:	46a8      	mov	r8, r5
 800bc80:	f04f 0b00 	mov.w	fp, #0
 800bc84:	f8b9 c000 	ldrh.w	ip, [r9]
 800bc88:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800bc8c:	fb0a 440c 	mla	r4, sl, ip, r4
 800bc90:	445c      	add	r4, fp
 800bc92:	46c4      	mov	ip, r8
 800bc94:	b29b      	uxth	r3, r3
 800bc96:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bc9a:	f84c 3b04 	str.w	r3, [ip], #4
 800bc9e:	f859 3b04 	ldr.w	r3, [r9], #4
 800bca2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800bca6:	0c1b      	lsrs	r3, r3, #16
 800bca8:	fb0a b303 	mla	r3, sl, r3, fp
 800bcac:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800bcb0:	454f      	cmp	r7, r9
 800bcb2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800bcb6:	d805      	bhi.n	800bcc4 <__multiply+0x124>
 800bcb8:	f8c8 3004 	str.w	r3, [r8, #4]
 800bcbc:	3504      	adds	r5, #4
 800bcbe:	e79b      	b.n	800bbf8 <__multiply+0x58>
 800bcc0:	46d4      	mov	ip, sl
 800bcc2:	e7b3      	b.n	800bc2c <__multiply+0x8c>
 800bcc4:	46e0      	mov	r8, ip
 800bcc6:	e7dd      	b.n	800bc84 <__multiply+0xe4>
 800bcc8:	3e01      	subs	r6, #1
 800bcca:	e799      	b.n	800bc00 <__multiply+0x60>

0800bccc <__pow5mult>:
 800bccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bcd0:	4615      	mov	r5, r2
 800bcd2:	f012 0203 	ands.w	r2, r2, #3
 800bcd6:	4606      	mov	r6, r0
 800bcd8:	460f      	mov	r7, r1
 800bcda:	d007      	beq.n	800bcec <__pow5mult+0x20>
 800bcdc:	3a01      	subs	r2, #1
 800bcde:	4c21      	ldr	r4, [pc, #132]	; (800bd64 <__pow5mult+0x98>)
 800bce0:	2300      	movs	r3, #0
 800bce2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bce6:	f7ff fe8b 	bl	800ba00 <__multadd>
 800bcea:	4607      	mov	r7, r0
 800bcec:	10ad      	asrs	r5, r5, #2
 800bcee:	d035      	beq.n	800bd5c <__pow5mult+0x90>
 800bcf0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bcf2:	b93c      	cbnz	r4, 800bd04 <__pow5mult+0x38>
 800bcf4:	2010      	movs	r0, #16
 800bcf6:	f000 fdaf 	bl	800c858 <malloc>
 800bcfa:	6270      	str	r0, [r6, #36]	; 0x24
 800bcfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bd00:	6004      	str	r4, [r0, #0]
 800bd02:	60c4      	str	r4, [r0, #12]
 800bd04:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bd08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bd0c:	b94c      	cbnz	r4, 800bd22 <__pow5mult+0x56>
 800bd0e:	f240 2171 	movw	r1, #625	; 0x271
 800bd12:	4630      	mov	r0, r6
 800bd14:	f7ff ff3b 	bl	800bb8e <__i2b>
 800bd18:	2300      	movs	r3, #0
 800bd1a:	f8c8 0008 	str.w	r0, [r8, #8]
 800bd1e:	4604      	mov	r4, r0
 800bd20:	6003      	str	r3, [r0, #0]
 800bd22:	f04f 0800 	mov.w	r8, #0
 800bd26:	07eb      	lsls	r3, r5, #31
 800bd28:	d50a      	bpl.n	800bd40 <__pow5mult+0x74>
 800bd2a:	4639      	mov	r1, r7
 800bd2c:	4622      	mov	r2, r4
 800bd2e:	4630      	mov	r0, r6
 800bd30:	f7ff ff36 	bl	800bba0 <__multiply>
 800bd34:	4639      	mov	r1, r7
 800bd36:	4681      	mov	r9, r0
 800bd38:	4630      	mov	r0, r6
 800bd3a:	f7ff fe4a 	bl	800b9d2 <_Bfree>
 800bd3e:	464f      	mov	r7, r9
 800bd40:	106d      	asrs	r5, r5, #1
 800bd42:	d00b      	beq.n	800bd5c <__pow5mult+0x90>
 800bd44:	6820      	ldr	r0, [r4, #0]
 800bd46:	b938      	cbnz	r0, 800bd58 <__pow5mult+0x8c>
 800bd48:	4622      	mov	r2, r4
 800bd4a:	4621      	mov	r1, r4
 800bd4c:	4630      	mov	r0, r6
 800bd4e:	f7ff ff27 	bl	800bba0 <__multiply>
 800bd52:	6020      	str	r0, [r4, #0]
 800bd54:	f8c0 8000 	str.w	r8, [r0]
 800bd58:	4604      	mov	r4, r0
 800bd5a:	e7e4      	b.n	800bd26 <__pow5mult+0x5a>
 800bd5c:	4638      	mov	r0, r7
 800bd5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd62:	bf00      	nop
 800bd64:	08018eb8 	.word	0x08018eb8

0800bd68 <__lshift>:
 800bd68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd6c:	460c      	mov	r4, r1
 800bd6e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bd72:	6923      	ldr	r3, [r4, #16]
 800bd74:	6849      	ldr	r1, [r1, #4]
 800bd76:	eb0a 0903 	add.w	r9, sl, r3
 800bd7a:	68a3      	ldr	r3, [r4, #8]
 800bd7c:	4607      	mov	r7, r0
 800bd7e:	4616      	mov	r6, r2
 800bd80:	f109 0501 	add.w	r5, r9, #1
 800bd84:	42ab      	cmp	r3, r5
 800bd86:	db32      	blt.n	800bdee <__lshift+0x86>
 800bd88:	4638      	mov	r0, r7
 800bd8a:	f7ff fdee 	bl	800b96a <_Balloc>
 800bd8e:	2300      	movs	r3, #0
 800bd90:	4680      	mov	r8, r0
 800bd92:	f100 0114 	add.w	r1, r0, #20
 800bd96:	461a      	mov	r2, r3
 800bd98:	4553      	cmp	r3, sl
 800bd9a:	db2b      	blt.n	800bdf4 <__lshift+0x8c>
 800bd9c:	6920      	ldr	r0, [r4, #16]
 800bd9e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bda2:	f104 0314 	add.w	r3, r4, #20
 800bda6:	f016 021f 	ands.w	r2, r6, #31
 800bdaa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bdae:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bdb2:	d025      	beq.n	800be00 <__lshift+0x98>
 800bdb4:	f1c2 0e20 	rsb	lr, r2, #32
 800bdb8:	2000      	movs	r0, #0
 800bdba:	681e      	ldr	r6, [r3, #0]
 800bdbc:	468a      	mov	sl, r1
 800bdbe:	4096      	lsls	r6, r2
 800bdc0:	4330      	orrs	r0, r6
 800bdc2:	f84a 0b04 	str.w	r0, [sl], #4
 800bdc6:	f853 0b04 	ldr.w	r0, [r3], #4
 800bdca:	459c      	cmp	ip, r3
 800bdcc:	fa20 f00e 	lsr.w	r0, r0, lr
 800bdd0:	d814      	bhi.n	800bdfc <__lshift+0x94>
 800bdd2:	6048      	str	r0, [r1, #4]
 800bdd4:	b108      	cbz	r0, 800bdda <__lshift+0x72>
 800bdd6:	f109 0502 	add.w	r5, r9, #2
 800bdda:	3d01      	subs	r5, #1
 800bddc:	4638      	mov	r0, r7
 800bdde:	f8c8 5010 	str.w	r5, [r8, #16]
 800bde2:	4621      	mov	r1, r4
 800bde4:	f7ff fdf5 	bl	800b9d2 <_Bfree>
 800bde8:	4640      	mov	r0, r8
 800bdea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdee:	3101      	adds	r1, #1
 800bdf0:	005b      	lsls	r3, r3, #1
 800bdf2:	e7c7      	b.n	800bd84 <__lshift+0x1c>
 800bdf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800bdf8:	3301      	adds	r3, #1
 800bdfa:	e7cd      	b.n	800bd98 <__lshift+0x30>
 800bdfc:	4651      	mov	r1, sl
 800bdfe:	e7dc      	b.n	800bdba <__lshift+0x52>
 800be00:	3904      	subs	r1, #4
 800be02:	f853 2b04 	ldr.w	r2, [r3], #4
 800be06:	f841 2f04 	str.w	r2, [r1, #4]!
 800be0a:	459c      	cmp	ip, r3
 800be0c:	d8f9      	bhi.n	800be02 <__lshift+0x9a>
 800be0e:	e7e4      	b.n	800bdda <__lshift+0x72>

0800be10 <__mcmp>:
 800be10:	6903      	ldr	r3, [r0, #16]
 800be12:	690a      	ldr	r2, [r1, #16]
 800be14:	1a9b      	subs	r3, r3, r2
 800be16:	b530      	push	{r4, r5, lr}
 800be18:	d10c      	bne.n	800be34 <__mcmp+0x24>
 800be1a:	0092      	lsls	r2, r2, #2
 800be1c:	3014      	adds	r0, #20
 800be1e:	3114      	adds	r1, #20
 800be20:	1884      	adds	r4, r0, r2
 800be22:	4411      	add	r1, r2
 800be24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800be28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800be2c:	4295      	cmp	r5, r2
 800be2e:	d003      	beq.n	800be38 <__mcmp+0x28>
 800be30:	d305      	bcc.n	800be3e <__mcmp+0x2e>
 800be32:	2301      	movs	r3, #1
 800be34:	4618      	mov	r0, r3
 800be36:	bd30      	pop	{r4, r5, pc}
 800be38:	42a0      	cmp	r0, r4
 800be3a:	d3f3      	bcc.n	800be24 <__mcmp+0x14>
 800be3c:	e7fa      	b.n	800be34 <__mcmp+0x24>
 800be3e:	f04f 33ff 	mov.w	r3, #4294967295
 800be42:	e7f7      	b.n	800be34 <__mcmp+0x24>

0800be44 <__mdiff>:
 800be44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be48:	460d      	mov	r5, r1
 800be4a:	4607      	mov	r7, r0
 800be4c:	4611      	mov	r1, r2
 800be4e:	4628      	mov	r0, r5
 800be50:	4614      	mov	r4, r2
 800be52:	f7ff ffdd 	bl	800be10 <__mcmp>
 800be56:	1e06      	subs	r6, r0, #0
 800be58:	d108      	bne.n	800be6c <__mdiff+0x28>
 800be5a:	4631      	mov	r1, r6
 800be5c:	4638      	mov	r0, r7
 800be5e:	f7ff fd84 	bl	800b96a <_Balloc>
 800be62:	2301      	movs	r3, #1
 800be64:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800be68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be6c:	bfa4      	itt	ge
 800be6e:	4623      	movge	r3, r4
 800be70:	462c      	movge	r4, r5
 800be72:	4638      	mov	r0, r7
 800be74:	6861      	ldr	r1, [r4, #4]
 800be76:	bfa6      	itte	ge
 800be78:	461d      	movge	r5, r3
 800be7a:	2600      	movge	r6, #0
 800be7c:	2601      	movlt	r6, #1
 800be7e:	f7ff fd74 	bl	800b96a <_Balloc>
 800be82:	692b      	ldr	r3, [r5, #16]
 800be84:	60c6      	str	r6, [r0, #12]
 800be86:	6926      	ldr	r6, [r4, #16]
 800be88:	f105 0914 	add.w	r9, r5, #20
 800be8c:	f104 0214 	add.w	r2, r4, #20
 800be90:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800be94:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800be98:	f100 0514 	add.w	r5, r0, #20
 800be9c:	f04f 0e00 	mov.w	lr, #0
 800bea0:	f852 ab04 	ldr.w	sl, [r2], #4
 800bea4:	f859 4b04 	ldr.w	r4, [r9], #4
 800bea8:	fa1e f18a 	uxtah	r1, lr, sl
 800beac:	b2a3      	uxth	r3, r4
 800beae:	1ac9      	subs	r1, r1, r3
 800beb0:	0c23      	lsrs	r3, r4, #16
 800beb2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800beb6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800beba:	b289      	uxth	r1, r1
 800bebc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800bec0:	45c8      	cmp	r8, r9
 800bec2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800bec6:	4694      	mov	ip, r2
 800bec8:	f845 3b04 	str.w	r3, [r5], #4
 800becc:	d8e8      	bhi.n	800bea0 <__mdiff+0x5c>
 800bece:	45bc      	cmp	ip, r7
 800bed0:	d304      	bcc.n	800bedc <__mdiff+0x98>
 800bed2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800bed6:	b183      	cbz	r3, 800befa <__mdiff+0xb6>
 800bed8:	6106      	str	r6, [r0, #16]
 800beda:	e7c5      	b.n	800be68 <__mdiff+0x24>
 800bedc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800bee0:	fa1e f381 	uxtah	r3, lr, r1
 800bee4:	141a      	asrs	r2, r3, #16
 800bee6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800beea:	b29b      	uxth	r3, r3
 800beec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bef0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800bef4:	f845 3b04 	str.w	r3, [r5], #4
 800bef8:	e7e9      	b.n	800bece <__mdiff+0x8a>
 800befa:	3e01      	subs	r6, #1
 800befc:	e7e9      	b.n	800bed2 <__mdiff+0x8e>
	...

0800bf00 <__ulp>:
 800bf00:	4b12      	ldr	r3, [pc, #72]	; (800bf4c <__ulp+0x4c>)
 800bf02:	ee10 2a90 	vmov	r2, s1
 800bf06:	401a      	ands	r2, r3
 800bf08:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	dd04      	ble.n	800bf1a <__ulp+0x1a>
 800bf10:	2000      	movs	r0, #0
 800bf12:	4619      	mov	r1, r3
 800bf14:	ec41 0b10 	vmov	d0, r0, r1
 800bf18:	4770      	bx	lr
 800bf1a:	425b      	negs	r3, r3
 800bf1c:	151b      	asrs	r3, r3, #20
 800bf1e:	2b13      	cmp	r3, #19
 800bf20:	f04f 0000 	mov.w	r0, #0
 800bf24:	f04f 0100 	mov.w	r1, #0
 800bf28:	dc04      	bgt.n	800bf34 <__ulp+0x34>
 800bf2a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800bf2e:	fa42 f103 	asr.w	r1, r2, r3
 800bf32:	e7ef      	b.n	800bf14 <__ulp+0x14>
 800bf34:	3b14      	subs	r3, #20
 800bf36:	2b1e      	cmp	r3, #30
 800bf38:	f04f 0201 	mov.w	r2, #1
 800bf3c:	bfda      	itte	le
 800bf3e:	f1c3 031f 	rsble	r3, r3, #31
 800bf42:	fa02 f303 	lslle.w	r3, r2, r3
 800bf46:	4613      	movgt	r3, r2
 800bf48:	4618      	mov	r0, r3
 800bf4a:	e7e3      	b.n	800bf14 <__ulp+0x14>
 800bf4c:	7ff00000 	.word	0x7ff00000

0800bf50 <__b2d>:
 800bf50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf52:	6905      	ldr	r5, [r0, #16]
 800bf54:	f100 0714 	add.w	r7, r0, #20
 800bf58:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bf5c:	1f2e      	subs	r6, r5, #4
 800bf5e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bf62:	4620      	mov	r0, r4
 800bf64:	f7ff fdc5 	bl	800baf2 <__hi0bits>
 800bf68:	f1c0 0320 	rsb	r3, r0, #32
 800bf6c:	280a      	cmp	r0, #10
 800bf6e:	600b      	str	r3, [r1, #0]
 800bf70:	f8df c074 	ldr.w	ip, [pc, #116]	; 800bfe8 <__b2d+0x98>
 800bf74:	dc14      	bgt.n	800bfa0 <__b2d+0x50>
 800bf76:	f1c0 0e0b 	rsb	lr, r0, #11
 800bf7a:	fa24 f10e 	lsr.w	r1, r4, lr
 800bf7e:	42b7      	cmp	r7, r6
 800bf80:	ea41 030c 	orr.w	r3, r1, ip
 800bf84:	bf34      	ite	cc
 800bf86:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bf8a:	2100      	movcs	r1, #0
 800bf8c:	3015      	adds	r0, #21
 800bf8e:	fa04 f000 	lsl.w	r0, r4, r0
 800bf92:	fa21 f10e 	lsr.w	r1, r1, lr
 800bf96:	ea40 0201 	orr.w	r2, r0, r1
 800bf9a:	ec43 2b10 	vmov	d0, r2, r3
 800bf9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfa0:	42b7      	cmp	r7, r6
 800bfa2:	bf3a      	itte	cc
 800bfa4:	f1a5 0608 	subcc.w	r6, r5, #8
 800bfa8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bfac:	2100      	movcs	r1, #0
 800bfae:	380b      	subs	r0, #11
 800bfb0:	d015      	beq.n	800bfde <__b2d+0x8e>
 800bfb2:	4084      	lsls	r4, r0
 800bfb4:	f1c0 0520 	rsb	r5, r0, #32
 800bfb8:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800bfbc:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800bfc0:	42be      	cmp	r6, r7
 800bfc2:	fa21 fc05 	lsr.w	ip, r1, r5
 800bfc6:	ea44 030c 	orr.w	r3, r4, ip
 800bfca:	bf8c      	ite	hi
 800bfcc:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bfd0:	2400      	movls	r4, #0
 800bfd2:	fa01 f000 	lsl.w	r0, r1, r0
 800bfd6:	40ec      	lsrs	r4, r5
 800bfd8:	ea40 0204 	orr.w	r2, r0, r4
 800bfdc:	e7dd      	b.n	800bf9a <__b2d+0x4a>
 800bfde:	ea44 030c 	orr.w	r3, r4, ip
 800bfe2:	460a      	mov	r2, r1
 800bfe4:	e7d9      	b.n	800bf9a <__b2d+0x4a>
 800bfe6:	bf00      	nop
 800bfe8:	3ff00000 	.word	0x3ff00000

0800bfec <__d2b>:
 800bfec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bff0:	460e      	mov	r6, r1
 800bff2:	2101      	movs	r1, #1
 800bff4:	ec59 8b10 	vmov	r8, r9, d0
 800bff8:	4615      	mov	r5, r2
 800bffa:	f7ff fcb6 	bl	800b96a <_Balloc>
 800bffe:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c002:	4607      	mov	r7, r0
 800c004:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c008:	bb34      	cbnz	r4, 800c058 <__d2b+0x6c>
 800c00a:	9301      	str	r3, [sp, #4]
 800c00c:	f1b8 0300 	subs.w	r3, r8, #0
 800c010:	d027      	beq.n	800c062 <__d2b+0x76>
 800c012:	a802      	add	r0, sp, #8
 800c014:	f840 3d08 	str.w	r3, [r0, #-8]!
 800c018:	f7ff fd8a 	bl	800bb30 <__lo0bits>
 800c01c:	9900      	ldr	r1, [sp, #0]
 800c01e:	b1f0      	cbz	r0, 800c05e <__d2b+0x72>
 800c020:	9a01      	ldr	r2, [sp, #4]
 800c022:	f1c0 0320 	rsb	r3, r0, #32
 800c026:	fa02 f303 	lsl.w	r3, r2, r3
 800c02a:	430b      	orrs	r3, r1
 800c02c:	40c2      	lsrs	r2, r0
 800c02e:	617b      	str	r3, [r7, #20]
 800c030:	9201      	str	r2, [sp, #4]
 800c032:	9b01      	ldr	r3, [sp, #4]
 800c034:	61bb      	str	r3, [r7, #24]
 800c036:	2b00      	cmp	r3, #0
 800c038:	bf14      	ite	ne
 800c03a:	2102      	movne	r1, #2
 800c03c:	2101      	moveq	r1, #1
 800c03e:	6139      	str	r1, [r7, #16]
 800c040:	b1c4      	cbz	r4, 800c074 <__d2b+0x88>
 800c042:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c046:	4404      	add	r4, r0
 800c048:	6034      	str	r4, [r6, #0]
 800c04a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c04e:	6028      	str	r0, [r5, #0]
 800c050:	4638      	mov	r0, r7
 800c052:	b003      	add	sp, #12
 800c054:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c058:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c05c:	e7d5      	b.n	800c00a <__d2b+0x1e>
 800c05e:	6179      	str	r1, [r7, #20]
 800c060:	e7e7      	b.n	800c032 <__d2b+0x46>
 800c062:	a801      	add	r0, sp, #4
 800c064:	f7ff fd64 	bl	800bb30 <__lo0bits>
 800c068:	9b01      	ldr	r3, [sp, #4]
 800c06a:	617b      	str	r3, [r7, #20]
 800c06c:	2101      	movs	r1, #1
 800c06e:	6139      	str	r1, [r7, #16]
 800c070:	3020      	adds	r0, #32
 800c072:	e7e5      	b.n	800c040 <__d2b+0x54>
 800c074:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c078:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c07c:	6030      	str	r0, [r6, #0]
 800c07e:	6918      	ldr	r0, [r3, #16]
 800c080:	f7ff fd37 	bl	800baf2 <__hi0bits>
 800c084:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c088:	e7e1      	b.n	800c04e <__d2b+0x62>

0800c08a <__ratio>:
 800c08a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c08e:	4688      	mov	r8, r1
 800c090:	4669      	mov	r1, sp
 800c092:	4681      	mov	r9, r0
 800c094:	f7ff ff5c 	bl	800bf50 <__b2d>
 800c098:	a901      	add	r1, sp, #4
 800c09a:	4640      	mov	r0, r8
 800c09c:	ec57 6b10 	vmov	r6, r7, d0
 800c0a0:	f7ff ff56 	bl	800bf50 <__b2d>
 800c0a4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c0a8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c0ac:	eba3 0c02 	sub.w	ip, r3, r2
 800c0b0:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c0b4:	1a9b      	subs	r3, r3, r2
 800c0b6:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c0ba:	ec5b ab10 	vmov	sl, fp, d0
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	bfce      	itee	gt
 800c0c2:	463a      	movgt	r2, r7
 800c0c4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c0c8:	465a      	movle	r2, fp
 800c0ca:	4659      	mov	r1, fp
 800c0cc:	463d      	mov	r5, r7
 800c0ce:	bfd4      	ite	le
 800c0d0:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800c0d4:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800c0d8:	4630      	mov	r0, r6
 800c0da:	ee10 2a10 	vmov	r2, s0
 800c0de:	460b      	mov	r3, r1
 800c0e0:	4629      	mov	r1, r5
 800c0e2:	f7f4 fbcb 	bl	800087c <__aeabi_ddiv>
 800c0e6:	ec41 0b10 	vmov	d0, r0, r1
 800c0ea:	b003      	add	sp, #12
 800c0ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c0f0 <__copybits>:
 800c0f0:	3901      	subs	r1, #1
 800c0f2:	b510      	push	{r4, lr}
 800c0f4:	1149      	asrs	r1, r1, #5
 800c0f6:	6914      	ldr	r4, [r2, #16]
 800c0f8:	3101      	adds	r1, #1
 800c0fa:	f102 0314 	add.w	r3, r2, #20
 800c0fe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c102:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c106:	42a3      	cmp	r3, r4
 800c108:	4602      	mov	r2, r0
 800c10a:	d303      	bcc.n	800c114 <__copybits+0x24>
 800c10c:	2300      	movs	r3, #0
 800c10e:	428a      	cmp	r2, r1
 800c110:	d305      	bcc.n	800c11e <__copybits+0x2e>
 800c112:	bd10      	pop	{r4, pc}
 800c114:	f853 2b04 	ldr.w	r2, [r3], #4
 800c118:	f840 2b04 	str.w	r2, [r0], #4
 800c11c:	e7f3      	b.n	800c106 <__copybits+0x16>
 800c11e:	f842 3b04 	str.w	r3, [r2], #4
 800c122:	e7f4      	b.n	800c10e <__copybits+0x1e>

0800c124 <__any_on>:
 800c124:	f100 0214 	add.w	r2, r0, #20
 800c128:	6900      	ldr	r0, [r0, #16]
 800c12a:	114b      	asrs	r3, r1, #5
 800c12c:	4298      	cmp	r0, r3
 800c12e:	b510      	push	{r4, lr}
 800c130:	db11      	blt.n	800c156 <__any_on+0x32>
 800c132:	dd0a      	ble.n	800c14a <__any_on+0x26>
 800c134:	f011 011f 	ands.w	r1, r1, #31
 800c138:	d007      	beq.n	800c14a <__any_on+0x26>
 800c13a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c13e:	fa24 f001 	lsr.w	r0, r4, r1
 800c142:	fa00 f101 	lsl.w	r1, r0, r1
 800c146:	428c      	cmp	r4, r1
 800c148:	d10b      	bne.n	800c162 <__any_on+0x3e>
 800c14a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c14e:	4293      	cmp	r3, r2
 800c150:	d803      	bhi.n	800c15a <__any_on+0x36>
 800c152:	2000      	movs	r0, #0
 800c154:	bd10      	pop	{r4, pc}
 800c156:	4603      	mov	r3, r0
 800c158:	e7f7      	b.n	800c14a <__any_on+0x26>
 800c15a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c15e:	2900      	cmp	r1, #0
 800c160:	d0f5      	beq.n	800c14e <__any_on+0x2a>
 800c162:	2001      	movs	r0, #1
 800c164:	e7f6      	b.n	800c154 <__any_on+0x30>

0800c166 <_calloc_r>:
 800c166:	b538      	push	{r3, r4, r5, lr}
 800c168:	fb02 f401 	mul.w	r4, r2, r1
 800c16c:	4621      	mov	r1, r4
 800c16e:	f000 f809 	bl	800c184 <_malloc_r>
 800c172:	4605      	mov	r5, r0
 800c174:	b118      	cbz	r0, 800c17e <_calloc_r+0x18>
 800c176:	4622      	mov	r2, r4
 800c178:	2100      	movs	r1, #0
 800c17a:	f7fe f94c 	bl	800a416 <memset>
 800c17e:	4628      	mov	r0, r5
 800c180:	bd38      	pop	{r3, r4, r5, pc}
	...

0800c184 <_malloc_r>:
 800c184:	b570      	push	{r4, r5, r6, lr}
 800c186:	1ccd      	adds	r5, r1, #3
 800c188:	f025 0503 	bic.w	r5, r5, #3
 800c18c:	3508      	adds	r5, #8
 800c18e:	2d0c      	cmp	r5, #12
 800c190:	bf38      	it	cc
 800c192:	250c      	movcc	r5, #12
 800c194:	2d00      	cmp	r5, #0
 800c196:	4606      	mov	r6, r0
 800c198:	db01      	blt.n	800c19e <_malloc_r+0x1a>
 800c19a:	42a9      	cmp	r1, r5
 800c19c:	d903      	bls.n	800c1a6 <_malloc_r+0x22>
 800c19e:	230c      	movs	r3, #12
 800c1a0:	6033      	str	r3, [r6, #0]
 800c1a2:	2000      	movs	r0, #0
 800c1a4:	bd70      	pop	{r4, r5, r6, pc}
 800c1a6:	f000 fb78 	bl	800c89a <__malloc_lock>
 800c1aa:	4a21      	ldr	r2, [pc, #132]	; (800c230 <_malloc_r+0xac>)
 800c1ac:	6814      	ldr	r4, [r2, #0]
 800c1ae:	4621      	mov	r1, r4
 800c1b0:	b991      	cbnz	r1, 800c1d8 <_malloc_r+0x54>
 800c1b2:	4c20      	ldr	r4, [pc, #128]	; (800c234 <_malloc_r+0xb0>)
 800c1b4:	6823      	ldr	r3, [r4, #0]
 800c1b6:	b91b      	cbnz	r3, 800c1c0 <_malloc_r+0x3c>
 800c1b8:	4630      	mov	r0, r6
 800c1ba:	f000 fb17 	bl	800c7ec <_sbrk_r>
 800c1be:	6020      	str	r0, [r4, #0]
 800c1c0:	4629      	mov	r1, r5
 800c1c2:	4630      	mov	r0, r6
 800c1c4:	f000 fb12 	bl	800c7ec <_sbrk_r>
 800c1c8:	1c43      	adds	r3, r0, #1
 800c1ca:	d124      	bne.n	800c216 <_malloc_r+0x92>
 800c1cc:	230c      	movs	r3, #12
 800c1ce:	6033      	str	r3, [r6, #0]
 800c1d0:	4630      	mov	r0, r6
 800c1d2:	f000 fb63 	bl	800c89c <__malloc_unlock>
 800c1d6:	e7e4      	b.n	800c1a2 <_malloc_r+0x1e>
 800c1d8:	680b      	ldr	r3, [r1, #0]
 800c1da:	1b5b      	subs	r3, r3, r5
 800c1dc:	d418      	bmi.n	800c210 <_malloc_r+0x8c>
 800c1de:	2b0b      	cmp	r3, #11
 800c1e0:	d90f      	bls.n	800c202 <_malloc_r+0x7e>
 800c1e2:	600b      	str	r3, [r1, #0]
 800c1e4:	50cd      	str	r5, [r1, r3]
 800c1e6:	18cc      	adds	r4, r1, r3
 800c1e8:	4630      	mov	r0, r6
 800c1ea:	f000 fb57 	bl	800c89c <__malloc_unlock>
 800c1ee:	f104 000b 	add.w	r0, r4, #11
 800c1f2:	1d23      	adds	r3, r4, #4
 800c1f4:	f020 0007 	bic.w	r0, r0, #7
 800c1f8:	1ac3      	subs	r3, r0, r3
 800c1fa:	d0d3      	beq.n	800c1a4 <_malloc_r+0x20>
 800c1fc:	425a      	negs	r2, r3
 800c1fe:	50e2      	str	r2, [r4, r3]
 800c200:	e7d0      	b.n	800c1a4 <_malloc_r+0x20>
 800c202:	428c      	cmp	r4, r1
 800c204:	684b      	ldr	r3, [r1, #4]
 800c206:	bf16      	itet	ne
 800c208:	6063      	strne	r3, [r4, #4]
 800c20a:	6013      	streq	r3, [r2, #0]
 800c20c:	460c      	movne	r4, r1
 800c20e:	e7eb      	b.n	800c1e8 <_malloc_r+0x64>
 800c210:	460c      	mov	r4, r1
 800c212:	6849      	ldr	r1, [r1, #4]
 800c214:	e7cc      	b.n	800c1b0 <_malloc_r+0x2c>
 800c216:	1cc4      	adds	r4, r0, #3
 800c218:	f024 0403 	bic.w	r4, r4, #3
 800c21c:	42a0      	cmp	r0, r4
 800c21e:	d005      	beq.n	800c22c <_malloc_r+0xa8>
 800c220:	1a21      	subs	r1, r4, r0
 800c222:	4630      	mov	r0, r6
 800c224:	f000 fae2 	bl	800c7ec <_sbrk_r>
 800c228:	3001      	adds	r0, #1
 800c22a:	d0cf      	beq.n	800c1cc <_malloc_r+0x48>
 800c22c:	6025      	str	r5, [r4, #0]
 800c22e:	e7db      	b.n	800c1e8 <_malloc_r+0x64>
 800c230:	2000a438 	.word	0x2000a438
 800c234:	2000a43c 	.word	0x2000a43c

0800c238 <__ssputs_r>:
 800c238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c23c:	688e      	ldr	r6, [r1, #8]
 800c23e:	429e      	cmp	r6, r3
 800c240:	4682      	mov	sl, r0
 800c242:	460c      	mov	r4, r1
 800c244:	4690      	mov	r8, r2
 800c246:	4699      	mov	r9, r3
 800c248:	d837      	bhi.n	800c2ba <__ssputs_r+0x82>
 800c24a:	898a      	ldrh	r2, [r1, #12]
 800c24c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c250:	d031      	beq.n	800c2b6 <__ssputs_r+0x7e>
 800c252:	6825      	ldr	r5, [r4, #0]
 800c254:	6909      	ldr	r1, [r1, #16]
 800c256:	1a6f      	subs	r7, r5, r1
 800c258:	6965      	ldr	r5, [r4, #20]
 800c25a:	2302      	movs	r3, #2
 800c25c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c260:	fb95 f5f3 	sdiv	r5, r5, r3
 800c264:	f109 0301 	add.w	r3, r9, #1
 800c268:	443b      	add	r3, r7
 800c26a:	429d      	cmp	r5, r3
 800c26c:	bf38      	it	cc
 800c26e:	461d      	movcc	r5, r3
 800c270:	0553      	lsls	r3, r2, #21
 800c272:	d530      	bpl.n	800c2d6 <__ssputs_r+0x9e>
 800c274:	4629      	mov	r1, r5
 800c276:	f7ff ff85 	bl	800c184 <_malloc_r>
 800c27a:	4606      	mov	r6, r0
 800c27c:	b950      	cbnz	r0, 800c294 <__ssputs_r+0x5c>
 800c27e:	230c      	movs	r3, #12
 800c280:	f8ca 3000 	str.w	r3, [sl]
 800c284:	89a3      	ldrh	r3, [r4, #12]
 800c286:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c28a:	81a3      	strh	r3, [r4, #12]
 800c28c:	f04f 30ff 	mov.w	r0, #4294967295
 800c290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c294:	463a      	mov	r2, r7
 800c296:	6921      	ldr	r1, [r4, #16]
 800c298:	f7fe f8b2 	bl	800a400 <memcpy>
 800c29c:	89a3      	ldrh	r3, [r4, #12]
 800c29e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c2a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2a6:	81a3      	strh	r3, [r4, #12]
 800c2a8:	6126      	str	r6, [r4, #16]
 800c2aa:	6165      	str	r5, [r4, #20]
 800c2ac:	443e      	add	r6, r7
 800c2ae:	1bed      	subs	r5, r5, r7
 800c2b0:	6026      	str	r6, [r4, #0]
 800c2b2:	60a5      	str	r5, [r4, #8]
 800c2b4:	464e      	mov	r6, r9
 800c2b6:	454e      	cmp	r6, r9
 800c2b8:	d900      	bls.n	800c2bc <__ssputs_r+0x84>
 800c2ba:	464e      	mov	r6, r9
 800c2bc:	4632      	mov	r2, r6
 800c2be:	4641      	mov	r1, r8
 800c2c0:	6820      	ldr	r0, [r4, #0]
 800c2c2:	f000 fad1 	bl	800c868 <memmove>
 800c2c6:	68a3      	ldr	r3, [r4, #8]
 800c2c8:	1b9b      	subs	r3, r3, r6
 800c2ca:	60a3      	str	r3, [r4, #8]
 800c2cc:	6823      	ldr	r3, [r4, #0]
 800c2ce:	441e      	add	r6, r3
 800c2d0:	6026      	str	r6, [r4, #0]
 800c2d2:	2000      	movs	r0, #0
 800c2d4:	e7dc      	b.n	800c290 <__ssputs_r+0x58>
 800c2d6:	462a      	mov	r2, r5
 800c2d8:	f000 fb30 	bl	800c93c <_realloc_r>
 800c2dc:	4606      	mov	r6, r0
 800c2de:	2800      	cmp	r0, #0
 800c2e0:	d1e2      	bne.n	800c2a8 <__ssputs_r+0x70>
 800c2e2:	6921      	ldr	r1, [r4, #16]
 800c2e4:	4650      	mov	r0, sl
 800c2e6:	f000 fadb 	bl	800c8a0 <_free_r>
 800c2ea:	e7c8      	b.n	800c27e <__ssputs_r+0x46>

0800c2ec <_svfiprintf_r>:
 800c2ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2f0:	461d      	mov	r5, r3
 800c2f2:	898b      	ldrh	r3, [r1, #12]
 800c2f4:	061f      	lsls	r7, r3, #24
 800c2f6:	b09d      	sub	sp, #116	; 0x74
 800c2f8:	4680      	mov	r8, r0
 800c2fa:	460c      	mov	r4, r1
 800c2fc:	4616      	mov	r6, r2
 800c2fe:	d50f      	bpl.n	800c320 <_svfiprintf_r+0x34>
 800c300:	690b      	ldr	r3, [r1, #16]
 800c302:	b96b      	cbnz	r3, 800c320 <_svfiprintf_r+0x34>
 800c304:	2140      	movs	r1, #64	; 0x40
 800c306:	f7ff ff3d 	bl	800c184 <_malloc_r>
 800c30a:	6020      	str	r0, [r4, #0]
 800c30c:	6120      	str	r0, [r4, #16]
 800c30e:	b928      	cbnz	r0, 800c31c <_svfiprintf_r+0x30>
 800c310:	230c      	movs	r3, #12
 800c312:	f8c8 3000 	str.w	r3, [r8]
 800c316:	f04f 30ff 	mov.w	r0, #4294967295
 800c31a:	e0c8      	b.n	800c4ae <_svfiprintf_r+0x1c2>
 800c31c:	2340      	movs	r3, #64	; 0x40
 800c31e:	6163      	str	r3, [r4, #20]
 800c320:	2300      	movs	r3, #0
 800c322:	9309      	str	r3, [sp, #36]	; 0x24
 800c324:	2320      	movs	r3, #32
 800c326:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c32a:	2330      	movs	r3, #48	; 0x30
 800c32c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c330:	9503      	str	r5, [sp, #12]
 800c332:	f04f 0b01 	mov.w	fp, #1
 800c336:	4637      	mov	r7, r6
 800c338:	463d      	mov	r5, r7
 800c33a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c33e:	b10b      	cbz	r3, 800c344 <_svfiprintf_r+0x58>
 800c340:	2b25      	cmp	r3, #37	; 0x25
 800c342:	d13e      	bne.n	800c3c2 <_svfiprintf_r+0xd6>
 800c344:	ebb7 0a06 	subs.w	sl, r7, r6
 800c348:	d00b      	beq.n	800c362 <_svfiprintf_r+0x76>
 800c34a:	4653      	mov	r3, sl
 800c34c:	4632      	mov	r2, r6
 800c34e:	4621      	mov	r1, r4
 800c350:	4640      	mov	r0, r8
 800c352:	f7ff ff71 	bl	800c238 <__ssputs_r>
 800c356:	3001      	adds	r0, #1
 800c358:	f000 80a4 	beq.w	800c4a4 <_svfiprintf_r+0x1b8>
 800c35c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c35e:	4453      	add	r3, sl
 800c360:	9309      	str	r3, [sp, #36]	; 0x24
 800c362:	783b      	ldrb	r3, [r7, #0]
 800c364:	2b00      	cmp	r3, #0
 800c366:	f000 809d 	beq.w	800c4a4 <_svfiprintf_r+0x1b8>
 800c36a:	2300      	movs	r3, #0
 800c36c:	f04f 32ff 	mov.w	r2, #4294967295
 800c370:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c374:	9304      	str	r3, [sp, #16]
 800c376:	9307      	str	r3, [sp, #28]
 800c378:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c37c:	931a      	str	r3, [sp, #104]	; 0x68
 800c37e:	462f      	mov	r7, r5
 800c380:	2205      	movs	r2, #5
 800c382:	f817 1b01 	ldrb.w	r1, [r7], #1
 800c386:	4850      	ldr	r0, [pc, #320]	; (800c4c8 <_svfiprintf_r+0x1dc>)
 800c388:	f7f3 ff42 	bl	8000210 <memchr>
 800c38c:	9b04      	ldr	r3, [sp, #16]
 800c38e:	b9d0      	cbnz	r0, 800c3c6 <_svfiprintf_r+0xda>
 800c390:	06d9      	lsls	r1, r3, #27
 800c392:	bf44      	itt	mi
 800c394:	2220      	movmi	r2, #32
 800c396:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c39a:	071a      	lsls	r2, r3, #28
 800c39c:	bf44      	itt	mi
 800c39e:	222b      	movmi	r2, #43	; 0x2b
 800c3a0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c3a4:	782a      	ldrb	r2, [r5, #0]
 800c3a6:	2a2a      	cmp	r2, #42	; 0x2a
 800c3a8:	d015      	beq.n	800c3d6 <_svfiprintf_r+0xea>
 800c3aa:	9a07      	ldr	r2, [sp, #28]
 800c3ac:	462f      	mov	r7, r5
 800c3ae:	2000      	movs	r0, #0
 800c3b0:	250a      	movs	r5, #10
 800c3b2:	4639      	mov	r1, r7
 800c3b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3b8:	3b30      	subs	r3, #48	; 0x30
 800c3ba:	2b09      	cmp	r3, #9
 800c3bc:	d94d      	bls.n	800c45a <_svfiprintf_r+0x16e>
 800c3be:	b1b8      	cbz	r0, 800c3f0 <_svfiprintf_r+0x104>
 800c3c0:	e00f      	b.n	800c3e2 <_svfiprintf_r+0xf6>
 800c3c2:	462f      	mov	r7, r5
 800c3c4:	e7b8      	b.n	800c338 <_svfiprintf_r+0x4c>
 800c3c6:	4a40      	ldr	r2, [pc, #256]	; (800c4c8 <_svfiprintf_r+0x1dc>)
 800c3c8:	1a80      	subs	r0, r0, r2
 800c3ca:	fa0b f000 	lsl.w	r0, fp, r0
 800c3ce:	4318      	orrs	r0, r3
 800c3d0:	9004      	str	r0, [sp, #16]
 800c3d2:	463d      	mov	r5, r7
 800c3d4:	e7d3      	b.n	800c37e <_svfiprintf_r+0x92>
 800c3d6:	9a03      	ldr	r2, [sp, #12]
 800c3d8:	1d11      	adds	r1, r2, #4
 800c3da:	6812      	ldr	r2, [r2, #0]
 800c3dc:	9103      	str	r1, [sp, #12]
 800c3de:	2a00      	cmp	r2, #0
 800c3e0:	db01      	blt.n	800c3e6 <_svfiprintf_r+0xfa>
 800c3e2:	9207      	str	r2, [sp, #28]
 800c3e4:	e004      	b.n	800c3f0 <_svfiprintf_r+0x104>
 800c3e6:	4252      	negs	r2, r2
 800c3e8:	f043 0302 	orr.w	r3, r3, #2
 800c3ec:	9207      	str	r2, [sp, #28]
 800c3ee:	9304      	str	r3, [sp, #16]
 800c3f0:	783b      	ldrb	r3, [r7, #0]
 800c3f2:	2b2e      	cmp	r3, #46	; 0x2e
 800c3f4:	d10c      	bne.n	800c410 <_svfiprintf_r+0x124>
 800c3f6:	787b      	ldrb	r3, [r7, #1]
 800c3f8:	2b2a      	cmp	r3, #42	; 0x2a
 800c3fa:	d133      	bne.n	800c464 <_svfiprintf_r+0x178>
 800c3fc:	9b03      	ldr	r3, [sp, #12]
 800c3fe:	1d1a      	adds	r2, r3, #4
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	9203      	str	r2, [sp, #12]
 800c404:	2b00      	cmp	r3, #0
 800c406:	bfb8      	it	lt
 800c408:	f04f 33ff 	movlt.w	r3, #4294967295
 800c40c:	3702      	adds	r7, #2
 800c40e:	9305      	str	r3, [sp, #20]
 800c410:	4d2e      	ldr	r5, [pc, #184]	; (800c4cc <_svfiprintf_r+0x1e0>)
 800c412:	7839      	ldrb	r1, [r7, #0]
 800c414:	2203      	movs	r2, #3
 800c416:	4628      	mov	r0, r5
 800c418:	f7f3 fefa 	bl	8000210 <memchr>
 800c41c:	b138      	cbz	r0, 800c42e <_svfiprintf_r+0x142>
 800c41e:	2340      	movs	r3, #64	; 0x40
 800c420:	1b40      	subs	r0, r0, r5
 800c422:	fa03 f000 	lsl.w	r0, r3, r0
 800c426:	9b04      	ldr	r3, [sp, #16]
 800c428:	4303      	orrs	r3, r0
 800c42a:	3701      	adds	r7, #1
 800c42c:	9304      	str	r3, [sp, #16]
 800c42e:	7839      	ldrb	r1, [r7, #0]
 800c430:	4827      	ldr	r0, [pc, #156]	; (800c4d0 <_svfiprintf_r+0x1e4>)
 800c432:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c436:	2206      	movs	r2, #6
 800c438:	1c7e      	adds	r6, r7, #1
 800c43a:	f7f3 fee9 	bl	8000210 <memchr>
 800c43e:	2800      	cmp	r0, #0
 800c440:	d038      	beq.n	800c4b4 <_svfiprintf_r+0x1c8>
 800c442:	4b24      	ldr	r3, [pc, #144]	; (800c4d4 <_svfiprintf_r+0x1e8>)
 800c444:	bb13      	cbnz	r3, 800c48c <_svfiprintf_r+0x1a0>
 800c446:	9b03      	ldr	r3, [sp, #12]
 800c448:	3307      	adds	r3, #7
 800c44a:	f023 0307 	bic.w	r3, r3, #7
 800c44e:	3308      	adds	r3, #8
 800c450:	9303      	str	r3, [sp, #12]
 800c452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c454:	444b      	add	r3, r9
 800c456:	9309      	str	r3, [sp, #36]	; 0x24
 800c458:	e76d      	b.n	800c336 <_svfiprintf_r+0x4a>
 800c45a:	fb05 3202 	mla	r2, r5, r2, r3
 800c45e:	2001      	movs	r0, #1
 800c460:	460f      	mov	r7, r1
 800c462:	e7a6      	b.n	800c3b2 <_svfiprintf_r+0xc6>
 800c464:	2300      	movs	r3, #0
 800c466:	3701      	adds	r7, #1
 800c468:	9305      	str	r3, [sp, #20]
 800c46a:	4619      	mov	r1, r3
 800c46c:	250a      	movs	r5, #10
 800c46e:	4638      	mov	r0, r7
 800c470:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c474:	3a30      	subs	r2, #48	; 0x30
 800c476:	2a09      	cmp	r2, #9
 800c478:	d903      	bls.n	800c482 <_svfiprintf_r+0x196>
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d0c8      	beq.n	800c410 <_svfiprintf_r+0x124>
 800c47e:	9105      	str	r1, [sp, #20]
 800c480:	e7c6      	b.n	800c410 <_svfiprintf_r+0x124>
 800c482:	fb05 2101 	mla	r1, r5, r1, r2
 800c486:	2301      	movs	r3, #1
 800c488:	4607      	mov	r7, r0
 800c48a:	e7f0      	b.n	800c46e <_svfiprintf_r+0x182>
 800c48c:	ab03      	add	r3, sp, #12
 800c48e:	9300      	str	r3, [sp, #0]
 800c490:	4622      	mov	r2, r4
 800c492:	4b11      	ldr	r3, [pc, #68]	; (800c4d8 <_svfiprintf_r+0x1ec>)
 800c494:	a904      	add	r1, sp, #16
 800c496:	4640      	mov	r0, r8
 800c498:	f3af 8000 	nop.w
 800c49c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c4a0:	4681      	mov	r9, r0
 800c4a2:	d1d6      	bne.n	800c452 <_svfiprintf_r+0x166>
 800c4a4:	89a3      	ldrh	r3, [r4, #12]
 800c4a6:	065b      	lsls	r3, r3, #25
 800c4a8:	f53f af35 	bmi.w	800c316 <_svfiprintf_r+0x2a>
 800c4ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c4ae:	b01d      	add	sp, #116	; 0x74
 800c4b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4b4:	ab03      	add	r3, sp, #12
 800c4b6:	9300      	str	r3, [sp, #0]
 800c4b8:	4622      	mov	r2, r4
 800c4ba:	4b07      	ldr	r3, [pc, #28]	; (800c4d8 <_svfiprintf_r+0x1ec>)
 800c4bc:	a904      	add	r1, sp, #16
 800c4be:	4640      	mov	r0, r8
 800c4c0:	f000 f882 	bl	800c5c8 <_printf_i>
 800c4c4:	e7ea      	b.n	800c49c <_svfiprintf_r+0x1b0>
 800c4c6:	bf00      	nop
 800c4c8:	08018ec4 	.word	0x08018ec4
 800c4cc:	08018eca 	.word	0x08018eca
 800c4d0:	08018ece 	.word	0x08018ece
 800c4d4:	00000000 	.word	0x00000000
 800c4d8:	0800c239 	.word	0x0800c239

0800c4dc <_printf_common>:
 800c4dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4e0:	4691      	mov	r9, r2
 800c4e2:	461f      	mov	r7, r3
 800c4e4:	688a      	ldr	r2, [r1, #8]
 800c4e6:	690b      	ldr	r3, [r1, #16]
 800c4e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c4ec:	4293      	cmp	r3, r2
 800c4ee:	bfb8      	it	lt
 800c4f0:	4613      	movlt	r3, r2
 800c4f2:	f8c9 3000 	str.w	r3, [r9]
 800c4f6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c4fa:	4606      	mov	r6, r0
 800c4fc:	460c      	mov	r4, r1
 800c4fe:	b112      	cbz	r2, 800c506 <_printf_common+0x2a>
 800c500:	3301      	adds	r3, #1
 800c502:	f8c9 3000 	str.w	r3, [r9]
 800c506:	6823      	ldr	r3, [r4, #0]
 800c508:	0699      	lsls	r1, r3, #26
 800c50a:	bf42      	ittt	mi
 800c50c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c510:	3302      	addmi	r3, #2
 800c512:	f8c9 3000 	strmi.w	r3, [r9]
 800c516:	6825      	ldr	r5, [r4, #0]
 800c518:	f015 0506 	ands.w	r5, r5, #6
 800c51c:	d107      	bne.n	800c52e <_printf_common+0x52>
 800c51e:	f104 0a19 	add.w	sl, r4, #25
 800c522:	68e3      	ldr	r3, [r4, #12]
 800c524:	f8d9 2000 	ldr.w	r2, [r9]
 800c528:	1a9b      	subs	r3, r3, r2
 800c52a:	42ab      	cmp	r3, r5
 800c52c:	dc28      	bgt.n	800c580 <_printf_common+0xa4>
 800c52e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c532:	6822      	ldr	r2, [r4, #0]
 800c534:	3300      	adds	r3, #0
 800c536:	bf18      	it	ne
 800c538:	2301      	movne	r3, #1
 800c53a:	0692      	lsls	r2, r2, #26
 800c53c:	d42d      	bmi.n	800c59a <_printf_common+0xbe>
 800c53e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c542:	4639      	mov	r1, r7
 800c544:	4630      	mov	r0, r6
 800c546:	47c0      	blx	r8
 800c548:	3001      	adds	r0, #1
 800c54a:	d020      	beq.n	800c58e <_printf_common+0xb2>
 800c54c:	6823      	ldr	r3, [r4, #0]
 800c54e:	68e5      	ldr	r5, [r4, #12]
 800c550:	f8d9 2000 	ldr.w	r2, [r9]
 800c554:	f003 0306 	and.w	r3, r3, #6
 800c558:	2b04      	cmp	r3, #4
 800c55a:	bf08      	it	eq
 800c55c:	1aad      	subeq	r5, r5, r2
 800c55e:	68a3      	ldr	r3, [r4, #8]
 800c560:	6922      	ldr	r2, [r4, #16]
 800c562:	bf0c      	ite	eq
 800c564:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c568:	2500      	movne	r5, #0
 800c56a:	4293      	cmp	r3, r2
 800c56c:	bfc4      	itt	gt
 800c56e:	1a9b      	subgt	r3, r3, r2
 800c570:	18ed      	addgt	r5, r5, r3
 800c572:	f04f 0900 	mov.w	r9, #0
 800c576:	341a      	adds	r4, #26
 800c578:	454d      	cmp	r5, r9
 800c57a:	d11a      	bne.n	800c5b2 <_printf_common+0xd6>
 800c57c:	2000      	movs	r0, #0
 800c57e:	e008      	b.n	800c592 <_printf_common+0xb6>
 800c580:	2301      	movs	r3, #1
 800c582:	4652      	mov	r2, sl
 800c584:	4639      	mov	r1, r7
 800c586:	4630      	mov	r0, r6
 800c588:	47c0      	blx	r8
 800c58a:	3001      	adds	r0, #1
 800c58c:	d103      	bne.n	800c596 <_printf_common+0xba>
 800c58e:	f04f 30ff 	mov.w	r0, #4294967295
 800c592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c596:	3501      	adds	r5, #1
 800c598:	e7c3      	b.n	800c522 <_printf_common+0x46>
 800c59a:	18e1      	adds	r1, r4, r3
 800c59c:	1c5a      	adds	r2, r3, #1
 800c59e:	2030      	movs	r0, #48	; 0x30
 800c5a0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c5a4:	4422      	add	r2, r4
 800c5a6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c5aa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c5ae:	3302      	adds	r3, #2
 800c5b0:	e7c5      	b.n	800c53e <_printf_common+0x62>
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	4622      	mov	r2, r4
 800c5b6:	4639      	mov	r1, r7
 800c5b8:	4630      	mov	r0, r6
 800c5ba:	47c0      	blx	r8
 800c5bc:	3001      	adds	r0, #1
 800c5be:	d0e6      	beq.n	800c58e <_printf_common+0xb2>
 800c5c0:	f109 0901 	add.w	r9, r9, #1
 800c5c4:	e7d8      	b.n	800c578 <_printf_common+0x9c>
	...

0800c5c8 <_printf_i>:
 800c5c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c5cc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800c5d0:	460c      	mov	r4, r1
 800c5d2:	7e09      	ldrb	r1, [r1, #24]
 800c5d4:	b085      	sub	sp, #20
 800c5d6:	296e      	cmp	r1, #110	; 0x6e
 800c5d8:	4617      	mov	r7, r2
 800c5da:	4606      	mov	r6, r0
 800c5dc:	4698      	mov	r8, r3
 800c5de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c5e0:	f000 80b3 	beq.w	800c74a <_printf_i+0x182>
 800c5e4:	d822      	bhi.n	800c62c <_printf_i+0x64>
 800c5e6:	2963      	cmp	r1, #99	; 0x63
 800c5e8:	d036      	beq.n	800c658 <_printf_i+0x90>
 800c5ea:	d80a      	bhi.n	800c602 <_printf_i+0x3a>
 800c5ec:	2900      	cmp	r1, #0
 800c5ee:	f000 80b9 	beq.w	800c764 <_printf_i+0x19c>
 800c5f2:	2958      	cmp	r1, #88	; 0x58
 800c5f4:	f000 8083 	beq.w	800c6fe <_printf_i+0x136>
 800c5f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c5fc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800c600:	e032      	b.n	800c668 <_printf_i+0xa0>
 800c602:	2964      	cmp	r1, #100	; 0x64
 800c604:	d001      	beq.n	800c60a <_printf_i+0x42>
 800c606:	2969      	cmp	r1, #105	; 0x69
 800c608:	d1f6      	bne.n	800c5f8 <_printf_i+0x30>
 800c60a:	6820      	ldr	r0, [r4, #0]
 800c60c:	6813      	ldr	r3, [r2, #0]
 800c60e:	0605      	lsls	r5, r0, #24
 800c610:	f103 0104 	add.w	r1, r3, #4
 800c614:	d52a      	bpl.n	800c66c <_printf_i+0xa4>
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	6011      	str	r1, [r2, #0]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	da03      	bge.n	800c626 <_printf_i+0x5e>
 800c61e:	222d      	movs	r2, #45	; 0x2d
 800c620:	425b      	negs	r3, r3
 800c622:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c626:	486f      	ldr	r0, [pc, #444]	; (800c7e4 <_printf_i+0x21c>)
 800c628:	220a      	movs	r2, #10
 800c62a:	e039      	b.n	800c6a0 <_printf_i+0xd8>
 800c62c:	2973      	cmp	r1, #115	; 0x73
 800c62e:	f000 809d 	beq.w	800c76c <_printf_i+0x1a4>
 800c632:	d808      	bhi.n	800c646 <_printf_i+0x7e>
 800c634:	296f      	cmp	r1, #111	; 0x6f
 800c636:	d020      	beq.n	800c67a <_printf_i+0xb2>
 800c638:	2970      	cmp	r1, #112	; 0x70
 800c63a:	d1dd      	bne.n	800c5f8 <_printf_i+0x30>
 800c63c:	6823      	ldr	r3, [r4, #0]
 800c63e:	f043 0320 	orr.w	r3, r3, #32
 800c642:	6023      	str	r3, [r4, #0]
 800c644:	e003      	b.n	800c64e <_printf_i+0x86>
 800c646:	2975      	cmp	r1, #117	; 0x75
 800c648:	d017      	beq.n	800c67a <_printf_i+0xb2>
 800c64a:	2978      	cmp	r1, #120	; 0x78
 800c64c:	d1d4      	bne.n	800c5f8 <_printf_i+0x30>
 800c64e:	2378      	movs	r3, #120	; 0x78
 800c650:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c654:	4864      	ldr	r0, [pc, #400]	; (800c7e8 <_printf_i+0x220>)
 800c656:	e055      	b.n	800c704 <_printf_i+0x13c>
 800c658:	6813      	ldr	r3, [r2, #0]
 800c65a:	1d19      	adds	r1, r3, #4
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	6011      	str	r1, [r2, #0]
 800c660:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c664:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c668:	2301      	movs	r3, #1
 800c66a:	e08c      	b.n	800c786 <_printf_i+0x1be>
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	6011      	str	r1, [r2, #0]
 800c670:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c674:	bf18      	it	ne
 800c676:	b21b      	sxthne	r3, r3
 800c678:	e7cf      	b.n	800c61a <_printf_i+0x52>
 800c67a:	6813      	ldr	r3, [r2, #0]
 800c67c:	6825      	ldr	r5, [r4, #0]
 800c67e:	1d18      	adds	r0, r3, #4
 800c680:	6010      	str	r0, [r2, #0]
 800c682:	0628      	lsls	r0, r5, #24
 800c684:	d501      	bpl.n	800c68a <_printf_i+0xc2>
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	e002      	b.n	800c690 <_printf_i+0xc8>
 800c68a:	0668      	lsls	r0, r5, #25
 800c68c:	d5fb      	bpl.n	800c686 <_printf_i+0xbe>
 800c68e:	881b      	ldrh	r3, [r3, #0]
 800c690:	4854      	ldr	r0, [pc, #336]	; (800c7e4 <_printf_i+0x21c>)
 800c692:	296f      	cmp	r1, #111	; 0x6f
 800c694:	bf14      	ite	ne
 800c696:	220a      	movne	r2, #10
 800c698:	2208      	moveq	r2, #8
 800c69a:	2100      	movs	r1, #0
 800c69c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c6a0:	6865      	ldr	r5, [r4, #4]
 800c6a2:	60a5      	str	r5, [r4, #8]
 800c6a4:	2d00      	cmp	r5, #0
 800c6a6:	f2c0 8095 	blt.w	800c7d4 <_printf_i+0x20c>
 800c6aa:	6821      	ldr	r1, [r4, #0]
 800c6ac:	f021 0104 	bic.w	r1, r1, #4
 800c6b0:	6021      	str	r1, [r4, #0]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d13d      	bne.n	800c732 <_printf_i+0x16a>
 800c6b6:	2d00      	cmp	r5, #0
 800c6b8:	f040 808e 	bne.w	800c7d8 <_printf_i+0x210>
 800c6bc:	4665      	mov	r5, ip
 800c6be:	2a08      	cmp	r2, #8
 800c6c0:	d10b      	bne.n	800c6da <_printf_i+0x112>
 800c6c2:	6823      	ldr	r3, [r4, #0]
 800c6c4:	07db      	lsls	r3, r3, #31
 800c6c6:	d508      	bpl.n	800c6da <_printf_i+0x112>
 800c6c8:	6923      	ldr	r3, [r4, #16]
 800c6ca:	6862      	ldr	r2, [r4, #4]
 800c6cc:	429a      	cmp	r2, r3
 800c6ce:	bfde      	ittt	le
 800c6d0:	2330      	movle	r3, #48	; 0x30
 800c6d2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c6d6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c6da:	ebac 0305 	sub.w	r3, ip, r5
 800c6de:	6123      	str	r3, [r4, #16]
 800c6e0:	f8cd 8000 	str.w	r8, [sp]
 800c6e4:	463b      	mov	r3, r7
 800c6e6:	aa03      	add	r2, sp, #12
 800c6e8:	4621      	mov	r1, r4
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	f7ff fef6 	bl	800c4dc <_printf_common>
 800c6f0:	3001      	adds	r0, #1
 800c6f2:	d14d      	bne.n	800c790 <_printf_i+0x1c8>
 800c6f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c6f8:	b005      	add	sp, #20
 800c6fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c6fe:	4839      	ldr	r0, [pc, #228]	; (800c7e4 <_printf_i+0x21c>)
 800c700:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800c704:	6813      	ldr	r3, [r2, #0]
 800c706:	6821      	ldr	r1, [r4, #0]
 800c708:	1d1d      	adds	r5, r3, #4
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	6015      	str	r5, [r2, #0]
 800c70e:	060a      	lsls	r2, r1, #24
 800c710:	d50b      	bpl.n	800c72a <_printf_i+0x162>
 800c712:	07ca      	lsls	r2, r1, #31
 800c714:	bf44      	itt	mi
 800c716:	f041 0120 	orrmi.w	r1, r1, #32
 800c71a:	6021      	strmi	r1, [r4, #0]
 800c71c:	b91b      	cbnz	r3, 800c726 <_printf_i+0x15e>
 800c71e:	6822      	ldr	r2, [r4, #0]
 800c720:	f022 0220 	bic.w	r2, r2, #32
 800c724:	6022      	str	r2, [r4, #0]
 800c726:	2210      	movs	r2, #16
 800c728:	e7b7      	b.n	800c69a <_printf_i+0xd2>
 800c72a:	064d      	lsls	r5, r1, #25
 800c72c:	bf48      	it	mi
 800c72e:	b29b      	uxthmi	r3, r3
 800c730:	e7ef      	b.n	800c712 <_printf_i+0x14a>
 800c732:	4665      	mov	r5, ip
 800c734:	fbb3 f1f2 	udiv	r1, r3, r2
 800c738:	fb02 3311 	mls	r3, r2, r1, r3
 800c73c:	5cc3      	ldrb	r3, [r0, r3]
 800c73e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c742:	460b      	mov	r3, r1
 800c744:	2900      	cmp	r1, #0
 800c746:	d1f5      	bne.n	800c734 <_printf_i+0x16c>
 800c748:	e7b9      	b.n	800c6be <_printf_i+0xf6>
 800c74a:	6813      	ldr	r3, [r2, #0]
 800c74c:	6825      	ldr	r5, [r4, #0]
 800c74e:	6961      	ldr	r1, [r4, #20]
 800c750:	1d18      	adds	r0, r3, #4
 800c752:	6010      	str	r0, [r2, #0]
 800c754:	0628      	lsls	r0, r5, #24
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	d501      	bpl.n	800c75e <_printf_i+0x196>
 800c75a:	6019      	str	r1, [r3, #0]
 800c75c:	e002      	b.n	800c764 <_printf_i+0x19c>
 800c75e:	066a      	lsls	r2, r5, #25
 800c760:	d5fb      	bpl.n	800c75a <_printf_i+0x192>
 800c762:	8019      	strh	r1, [r3, #0]
 800c764:	2300      	movs	r3, #0
 800c766:	6123      	str	r3, [r4, #16]
 800c768:	4665      	mov	r5, ip
 800c76a:	e7b9      	b.n	800c6e0 <_printf_i+0x118>
 800c76c:	6813      	ldr	r3, [r2, #0]
 800c76e:	1d19      	adds	r1, r3, #4
 800c770:	6011      	str	r1, [r2, #0]
 800c772:	681d      	ldr	r5, [r3, #0]
 800c774:	6862      	ldr	r2, [r4, #4]
 800c776:	2100      	movs	r1, #0
 800c778:	4628      	mov	r0, r5
 800c77a:	f7f3 fd49 	bl	8000210 <memchr>
 800c77e:	b108      	cbz	r0, 800c784 <_printf_i+0x1bc>
 800c780:	1b40      	subs	r0, r0, r5
 800c782:	6060      	str	r0, [r4, #4]
 800c784:	6863      	ldr	r3, [r4, #4]
 800c786:	6123      	str	r3, [r4, #16]
 800c788:	2300      	movs	r3, #0
 800c78a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c78e:	e7a7      	b.n	800c6e0 <_printf_i+0x118>
 800c790:	6923      	ldr	r3, [r4, #16]
 800c792:	462a      	mov	r2, r5
 800c794:	4639      	mov	r1, r7
 800c796:	4630      	mov	r0, r6
 800c798:	47c0      	blx	r8
 800c79a:	3001      	adds	r0, #1
 800c79c:	d0aa      	beq.n	800c6f4 <_printf_i+0x12c>
 800c79e:	6823      	ldr	r3, [r4, #0]
 800c7a0:	079b      	lsls	r3, r3, #30
 800c7a2:	d413      	bmi.n	800c7cc <_printf_i+0x204>
 800c7a4:	68e0      	ldr	r0, [r4, #12]
 800c7a6:	9b03      	ldr	r3, [sp, #12]
 800c7a8:	4298      	cmp	r0, r3
 800c7aa:	bfb8      	it	lt
 800c7ac:	4618      	movlt	r0, r3
 800c7ae:	e7a3      	b.n	800c6f8 <_printf_i+0x130>
 800c7b0:	2301      	movs	r3, #1
 800c7b2:	464a      	mov	r2, r9
 800c7b4:	4639      	mov	r1, r7
 800c7b6:	4630      	mov	r0, r6
 800c7b8:	47c0      	blx	r8
 800c7ba:	3001      	adds	r0, #1
 800c7bc:	d09a      	beq.n	800c6f4 <_printf_i+0x12c>
 800c7be:	3501      	adds	r5, #1
 800c7c0:	68e3      	ldr	r3, [r4, #12]
 800c7c2:	9a03      	ldr	r2, [sp, #12]
 800c7c4:	1a9b      	subs	r3, r3, r2
 800c7c6:	42ab      	cmp	r3, r5
 800c7c8:	dcf2      	bgt.n	800c7b0 <_printf_i+0x1e8>
 800c7ca:	e7eb      	b.n	800c7a4 <_printf_i+0x1dc>
 800c7cc:	2500      	movs	r5, #0
 800c7ce:	f104 0919 	add.w	r9, r4, #25
 800c7d2:	e7f5      	b.n	800c7c0 <_printf_i+0x1f8>
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d1ac      	bne.n	800c732 <_printf_i+0x16a>
 800c7d8:	7803      	ldrb	r3, [r0, #0]
 800c7da:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c7de:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c7e2:	e76c      	b.n	800c6be <_printf_i+0xf6>
 800c7e4:	08018ed5 	.word	0x08018ed5
 800c7e8:	08018ee6 	.word	0x08018ee6

0800c7ec <_sbrk_r>:
 800c7ec:	b538      	push	{r3, r4, r5, lr}
 800c7ee:	4c06      	ldr	r4, [pc, #24]	; (800c808 <_sbrk_r+0x1c>)
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	4605      	mov	r5, r0
 800c7f4:	4608      	mov	r0, r1
 800c7f6:	6023      	str	r3, [r4, #0]
 800c7f8:	f7f4 fde6 	bl	80013c8 <_sbrk>
 800c7fc:	1c43      	adds	r3, r0, #1
 800c7fe:	d102      	bne.n	800c806 <_sbrk_r+0x1a>
 800c800:	6823      	ldr	r3, [r4, #0]
 800c802:	b103      	cbz	r3, 800c806 <_sbrk_r+0x1a>
 800c804:	602b      	str	r3, [r5, #0]
 800c806:	bd38      	pop	{r3, r4, r5, pc}
 800c808:	2000ab6c 	.word	0x2000ab6c

0800c80c <nanf>:
 800c80c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c814 <nanf+0x8>
 800c810:	4770      	bx	lr
 800c812:	bf00      	nop
 800c814:	7fc00000 	.word	0x7fc00000

0800c818 <strncmp>:
 800c818:	b510      	push	{r4, lr}
 800c81a:	b16a      	cbz	r2, 800c838 <strncmp+0x20>
 800c81c:	3901      	subs	r1, #1
 800c81e:	1884      	adds	r4, r0, r2
 800c820:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c824:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c828:	4293      	cmp	r3, r2
 800c82a:	d103      	bne.n	800c834 <strncmp+0x1c>
 800c82c:	42a0      	cmp	r0, r4
 800c82e:	d001      	beq.n	800c834 <strncmp+0x1c>
 800c830:	2b00      	cmp	r3, #0
 800c832:	d1f5      	bne.n	800c820 <strncmp+0x8>
 800c834:	1a98      	subs	r0, r3, r2
 800c836:	bd10      	pop	{r4, pc}
 800c838:	4610      	mov	r0, r2
 800c83a:	e7fc      	b.n	800c836 <strncmp+0x1e>

0800c83c <__ascii_wctomb>:
 800c83c:	b149      	cbz	r1, 800c852 <__ascii_wctomb+0x16>
 800c83e:	2aff      	cmp	r2, #255	; 0xff
 800c840:	bf85      	ittet	hi
 800c842:	238a      	movhi	r3, #138	; 0x8a
 800c844:	6003      	strhi	r3, [r0, #0]
 800c846:	700a      	strbls	r2, [r1, #0]
 800c848:	f04f 30ff 	movhi.w	r0, #4294967295
 800c84c:	bf98      	it	ls
 800c84e:	2001      	movls	r0, #1
 800c850:	4770      	bx	lr
 800c852:	4608      	mov	r0, r1
 800c854:	4770      	bx	lr
	...

0800c858 <malloc>:
 800c858:	4b02      	ldr	r3, [pc, #8]	; (800c864 <malloc+0xc>)
 800c85a:	4601      	mov	r1, r0
 800c85c:	6818      	ldr	r0, [r3, #0]
 800c85e:	f7ff bc91 	b.w	800c184 <_malloc_r>
 800c862:	bf00      	nop
 800c864:	20000060 	.word	0x20000060

0800c868 <memmove>:
 800c868:	4288      	cmp	r0, r1
 800c86a:	b510      	push	{r4, lr}
 800c86c:	eb01 0302 	add.w	r3, r1, r2
 800c870:	d807      	bhi.n	800c882 <memmove+0x1a>
 800c872:	1e42      	subs	r2, r0, #1
 800c874:	4299      	cmp	r1, r3
 800c876:	d00a      	beq.n	800c88e <memmove+0x26>
 800c878:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c87c:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c880:	e7f8      	b.n	800c874 <memmove+0xc>
 800c882:	4283      	cmp	r3, r0
 800c884:	d9f5      	bls.n	800c872 <memmove+0xa>
 800c886:	1881      	adds	r1, r0, r2
 800c888:	1ad2      	subs	r2, r2, r3
 800c88a:	42d3      	cmn	r3, r2
 800c88c:	d100      	bne.n	800c890 <memmove+0x28>
 800c88e:	bd10      	pop	{r4, pc}
 800c890:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c894:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c898:	e7f7      	b.n	800c88a <memmove+0x22>

0800c89a <__malloc_lock>:
 800c89a:	4770      	bx	lr

0800c89c <__malloc_unlock>:
 800c89c:	4770      	bx	lr
	...

0800c8a0 <_free_r>:
 800c8a0:	b538      	push	{r3, r4, r5, lr}
 800c8a2:	4605      	mov	r5, r0
 800c8a4:	2900      	cmp	r1, #0
 800c8a6:	d045      	beq.n	800c934 <_free_r+0x94>
 800c8a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8ac:	1f0c      	subs	r4, r1, #4
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	bfb8      	it	lt
 800c8b2:	18e4      	addlt	r4, r4, r3
 800c8b4:	f7ff fff1 	bl	800c89a <__malloc_lock>
 800c8b8:	4a1f      	ldr	r2, [pc, #124]	; (800c938 <_free_r+0x98>)
 800c8ba:	6813      	ldr	r3, [r2, #0]
 800c8bc:	4610      	mov	r0, r2
 800c8be:	b933      	cbnz	r3, 800c8ce <_free_r+0x2e>
 800c8c0:	6063      	str	r3, [r4, #4]
 800c8c2:	6014      	str	r4, [r2, #0]
 800c8c4:	4628      	mov	r0, r5
 800c8c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c8ca:	f7ff bfe7 	b.w	800c89c <__malloc_unlock>
 800c8ce:	42a3      	cmp	r3, r4
 800c8d0:	d90c      	bls.n	800c8ec <_free_r+0x4c>
 800c8d2:	6821      	ldr	r1, [r4, #0]
 800c8d4:	1862      	adds	r2, r4, r1
 800c8d6:	4293      	cmp	r3, r2
 800c8d8:	bf04      	itt	eq
 800c8da:	681a      	ldreq	r2, [r3, #0]
 800c8dc:	685b      	ldreq	r3, [r3, #4]
 800c8de:	6063      	str	r3, [r4, #4]
 800c8e0:	bf04      	itt	eq
 800c8e2:	1852      	addeq	r2, r2, r1
 800c8e4:	6022      	streq	r2, [r4, #0]
 800c8e6:	6004      	str	r4, [r0, #0]
 800c8e8:	e7ec      	b.n	800c8c4 <_free_r+0x24>
 800c8ea:	4613      	mov	r3, r2
 800c8ec:	685a      	ldr	r2, [r3, #4]
 800c8ee:	b10a      	cbz	r2, 800c8f4 <_free_r+0x54>
 800c8f0:	42a2      	cmp	r2, r4
 800c8f2:	d9fa      	bls.n	800c8ea <_free_r+0x4a>
 800c8f4:	6819      	ldr	r1, [r3, #0]
 800c8f6:	1858      	adds	r0, r3, r1
 800c8f8:	42a0      	cmp	r0, r4
 800c8fa:	d10b      	bne.n	800c914 <_free_r+0x74>
 800c8fc:	6820      	ldr	r0, [r4, #0]
 800c8fe:	4401      	add	r1, r0
 800c900:	1858      	adds	r0, r3, r1
 800c902:	4282      	cmp	r2, r0
 800c904:	6019      	str	r1, [r3, #0]
 800c906:	d1dd      	bne.n	800c8c4 <_free_r+0x24>
 800c908:	6810      	ldr	r0, [r2, #0]
 800c90a:	6852      	ldr	r2, [r2, #4]
 800c90c:	605a      	str	r2, [r3, #4]
 800c90e:	4401      	add	r1, r0
 800c910:	6019      	str	r1, [r3, #0]
 800c912:	e7d7      	b.n	800c8c4 <_free_r+0x24>
 800c914:	d902      	bls.n	800c91c <_free_r+0x7c>
 800c916:	230c      	movs	r3, #12
 800c918:	602b      	str	r3, [r5, #0]
 800c91a:	e7d3      	b.n	800c8c4 <_free_r+0x24>
 800c91c:	6820      	ldr	r0, [r4, #0]
 800c91e:	1821      	adds	r1, r4, r0
 800c920:	428a      	cmp	r2, r1
 800c922:	bf04      	itt	eq
 800c924:	6811      	ldreq	r1, [r2, #0]
 800c926:	6852      	ldreq	r2, [r2, #4]
 800c928:	6062      	str	r2, [r4, #4]
 800c92a:	bf04      	itt	eq
 800c92c:	1809      	addeq	r1, r1, r0
 800c92e:	6021      	streq	r1, [r4, #0]
 800c930:	605c      	str	r4, [r3, #4]
 800c932:	e7c7      	b.n	800c8c4 <_free_r+0x24>
 800c934:	bd38      	pop	{r3, r4, r5, pc}
 800c936:	bf00      	nop
 800c938:	2000a438 	.word	0x2000a438

0800c93c <_realloc_r>:
 800c93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c93e:	4607      	mov	r7, r0
 800c940:	4614      	mov	r4, r2
 800c942:	460e      	mov	r6, r1
 800c944:	b921      	cbnz	r1, 800c950 <_realloc_r+0x14>
 800c946:	4611      	mov	r1, r2
 800c948:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c94c:	f7ff bc1a 	b.w	800c184 <_malloc_r>
 800c950:	b922      	cbnz	r2, 800c95c <_realloc_r+0x20>
 800c952:	f7ff ffa5 	bl	800c8a0 <_free_r>
 800c956:	4625      	mov	r5, r4
 800c958:	4628      	mov	r0, r5
 800c95a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c95c:	f000 f814 	bl	800c988 <_malloc_usable_size_r>
 800c960:	42a0      	cmp	r0, r4
 800c962:	d20f      	bcs.n	800c984 <_realloc_r+0x48>
 800c964:	4621      	mov	r1, r4
 800c966:	4638      	mov	r0, r7
 800c968:	f7ff fc0c 	bl	800c184 <_malloc_r>
 800c96c:	4605      	mov	r5, r0
 800c96e:	2800      	cmp	r0, #0
 800c970:	d0f2      	beq.n	800c958 <_realloc_r+0x1c>
 800c972:	4631      	mov	r1, r6
 800c974:	4622      	mov	r2, r4
 800c976:	f7fd fd43 	bl	800a400 <memcpy>
 800c97a:	4631      	mov	r1, r6
 800c97c:	4638      	mov	r0, r7
 800c97e:	f7ff ff8f 	bl	800c8a0 <_free_r>
 800c982:	e7e9      	b.n	800c958 <_realloc_r+0x1c>
 800c984:	4635      	mov	r5, r6
 800c986:	e7e7      	b.n	800c958 <_realloc_r+0x1c>

0800c988 <_malloc_usable_size_r>:
 800c988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c98c:	1f18      	subs	r0, r3, #4
 800c98e:	2b00      	cmp	r3, #0
 800c990:	bfbc      	itt	lt
 800c992:	580b      	ldrlt	r3, [r1, r0]
 800c994:	18c0      	addlt	r0, r0, r3
 800c996:	4770      	bx	lr

0800c998 <_init>:
 800c998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c99a:	bf00      	nop
 800c99c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c99e:	bc08      	pop	{r3}
 800c9a0:	469e      	mov	lr, r3
 800c9a2:	4770      	bx	lr

0800c9a4 <_fini>:
 800c9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9a6:	bf00      	nop
 800c9a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9aa:	bc08      	pop	{r3}
 800c9ac:	469e      	mov	lr, r3
 800c9ae:	4770      	bx	lr
