

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Mon Dec 30 21:12:31 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.310|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15689|  62729|  15689|  62729|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  15687|  62727|        11|          5|          1| 3136 ~ 12544 |    yes   |
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 14 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 15 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 16 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 17 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln4 = sext i6 %input_width_read to i7" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 18 'sext' 'sext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %input_height_read to i9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 19 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast14 = zext i7 %sext_ln4 to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 20 'zext' 'zext_ln40_1_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %output_height_read to i9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 21 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln48_1_cast = zext i6 %output_width_read to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'zext' 'zext_ln48_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_58 = trunc i6 %output_height_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 24 'trunc' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i5 %empty_58 to i10" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 25 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i5 %empty to i10" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 26 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.49ns)   --->   "%mul_ln4 = mul i10 %zext_ln4, %zext_ln4_1" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 27 'mul' 'mul_ln4' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %mul_ln4, i4 0)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 28 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %empty, 0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 29 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.31>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten48 = phi i14 [ 0, %0 ], [ %add_ln23, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 31 'phi' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln24_2, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 32 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln32_13, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln32, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 34 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_2 ]"   --->   Operation 35 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %out_d_0 to i9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 36 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %out_d_0 to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 37 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i5 %out_d_0 to i4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 38 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i7 %shl_ln to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 40 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%add_ln27 = add i8 %zext_ln27, %zext_ln27_1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 41 'add' 'add_ln27' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (3.74ns)   --->   "%mul_ln40 = mul i9 %zext_ln48_1, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 42 'mul' 'mul_ln40' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast = zext i5 %out_h_0 to i9" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 43 'zext' 'zext_ln40_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%tmp_0_0 = add i9 %zext_ln40_2_cast, %mul_ln40" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 44 'add' 'tmp_0_0' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.20ns)   --->   "%icmp_ln23 = icmp eq i14 %indvar_flatten48, %tmp_1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 45 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.78ns)   --->   "%out_d = add i5 1, %out_d_0" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 46 'add' 'out_d' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.77ns)   --->   "%icmp_ln32 = icmp eq i10 %indvar_flatten, %mul_ln4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 47 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.21ns)   --->   "%select_ln24 = select i1 %icmp_ln32, i5 0, i5 %out_h_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 48 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i5 %out_d to i9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 49 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i5 %out_d to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 50 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i5 %out_d to i4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 51 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln27_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27_1, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 52 'bitconcatenate' 'shl_ln27_mid1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i7 %shl_ln27_mid1 to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 53 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.87ns)   --->   "%add_ln27_1 = add i8 %zext_ln27_2, %zext_ln27_3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 54 'add' 'add_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.24ns)   --->   "%select_ln24_1 = select i1 %icmp_ln32, i8 %add_ln27_1, i8 %add_ln27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 55 'select' 'select_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %select_ln24_1 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 56 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 57 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 58 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_2 : Operation 59 [1/1] (3.74ns)   --->   "%mul_ln40_1 = mul i9 %zext_ln48_2, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 59 'mul' 'mul_ln40_1' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln24_3 = select i1 %icmp_ln32, i9 %mul_ln40_1, i9 %mul_ln40" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 60 'select' 'select_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp10_0_0_mid2_v_v)   --->   "%select_ln24_5 = select i1 %icmp_ln32, i9 %mul_ln40_1, i9 %tmp_0_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 61 'select' 'select_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln33_1 = icmp eq i5 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 62 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln23)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.99ns)   --->   "%select_ln24_7 = select i1 %icmp_ln32, i1 %icmp_ln33, i1 %icmp_ln33_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 63 'select' 'select_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 64 'add' 'out_h' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_60 = or i1 %select_ln24_7, %icmp_ln32" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 65 'or' 'empty_60' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.21ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_60, i5 0, i5 %out_w_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 66 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast_mid = zext i5 %out_h to i9" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 67 'zext' 'zext_ln40_2_cast_mid' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i9 %zext_ln40_2_cast_mid, %select_ln24_3" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 68 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp10_0_0_mid2_v_v = select i1 %select_ln24_7, i9 %tmp_0_0_mid1, i9 %select_ln24_5" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 69 'select' 'tmp10_0_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln32_1 = add i10 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 70 'add' 'add_ln32_1' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 71 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 72 [1/1] (1.91ns)   --->   "%add_ln24 = add i8 1, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 72 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i8 %add_ln24 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 73 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 74 'getelementptr' 'kernel_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 75 'load' 'kernel_load_1' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 76 [1/1] (1.91ns)   --->   "%add_ln24_1 = add i8 2, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 76 'add' 'add_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i8 %add_ln24_1 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 77 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 78 'getelementptr' 'kernel_addr_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 79 'load' 'kernel_load_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp10_0_0_mid2_v = zext i9 %tmp10_0_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 80 'zext' 'tmp10_0_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (4.35ns)   --->   "%tmp10_0_0_mid2 = mul i14 %zext_ln40_1_cast14, %tmp10_0_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 81 'mul' 'tmp10_0_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.82ns)   --->   "%tmp10_1_0_mid2_v_v = add i9 1, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 82 'add' 'tmp10_1_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp10_1_0_mid2_v = zext i9 %tmp10_1_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 83 'zext' 'tmp10_1_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (4.35ns)   --->   "%tmp10_1_0_mid2 = mul i14 %zext_ln40_1_cast14, %tmp10_1_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 84 'mul' 'tmp10_1_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.84>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 85 'load' 'kernel_load_1' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 86 [1/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 86 'load' 'kernel_load_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 87 [1/1] (1.91ns)   --->   "%add_ln24_2 = add i8 3, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 87 'add' 'add_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i8 %add_ln24_2 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 88 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 89 'getelementptr' 'kernel_addr_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 90 'load' 'kernel_load_3' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 91 [1/1] (1.91ns)   --->   "%add_ln24_3 = add i8 4, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 91 'add' 'add_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i8 %add_ln24_3 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 92 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 93 'getelementptr' 'kernel_addr_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 94 'load' 'kernel_load_4' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 95 [1/1] (1.82ns)   --->   "%tmp10_2_0_mid2_v_v = add i9 2, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 95 'add' 'tmp10_2_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp10_2_0_mid2_v = zext i9 %tmp10_2_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 96 'zext' 'tmp10_2_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (4.35ns)   --->   "%tmp10_2_0_mid2 = mul i14 %zext_ln40_1_cast14, %tmp10_2_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 97 'mul' 'tmp10_2_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i5 %out_w_0_mid2 to i14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 98 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.81ns)   --->   "%add_ln40 = add i14 %zext_ln40_1, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 99 'add' 'add_ln40' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i14 %add_ln40 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 100 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 101 'getelementptr' 'input_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 102 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 103 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 103 'add' 'out_w' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i5 %out_w to i14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 104 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.81ns)   --->   "%add_ln40_2 = add i14 %tmp10_0_0_mid2, %zext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 105 'add' 'add_ln40_2' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i14 %add_ln40_2 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 106 'zext' 'zext_ln40_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 107 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 108 'load' 'input_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 5 <SV = 4> <Delay = 6.84>
ST_5 : Operation 109 [1/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 109 'load' 'kernel_load_3' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 110 [1/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 110 'load' 'kernel_load_4' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 111 [1/1] (1.91ns)   --->   "%add_ln24_4 = add i8 5, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 111 'add' 'add_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i8 %add_ln24_4 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 112 'zext' 'zext_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_5" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 113 'getelementptr' 'kernel_addr_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 114 'load' 'kernel_load_5' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 115 [1/1] (1.91ns)   --->   "%add_ln24_5 = add i8 6, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 115 'add' 'add_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i8 %add_ln24_5 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 116 'zext' 'zext_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 117 'getelementptr' 'kernel_addr_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 118 'load' 'kernel_load_6' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 119 [1/1] (3.78ns)   --->   "%mul_ln48_1 = mul i9 %zext_ln48_2, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 119 'mul' 'mul_ln48_1' <Predicate = (!icmp_ln23)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 120 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 121 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 121 'load' 'input_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 122 [1/1] (1.78ns)   --->   "%add_ln40_3 = add i5 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 122 'add' 'add_ln40_3' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i5 %add_ln40_3 to i14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 123 'zext' 'zext_ln40_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.81ns)   --->   "%add_ln40_4 = add i14 %tmp10_0_0_mid2, %zext_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 124 'add' 'add_ln40_4' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i14 %add_ln40_4 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 125 'zext' 'zext_ln40_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_6" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 126 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 127 'load' 'input_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 128 [1/1] (1.81ns)   --->   "%add_ln40_5 = add i14 %zext_ln40_1, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 128 'add' 'add_ln40_5' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i14 %add_ln40_5 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 129 'zext' 'zext_ln40_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 130 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 131 'load' 'input_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 132 [1/1] (1.81ns)   --->   "%add_ln23 = add i14 1, %indvar_flatten48" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 132 'add' 'add_ln23' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %kernel_load to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 133 'sext' 'sext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i16 %kernel_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 134 'sext' 'sext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 135 [1/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 135 'load' 'kernel_load_5' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 136 [1/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 136 'load' 'kernel_load_6' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 137 [1/1] (1.91ns)   --->   "%add_ln24_6 = add i8 7, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 137 'add' 'add_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i8 %add_ln24_6 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 138 'zext' 'zext_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 139 'getelementptr' 'kernel_addr_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 140 'load' 'kernel_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 141 [1/1] (1.91ns)   --->   "%add_ln24_7 = add i8 8, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 141 'add' 'add_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln24_8 = zext i8 %add_ln24_7 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 142 'zext' 'zext_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 143 'getelementptr' 'kernel_addr_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 144 [2/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 144 'load' 'kernel_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 145 [1/1] (1.21ns)   --->   "%select_ln24_2 = select i1 %icmp_ln32, i5 %out_d, i5 %out_d_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 145 'select' 'select_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %select_ln24_7, i5 %out_h, i5 %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 146 'select' 'select_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 147 'sext' 'sext_ln40' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_2 = mul i30 %sext_ln40, %sext_ln24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 148 'mul' 'mul_ln40_2' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_2, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 149 'partselect' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i16 %input_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 150 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_3 = mul i30 %sext_ln40_1, %sext_ln24_1" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 151 'mul' 'mul_ln40_3' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln48_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 152 'partselect' 'trunc_ln48_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 153 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 153 'load' 'input_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 154 [1/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 154 'load' 'input_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 155 [1/1] (1.81ns)   --->   "%add_ln40_6 = add i14 %tmp10_1_0_mid2, %zext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 155 'add' 'add_ln40_6' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i14 %add_ln40_6 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 156 'zext' 'zext_ln40_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_8" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 157 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 158 'load' 'input_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 159 [1/1] (1.81ns)   --->   "%add_ln40_7 = add i14 %tmp10_1_0_mid2, %zext_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 159 'add' 'add_ln40_7' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln40_9 = zext i14 %add_ln40_7 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 160 'zext' 'zext_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 161 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 162 [2/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 162 'load' 'input_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 163 [1/1] (0.68ns)   --->   "%select_ln32_13 = select i1 %icmp_ln32, i10 1, i10 %add_ln32_1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 163 'select' 'select_ln32_13' <Predicate = (!icmp_ln23)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %1, label %hls_label_2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln24_2 = sext i16 %kernel_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 165 'sext' 'sext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln24_3 = sext i16 %kernel_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 166 'sext' 'sext_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 167 [1/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 167 'load' 'kernel_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 168 [1/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 168 'load' 'kernel_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln24_9 = zext i5 %select_ln24_2 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 169 'zext' 'zext_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %zext_ln24_9" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 170 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 171 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 171 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i16 %input_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 172 'sext' 'sext_ln40_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_4 = mul i30 %sext_ln40_2, %sext_ln24_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 173 'mul' 'mul_ln40_4' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 174 'partselect' 'trunc_ln48_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i16 %input_load_9 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 175 'sext' 'sext_ln40_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_5 = mul i30 %sext_ln40_3, %sext_ln24_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 176 'mul' 'mul_ln40_5' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_5, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 177 'partselect' 'trunc_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 178 [1/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 178 'load' 'input_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 179 [1/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 179 'load' 'input_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 180 [1/1] (1.81ns)   --->   "%add_ln40_8 = add i14 %zext_ln40_1, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 180 'add' 'add_ln40_8' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln40_10 = zext i14 %add_ln40_8 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 181 'zext' 'zext_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 182 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 183 [2/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 183 'load' 'input_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 184 [1/1] (1.81ns)   --->   "%add_ln40_9 = add i14 %tmp10_2_0_mid2, %zext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 184 'add' 'add_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln40_11 = zext i14 %add_ln40_9 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 185 'zext' 'zext_ln40_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 186 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 187 [2/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 187 'load' 'input_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 188 [1/1] (1.81ns)   --->   "%add_ln40_10 = add i14 %tmp10_2_0_mid2, %zext_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 188 'add' 'add_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.30>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln24_4 = sext i16 %kernel_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 189 'sext' 'sext_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln24_5 = sext i16 %kernel_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 190 'sext' 'sext_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 191 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 191 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i16 %input_load_10 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 192 'sext' 'sext_ln40_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_6 = mul i30 %sext_ln40_4, %sext_ln24_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 193 'mul' 'mul_ln40_6' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_6, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 194 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i16 %input_load_11 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 195 'sext' 'sext_ln40_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_7 = mul i30 %sext_ln40_5, %sext_ln24_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 196 'mul' 'mul_ln40_7' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_7, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 197 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 198 [1/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 198 'load' 'input_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 199 [1/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 199 'load' 'input_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln40_12 = zext i14 %add_ln40_10 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 200 'zext' 'zext_ln40_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 201 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 202 [2/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 202 'load' 'input_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 203 [1/1] (2.07ns)   --->   "%add_ln48_1 = add i16 %trunc_ln, %bias_load" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 203 'add' 'add_ln48_1' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (2.07ns)   --->   "%add_ln48_2 = add i16 %trunc_ln48_2, %trunc_ln48_1" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 204 'add' 'add_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_3 = add i16 %trunc_ln48_s, %add_ln48_2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 205 'add' 'add_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 206 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_4 = add i16 %add_ln48_1, %add_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 206 'add' 'add_ln48_4' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.57>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str126) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 207 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (3.78ns)   --->   "%mul_ln48 = mul i9 %zext_ln48_1, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 208 'mul' 'mul_ln48' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (1.82ns)   --->   "%tmp11 = add i9 %zext_ln40_2_cast, %mul_ln48" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 209 'add' 'tmp11' <Predicate = (!icmp_ln32 & !select_ln24_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln24_6 = sext i16 %kernel_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 210 'sext' 'sext_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln24_7 = sext i16 %kernel_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 211 'sext' 'sext_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node tmp11_mid1)   --->   "%select_ln24_4 = select i1 %icmp_ln32, i9 %mul_ln48_1, i9 %mul_ln48" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 212 'select' 'select_ln24_4' <Predicate = (!icmp_ln23 & select_ln24_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node tmp12_mid2_v_v)   --->   "%select_ln24_6 = select i1 %icmp_ln32, i9 %mul_ln48_1, i9 %tmp11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 213 'select' 'select_ln24_6' <Predicate = (!icmp_ln23 & !select_ln24_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp11_mid1 = add i9 %zext_ln40_2_cast_mid, %select_ln24_4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 214 'add' 'tmp11_mid1' <Predicate = (!icmp_ln23 & select_ln24_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp12_mid2_v_v = select i1 %select_ln24_7, i9 %tmp11_mid1, i9 %select_ln24_6" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 215 'select' 'tmp12_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i16 %input_load_12 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 216 'sext' 'sext_ln40_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_8 = mul i30 %sext_ln40_6, %sext_ln24_6" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 217 'mul' 'mul_ln40_8' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_8, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 218 'partselect' 'trunc_ln48_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i16 %input_load_13 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 219 'sext' 'sext_ln40_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_9 = mul i30 %sext_ln40_7, %sext_ln24_7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 220 'mul' 'mul_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln48_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 221 'partselect' 'trunc_ln48_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 222 [1/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 222 'load' 'input_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 223 [1/1] (2.07ns)   --->   "%add_ln48_5 = add i16 %trunc_ln48_4, %trunc_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 223 'add' 'add_ln48_5' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln24_8 = sext i16 %kernel_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 224 'sext' 'sext_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%tmp12_mid2_v = zext i9 %tmp12_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 225 'zext' 'tmp12_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (3.36ns) (grouped into DSP with root node add_ln48)   --->   "%tmp12_mid2 = mul i14 %zext_ln48_1_cast, %tmp12_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 226 'mul' 'tmp12_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln40_8 = sext i16 %input_load_14 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 227 'sext' 'sext_ln40_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_10 = mul i30 %sext_ln40_8, %sext_ln24_8" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 228 'mul' 'mul_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln48_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 229 'partselect' 'trunc_ln48_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln48 = add i14 %zext_ln40_1, %tmp12_mid2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 230 'add' 'add_ln48' <Predicate = (!icmp_ln23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.80>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_6 = add i16 %trunc_ln48_7, %trunc_ln48_6" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 231 'add' 'add_ln48_6' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 232 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_7 = add i16 %trunc_ln48_5, %add_ln48_6" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 232 'add' 'add_ln48_7' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_8 = add i16 %add_ln48_5, %add_ln48_7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 233 'add' 'add_ln48_8' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 234 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_9 = add i16 %add_ln48_4, %add_ln48_8" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 234 'add' 'add_ln48_9' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str126) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 235 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 12544, i64 0)"   --->   Operation 236 'speclooptripcount' 'empty_59' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str126) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 237 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str429)" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 238 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str126) nounwind" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 239 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i14 %add_ln48 to i64" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 240 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 241 'getelementptr' 'output_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (3.25ns)   --->   "store i16 %add_ln48_9, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 242 'store' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str429, i32 %tmp_s)" [../layers_c/depthwise_conv2d.cpp:50]   --->   Operation 243 'specregionend' 'empty_61' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 244 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 245 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.49ns
The critical path consists of the following:
	wire read on port 'output_width' (../layers_c/depthwise_conv2d.cpp:4) [9]  (0 ns)
	'mul' operation ('mul_ln4', ../layers_c/depthwise_conv2d.cpp:4) [22]  (3.49 ns)

 <State 2>: 8.31ns
The critical path consists of the following:
	'phi' operation ('out_d_0', ../layers_c/depthwise_conv2d.cpp:24) with incoming values : ('select_ln24_2', ../layers_c/depthwise_conv2d.cpp:24) [28]  (0 ns)
	'add' operation ('out_d', ../layers_c/depthwise_conv2d.cpp:23) [48]  (1.78 ns)
	'mul' operation ('mul_ln40_1', ../layers_c/depthwise_conv2d.cpp:40) [109]  (3.74 ns)
	'select' operation ('select_ln24_3', ../layers_c/depthwise_conv2d.cpp:24) [110]  (0 ns)
	'add' operation ('tmp_0_0_mid1', ../layers_c/depthwise_conv2d.cpp:32) [121]  (1.82 ns)
	'select' operation ('tmp10_0_0_mid2_v_v', ../layers_c/depthwise_conv2d.cpp:24) [122]  (0.968 ns)

 <State 3>: 6.17ns
The critical path consists of the following:
	'add' operation ('tmp10_1_0_mid2_v_v', ../layers_c/depthwise_conv2d.cpp:24) [125]  (1.82 ns)
	'mul' operation ('tmp10_1_0_mid2', ../layers_c/depthwise_conv2d.cpp:4) [127]  (4.35 ns)

 <State 4>: 6.85ns
The critical path consists of the following:
	'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:40) [146]  (1.78 ns)
	'add' operation ('add_ln40_2', ../layers_c/depthwise_conv2d.cpp:40) [148]  (1.81 ns)
	'getelementptr' operation ('input_addr_7', ../layers_c/depthwise_conv2d.cpp:40) [150]  (0 ns)
	'load' operation ('input_load_7', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' [151]  (3.25 ns)

 <State 5>: 6.85ns
The critical path consists of the following:
	'add' operation ('add_ln40_3', ../layers_c/depthwise_conv2d.cpp:40) [155]  (1.78 ns)
	'add' operation ('add_ln40_4', ../layers_c/depthwise_conv2d.cpp:40) [157]  (1.81 ns)
	'getelementptr' operation ('input_addr_8', ../layers_c/depthwise_conv2d.cpp:40) [159]  (0 ns)
	'load' operation ('input_load_8', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' [160]  (3.25 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[144] ('mul_ln40_2', ../layers_c/depthwise_conv2d.cpp:40) [144]  (6.38 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[162] ('mul_ln40_4', ../layers_c/depthwise_conv2d.cpp:40) [162]  (6.38 ns)

 <State 8>: 8.3ns
The critical path consists of the following:
	'load' operation ('bias_load', ../layers_c/depthwise_conv2d.cpp:24) on array 'bias' [108]  (2.32 ns)
	'add' operation ('add_ln48_1', ../layers_c/depthwise_conv2d.cpp:48) [206]  (2.08 ns)
	'add' operation ('add_ln48_4', ../layers_c/depthwise_conv2d.cpp:48) [209]  (3.9 ns)

 <State 9>: 6.57ns
The critical path consists of the following:
	'mul' operation ('mul_ln48', ../layers_c/depthwise_conv2d.cpp:48) [40]  (3.78 ns)
	'add' operation ('tmp11', ../layers_c/depthwise_conv2d.cpp:32) [43]  (1.82 ns)
	'select' operation ('select_ln24_6', ../layers_c/depthwise_conv2d.cpp:24) [114]  (0 ns)
	'select' operation ('tmp12_mid2_v_v', ../layers_c/depthwise_conv2d.cpp:24) [132]  (0.968 ns)

 <State 10>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[204] ('mul_ln40_10', ../layers_c/depthwise_conv2d.cpp:40) [204]  (6.38 ns)

 <State 11>: 7.81ns
The critical path consists of the following:
	'add' operation ('add_ln48_6', ../layers_c/depthwise_conv2d.cpp:48) [211]  (0 ns)
	'add' operation ('add_ln48_7', ../layers_c/depthwise_conv2d.cpp:48) [212]  (3.9 ns)
	'add' operation ('add_ln48_8', ../layers_c/depthwise_conv2d.cpp:48) [213]  (0 ns)
	'add' operation ('add_ln48_9', ../layers_c/depthwise_conv2d.cpp:48) [214]  (3.9 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', ../layers_c/depthwise_conv2d.cpp:48) [217]  (0 ns)
	'store' operation ('store_ln48', ../layers_c/depthwise_conv2d.cpp:48) of variable 'add_ln48_9', ../layers_c/depthwise_conv2d.cpp:48 on array 'output_r' [218]  (3.25 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
