blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
cpu_ans1_rom.v,verilog,xil_defaultlib,../../../../lab2.srcs/sources_1/ip/cpu_ans1_rom_1/sim/cpu_ans1_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
