-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dpu_keygen_dpu_func is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    this_pMem_ce0 : OUT STD_LOGIC;
    this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
    this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
    this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
    this_pMem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    this_pMem_ce1 : OUT STD_LOGIC;
    this_pMem_we1 : OUT STD_LOGIC_VECTOR (1023 downto 0);
    this_pMem_d1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
    this_pMem_q1 : IN STD_LOGIC_VECTOR (8191 downto 0);
    p_read : IN STD_LOGIC_VECTOR (8191 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (8191 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (8191 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (8191 downto 0);
    addr1 : IN STD_LOGIC_VECTOR (7 downto 0);
    addr2 : IN STD_LOGIC_VECTOR (7 downto 0);
    addr3 : IN STD_LOGIC_VECTOR (7 downto 0);
    type_r : IN STD_LOGIC_VECTOR (7 downto 0);
    itr : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (8191 downto 0) );
end;


architecture behav of dpu_keygen_dpu_func is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (100 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (100 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (100 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (100 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (100 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (100 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (100 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (100 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (100 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (100 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (100 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (100 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv64_89 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001001";
    constant ap_const_lv64_88 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_8A : STD_LOGIC_VECTOR (7 downto 0) := "10001010";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_92 : STD_LOGIC_VECTOR (7 downto 0) := "10010010";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv8192_lc_5 : STD_LOGIC_VECTOR (8191 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (100 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_1283 : STD_LOGIC_VECTOR (8191 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal ap_CS_fsm_state91 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state91 : signal is "none";
    signal reg_1298 : STD_LOGIC_VECTOR (8191 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state95 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state95 : signal is "none";
    signal empty_fu_1311_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_reg_2458 : STD_LOGIC_VECTOR (5 downto 0);
    signal addr3_cast_cast_fu_1317_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr3_cast_cast_reg_2465 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_123_fu_1321_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_123_reg_2470 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_124_fu_1328_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_124_reg_2478 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_125_fu_1332_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_125_reg_2482 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln144_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_2511 : STD_LOGIC_VECTOR (0 downto 0);
    signal this_pMem_addr_5_reg_2550 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_pMem_addr_6_reg_2555 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_pMem_addr_reg_2630 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_pMem_addr_1_reg_2635 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal k_16_fu_1443_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal k_16_reg_2663 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln291_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal this_pMem_addr_3_reg_2730 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal this_pMem_addr_4_reg_2735 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal k_15_fu_1599_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_15_reg_2766 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln223_fu_1617_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln223_reg_2771 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln220_fu_1593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_10_cast4_fu_1636_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal k_10_cast4_reg_2785 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_assign_49_fu_1672_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr_assign_49_reg_2820 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal this_pMem_addr_10_gep_fu_657_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal k_14_fu_1797_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal k_14_reg_2944 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln349_fu_1803_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln349_reg_2949 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln340_fu_1791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_ce1 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p1_17_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p1_17_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p3_18_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p3_18_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p4_18_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p4_18_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p1_16_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p1_16_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p3_17_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p3_17_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p4_17_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p4_17_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_ce1 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_we1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_d1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p1_5_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p1_5_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p3_5_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p3_5_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p4_5_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p4_5_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p1_1_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p1_1_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p3_1_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p3_1_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p4_1_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p4_1_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_ce1 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p1_0_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p1_0_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p2_0_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p2_0_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p3_0_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p3_0_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p4_0_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p4_0_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_ce1 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_we1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_d1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p1_19_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p1_19_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p3_20_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p3_20_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p4_20_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p4_20_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p1_20_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p1_20_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p3_21_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p3_21_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p4_21_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p4_21_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p1_21_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p1_21_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p3_22_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p3_22_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p4_22_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p4_22_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_ce1 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p1_22_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p1_22_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p2_11_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p2_11_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p3_23_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p3_23_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p4_23_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p4_23_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p1_23_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p1_23_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p2_12_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p2_12_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p3_24_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p3_24_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p4_24_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p4_24_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_ce1 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_we1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_d1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p1_10_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p1_10_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p3_10_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p3_10_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p4_10_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p4_10_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p1_11_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p1_11_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p3_11_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p3_11_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p4_11_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p4_11_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p1_12_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p1_12_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p3_12_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p3_12_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p4_12_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p4_12_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_ce1 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p1_13_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p1_13_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p2_7_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p2_7_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p3_13_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p3_13_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p4_13_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p4_13_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_ce1 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p1_15_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p1_15_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p2_9_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p2_9_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p3_15_out_o : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p3_15_out_o_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p4_15_out_o : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p4_15_out_o_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p1_6_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p1_6_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p3_6_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p3_6_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p4_6_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p4_6_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p1_7_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p1_7_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p3_7_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p3_7_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p4_7_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p4_7_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_ce1 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p1_8_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p1_8_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p2_4_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p2_4_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p3_8_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p3_8_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p4_8_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p4_8_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p1_2_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p1_2_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p3_2_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p3_2_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p4_2_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p4_2_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_ce1 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p1_3_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p1_3_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p2_1_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p2_1_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p3_3_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p3_3_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p4_3_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p4_3_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p1_26_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p1_26_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p3_27_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p3_27_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p4_27_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p4_27_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_ce1 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_we1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_d1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p1_27_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p1_27_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p3_28_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p3_28_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p4_28_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p4_28_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p1_28_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p1_28_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p3_29_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p3_29_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p4_29_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p4_29_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p1_29_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p1_29_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p3_30_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p3_30_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p4_30_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p4_30_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_start : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_done : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_idle : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_ready : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_ce0 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_we0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_d0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_ce1 : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p1_30_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p1_30_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p2_16_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p2_16_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p3_31_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p3_31_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p4_31_out : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p4_31_out_ap_vld : STD_LOGIC;
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_ce : STD_LOGIC;
    signal grp_dpu_unit_fu_2995_p_read : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_unit_fu_2995_p_read1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_unit_fu_2995_p_read2 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_unit_fu_2995_p_read3 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_unit_fu_2995_type_r : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dpu_unit_fu_2995_ap_return_0 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_unit_fu_2995_ap_return_1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_unit_fu_2995_ap_ce : STD_LOGIC;
    signal ap_phi_mux_this_p1_24_phi_fu_677_p4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p1_24_reg_674 : STD_LOGIC_VECTOR (8191 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_phi_mux_this_p2_13_phi_fu_686_p4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p2_13_reg_683 : STD_LOGIC_VECTOR (8191 downto 0);
    signal ap_phi_mux_this_p3_25_phi_fu_695_p4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p3_25_reg_692 : STD_LOGIC_VECTOR (8191 downto 0);
    signal ap_phi_mux_this_p4_25_phi_fu_704_p4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p4_25_reg_701 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p1_14_reg_710 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p2_8_reg_720 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p3_14_reg_730 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p4_14_reg_740 : STD_LOGIC_VECTOR (8191 downto 0);
    signal ap_phi_mux_this_p1_31_phi_fu_753_p4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p1_31_reg_750 : STD_LOGIC_VECTOR (8191 downto 0);
    signal ap_CS_fsm_state100 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state100 : signal is "none";
    signal ap_phi_mux_this_p2_17_phi_fu_762_p4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p2_17_reg_759 : STD_LOGIC_VECTOR (8191 downto 0);
    signal ap_phi_mux_this_p3_32_phi_fu_771_p4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p3_32_reg_768 : STD_LOGIC_VECTOR (8191 downto 0);
    signal ap_phi_mux_this_p4_32_phi_fu_780_p4 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p4_32_reg_777 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p1_38_reg_786 : STD_LOGIC_VECTOR (8191 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal this_p2_24_reg_809 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p3_39_reg_832 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p4_39_reg_855 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_start_reg : STD_LOGIC := '0';
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal this_p1_9_fu_500 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p2_5_fu_496 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p3_9_fu_492 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p4_9_fu_488 : STD_LOGIC_VECTOR (8191 downto 0);
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state92 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state92 : signal is "none";
    signal ap_CS_fsm_state93 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state93 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state96 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state96 : signal is "none";
    signal ap_CS_fsm_state97 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state97 : signal is "none";
    signal grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state98 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state98 : signal is "none";
    signal ap_CS_fsm_state99 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state99 : signal is "none";
    signal idxprom_i429_fu_1463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idxprom_i174_fu_1816_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_10_fu_464 : STD_LOGIC_VECTOR (3 downto 0);
    signal this_p4_19_fu_468 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p3_19_fu_472 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p2_10_fu_476 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p1_18_fu_480 : STD_LOGIC_VECTOR (8191 downto 0);
    signal k_9_fu_484 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_fu_504 : STD_LOGIC_VECTOR (3 downto 0);
    signal this_p4_26_fu_508 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p3_26_fu_512 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p2_14_fu_516 : STD_LOGIC_VECTOR (8191 downto 0);
    signal this_p1_25_fu_520 : STD_LOGIC_VECTOR (8191 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state90 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state90 : signal is "none";
    signal ap_CS_fsm_state94 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state94 : signal is "none";
    signal trunc_ln292_fu_1449_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln292_fu_1453_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln292_fu_1457_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_1609_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_10_cast_fu_1605_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln349_fu_1807_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln349_fu_1810_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state101 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state101 : signal is "none";
    signal ap_return_0_preg : STD_LOGIC_VECTOR (8191 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (8191 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (8191 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (8191 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (100 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_block_state19_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_ST_fsm_state98_blk : STD_LOGIC;
    signal ap_ST_fsm_state99_blk : STD_LOGIC;
    signal ap_ST_fsm_state100_blk : STD_LOGIC;
    signal ap_ST_fsm_state101_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dpu_keygen_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce1 : OUT STD_LOGIC;
        this_pMem_q1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        addr1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        addr2_cast_cast : IN STD_LOGIC_VECTOR (5 downto 0);
        addr3_cast_cast : IN STD_LOGIC_VECTOR (5 downto 0);
        this_p1_17_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_17_out_ap_vld : OUT STD_LOGIC;
        this_p3_18_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_18_out_ap_vld : OUT STD_LOGIC;
        this_p4_18_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_18_out_ap_vld : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_CADDQ_LOOP1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        addr1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_16_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_16_out_ap_vld : OUT STD_LOGIC;
        this_p3_17_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_17_out_ap_vld : OUT STD_LOGIC;
        this_p4_17_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_17_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce1 : OUT STD_LOGIC;
        this_pMem_we1 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        idxprom_i462 : IN STD_LOGIC_VECTOR (7 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        addr2_cast_cast : IN STD_LOGIC_VECTOR (5 downto 0);
        this_p1_5_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_5_out_ap_vld : OUT STD_LOGIC;
        this_p3_5_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_5_out_ap_vld : OUT STD_LOGIC;
        this_p4_5_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_5_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        addr1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_1_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_1_out_ap_vld : OUT STD_LOGIC;
        this_p3_1_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_1_out_ap_vld : OUT STD_LOGIC;
        this_p4_1_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_1_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_ADD_LOOP1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce1 : OUT STD_LOGIC;
        this_pMem_q1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        addr1 : IN STD_LOGIC_VECTOR (7 downto 0);
        addr2_cast_cast : IN STD_LOGIC_VECTOR (5 downto 0);
        addr3_cast_cast : IN STD_LOGIC_VECTOR (5 downto 0);
        this_p1_0_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_0_out_ap_vld : OUT STD_LOGIC;
        this_p2_0_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p2_0_out_ap_vld : OUT STD_LOGIC;
        this_p3_0_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_0_out_ap_vld : OUT STD_LOGIC;
        this_p4_0_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_0_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_18 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_19 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_19 : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce1 : OUT STD_LOGIC;
        this_pMem_we1 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        addr1 : IN STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_load_9 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_19_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_19_out_ap_vld : OUT STD_LOGIC;
        this_p3_20_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_20_out_ap_vld : OUT STD_LOGIC;
        this_p4_20_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_20_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_19_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_20_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_20_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_17 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_20_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_20_out_ap_vld : OUT STD_LOGIC;
        this_p3_21_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_21_out_ap_vld : OUT STD_LOGIC;
        this_p4_21_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_21_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_20_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_21_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_21_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_25 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_21_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_21_out_ap_vld : OUT STD_LOGIC;
        this_p3_22_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_22_out_ap_vld : OUT STD_LOGIC;
        this_p4_22_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_22_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_21_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_25 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_22_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_22_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce1 : OUT STD_LOGIC;
        this_pMem_q1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        addr1 : IN STD_LOGIC_VECTOR (7 downto 0);
        this_p1_22_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_22_out_ap_vld : OUT STD_LOGIC;
        this_p2_11_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p2_11_out_ap_vld : OUT STD_LOGIC;
        this_p3_23_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_23_out_ap_vld : OUT STD_LOGIC;
        this_p4_23_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_23_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_22_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p2_11_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_23_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_23_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        addr1 : IN STD_LOGIC_VECTOR (7 downto 0);
        this_p1_23_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_23_out_ap_vld : OUT STD_LOGIC;
        this_p2_12_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p2_12_out_ap_vld : OUT STD_LOGIC;
        this_p3_24_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_24_out_ap_vld : OUT STD_LOGIC;
        this_p4_24_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_24_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_9 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_9 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_9 : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce1 : OUT STD_LOGIC;
        this_pMem_we1 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        addr1 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln223_2 : IN STD_LOGIC_VECTOR (4 downto 0);
        addr2_cast_cast : IN STD_LOGIC_VECTOR (5 downto 0);
        this_p1_10_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_10_out_ap_vld : OUT STD_LOGIC;
        this_p3_10_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_10_out_ap_vld : OUT STD_LOGIC;
        this_p4_10_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_10_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_10_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_10_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_10_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_14 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_11_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_11_out_ap_vld : OUT STD_LOGIC;
        this_p3_11_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_11_out_ap_vld : OUT STD_LOGIC;
        this_p4_11_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_11_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_11_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_11_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_11_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_23 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_12_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_12_out_ap_vld : OUT STD_LOGIC;
        this_p3_12_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_12_out_ap_vld : OUT STD_LOGIC;
        this_p4_12_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_12_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_12_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_23 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_12_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_12_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce1 : OUT STD_LOGIC;
        this_pMem_q1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_13_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_13_out_ap_vld : OUT STD_LOGIC;
        this_p2_7_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p2_7_out_ap_vld : OUT STD_LOGIC;
        this_p3_13_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_13_out_ap_vld : OUT STD_LOGIC;
        this_p4_13_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_13_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_14 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p2_8 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_14 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_14 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce1 : OUT STD_LOGIC;
        this_pMem_q1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        idxprom_i550 : IN STD_LOGIC_VECTOR (6 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_p1_15_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_15_out_ap_vld : OUT STD_LOGIC;
        this_p2_9_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p2_9_out_ap_vld : OUT STD_LOGIC;
        this_p3_15_out_i : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_15_out_o : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_15_out_o_ap_vld : OUT STD_LOGIC;
        this_p4_15_out_i : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_15_out_o : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_15_out_o_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_5_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_5_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_5_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_4 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_6_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_6_out_ap_vld : OUT STD_LOGIC;
        this_p3_6_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_6_out_ap_vld : OUT STD_LOGIC;
        this_p4_6_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_6_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_6_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_6_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_6_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_12 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_7_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_7_out_ap_vld : OUT STD_LOGIC;
        this_p3_7_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_7_out_ap_vld : OUT STD_LOGIC;
        this_p4_7_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_7_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_7_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_12 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_7_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_7_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce1 : OUT STD_LOGIC;
        this_pMem_q1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        addr3_cast_cast : IN STD_LOGIC_VECTOR (5 downto 0);
        this_p1_8_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_8_out_ap_vld : OUT STD_LOGIC;
        this_p2_4_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p2_4_out_ap_vld : OUT STD_LOGIC;
        this_p3_8_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_8_out_ap_vld : OUT STD_LOGIC;
        this_p4_8_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_8_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_1_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_1_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_1_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_2 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_2_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_2_out_ap_vld : OUT STD_LOGIC;
        this_p3_2_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_2_out_ap_vld : OUT STD_LOGIC;
        this_p4_2_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_2_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_2_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_2 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_2_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_2_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce1 : OUT STD_LOGIC;
        this_pMem_q1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        addr1 : IN STD_LOGIC_VECTOR (7 downto 0);
        this_p1_3_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_3_out_ap_vld : OUT STD_LOGIC;
        this_p2_1_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p2_1_out_ap_vld : OUT STD_LOGIC;
        this_p3_3_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_3_out_ap_vld : OUT STD_LOGIC;
        this_p4_3_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_3_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_25 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_26 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_26 : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        addr1 : IN STD_LOGIC_VECTOR (7 downto 0);
        this_p1_26_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_26_out_ap_vld : OUT STD_LOGIC;
        this_p3_27_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_27_out_ap_vld : OUT STD_LOGIC;
        this_p4_27_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_27_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_26_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_27_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_27_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce1 : OUT STD_LOGIC;
        this_pMem_we1 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        addr1 : IN STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_load_10 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_27_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_27_out_ap_vld : OUT STD_LOGIC;
        this_p3_28_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_28_out_ap_vld : OUT STD_LOGIC;
        this_p4_28_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_28_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_27_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_28_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_28_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_20 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_28_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_28_out_ap_vld : OUT STD_LOGIC;
        this_p3_29_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_29_out_ap_vld : OUT STD_LOGIC;
        this_p4_29_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_29_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_28_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_29_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_29_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_29 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_29_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_29_out_ap_vld : OUT STD_LOGIC;
        this_p3_30_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_30_out_ap_vld : OUT STD_LOGIC;
        this_p4_30_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_30_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_p1_29_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_load_29 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_30_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_30_reload : IN STD_LOGIC_VECTOR (8191 downto 0);
        itr_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        this_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce0 : OUT STD_LOGIC;
        this_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
        this_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_q0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        this_pMem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_pMem_ce1 : OUT STD_LOGIC;
        this_pMem_q1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        addr1 : IN STD_LOGIC_VECTOR (7 downto 0);
        this_p1_30_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p1_30_out_ap_vld : OUT STD_LOGIC;
        this_p2_16_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p2_16_out_ap_vld : OUT STD_LOGIC;
        this_p3_31_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p3_31_out_ap_vld : OUT STD_LOGIC;
        this_p4_31_out : OUT STD_LOGIC_VECTOR (8191 downto 0);
        this_p4_31_out_ap_vld : OUT STD_LOGIC;
        grp_dpu_unit_fu_2995_p_din1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din2 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din3 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din4 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_0 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_dout0_1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        grp_dpu_unit_fu_2995_p_ce : OUT STD_LOGIC );
    end component;


    component dpu_keygen_dpu_unit IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (8191 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (8191 downto 0);
        type_r : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (8191 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878 : component dpu_keygen_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_ready,
        p_read => p_read,
        p_read2 => p_read2,
        p_read3 => p_read3,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_d0,
        this_pMem_address1 => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_address1,
        this_pMem_ce1 => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_ce1,
        this_pMem_q1 => this_pMem_q1,
        addr1 => addr1,
        p_read1 => p_read1,
        addr2_cast_cast => empty_123_reg_2470,
        addr3_cast_cast => empty_reg_2458,
        this_p1_17_out => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p1_17_out,
        this_p1_17_out_ap_vld => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p1_17_out_ap_vld,
        this_p3_18_out => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p3_18_out,
        this_p3_18_out_ap_vld => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p3_18_out_ap_vld,
        this_p4_18_out => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p4_18_out,
        this_p4_18_out_ap_vld => grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p4_18_out_ap_vld);

    grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900 : component dpu_keygen_dpu_func_Pipeline_FUNC_CADDQ_LOOP1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_ready,
        p_read => p_read,
        p_read2 => p_read2,
        p_read3 => p_read3,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        addr1 => addr1,
        p_read1 => p_read1,
        this_p1_16_out => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p1_16_out,
        this_p1_16_out_ap_vld => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p1_16_out_ap_vld,
        this_p3_17_out => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p3_17_out,
        this_p3_17_out_ap_vld => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p3_17_out_ap_vld,
        this_p4_17_out => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p4_17_out,
        this_p4_17_out_ap_vld => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p4_17_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920 : component dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_ready,
        p_read => p_read,
        p_read2 => p_read2,
        p_read3 => p_read3,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_address1 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_address1,
        this_pMem_ce1 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_ce1,
        this_pMem_we1 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_we1,
        this_pMem_d1 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_d1,
        this_pMem_q1 => this_pMem_q1,
        idxprom_i462 => addr1,
        itr_cast => empty_125_reg_2482,
        addr2_cast_cast => empty_123_reg_2470,
        this_p1_5_out => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p1_5_out,
        this_p1_5_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p1_5_out_ap_vld,
        this_p3_5_out => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p3_5_out,
        this_p3_5_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p3_5_out_ap_vld,
        this_p4_5_out => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p4_5_out,
        this_p4_5_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p4_5_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939 : component dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_ready,
        p_read => p_read,
        p_read2 => p_read2,
        p_read3 => p_read3,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        addr1 => addr1,
        p_read1 => p_read1,
        this_p1_1_out => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p1_1_out,
        this_p1_1_out_ap_vld => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p1_1_out_ap_vld,
        this_p3_1_out => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p3_1_out,
        this_p3_1_out_ap_vld => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p3_1_out_ap_vld,
        this_p4_1_out => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p4_1_out,
        this_p4_1_out_ap_vld => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p4_1_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959 : component dpu_keygen_dpu_func_Pipeline_FUNC_ADD_LOOP1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_ready,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_address1 => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_address1,
        this_pMem_ce1 => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_ce1,
        this_pMem_q1 => this_pMem_q1,
        addr1 => addr1,
        addr2_cast_cast => empty_123_reg_2470,
        addr3_cast_cast => empty_reg_2458,
        this_p1_0_out => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p1_0_out,
        this_p1_0_out_ap_vld => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p1_0_out_ap_vld,
        this_p2_0_out => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p2_0_out,
        this_p2_0_out_ap_vld => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p2_0_out_ap_vld,
        this_p3_0_out => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p3_0_out,
        this_p3_0_out_ap_vld => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p3_0_out_ap_vld,
        this_p4_0_out => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p4_0_out,
        this_p4_0_out_ap_vld => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p4_0_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982 : component dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_ready,
        this_p1_18 => this_p1_18_fu_480,
        this_p3_19 => this_p3_19_fu_472,
        this_p4_19 => this_p4_19_fu_468,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_address1 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_address1,
        this_pMem_ce1 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_ce1,
        this_pMem_we1 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_we1,
        this_pMem_d1 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_d1,
        addr1 => addr1,
        this_pMem_load_9 => reg_1283,
        this_p1_19_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p1_19_out,
        this_p1_19_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p1_19_out_ap_vld,
        this_p3_20_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p3_20_out,
        this_p3_20_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p3_20_out_ap_vld,
        this_p4_20_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p4_20_out,
        this_p4_20_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p4_20_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997 : component dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_ready,
        this_p1_19_reload => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p1_19_out,
        this_p3_20_reload => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p3_20_out,
        this_p4_20_reload => grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_p4_20_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_load_17 => reg_1283,
        this_p1_20_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p1_20_out,
        this_p1_20_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p1_20_out_ap_vld,
        this_p3_21_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p3_21_out,
        this_p3_21_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p3_21_out_ap_vld,
        this_p4_21_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p4_21_out,
        this_p4_21_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p4_21_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011 : component dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_ready,
        this_p1_20_reload => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p1_20_out,
        this_p3_21_reload => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p3_21_out,
        this_p4_21_reload => grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p4_21_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_load_25 => reg_1298,
        this_p1_21_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p1_21_out,
        this_p1_21_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p1_21_out_ap_vld,
        this_p3_22_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p3_22_out,
        this_p3_22_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p3_22_out_ap_vld,
        this_p4_22_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p4_22_out,
        this_p4_22_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p4_22_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025 : component dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_ready,
        this_p1_21_reload => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p1_21_out,
        this_pMem_load_25 => reg_1298,
        this_p3_22_reload => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p3_22_out,
        this_p4_22_reload => grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_p4_22_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_address1 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_address1,
        this_pMem_ce1 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_ce1,
        this_pMem_q1 => this_pMem_q1,
        addr1 => addr1,
        this_p1_22_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p1_22_out,
        this_p1_22_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p1_22_out_ap_vld,
        this_p2_11_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p2_11_out,
        this_p2_11_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p2_11_out_ap_vld,
        this_p3_23_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p3_23_out,
        this_p3_23_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p3_23_out_ap_vld,
        this_p4_23_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p4_23_out,
        this_p4_23_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p4_23_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041 : component dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_ready,
        this_p1_22_reload => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p1_22_out,
        this_p2_11_reload => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p2_11_out,
        this_p3_23_reload => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p3_23_out,
        this_p4_23_reload => grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_p4_23_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        addr1 => addr1,
        this_p1_23_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p1_23_out,
        this_p1_23_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p1_23_out_ap_vld,
        this_p2_12_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p2_12_out,
        this_p2_12_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p2_12_out_ap_vld,
        this_p3_24_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p3_24_out,
        this_p3_24_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p3_24_out_ap_vld,
        this_p4_24_out => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p4_24_out,
        this_p4_24_out_ap_vld => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p4_24_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057 : component dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_ready,
        this_p1_9 => this_p1_9_fu_500,
        this_p3_9 => this_p3_9_fu_492,
        this_p4_9 => this_p4_9_fu_488,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_address1 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_address1,
        this_pMem_ce1 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_ce1,
        this_pMem_we1 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_we1,
        this_pMem_d1 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_d1,
        this_pMem_q1 => this_pMem_q1,
        addr1 => addr1,
        zext_ln223_2 => add_ln223_reg_2771,
        addr2_cast_cast => empty_123_reg_2470,
        this_p1_10_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p1_10_out,
        this_p1_10_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p1_10_out_ap_vld,
        this_p3_10_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p3_10_out,
        this_p3_10_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p3_10_out_ap_vld,
        this_p4_10_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p4_10_out,
        this_p4_10_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p4_10_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073 : component dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_ready,
        this_p1_10_reload => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p1_10_out,
        this_p3_10_reload => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p3_10_out,
        this_p4_10_reload => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_p4_10_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_load_14 => reg_1283,
        this_p1_11_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p1_11_out,
        this_p1_11_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p1_11_out_ap_vld,
        this_p3_11_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p3_11_out,
        this_p3_11_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p3_11_out_ap_vld,
        this_p4_11_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p4_11_out,
        this_p4_11_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p4_11_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087 : component dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_ready,
        this_p1_11_reload => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p1_11_out,
        this_p3_11_reload => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p3_11_out,
        this_p4_11_reload => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p4_11_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_load_23 => reg_1298,
        this_p1_12_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p1_12_out,
        this_p1_12_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p1_12_out_ap_vld,
        this_p3_12_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p3_12_out,
        this_p3_12_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p3_12_out_ap_vld,
        this_p4_12_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p4_12_out,
        this_p4_12_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p4_12_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101 : component dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_ready,
        this_p1_12_reload => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p1_12_out,
        this_pMem_load_23 => reg_1298,
        this_p3_12_reload => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p3_12_out,
        this_p4_12_reload => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_p4_12_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_address1 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_address1,
        this_pMem_ce1 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_ce1,
        this_pMem_q1 => this_pMem_q1,
        this_p1_13_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p1_13_out,
        this_p1_13_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p1_13_out_ap_vld,
        this_p2_7_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p2_7_out,
        this_p2_7_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p2_7_out_ap_vld,
        this_p3_13_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p3_13_out,
        this_p3_13_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p3_13_out_ap_vld,
        this_p4_13_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p4_13_out,
        this_p4_13_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p4_13_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116 : component dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_ready,
        this_p1_14 => this_p1_14_reg_710,
        this_p2_8 => this_p2_8_reg_720,
        this_p3_14 => this_p3_14_reg_730,
        this_p4_14 => this_p4_14_reg_740,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_address1 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_address1,
        this_pMem_ce1 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_ce1,
        this_pMem_q1 => this_pMem_q1,
        idxprom_i550 => addr_assign_49_reg_2820,
        itr_cast => empty_125_reg_2482,
        this_p1_15_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p1_15_out,
        this_p1_15_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p1_15_out_ap_vld,
        this_p2_9_out => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p2_9_out,
        this_p2_9_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p2_9_out_ap_vld,
        this_p3_15_out_i => this_p3_9_fu_492,
        this_p3_15_out_o => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p3_15_out_o,
        this_p3_15_out_o_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p3_15_out_o_ap_vld,
        this_p4_15_out_i => this_p4_9_fu_488,
        this_p4_15_out_o => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p4_15_out_o,
        this_p4_15_out_o_ap_vld => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p4_15_out_o_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136 : component dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_ready,
        this_p1_5_reload => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p1_5_out,
        this_p3_5_reload => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p3_5_out,
        this_p4_5_reload => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_p4_5_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_load_4 => reg_1283,
        this_p1_6_out => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p1_6_out,
        this_p1_6_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p1_6_out_ap_vld,
        this_p3_6_out => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p3_6_out,
        this_p3_6_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p3_6_out_ap_vld,
        this_p4_6_out => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p4_6_out,
        this_p4_6_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p4_6_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150 : component dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_ready,
        this_p1_6_reload => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p1_6_out,
        this_p3_6_reload => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p3_6_out,
        this_p4_6_reload => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_p4_6_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_load_12 => reg_1283,
        this_p1_7_out => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p1_7_out,
        this_p1_7_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p1_7_out_ap_vld,
        this_p3_7_out => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p3_7_out,
        this_p3_7_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p3_7_out_ap_vld,
        this_p4_7_out => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p4_7_out,
        this_p4_7_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p4_7_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164 : component dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_ready,
        this_p1_7_reload => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p1_7_out,
        this_pMem_load_12 => reg_1283,
        this_p3_7_reload => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p3_7_out,
        this_p4_7_reload => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_p4_7_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_address1 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_address1,
        this_pMem_ce1 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_ce1,
        this_pMem_q1 => this_pMem_q1,
        addr3_cast_cast => empty_reg_2458,
        this_p1_8_out => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p1_8_out,
        this_p1_8_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p1_8_out_ap_vld,
        this_p2_4_out => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p2_4_out,
        this_p2_4_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p2_4_out_ap_vld,
        this_p3_8_out => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p3_8_out,
        this_p3_8_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p3_8_out_ap_vld,
        this_p4_8_out => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p4_8_out,
        this_p4_8_out_ap_vld => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p4_8_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180 : component dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_ready,
        this_p1_1_reload => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p1_1_out,
        this_p3_1_reload => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p3_1_out,
        this_p4_1_reload => grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p4_1_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_load_2 => reg_1283,
        this_p1_2_out => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p1_2_out,
        this_p1_2_out_ap_vld => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p1_2_out_ap_vld,
        this_p3_2_out => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p3_2_out,
        this_p3_2_out_ap_vld => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p3_2_out_ap_vld,
        this_p4_2_out => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p4_2_out,
        this_p4_2_out_ap_vld => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p4_2_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194 : component dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_ready,
        this_p1_2_reload => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p1_2_out,
        this_pMem_load_2 => reg_1283,
        this_p3_2_reload => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p3_2_out,
        this_p4_2_reload => grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_p4_2_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_address1 => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_address1,
        this_pMem_ce1 => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_ce1,
        this_pMem_q1 => this_pMem_q1,
        addr1 => addr1,
        this_p1_3_out => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p1_3_out,
        this_p1_3_out_ap_vld => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p1_3_out_ap_vld,
        this_p2_1_out => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p2_1_out,
        this_p2_1_out_ap_vld => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p2_1_out_ap_vld,
        this_p3_3_out => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p3_3_out,
        this_p3_3_out_ap_vld => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p3_3_out_ap_vld,
        this_p4_3_out => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p4_3_out,
        this_p4_3_out_ap_vld => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p4_3_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210 : component dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_ready,
        this_p1_25 => this_p1_25_fu_520,
        this_p3_26 => this_p3_26_fu_512,
        this_p4_26 => this_p4_26_fu_508,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        addr1 => addr1,
        this_p1_26_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p1_26_out,
        this_p1_26_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p1_26_out_ap_vld,
        this_p3_27_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p3_27_out,
        this_p3_27_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p3_27_out_ap_vld,
        this_p4_27_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p4_27_out,
        this_p4_27_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p4_27_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224 : component dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_ready,
        this_p1_26_reload => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p1_26_out,
        this_p3_27_reload => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p3_27_out,
        this_p4_27_reload => grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_p4_27_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_address1 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_address1,
        this_pMem_ce1 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_ce1,
        this_pMem_we1 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_we1,
        this_pMem_d1 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_d1,
        addr1 => addr1,
        this_pMem_load_10 => reg_1283,
        this_p1_27_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p1_27_out,
        this_p1_27_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p1_27_out_ap_vld,
        this_p3_28_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p3_28_out,
        this_p3_28_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p3_28_out_ap_vld,
        this_p4_28_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p4_28_out,
        this_p4_28_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p4_28_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239 : component dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_ready,
        this_p1_27_reload => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p1_27_out,
        this_p3_28_reload => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p3_28_out,
        this_p4_28_reload => grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_p4_28_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_load_20 => reg_1283,
        this_p1_28_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p1_28_out,
        this_p1_28_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p1_28_out_ap_vld,
        this_p3_29_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p3_29_out,
        this_p3_29_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p3_29_out_ap_vld,
        this_p4_29_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p4_29_out,
        this_p4_29_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p4_29_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253 : component dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_ready,
        this_p1_28_reload => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p1_28_out,
        this_p3_29_reload => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p3_29_out,
        this_p4_29_reload => grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p4_29_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_load_29 => reg_1298,
        this_p1_29_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p1_29_out,
        this_p1_29_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p1_29_out_ap_vld,
        this_p3_30_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p3_30_out,
        this_p3_30_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p3_30_out_ap_vld,
        this_p4_30_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p4_30_out,
        this_p4_30_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p4_30_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267 : component dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_start,
        ap_done => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_done,
        ap_idle => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_idle,
        ap_ready => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_ready,
        this_p1_29_reload => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p1_29_out,
        this_pMem_load_29 => reg_1298,
        this_p3_30_reload => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p3_30_out,
        this_p4_30_reload => grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_p4_30_out,
        itr_cast => empty_125_reg_2482,
        this_pMem_address0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_address0,
        this_pMem_ce0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_ce0,
        this_pMem_we0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_we0,
        this_pMem_d0 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_d0,
        this_pMem_q0 => this_pMem_q0,
        this_pMem_address1 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_address1,
        this_pMem_ce1 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_ce1,
        this_pMem_q1 => this_pMem_q1,
        addr1 => addr1,
        this_p1_30_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p1_30_out,
        this_p1_30_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p1_30_out_ap_vld,
        this_p2_16_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p2_16_out,
        this_p2_16_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p2_16_out_ap_vld,
        this_p3_31_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p3_31_out,
        this_p3_31_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p3_31_out_ap_vld,
        this_p4_31_out => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p4_31_out,
        this_p4_31_out_ap_vld => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p4_31_out_ap_vld,
        grp_dpu_unit_fu_2995_p_din1 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din1,
        grp_dpu_unit_fu_2995_p_din2 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din2,
        grp_dpu_unit_fu_2995_p_din3 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din3,
        grp_dpu_unit_fu_2995_p_din4 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din4,
        grp_dpu_unit_fu_2995_p_din5 => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din5,
        grp_dpu_unit_fu_2995_p_dout0_0 => grp_dpu_unit_fu_2995_ap_return_0,
        grp_dpu_unit_fu_2995_p_dout0_1 => grp_dpu_unit_fu_2995_ap_return_1,
        grp_dpu_unit_fu_2995_p_ce => grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_ce);

    grp_dpu_unit_fu_2995 : component dpu_keygen_dpu_unit
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read => grp_dpu_unit_fu_2995_p_read,
        p_read1 => grp_dpu_unit_fu_2995_p_read1,
        p_read2 => grp_dpu_unit_fu_2995_p_read2,
        p_read3 => grp_dpu_unit_fu_2995_p_read3,
        type_r => grp_dpu_unit_fu_2995_type_r,
        ap_return_0 => grp_dpu_unit_fu_2995_ap_return_0,
        ap_return_1 => grp_dpu_unit_fu_2995_ap_return_1,
        ap_ce => grp_dpu_unit_fu_2995_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv8192_lc_5;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
                    ap_return_0_preg <= this_p1_38_reg_786;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv8192_lc_5;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
                    ap_return_1_preg <= this_p2_24_reg_809;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv8192_lc_5;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
                    ap_return_2_preg <= this_p3_39_reg_832;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv8192_lc_5;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
                    ap_return_3_preg <= this_p4_39_reg_855;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_start_reg <= ap_const_logic_0;
            else
                if (((empty_124_fu_1328_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_start_reg <= ap_const_logic_0;
            else
                if (((empty_124_fu_1328_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln340_fu_1791_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state84))) then 
                    grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
                    grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
                    grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
                    grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
                    grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln220_fu_1593_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_start_reg <= ap_const_logic_0;
            else
                if (((empty_124_fu_1328_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
                    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_start_reg <= ap_const_logic_0;
            else
                if (((empty_124_fu_1328_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_start_reg <= ap_const_logic_0;
            else
                if (((empty_124_fu_1328_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
                    grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
                    grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_ready = ap_const_logic_1)) then 
                    grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    k_10_fu_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_124_fu_1328_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                k_10_fu_464 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                k_10_fu_464 <= k_16_reg_2663;
            end if; 
        end if;
    end process;

    k_9_fu_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_124_fu_1328_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                k_9_fu_484 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                k_9_fu_484 <= k_15_reg_2766;
            end if; 
        end if;
    end process;

    k_fu_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((empty_124_fu_1328_p1 = ap_const_lv4_6)) and not((empty_124_fu_1328_p1 = ap_const_lv4_5)) and not((empty_124_fu_1328_p1 = ap_const_lv4_4)) and not((empty_124_fu_1328_p1 = ap_const_lv4_3)) and not((empty_124_fu_1328_p1 = ap_const_lv4_2)) and not((empty_124_fu_1328_p1 = ap_const_lv4_0)) and not((empty_124_fu_1328_p1 = ap_const_lv4_7)) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                k_fu_504 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state100)) then 
                k_fu_504 <= k_14_reg_2944;
            end if; 
        end if;
    end process;

    this_p1_14_reg_710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
                this_p1_14_reg_710 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p1_11_out;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
                this_p1_14_reg_710 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p1_13_out;
            end if; 
        end if;
    end process;

    this_p1_18_fu_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_124_fu_1328_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                this_p1_18_fu_480 <= p_read;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                this_p1_18_fu_480 <= ap_phi_mux_this_p1_24_phi_fu_677_p4;
            end if; 
        end if;
    end process;

    this_p1_24_reg_674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                this_p1_24_reg_674 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p1_20_out;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                this_p1_24_reg_674 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p1_23_out;
            end if; 
        end if;
    end process;

    this_p1_25_fu_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((empty_124_fu_1328_p1 = ap_const_lv4_6)) and not((empty_124_fu_1328_p1 = ap_const_lv4_5)) and not((empty_124_fu_1328_p1 = ap_const_lv4_4)) and not((empty_124_fu_1328_p1 = ap_const_lv4_3)) and not((empty_124_fu_1328_p1 = ap_const_lv4_2)) and not((empty_124_fu_1328_p1 = ap_const_lv4_0)) and not((empty_124_fu_1328_p1 = ap_const_lv4_7)) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                this_p1_25_fu_520 <= p_read;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state100)) then 
                this_p1_25_fu_520 <= ap_phi_mux_this_p1_31_phi_fu_753_p4;
            end if; 
        end if;
    end process;

    this_p1_31_reg_750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state95))) then 
                this_p1_31_reg_750 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p1_28_out;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
                this_p1_31_reg_750 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p1_30_out;
            end if; 
        end if;
    end process;

    this_p1_38_reg_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln220_fu_1593_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                this_p1_38_reg_786 <= this_p1_9_fu_500;
            elsif (((icmp_ln291_fu_1437_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                this_p1_38_reg_786 <= this_p1_18_fu_480;
            elsif (((icmp_ln340_fu_1791_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state84))) then 
                this_p1_38_reg_786 <= this_p1_25_fu_520;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                this_p1_38_reg_786 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p1_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
                this_p1_38_reg_786 <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p1_0_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                this_p1_38_reg_786 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p1_3_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
                this_p1_38_reg_786 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p1_8_out;
            elsif (((empty_124_reg_2478 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                this_p1_38_reg_786 <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p1_16_out;
            elsif (((empty_124_reg_2478 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                this_p1_38_reg_786 <= grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p1_17_out;
            end if; 
        end if;
    end process;

    this_p1_9_fu_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_124_fu_1328_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                this_p1_9_fu_500 <= p_read;
            elsif (((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p1_15_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                this_p1_9_fu_500 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p1_15_out;
            end if; 
        end if;
    end process;

    this_p2_10_fu_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_124_fu_1328_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                this_p2_10_fu_476 <= p_read1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                this_p2_10_fu_476 <= ap_phi_mux_this_p2_13_phi_fu_686_p4;
            end if; 
        end if;
    end process;

    this_p2_13_reg_683_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                this_p2_13_reg_683 <= this_pMem_q0;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                this_p2_13_reg_683 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p2_12_out;
            end if; 
        end if;
    end process;

    this_p2_14_fu_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((empty_124_fu_1328_p1 = ap_const_lv4_6)) and not((empty_124_fu_1328_p1 = ap_const_lv4_5)) and not((empty_124_fu_1328_p1 = ap_const_lv4_4)) and not((empty_124_fu_1328_p1 = ap_const_lv4_3)) and not((empty_124_fu_1328_p1 = ap_const_lv4_2)) and not((empty_124_fu_1328_p1 = ap_const_lv4_0)) and not((empty_124_fu_1328_p1 = ap_const_lv4_7)) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                this_p2_14_fu_516 <= p_read1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state100)) then 
                this_p2_14_fu_516 <= ap_phi_mux_this_p2_17_phi_fu_762_p4;
            end if; 
        end if;
    end process;

    this_p2_17_reg_759_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state95))) then 
                this_p2_17_reg_759 <= this_pMem_q0;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
                this_p2_17_reg_759 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p2_16_out;
            end if; 
        end if;
    end process;

    this_p2_24_reg_809_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln220_fu_1593_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                this_p2_24_reg_809 <= this_p2_5_fu_496;
            elsif (((icmp_ln291_fu_1437_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                this_p2_24_reg_809 <= this_p2_10_fu_476;
            elsif (((icmp_ln340_fu_1791_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state84))) then 
                this_p2_24_reg_809 <= this_p2_14_fu_516;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                this_p2_24_reg_809 <= this_pMem_q0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
                this_p2_24_reg_809 <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p2_0_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                this_p2_24_reg_809 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p2_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
                this_p2_24_reg_809 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p2_4_out;
            elsif ((((empty_124_reg_2478 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((empty_124_reg_2478 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state30)))) then 
                this_p2_24_reg_809 <= p_read1;
            end if; 
        end if;
    end process;

    this_p2_5_fu_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_124_fu_1328_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                this_p2_5_fu_496 <= p_read1;
            elsif (((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p2_9_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                this_p2_5_fu_496 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p2_9_out;
            end if; 
        end if;
    end process;

    this_p2_8_reg_720_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
                this_p2_8_reg_720 <= this_pMem_q0;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
                this_p2_8_reg_720 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p2_7_out;
            end if; 
        end if;
    end process;

    this_p3_14_reg_730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
                this_p3_14_reg_730 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p3_11_out;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
                this_p3_14_reg_730 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p3_13_out;
            end if; 
        end if;
    end process;

    this_p3_19_fu_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_124_fu_1328_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                this_p3_19_fu_472 <= p_read2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                this_p3_19_fu_472 <= ap_phi_mux_this_p3_25_phi_fu_695_p4;
            end if; 
        end if;
    end process;

    this_p3_25_reg_692_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                this_p3_25_reg_692 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p3_21_out;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                this_p3_25_reg_692 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p3_24_out;
            end if; 
        end if;
    end process;

    this_p3_26_fu_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((empty_124_fu_1328_p1 = ap_const_lv4_6)) and not((empty_124_fu_1328_p1 = ap_const_lv4_5)) and not((empty_124_fu_1328_p1 = ap_const_lv4_4)) and not((empty_124_fu_1328_p1 = ap_const_lv4_3)) and not((empty_124_fu_1328_p1 = ap_const_lv4_2)) and not((empty_124_fu_1328_p1 = ap_const_lv4_0)) and not((empty_124_fu_1328_p1 = ap_const_lv4_7)) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                this_p3_26_fu_512 <= p_read2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state100)) then 
                this_p3_26_fu_512 <= ap_phi_mux_this_p3_32_phi_fu_771_p4;
            end if; 
        end if;
    end process;

    this_p3_32_reg_768_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state95))) then 
                this_p3_32_reg_768 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p3_29_out;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
                this_p3_32_reg_768 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p3_31_out;
            end if; 
        end if;
    end process;

    this_p3_39_reg_832_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln220_fu_1593_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                this_p3_39_reg_832 <= this_p3_9_fu_492;
            elsif (((icmp_ln291_fu_1437_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                this_p3_39_reg_832 <= this_p3_19_fu_472;
            elsif (((icmp_ln340_fu_1791_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state84))) then 
                this_p3_39_reg_832 <= this_p3_26_fu_512;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                this_p3_39_reg_832 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p3_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
                this_p3_39_reg_832 <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p3_0_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                this_p3_39_reg_832 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p3_3_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
                this_p3_39_reg_832 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p3_8_out;
            elsif (((empty_124_reg_2478 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                this_p3_39_reg_832 <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p3_17_out;
            elsif (((empty_124_reg_2478 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                this_p3_39_reg_832 <= grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p3_18_out;
            end if; 
        end if;
    end process;

    this_p3_9_fu_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_124_fu_1328_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                this_p3_9_fu_492 <= p_read2;
            elsif (((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p3_15_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                this_p3_9_fu_492 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p3_15_out_o;
            end if; 
        end if;
    end process;

    this_p4_14_reg_740_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
                this_p4_14_reg_740 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_p4_11_out;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
                this_p4_14_reg_740 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_p4_13_out;
            end if; 
        end if;
    end process;

    this_p4_19_fu_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_124_fu_1328_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                this_p4_19_fu_468 <= p_read3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                this_p4_19_fu_468 <= ap_phi_mux_this_p4_25_phi_fu_704_p4;
            end if; 
        end if;
    end process;

    this_p4_25_reg_701_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                this_p4_25_reg_701 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_p4_21_out;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                this_p4_25_reg_701 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p4_24_out;
            end if; 
        end if;
    end process;

    this_p4_26_fu_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((empty_124_fu_1328_p1 = ap_const_lv4_6)) and not((empty_124_fu_1328_p1 = ap_const_lv4_5)) and not((empty_124_fu_1328_p1 = ap_const_lv4_4)) and not((empty_124_fu_1328_p1 = ap_const_lv4_3)) and not((empty_124_fu_1328_p1 = ap_const_lv4_2)) and not((empty_124_fu_1328_p1 = ap_const_lv4_0)) and not((empty_124_fu_1328_p1 = ap_const_lv4_7)) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                this_p4_26_fu_508 <= p_read3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state100)) then 
                this_p4_26_fu_508 <= ap_phi_mux_this_p4_32_phi_fu_780_p4;
            end if; 
        end if;
    end process;

    this_p4_32_reg_777_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state95))) then 
                this_p4_32_reg_777 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_p4_29_out;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
                this_p4_32_reg_777 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p4_31_out;
            end if; 
        end if;
    end process;

    this_p4_39_reg_855_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln220_fu_1593_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                this_p4_39_reg_855 <= this_p4_9_fu_488;
            elsif (((icmp_ln291_fu_1437_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                this_p4_39_reg_855 <= this_p4_19_fu_468;
            elsif (((icmp_ln340_fu_1791_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state84))) then 
                this_p4_39_reg_855 <= this_p4_26_fu_508;
            elsif (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                this_p4_39_reg_855 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_p4_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
                this_p4_39_reg_855 <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_p4_0_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                this_p4_39_reg_855 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_p4_3_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
                this_p4_39_reg_855 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_p4_8_out;
            elsif (((empty_124_reg_2478 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                this_p4_39_reg_855 <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_p4_17_out;
            elsif (((empty_124_reg_2478 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                this_p4_39_reg_855 <= grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_p4_18_out;
            end if; 
        end if;
    end process;

    this_p4_9_fu_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_124_fu_1328_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                this_p4_9_fu_488 <= p_read3;
            elsif (((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p4_15_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                this_p4_9_fu_488 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_p4_15_out_o;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln220_fu_1593_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                add_ln223_reg_2771 <= add_ln223_fu_1617_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    addr3_cast_cast_reg_2465(5 downto 0) <= addr3_cast_cast_fu_1317_p1(5 downto 0);
                empty_123_reg_2470 <= empty_123_fu_1321_p1;
                empty_124_reg_2478 <= empty_124_fu_1328_p1;
                empty_125_reg_2482 <= empty_125_fu_1332_p1;
                empty_reg_2458 <= empty_fu_1311_p1;
                icmp_ln144_reg_2511 <= icmp_ln144_fu_1341_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                addr_assign_49_reg_2820 <= addr_assign_49_fu_1672_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                    k_10_cast4_reg_2785(2 downto 0) <= k_10_cast4_fu_1636_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state84)) then
                k_14_reg_2944 <= k_14_fu_1797_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                k_15_reg_2766 <= k_15_fu_1599_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                k_16_reg_2663 <= k_16_fu_1443_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state91) or (ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state3))) then
                reg_1283 <= this_pMem_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state95) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state11))) then
                reg_1298 <= this_pMem_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln340_fu_1791_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state84))) then
                trunc_ln349_reg_2949 <= trunc_ln349_fu_1803_p1;
            end if;
        end if;
    end process;
    addr3_cast_cast_reg_2465(6) <= '0';
    k_10_cast4_reg_2785(6 downto 3) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state66, ap_CS_fsm_state11, ap_CS_fsm_state40, ap_CS_fsm_state95, empty_124_fu_1328_p1, empty_124_reg_2478, icmp_ln144_reg_2511, ap_CS_fsm_state2, icmp_ln291_fu_1437_p2, ap_CS_fsm_state33, icmp_ln220_fu_1593_p2, ap_CS_fsm_state84, icmp_ln340_fu_1791_p2, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_done, grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_done, grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_done, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_done, grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_done, grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_done, grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_done, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_done, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_done, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_done, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_done, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_done, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_done, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_done, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_done, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_done, grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_done, grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_done, grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_done, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_done, grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_done, grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_done, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_done, ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state60, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state58, ap_CS_fsm_state68, ap_CS_fsm_state70, ap_CS_fsm_state85, ap_CS_fsm_state89, ap_CS_fsm_state93, ap_CS_fsm_state97, ap_CS_fsm_state99, ap_block_state19_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not((empty_124_fu_1328_p1 = ap_const_lv4_6)) and not((empty_124_fu_1328_p1 = ap_const_lv4_5)) and not((empty_124_fu_1328_p1 = ap_const_lv4_4)) and not((empty_124_fu_1328_p1 = ap_const_lv4_3)) and not((empty_124_fu_1328_p1 = ap_const_lv4_2)) and not((empty_124_fu_1328_p1 = ap_const_lv4_0)) and not((empty_124_fu_1328_p1 = ap_const_lv4_7)) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state84;
                elsif (((empty_124_fu_1328_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((empty_124_fu_1328_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state72;
                elsif (((empty_124_fu_1328_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                elsif (((empty_124_fu_1328_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                elsif (((empty_124_fu_1328_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and ((empty_124_fu_1328_p1 = ap_const_lv4_6) or (empty_124_fu_1328_p1 = ap_const_lv4_5)))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln291_fu_1437_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state101;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state19 => 
                if (((ap_const_boolean_0 = ap_block_state19_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state19) and ((empty_124_reg_2478 = ap_const_lv4_6) or (empty_124_reg_2478 = ap_const_lv4_5)))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((icmp_ln220_fu_1593_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state101;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state34 => 
                if (((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                if (((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if (((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                if (((grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                if (((grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state56))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_state56;
                end if;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                if (((grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state58))) then
                    ap_NS_fsm <= ap_ST_fsm_state59;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state60 => 
                if (((grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then
                    ap_NS_fsm <= ap_ST_fsm_state61;
                else
                    ap_NS_fsm <= ap_ST_fsm_state60;
                end if;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state66))) then
                    ap_NS_fsm <= ap_ST_fsm_state101;
                else
                    ap_NS_fsm <= ap_ST_fsm_state67;
                end if;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                if (((grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state68))) then
                    ap_NS_fsm <= ap_ST_fsm_state69;
                else
                    ap_NS_fsm <= ap_ST_fsm_state68;
                end if;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state70) and (grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state71;
                else
                    ap_NS_fsm <= ap_ST_fsm_state70;
                end if;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state72 => 
                if (((grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then
                    ap_NS_fsm <= ap_ST_fsm_state73;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state84 => 
                if (((icmp_ln340_fu_1791_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state84))) then
                    ap_NS_fsm <= ap_ST_fsm_state101;
                else
                    ap_NS_fsm <= ap_ST_fsm_state85;
                end if;
            when ap_ST_fsm_state85 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state85) and (grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state86;
                else
                    ap_NS_fsm <= ap_ST_fsm_state85;
                end if;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state89) and (grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state90;
                else
                    ap_NS_fsm <= ap_ST_fsm_state89;
                end if;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state93) and (grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state94;
                else
                    ap_NS_fsm <= ap_ST_fsm_state93;
                end if;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                if (((icmp_ln144_reg_2511 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state95))) then
                    ap_NS_fsm <= ap_ST_fsm_state100;
                else
                    ap_NS_fsm <= ap_ST_fsm_state96;
                end if;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state97) and (grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state98;
                else
                    ap_NS_fsm <= ap_ST_fsm_state97;
                end if;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state99) and (grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state100;
                else
                    ap_NS_fsm <= ap_ST_fsm_state99;
                end if;
            when ap_ST_fsm_state100 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state101 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln223_fu_1617_p2 <= std_logic_vector(unsigned(tmp_s_fu_1609_p3) + unsigned(k_10_cast_fu_1605_p1));
    add_ln292_fu_1457_p2 <= std_logic_vector(unsigned(zext_ln292_fu_1453_p1) + unsigned(ap_const_lv8_8A));
    add_ln349_fu_1810_p2 <= std_logic_vector(unsigned(zext_ln349_fu_1807_p1) + unsigned(ap_const_lv8_92));
    addr3_cast_cast_fu_1317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_1311_p1),7));
    addr_assign_49_fu_1672_p2 <= std_logic_vector(unsigned(k_10_cast4_reg_2785) + unsigned(addr3_cast_cast_reg_2465));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state100 <= ap_CS_fsm(99);
    ap_CS_fsm_state101 <= ap_CS_fsm(100);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_CS_fsm_state89 <= ap_CS_fsm(88);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_CS_fsm_state90 <= ap_CS_fsm(89);
    ap_CS_fsm_state91 <= ap_CS_fsm(90);
    ap_CS_fsm_state92 <= ap_CS_fsm(91);
    ap_CS_fsm_state93 <= ap_CS_fsm(92);
    ap_CS_fsm_state94 <= ap_CS_fsm(93);
    ap_CS_fsm_state95 <= ap_CS_fsm(94);
    ap_CS_fsm_state96 <= ap_CS_fsm(95);
    ap_CS_fsm_state97 <= ap_CS_fsm(96);
    ap_CS_fsm_state98 <= ap_CS_fsm(97);
    ap_CS_fsm_state99 <= ap_CS_fsm(98);
    ap_ST_fsm_state100_blk <= ap_const_logic_0;
    ap_ST_fsm_state101_blk <= ap_const_logic_0;
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(ap_block_state19_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state19_on_subcall_done)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;

    ap_ST_fsm_state38_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state38_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state38_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;

    ap_ST_fsm_state44_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;

    ap_ST_fsm_state47_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state48_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state48_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state48_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;

    ap_ST_fsm_state52_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state52_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state52_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;

    ap_ST_fsm_state56_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state56_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state56_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state57_blk <= ap_const_logic_0;

    ap_ST_fsm_state58_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state58_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state58_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state59_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state60_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state60_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state60_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;

    ap_ST_fsm_state68_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state68_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state68_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state70_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state70_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state70_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state71_blk <= ap_const_logic_0;

    ap_ST_fsm_state72_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state72_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state72_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;

    ap_ST_fsm_state85_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state85_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state85_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state86_blk <= ap_const_logic_0;
    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;

    ap_ST_fsm_state89_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state89_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state89_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;
    ap_ST_fsm_state91_blk <= ap_const_logic_0;
    ap_ST_fsm_state92_blk <= ap_const_logic_0;

    ap_ST_fsm_state93_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state93_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state93_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state94_blk <= ap_const_logic_0;
    ap_ST_fsm_state95_blk <= ap_const_logic_0;
    ap_ST_fsm_state96_blk <= ap_const_logic_0;

    ap_ST_fsm_state97_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state97_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state97_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state98_blk <= ap_const_logic_0;

    ap_ST_fsm_state99_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state99_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state99_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_done)
    begin
        if ((grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state19_on_subcall_done_assign_proc : process(empty_124_reg_2478, grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_done, grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_done)
    begin
                ap_block_state19_on_subcall_done <= (((grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_done = ap_const_logic_0) and (empty_124_reg_2478 = ap_const_lv4_5)) or ((grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_done = ap_const_logic_0) and (empty_124_reg_2478 = ap_const_lv4_6)));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state101)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state101) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_this_p1_24_phi_fu_677_p4_assign_proc : process(icmp_ln144_reg_2511, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p1_23_out, this_p1_24_reg_674, ap_CS_fsm_state18)
    begin
        if (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_phi_mux_this_p1_24_phi_fu_677_p4 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p1_23_out;
        else 
            ap_phi_mux_this_p1_24_phi_fu_677_p4 <= this_p1_24_reg_674;
        end if; 
    end process;


    ap_phi_mux_this_p1_31_phi_fu_753_p4_assign_proc : process(icmp_ln144_reg_2511, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p1_30_out, this_p1_31_reg_750, ap_CS_fsm_state100)
    begin
        if (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            ap_phi_mux_this_p1_31_phi_fu_753_p4 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p1_30_out;
        else 
            ap_phi_mux_this_p1_31_phi_fu_753_p4 <= this_p1_31_reg_750;
        end if; 
    end process;


    ap_phi_mux_this_p2_13_phi_fu_686_p4_assign_proc : process(icmp_ln144_reg_2511, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p2_12_out, ap_CS_fsm_state18, this_p2_13_reg_683)
    begin
        if (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_phi_mux_this_p2_13_phi_fu_686_p4 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p2_12_out;
        else 
            ap_phi_mux_this_p2_13_phi_fu_686_p4 <= this_p2_13_reg_683;
        end if; 
    end process;


    ap_phi_mux_this_p2_17_phi_fu_762_p4_assign_proc : process(icmp_ln144_reg_2511, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p2_16_out, ap_CS_fsm_state100, this_p2_17_reg_759)
    begin
        if (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            ap_phi_mux_this_p2_17_phi_fu_762_p4 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p2_16_out;
        else 
            ap_phi_mux_this_p2_17_phi_fu_762_p4 <= this_p2_17_reg_759;
        end if; 
    end process;


    ap_phi_mux_this_p3_25_phi_fu_695_p4_assign_proc : process(icmp_ln144_reg_2511, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p3_24_out, ap_CS_fsm_state18, this_p3_25_reg_692)
    begin
        if (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_phi_mux_this_p3_25_phi_fu_695_p4 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p3_24_out;
        else 
            ap_phi_mux_this_p3_25_phi_fu_695_p4 <= this_p3_25_reg_692;
        end if; 
    end process;


    ap_phi_mux_this_p3_32_phi_fu_771_p4_assign_proc : process(icmp_ln144_reg_2511, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p3_31_out, ap_CS_fsm_state100, this_p3_32_reg_768)
    begin
        if (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            ap_phi_mux_this_p3_32_phi_fu_771_p4 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p3_31_out;
        else 
            ap_phi_mux_this_p3_32_phi_fu_771_p4 <= this_p3_32_reg_768;
        end if; 
    end process;


    ap_phi_mux_this_p4_25_phi_fu_704_p4_assign_proc : process(icmp_ln144_reg_2511, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p4_24_out, ap_CS_fsm_state18, this_p4_25_reg_701)
    begin
        if (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_phi_mux_this_p4_25_phi_fu_704_p4 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_p4_24_out;
        else 
            ap_phi_mux_this_p4_25_phi_fu_704_p4 <= this_p4_25_reg_701;
        end if; 
    end process;


    ap_phi_mux_this_p4_32_phi_fu_780_p4_assign_proc : process(icmp_ln144_reg_2511, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p4_31_out, ap_CS_fsm_state100, this_p4_32_reg_777)
    begin
        if (((icmp_ln144_reg_2511 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            ap_phi_mux_this_p4_32_phi_fu_780_p4 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_p4_31_out;
        else 
            ap_phi_mux_this_p4_32_phi_fu_780_p4 <= this_p4_32_reg_777;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state101)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(this_p1_38_reg_786, ap_CS_fsm_state101, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ap_return_0 <= this_p1_38_reg_786;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(this_p2_24_reg_809, ap_CS_fsm_state101, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ap_return_1 <= this_p2_24_reg_809;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(this_p3_39_reg_832, ap_CS_fsm_state101, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ap_return_2 <= this_p3_39_reg_832;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(this_p4_39_reg_855, ap_CS_fsm_state101, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ap_return_3 <= this_p4_39_reg_855;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    empty_123_fu_1321_p1 <= addr2(6 - 1 downto 0);
    empty_124_fu_1328_p1 <= type_r(4 - 1 downto 0);
    empty_125_fu_1332_p1 <= itr(3 - 1 downto 0);
    empty_fu_1311_p1 <= addr3(6 - 1 downto 0);
    grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_start <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_start <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_start <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_start <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_start <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_start <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_start <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_start <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_start <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_start <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_start <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_start <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_start <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_start <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_start <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_start <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_start <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_start <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_start <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_start <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_start <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_start <= grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_start <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_start <= grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_ap_start_reg;
    grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_start <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_ap_start_reg;

    grp_dpu_unit_fu_2995_ap_ce_assign_proc : process(grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_ce, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_ce, ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state60, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state58, ap_CS_fsm_state68, ap_CS_fsm_state70, ap_CS_fsm_state85, ap_CS_fsm_state89, ap_CS_fsm_state93, ap_CS_fsm_state97, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_dpu_unit_fu_2995_ap_ce <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_ce;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            grp_dpu_unit_fu_2995_ap_ce <= ap_const_logic_0;
        else 
            grp_dpu_unit_fu_2995_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_dpu_unit_fu_2995_p_read_assign_proc : process(grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din1, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din1, ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state60, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state58, ap_CS_fsm_state68, ap_CS_fsm_state70, ap_CS_fsm_state85, ap_CS_fsm_state89, ap_CS_fsm_state93, ap_CS_fsm_state97, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_dpu_unit_fu_2995_p_read <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din1;
        else 
            grp_dpu_unit_fu_2995_p_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dpu_unit_fu_2995_p_read1_assign_proc : process(grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din2, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din2, ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state60, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state58, ap_CS_fsm_state68, ap_CS_fsm_state70, ap_CS_fsm_state85, ap_CS_fsm_state89, ap_CS_fsm_state93, ap_CS_fsm_state97, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_dpu_unit_fu_2995_p_read1 <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din2;
        else 
            grp_dpu_unit_fu_2995_p_read1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dpu_unit_fu_2995_p_read2_assign_proc : process(grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din3, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din3, ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state60, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state58, ap_CS_fsm_state68, ap_CS_fsm_state70, ap_CS_fsm_state85, ap_CS_fsm_state89, ap_CS_fsm_state93, ap_CS_fsm_state97, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_dpu_unit_fu_2995_p_read2 <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din3;
        else 
            grp_dpu_unit_fu_2995_p_read2 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dpu_unit_fu_2995_p_read3_assign_proc : process(grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din4, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din4, ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state60, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state58, ap_CS_fsm_state68, ap_CS_fsm_state70, ap_CS_fsm_state85, ap_CS_fsm_state89, ap_CS_fsm_state93, ap_CS_fsm_state97, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_dpu_unit_fu_2995_p_read3 <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din4;
        else 
            grp_dpu_unit_fu_2995_p_read3 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dpu_unit_fu_2995_type_r_assign_proc : process(grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din5, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din5, ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state60, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state58, ap_CS_fsm_state68, ap_CS_fsm_state70, ap_CS_fsm_state85, ap_CS_fsm_state89, ap_CS_fsm_state93, ap_CS_fsm_state97, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_grp_dpu_unit_fu_2995_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_dpu_unit_fu_2995_type_r <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_grp_dpu_unit_fu_2995_p_din5;
        else 
            grp_dpu_unit_fu_2995_type_r <= "XXXXXXXX";
        end if; 
    end process;

    icmp_ln144_fu_1341_p2 <= "0" when (empty_125_fu_1332_p1 = ap_const_lv3_0) else "1";
    icmp_ln220_fu_1593_p2 <= "1" when (k_9_fu_484 = ap_const_lv3_6) else "0";
    icmp_ln291_fu_1437_p2 <= "1" when (k_10_fu_464 = ap_const_lv4_8) else "0";
    icmp_ln340_fu_1791_p2 <= "1" when (k_fu_504 = ap_const_lv4_8) else "0";
    idxprom_i174_fu_1816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln349_fu_1810_p2),64));
    idxprom_i429_fu_1463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln292_fu_1457_p2),64));
    k_10_cast4_fu_1636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_9_fu_484),7));
    k_10_cast_fu_1605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_9_fu_484),5));
    k_14_fu_1797_p2 <= std_logic_vector(unsigned(k_fu_504) + unsigned(ap_const_lv4_1));
    k_15_fu_1599_p2 <= std_logic_vector(unsigned(k_9_fu_484) + unsigned(ap_const_lv3_1));
    k_16_fu_1443_p2 <= std_logic_vector(unsigned(k_10_fu_464) + unsigned(ap_const_lv4_1));
    this_pMem_addr_10_gep_fu_657_p3 <= ap_const_lv64_88(8 - 1 downto 0);
    this_pMem_addr_1_reg_2635 <= ap_const_lv64_88(8 - 1 downto 0);
    this_pMem_addr_3_reg_2730 <= ap_const_lv64_89(8 - 1 downto 0);
    this_pMem_addr_4_reg_2735 <= ap_const_lv64_88(8 - 1 downto 0);
    this_pMem_addr_5_reg_2550 <= ap_const_lv64_89(8 - 1 downto 0);
    this_pMem_addr_6_reg_2555 <= ap_const_lv64_88(8 - 1 downto 0);
    this_pMem_addr_reg_2630 <= ap_const_lv64_89(8 - 1 downto 0);

    this_pMem_address0_assign_proc : process(empty_124_reg_2478, this_pMem_addr_5_reg_2550, this_pMem_addr_6_reg_2555, this_pMem_addr_reg_2630, this_pMem_addr_1_reg_2635, ap_CS_fsm_state2, this_pMem_addr_3_reg_2730, this_pMem_addr_4_reg_2735, ap_CS_fsm_state49, ap_CS_fsm_state53, this_pMem_addr_10_gep_fu_657_p3, ap_CS_fsm_state65, ap_CS_fsm_state86, grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_address0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_address0, ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state60, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state58, ap_CS_fsm_state68, ap_CS_fsm_state70, ap_CS_fsm_state85, ap_CS_fsm_state89, ap_CS_fsm_state93, ap_CS_fsm_state97, ap_CS_fsm_state99, idxprom_i429_fu_1463_p1, idxprom_i174_fu_1816_p1, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state90, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            this_pMem_address0 <= this_pMem_addr_1_reg_2635;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state90)) then 
            this_pMem_address0 <= this_pMem_addr_reg_2630;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            this_pMem_address0 <= idxprom_i174_fu_1816_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            this_pMem_address0 <= this_pMem_addr_10_gep_fu_657_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            this_pMem_address0 <= ap_const_lv64_88(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            this_pMem_address0 <= ap_const_lv64_89(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            this_pMem_address0 <= this_pMem_addr_4_reg_2735;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            this_pMem_address0 <= this_pMem_addr_3_reg_2730;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_pMem_address0 <= this_pMem_addr_6_reg_2555;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            this_pMem_address0 <= this_pMem_addr_5_reg_2550;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            this_pMem_address0 <= idxprom_i429_fu_1463_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_address0;
        elsif (((empty_124_reg_2478 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_address0;
        elsif (((empty_124_reg_2478 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            this_pMem_address0 <= grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_address0;
        else 
            this_pMem_address0 <= "XXXXXXXX";
        end if; 
    end process;


    this_pMem_address1_assign_proc : process(empty_124_reg_2478, grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_address1, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_address1, grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_address1, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_address1, grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_address1, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_address1, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_address1, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_address1, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_address1, grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_address1, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_address1, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_address1, ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state15, ap_CS_fsm_state34, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state58, ap_CS_fsm_state70, ap_CS_fsm_state89, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            this_pMem_address1 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            this_pMem_address1 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            this_pMem_address1 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            this_pMem_address1 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            this_pMem_address1 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            this_pMem_address1 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            this_pMem_address1 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            this_pMem_address1 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            this_pMem_address1 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            this_pMem_address1 <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            this_pMem_address1 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_address1;
        elsif (((empty_124_reg_2478 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            this_pMem_address1 <= grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_address1;
        else 
            this_pMem_address1 <= "XXXXXXXX";
        end if; 
    end process;


    this_pMem_ce0_assign_proc : process(empty_124_reg_2478, ap_CS_fsm_state2, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state65, ap_CS_fsm_state86, grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_ce0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_ce0, ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state60, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state58, ap_CS_fsm_state68, ap_CS_fsm_state70, ap_CS_fsm_state85, ap_CS_fsm_state89, ap_CS_fsm_state93, ap_CS_fsm_state97, ap_CS_fsm_state99, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state90, ap_CS_fsm_state94)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state94) or (ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            this_pMem_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_ce0;
        elsif (((empty_124_reg_2478 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_ce0;
        elsif (((empty_124_reg_2478 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            this_pMem_ce0 <= grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_ce0;
        else 
            this_pMem_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    this_pMem_ce1_assign_proc : process(empty_124_reg_2478, grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_ce1, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_ce1, grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_ce1, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_ce1, grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_ce1, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_ce1, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_ce1, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_ce1, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_ce1, grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_ce1, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_ce1, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_ce1, ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state15, ap_CS_fsm_state34, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state58, ap_CS_fsm_state70, ap_CS_fsm_state89, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            this_pMem_ce1 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            this_pMem_ce1 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            this_pMem_ce1 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            this_pMem_ce1 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            this_pMem_ce1 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            this_pMem_ce1 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            this_pMem_ce1 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            this_pMem_ce1 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            this_pMem_ce1 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            this_pMem_ce1 <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            this_pMem_ce1 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_ce1;
        elsif (((empty_124_reg_2478 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            this_pMem_ce1 <= grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_ce1;
        else 
            this_pMem_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    this_pMem_d0_assign_proc : process(empty_124_reg_2478, grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_d0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_d0, ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state60, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state58, ap_CS_fsm_state68, ap_CS_fsm_state70, ap_CS_fsm_state85, ap_CS_fsm_state89, ap_CS_fsm_state93, ap_CS_fsm_state97, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_d0;
        elsif (((empty_124_reg_2478 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_d0;
        elsif (((empty_124_reg_2478 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            this_pMem_d0 <= grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_d0;
        else 
            this_pMem_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    this_pMem_d1_assign_proc : process(grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_d1, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_d1, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_d1, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_d1, ap_CS_fsm_state48, ap_CS_fsm_state5, ap_CS_fsm_state34, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            this_pMem_d1 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            this_pMem_d1 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            this_pMem_d1 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            this_pMem_d1 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_d1;
        else 
            this_pMem_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    this_pMem_we0_assign_proc : process(empty_124_reg_2478, grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_we0, grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_we0, ap_CS_fsm_state19, ap_CS_fsm_state48, ap_CS_fsm_state60, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state58, ap_CS_fsm_state68, ap_CS_fsm_state70, ap_CS_fsm_state85, ap_CS_fsm_state89, ap_CS_fsm_state93, ap_CS_fsm_state97, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939_this_pMem_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_we0;
        elsif (((empty_124_reg_2478 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900_this_pMem_we0;
        elsif (((empty_124_reg_2478 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            this_pMem_we0 <= grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878_this_pMem_we0;
        else 
            this_pMem_we0 <= (0=>ap_const_logic_0, others=>'-');
        end if; 
    end process;


    this_pMem_we1_assign_proc : process(grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_we1, grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_we1, grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_we1, grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_we1, ap_CS_fsm_state48, ap_CS_fsm_state5, ap_CS_fsm_state34, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            this_pMem_we1 <= grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224_this_pMem_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            this_pMem_we1 <= grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057_this_pMem_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            this_pMem_we1 <= grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982_this_pMem_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            this_pMem_we1 <= grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920_this_pMem_we1;
        else 
            this_pMem_we1 <= (0=>ap_const_logic_0, others=>'-');
        end if; 
    end process;

    tmp_s_fu_1609_p3 <= (k_9_fu_484 & ap_const_lv2_0);
    trunc_ln292_fu_1449_p1 <= k_10_fu_464(3 - 1 downto 0);
    trunc_ln349_fu_1803_p1 <= k_fu_504(3 - 1 downto 0);
    zext_ln292_fu_1453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln292_fu_1449_p1),8));
    zext_ln349_fu_1807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln349_reg_2949),8));
end behav;
