{"componentChunkName":"component---src-templates-cours-md-js","path":"/ts/isn/2-Architecture-des-ordinateurs/4-Portes-booleennes","webpackCompilationHash":"41b6f3e30b482131442a","result":{"data":{"site":{"siteMetadata":{"title":"lyceum.fr"}},"markdownRemark":{"html":"<p>Comme nous l'avons vu, l'invention du transistor en 1947 a ouvert l'ère de l'électronique pour l'humanité et a permis à l'informatique de se miniaturiser et rentrer dans le grand public.</p>\n<p>Nous allons voir maintenant, comment il est possible de réaliser des opérations logiques à l'aide de <strong>transistors</strong>. En effet, chaque processeur possède dans son <a href=\"https://fr.wikipedia.org/wiki/Assembleur#Instructions_machine\">jeu d'instructions</a> des opérations booléennes (ou opérations bit à bit).</p>\n<p>Il existe des transistors de diverses technologies, pour plus de simplicité, nous étudierons dans ce chapitre qu'un seul type de transistor: les transistors <strong>N-Mos</strong>. Dont voici le symbole électrique</p>\n<p><img src=\"/2018-2019/CMOS-N-Transistor-f2fff879106cf0015648175ef8674ef0.svg\" alt=\"Symbole électrique du transistor CMOS-N\" class=\"center half\"></p>\n<p>Un transistor CMOS-N possèdent trois bornes nommées:</p>\n<ul>\n<li>La grille <strong>G</strong> qui commande le fonctionnement du transistor.</li>\n<li>Le drain <strong>D</strong></li>\n<li>et la source <strong>S</strong></li>\n</ul>\n<h2 id=\"commutation-du-transistor\"><a href=\"#commutation-du-transistor\" aria-label=\"commutation du transistor permalink\" class=\"anchor\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>Commutation du transistor</h2>\n<p>Pour réaliser des circuits logiques, nous utilisons le transistor en <strong>interrupteur commandé</strong>.</p>\n<p><em>En fonction de la tension appliquée</em> entre la grille et la source <span class=\"katex\"><span class=\"katex-mathml\"><math><semantics><mrow><msub><mi>U</mi><mrow><mi>G</mi><mi>S</mi></mrow></msub></mrow><annotation encoding=\"application/x-tex\">U_{GS}</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.83333em;vertical-align:-0.15em;\"></span><span class=\"mord\"><span class=\"mord mathdefault\" style=\"margin-right:0.10903em;\">U</span><span class=\"msupsub\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.32833099999999993em;\"><span style=\"top:-2.5500000000000003em;margin-left:-0.10903em;margin-right:0.05em;\"><span class=\"pstrut\" style=\"height:2.7em;\"></span><span class=\"sizing reset-size6 size3 mtight\"><span class=\"mord mtight\"><span class=\"mord mathdefault mtight\">G</span><span class=\"mord mathdefault mtight\" style=\"margin-right:0.05764em;\">S</span></span></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.15em;\"><span></span></span></span></span></span></span></span></span></span>, le dipôle entre le drain et la source se comporte <em>soit comme un interrupteur ouvert soit comme un interrupteur fermé</em>.</p>\n<details class=\"custom-block custom-block-plus\"><summary class=\"custom-block-heading\">En plus</summary><div class=\"custom-block-body\"><p>La résistance entre le Drain et la Source dépend fortement de la tension appliquée entre la grille et la source: <span class=\"katex\"><span class=\"katex-mathml\"><math><semantics><mrow><msub><mi>U</mi><mrow><mi>G</mi><mi>S</mi></mrow></msub></mrow><annotation encoding=\"application/x-tex\">U_{GS}</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.83333em;vertical-align:-0.15em;\"></span><span class=\"mord\"><span class=\"mord mathdefault\" style=\"margin-right:0.10903em;\">U</span><span class=\"msupsub\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.32833099999999993em;\"><span style=\"top:-2.5500000000000003em;margin-left:-0.10903em;margin-right:0.05em;\"><span class=\"pstrut\" style=\"height:2.7em;\"></span><span class=\"sizing reset-size6 size3 mtight\"><span class=\"mord mtight\"><span class=\"mord mathdefault mtight\">G</span><span class=\"mord mathdefault mtight\" style=\"margin-right:0.05764em;\">S</span></span></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.15em;\"><span></span></span></span></span></span></span></span></span></span>, c'est une particularité des matériaux semi-conducteurs utilisés dans les transistors.</p><p><a href=\"https://commons.wikimedia.org/wiki/File:Threshold_formation_nowatermark.gif#/media/File:Threshold_formation_nowatermark.gif\"><img class=\"center\" src=\"https://upload.wikimedia.org/wikipedia/commons/4/43/Threshold_formation_nowatermark.gif\" alt=\"Threshold formation nowatermark.gif\"></a><br>By Saumitra R Mehrotra &amp; Gerhard Klimeck, modified by <a href=\"//commons.wikimedia.org/wiki/User:Zephyris\" title=\"User:Zephyris\">Zephyris</a> - <span class=\"int-own-work\" lang=\"en\">Own work</span>, Public Domain, <a href=\"https://commons.wikimedia.org/w/index.php?curid=11299479\">Link</a></p>\nDans cette simulation, la tension de seuil se situe aux alentours de 0,45V, si bien que si:<ul>\n<li><span class=\"katex\"><span class=\"katex-mathml\"><math><semantics><mrow><msub><mi>U</mi><mrow><mi>G</mi><mi>S</mi></mrow></msub><mo>&lt;</mo><mn>0</mn><mo separator=\"true\">,</mo><mn>45</mn><mi>V</mi></mrow><annotation encoding=\"application/x-tex\">U_{GS} &lt; 0,45 V</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.83333em;vertical-align:-0.15em;\"></span><span class=\"mord\"><span class=\"mord mathdefault\" style=\"margin-right:0.10903em;\">U</span><span class=\"msupsub\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.32833099999999993em;\"><span style=\"top:-2.5500000000000003em;margin-left:-0.10903em;margin-right:0.05em;\"><span class=\"pstrut\" style=\"height:2.7em;\"></span><span class=\"sizing reset-size6 size3 mtight\"><span class=\"mord mtight\"><span class=\"mord mathdefault mtight\">G</span><span class=\"mord mathdefault mtight\" style=\"margin-right:0.05764em;\">S</span></span></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.15em;\"><span></span></span></span></span></span></span><span class=\"mspace\" style=\"margin-right:0.2777777777777778em;\"></span><span class=\"mrel\">&lt;</span><span class=\"mspace\" style=\"margin-right:0.2777777777777778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.8777699999999999em;vertical-align:-0.19444em;\"></span><span class=\"mord\">0</span><span class=\"mpunct\">,</span><span class=\"mspace\" style=\"margin-right:0.16666666666666666em;\"></span><span class=\"mord\">4</span><span class=\"mord\">5</span><span class=\"mord mathdefault\" style=\"margin-right:0.22222em;\">V</span></span></span></span>: <span class=\"katex\"><span class=\"katex-mathml\"><math><semantics><mrow><msub><mi>R</mi><mrow><mi>D</mi><mi>S</mi></mrow></msub><mo>→</mo><mo>+</mo><mi mathvariant=\"normal\">∞</mi></mrow><annotation encoding=\"application/x-tex\">R_{DS} \\to +\\infty</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.83333em;vertical-align:-0.15em;\"></span><span class=\"mord\"><span class=\"mord mathdefault\" style=\"margin-right:0.00773em;\">R</span><span class=\"msupsub\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.32833099999999993em;\"><span style=\"top:-2.5500000000000003em;margin-left:-0.00773em;margin-right:0.05em;\"><span class=\"pstrut\" style=\"height:2.7em;\"></span><span class=\"sizing reset-size6 size3 mtight\"><span class=\"mord mtight\"><span class=\"mord mathdefault mtight\" style=\"margin-right:0.02778em;\">D</span><span class=\"mord mathdefault mtight\" style=\"margin-right:0.05764em;\">S</span></span></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.15em;\"><span></span></span></span></span></span></span><span class=\"mspace\" style=\"margin-right:0.2777777777777778em;\"></span><span class=\"mrel\">→</span><span class=\"mspace\" style=\"margin-right:0.2777777777777778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.66666em;vertical-align:-0.08333em;\"></span><span class=\"mord\">+</span><span class=\"mord\">∞</span></span></span></span>, l'interrupteur commandé est <strong>ouvert</strong>.</li>\n<li><span class=\"katex\"><span class=\"katex-mathml\"><math><semantics><mrow><msub><mi>U</mi><mrow><mi>G</mi><mi>S</mi></mrow></msub><mo>&gt;</mo><mn>0</mn><mo separator=\"true\">,</mo><mn>45</mn><mi>V</mi></mrow><annotation encoding=\"application/x-tex\">U_{GS} &gt; 0,45 V</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.83333em;vertical-align:-0.15em;\"></span><span class=\"mord\"><span class=\"mord mathdefault\" style=\"margin-right:0.10903em;\">U</span><span class=\"msupsub\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.32833099999999993em;\"><span style=\"top:-2.5500000000000003em;margin-left:-0.10903em;margin-right:0.05em;\"><span class=\"pstrut\" style=\"height:2.7em;\"></span><span class=\"sizing reset-size6 size3 mtight\"><span class=\"mord mtight\"><span class=\"mord mathdefault mtight\">G</span><span class=\"mord mathdefault mtight\" style=\"margin-right:0.05764em;\">S</span></span></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.15em;\"><span></span></span></span></span></span></span><span class=\"mspace\" style=\"margin-right:0.2777777777777778em;\"></span><span class=\"mrel\">&gt;</span><span class=\"mspace\" style=\"margin-right:0.2777777777777778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.8777699999999999em;vertical-align:-0.19444em;\"></span><span class=\"mord\">0</span><span class=\"mpunct\">,</span><span class=\"mspace\" style=\"margin-right:0.16666666666666666em;\"></span><span class=\"mord\">4</span><span class=\"mord\">5</span><span class=\"mord mathdefault\" style=\"margin-right:0.22222em;\">V</span></span></span></span>: <span class=\"katex\"><span class=\"katex-mathml\"><math><semantics><mrow><msub><mi>R</mi><mrow><mi>D</mi><mi>S</mi></mrow></msub><mo>→</mo><mn>0</mn></mrow><annotation encoding=\"application/x-tex\">R_{DS} \\to 0</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.83333em;vertical-align:-0.15em;\"></span><span class=\"mord\"><span class=\"mord mathdefault\" style=\"margin-right:0.00773em;\">R</span><span class=\"msupsub\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.32833099999999993em;\"><span style=\"top:-2.5500000000000003em;margin-left:-0.00773em;margin-right:0.05em;\"><span class=\"pstrut\" style=\"height:2.7em;\"></span><span class=\"sizing reset-size6 size3 mtight\"><span class=\"mord mtight\"><span class=\"mord mathdefault mtight\" style=\"margin-right:0.02778em;\">D</span><span class=\"mord mathdefault mtight\" style=\"margin-right:0.05764em;\">S</span></span></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.15em;\"><span></span></span></span></span></span></span><span class=\"mspace\" style=\"margin-right:0.2777777777777778em;\"></span><span class=\"mrel\">→</span><span class=\"mspace\" style=\"margin-right:0.2777777777777778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.64444em;vertical-align:0em;\"></span><span class=\"mord\">0</span></span></span></span>, l'interrupteur commandé est <strong>fermé</strong>.</li>\n</ul></div></details>\n<p><a href=\"http://www.labosim.net/semi-conducteurs/transistor\">http://www.labosim.net/semi-conducteurs/transistor</a></p>\n<p>En utilisant des tensions de commandes <span class=\"katex\"><span class=\"katex-mathml\"><math><semantics><mrow><msub><mi>U</mi><mrow><mi>G</mi><mi>S</mi></mrow></msub></mrow><annotation encoding=\"application/x-tex\">U_{GS}</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.83333em;vertical-align:-0.15em;\"></span><span class=\"mord\"><span class=\"mord mathdefault\" style=\"margin-right:0.10903em;\">U</span><span class=\"msupsub\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.32833099999999993em;\"><span style=\"top:-2.5500000000000003em;margin-left:-0.10903em;margin-right:0.05em;\"><span class=\"pstrut\" style=\"height:2.7em;\"></span><span class=\"sizing reset-size6 size3 mtight\"><span class=\"mord mtight\"><span class=\"mord mathdefault mtight\">G</span><span class=\"mord mathdefault mtight\" style=\"margin-right:0.05764em;\">S</span></span></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.15em;\"><span></span></span></span></span></span></span></span></span></span> n'ayant que deux valeurs: 0, ou 5V, il est possible d'utiliser le transistor comme un <strong>interrupteur</strong> placé entre les bornes D et S et <strong>commandé</strong> par la tension <span class=\"katex\"><span class=\"katex-mathml\"><math><semantics><mrow><msub><mi>U</mi><mrow><mi>G</mi><mi>S</mi></mrow></msub></mrow><annotation encoding=\"application/x-tex\">U_{GS}</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.83333em;vertical-align:-0.15em;\"></span><span class=\"mord\"><span class=\"mord mathdefault\" style=\"margin-right:0.10903em;\">U</span><span class=\"msupsub\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.32833099999999993em;\"><span style=\"top:-2.5500000000000003em;margin-left:-0.10903em;margin-right:0.05em;\"><span class=\"pstrut\" style=\"height:2.7em;\"></span><span class=\"sizing reset-size6 size3 mtight\"><span class=\"mord mtight\"><span class=\"mord mathdefault mtight\">G</span><span class=\"mord mathdefault mtight\" style=\"margin-right:0.05764em;\">S</span></span></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.15em;\"><span></span></span></span></span></span></span></span></span></span>.</p>\n<p><img src=\"/2018-2019/CMOS-N-Commutation-da4d75a286300d797ea057e9e1d0ec6c.svg\" alt=\"Commutation du transistor CmosN\" class=\"center full\"></p>\n<h2 id=\"réalisation-dune-porte-non-not\"><a href=\"#r%C3%A9alisation-dune-porte-non-not\" aria-label=\"réalisation dune porte non not permalink\" class=\"anchor\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>Réalisation d'une porte <code class=\"language-text\">NON</code> (<em>not</em>)</h2>\n<p>La fonction booléenne non(x) associe à une valeur booléenne <span class=\"katex\"><span class=\"katex-mathml\"><math><semantics><mrow><mi>x</mi></mrow><annotation encoding=\"application/x-tex\">x</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.43056em;vertical-align:0em;\"></span><span class=\"mord mathdefault\">x</span></span></span></span> son \"contraire\".</p>\n<p>Sa table de vérité est:</p>\n<table>\n<thead>\n<tr>\n<th>x</th>\n<th>non(x)</th>\n</tr>\n</thead>\n<tbody>\n<tr>\n<td>0</td>\n<td>1</td>\n</tr>\n<tr>\n<td>1</td>\n<td>0</td>\n</tr>\n</tbody>\n</table>\n<p><img src=\"/2018-2019/CMOS-N-PorteNot-f54be8675cbaa5d401a0c9139b14bbc5.svg\" alt=\"Porte Non\" class=\"center full\"></p>\n<details class=\"custom-block custom-block-appli\"><summary class=\"custom-block-heading\">Schémas équivalents</summary><div class=\"custom-block-body\"><p>Réaliser les deux schémas équivalents au circuit pour <span class=\"katex\"><span class=\"katex-mathml\"><math><semantics><mrow><msub><mi>U</mi><mrow><mi>G</mi><mi>S</mi></mrow></msub><mo>=</mo><mn>0</mn></mrow><annotation encoding=\"application/x-tex\">U_{GS} = 0</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.83333em;vertical-align:-0.15em;\"></span><span class=\"mord\"><span class=\"mord mathdefault\" style=\"margin-right:0.10903em;\">U</span><span class=\"msupsub\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.32833099999999993em;\"><span style=\"top:-2.5500000000000003em;margin-left:-0.10903em;margin-right:0.05em;\"><span class=\"pstrut\" style=\"height:2.7em;\"></span><span class=\"sizing reset-size6 size3 mtight\"><span class=\"mord mtight\"><span class=\"mord mathdefault mtight\">G</span><span class=\"mord mathdefault mtight\" style=\"margin-right:0.05764em;\">S</span></span></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.15em;\"><span></span></span></span></span></span></span><span class=\"mspace\" style=\"margin-right:0.2777777777777778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2777777777777778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.64444em;vertical-align:0em;\"></span><span class=\"mord\">0</span></span></span></span> et <span class=\"katex\"><span class=\"katex-mathml\"><math><semantics><mrow><msub><mi>U</mi><mrow><mi>G</mi><mi>S</mi></mrow></msub><mo>=</mo><mn>5</mn><mi>V</mi></mrow><annotation encoding=\"application/x-tex\">U_{GS} = 5V</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.83333em;vertical-align:-0.15em;\"></span><span class=\"mord\"><span class=\"mord mathdefault\" style=\"margin-right:0.10903em;\">U</span><span class=\"msupsub\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.32833099999999993em;\"><span style=\"top:-2.5500000000000003em;margin-left:-0.10903em;margin-right:0.05em;\"><span class=\"pstrut\" style=\"height:2.7em;\"></span><span class=\"sizing reset-size6 size3 mtight\"><span class=\"mord mtight\"><span class=\"mord mathdefault mtight\">G</span><span class=\"mord mathdefault mtight\" style=\"margin-right:0.05764em;\">S</span></span></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.15em;\"><span></span></span></span></span></span></span><span class=\"mspace\" style=\"margin-right:0.2777777777777778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2777777777777778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.68333em;vertical-align:0em;\"></span><span class=\"mord\">5</span><span class=\"mord mathdefault\" style=\"margin-right:0.22222em;\">V</span></span></span></span> en remplaçant le transistor par un interrupteur.</p></div></details>\n<h2 id=\"réalisation-dune-porte-et-and\"><a href=\"#r%C3%A9alisation-dune-porte-et-and\" aria-label=\"réalisation dune porte et and permalink\" class=\"anchor\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>Réalisation d'une porte <code class=\"language-text\">ET</code> (<em>and</em>)</h2>\n<p>La fonction booléenne et(x, y) a la table de vérité suivante:</p>\n<table>\n<thead>\n<tr>\n<th>x</th>\n<th>y</th>\n<th>et(x,y)</th>\n</tr>\n</thead>\n<tbody>\n<tr>\n<td>0</td>\n<td>0</td>\n<td>0</td>\n</tr>\n<tr>\n<td>0</td>\n<td>1</td>\n<td>0</td>\n</tr>\n<tr>\n<td>1</td>\n<td>0</td>\n<td>0</td>\n</tr>\n<tr>\n<td>1</td>\n<td>1</td>\n<td>1</td>\n</tr>\n</tbody>\n</table>\n<p><img src=\"/2018-2019/CMOS-N-PorteAnd-2aabf430a55437fcf672835a865250a6.svg\" alt=\"Porte Et\" class=\"center full\"></p>\n<details class=\"custom-block custom-block-appli\"><summary class=\"custom-block-heading\">Schémas équivalents</summary><div class=\"custom-block-body\"><p>Réaliser les quatre schémas équivalents au circuit en remplaçant les transistors par des interrupteurs.</p></div></details>\n<h2 id=\"réalisation-dune-porte-ou-or\"><a href=\"#r%C3%A9alisation-dune-porte-ou-or\" aria-label=\"réalisation dune porte ou or permalink\" class=\"anchor\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>Réalisation d'une porte <code class=\"language-text\">OU</code> (<em>or</em>)</h2>\n<p>La fonction booléenne ou(x, y) a la table de vérité suivante:</p>\n<table>\n<thead>\n<tr>\n<th>x</th>\n<th>y</th>\n<th>ou(x,y)</th>\n</tr>\n</thead>\n<tbody>\n<tr>\n<td>0</td>\n<td>0</td>\n<td>0</td>\n</tr>\n<tr>\n<td>0</td>\n<td>1</td>\n<td>1</td>\n</tr>\n<tr>\n<td>1</td>\n<td>0</td>\n<td>1</td>\n</tr>\n<tr>\n<td>1</td>\n<td>1</td>\n<td>1</td>\n</tr>\n</tbody>\n</table>\n<p><img src=\"/2018-2019/CMOS-N-PorteOr-1aab9a576e36914eee26163d1f9aa37a.svg\" alt=\"Porte Ou\" class=\"center full\"></p>\n<details class=\"custom-block custom-block-appli\"><summary class=\"custom-block-heading\">Schémas équivalents</summary><div class=\"custom-block-body\"><p>Réaliser les quatre schémas équivalents au circuit en remplaçant les transistors par des interrupteurs.</p></div></details>\n<h2 id=\"autres-portes-booléennes\"><a href=\"#autres-portes-bool%C3%A9ennes\" aria-label=\"autres portes booléennes permalink\" class=\"anchor\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>Autres portes booléennes</h2>\n<h3 id=\"la-porte-non-et-nand\"><a href=\"#la-porte-non-et-nand\" aria-label=\"la porte non et nand permalink\" class=\"anchor\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>La porte <code class=\"language-text\">NON-ET</code> (<em>nand</em>)</h3>\n<div class=\"row\">\n<div class=\"col\">\n<p><strong>Table de vérité</strong></p>\n<table>\n<thead>\n<tr>\n<th>x</th>\n<th>y</th>\n<th>nand(x,y)</th>\n</tr>\n</thead>\n<tbody>\n<tr>\n<td>0</td>\n<td>0</td>\n<td>1</td>\n</tr>\n<tr>\n<td>0</td>\n<td>1</td>\n<td>1</td>\n</tr>\n<tr>\n<td>1</td>\n<td>0</td>\n<td>1</td>\n</tr>\n<tr>\n<td>1</td>\n<td>1</td>\n<td>0</td>\n</tr>\n</tbody>\n</table>\n</div>\n<div class=\"col\">\n<p><strong>Schématisation</strong></p>\n<p><img src=\"/2018-2019/Symboles-Logiques-NAND-38e460764c49152ef4bebf256bb7c6e0.svg\" alt=\"Porte NAND\" class=\"center full\"></p>\n</div>\n</div>\n<h3 id=\"la-porte-non-ou-nor\"><a href=\"#la-porte-non-ou-nor\" aria-label=\"la porte non ou nor permalink\" class=\"anchor\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>La porte <code class=\"language-text\">NON-OU</code> (<em>nor</em>)</h3>\n<div class=\"row\">\n<div class=\"col\">\n<p><strong>Table de vérité</strong></p>\n<table>\n<thead>\n<tr>\n<th>x</th>\n<th>y</th>\n<th>nor(x,y)</th>\n</tr>\n</thead>\n<tbody>\n<tr>\n<td>0</td>\n<td>0</td>\n<td>1</td>\n</tr>\n<tr>\n<td>0</td>\n<td>1</td>\n<td>0</td>\n</tr>\n<tr>\n<td>1</td>\n<td>0</td>\n<td>0</td>\n</tr>\n<tr>\n<td>1</td>\n<td>1</td>\n<td>0</td>\n</tr>\n</tbody>\n</table>\n</div>\n<div class=\"col\">\n<p><strong>Schématisation</strong></p>\n<p><img src=\"/2018-2019/Symboles-Logiques-NOR-92807771ef86bb4b2337112568524f37.svg\" alt=\"Porte NOR\" class=\"center full\"></p>\n</div>\n</div>\n<h3 id=\"la-porte-ou-exclusif-xor\"><a href=\"#la-porte-ou-exclusif-xor\" aria-label=\"la porte ou exclusif xor permalink\" class=\"anchor\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>La porte <code class=\"language-text\">OU eXclusif</code> (<em>xor</em>)</h3>\n<div class=\"row\">\n<div class=\"col\">\n<p><strong>Table de vérité</strong></p>\n<table>\n<thead>\n<tr>\n<th>x</th>\n<th>y</th>\n<th>xor(x,y)</th>\n</tr>\n</thead>\n<tbody>\n<tr>\n<td>0</td>\n<td>0</td>\n<td>0</td>\n</tr>\n<tr>\n<td>0</td>\n<td>1</td>\n<td>1</td>\n</tr>\n<tr>\n<td>1</td>\n<td>0</td>\n<td>1</td>\n</tr>\n<tr>\n<td>1</td>\n<td>1</td>\n<td>0</td>\n</tr>\n</tbody>\n</table>\n</div>\n<div class=\"col\">\n<p><strong>Schématisation</strong></p>\n<p><img src=\"/2018-2019/Symboles-Logiques-XOR-09008a775f35b4af73b48971b4c8e943.svg\" alt=\"Porte XOR\" class=\"center full\"></p>\n</div>\n</div>\n<h3 id=\"la-porte-et-inclusif-xnor\"><a href=\"#la-porte-et-inclusif-xnor\" aria-label=\"la porte et inclusif xnor permalink\" class=\"anchor\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>La porte <code class=\"language-text\">ET inclusif</code> (<em>xnor</em>)</h3>\n<div class=\"row\">\n<div class=\"col\">\n<p><strong>Table de vérité</strong></p>\n<table>\n<thead>\n<tr>\n<th>x</th>\n<th>y</th>\n<th>xnor(x,y)</th>\n</tr>\n</thead>\n<tbody>\n<tr>\n<td>0</td>\n<td>0</td>\n<td>1</td>\n</tr>\n<tr>\n<td>0</td>\n<td>1</td>\n<td>0</td>\n</tr>\n<tr>\n<td>1</td>\n<td>0</td>\n<td>0</td>\n</tr>\n<tr>\n<td>1</td>\n<td>1</td>\n<td>1</td>\n</tr>\n</tbody>\n</table>\n</div>\n<div class=\"col\">\n<p><strong>Schématisation</strong>\n<img src=\"/2018-2019/Symboles-Logiques-XNOR-fcd35797cb05aa04c57cf1f050b05105.svg\" alt=\"Porte XNOR\" class=\"center full\"></p>\n</div>\n</div>\n<details class=\"custom-block custom-block-appli\"><summary class=\"custom-block-heading\">Exercices du manuel</summary><div class=\"custom-block-body\"><p>Faire les exercices du chapitre 13 du manuel.</p></div></details>\n<h2 id=\"références\"><a href=\"#r%C3%A9f%C3%A9rences\" aria-label=\"références permalink\" class=\"anchor\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>Références</h2>\n<ul>\n<li>Chapitre 13. Les Portes booléennes  <a href=\"http://www.editions-eyrolles.com/Livre/9782212135435/\">Informatique et sciences du numérique Spécialité ISN en terminale S - Avec des exercices corrigés et des idées de projets par Gilles Dowek</a></li>\n</ul>","tableOfContents":"<ul>\n<li><a href=\"/2018-2019/ts/isn/2-Architecture-des-ordinateurs/4-Portes-booleennes/#commutation-du-transistor\">Commutation du transistor</a></li>\n<li><a href=\"/2018-2019/ts/isn/2-Architecture-des-ordinateurs/4-Portes-booleennes/#r%C3%A9alisation-dune-porte-non-not\">Réalisation d'une porte &#x3C;code class=\"language-text\">NON&#x3C;/code> (not)</a></li>\n<li><a href=\"/2018-2019/ts/isn/2-Architecture-des-ordinateurs/4-Portes-booleennes/#r%C3%A9alisation-dune-porte-et-and\">Réalisation d'une porte &#x3C;code class=\"language-text\">ET&#x3C;/code> (and)</a></li>\n<li><a href=\"/2018-2019/ts/isn/2-Architecture-des-ordinateurs/4-Portes-booleennes/#r%C3%A9alisation-dune-porte-ou-or\">Réalisation d'une porte &#x3C;code class=\"language-text\">OU&#x3C;/code> (or)</a></li>\n<li>\n<p><a href=\"/2018-2019/ts/isn/2-Architecture-des-ordinateurs/4-Portes-booleennes/#autres-portes-bool%C3%A9ennes\">Autres portes booléennes</a></p>\n<ul>\n<li><a href=\"/2018-2019/ts/isn/2-Architecture-des-ordinateurs/4-Portes-booleennes/#la-porte-non-et-nand\">La porte &#x3C;code class=\"language-text\">NON-ET&#x3C;/code> (nand)</a></li>\n<li><a href=\"/2018-2019/ts/isn/2-Architecture-des-ordinateurs/4-Portes-booleennes/#la-porte-non-ou-nor\">La porte &#x3C;code class=\"language-text\">NON-OU&#x3C;/code> (nor)</a></li>\n<li><a href=\"/2018-2019/ts/isn/2-Architecture-des-ordinateurs/4-Portes-booleennes/#la-porte-ou-exclusif-xor\">La porte &#x3C;code class=\"language-text\">OU eXclusif&#x3C;/code> (xor)</a></li>\n<li><a href=\"/2018-2019/ts/isn/2-Architecture-des-ordinateurs/4-Portes-booleennes/#la-porte-et-inclusif-xnor\">La porte &#x3C;code class=\"language-text\">ET inclusif&#x3C;/code> (xnor)</a></li>\n</ul>\n</li>\n<li><a href=\"/2018-2019/ts/isn/2-Architecture-des-ordinateurs/4-Portes-booleennes/#r%C3%A9f%C3%A9rences\">Références</a></li>\n</ul>","frontmatter":{"tags":["électronique","CMOS","architecture de von Neumann"]},"fields":{"classe":"ts","chapter":"Portes booléennes","matter":"isn","nChapter":"4","part":"Architecture des ordinateurs","nPart":"2"}}},"pageContext":{"isCreatedByStatefulCreatePages":false,"slug":"ts/isn/2-Architecture-des-ordinateurs/4-Portes-booleennes","chapter":"Portes booléennes"}}}