{
  "module_name": "btcd.h",
  "hash_id": "a743765746d2fdf0eda180dc24aaf72b7e3df096ffa51eb9f61d00b025deb29d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/btcd.h",
  "human_readable_source": " \n#ifndef _BTCD_H_\n#define _BTCD_H_\n\n \n\n#define GENERAL_PWRMGT                                  0x63c\n#       define GLOBAL_PWRMGT_EN                         (1 << 0)\n#       define STATIC_PM_EN                             (1 << 1)\n#       define THERMAL_PROTECTION_DIS                   (1 << 2)\n#       define THERMAL_PROTECTION_TYPE                  (1 << 3)\n#       define ENABLE_GEN2PCIE                          (1 << 4)\n#       define ENABLE_GEN2XSP                           (1 << 5)\n#       define SW_SMIO_INDEX(x)                         ((x) << 6)\n#       define SW_SMIO_INDEX_MASK                       (3 << 6)\n#       define SW_SMIO_INDEX_SHIFT                      6\n#       define LOW_VOLT_D2_ACPI                         (1 << 8)\n#       define LOW_VOLT_D3_ACPI                         (1 << 9)\n#       define VOLT_PWRMGT_EN                           (1 << 10)\n#       define BACKBIAS_PAD_EN                          (1 << 18)\n#       define BACKBIAS_VALUE                           (1 << 19)\n#       define DYN_SPREAD_SPECTRUM_EN                   (1 << 23)\n#       define AC_DC_SW                                 (1 << 24)\n\n#define TARGET_AND_CURRENT_PROFILE_INDEX                  0x66c\n#       define CURRENT_PROFILE_INDEX_MASK                 (0xf << 4)\n#       define CURRENT_PROFILE_INDEX_SHIFT                4\n\n#define\tCG_BIF_REQ_AND_RSP\t\t\t\t0x7f4\n#define\t\tCG_CLIENT_REQ(x)\t\t\t((x) << 0)\n#define\t\tCG_CLIENT_REQ_MASK\t\t\t(0xff << 0)\n#define\t\tCG_CLIENT_REQ_SHIFT\t\t\t0\n#define\t\tCG_CLIENT_RESP(x)\t\t\t((x) << 8)\n#define\t\tCG_CLIENT_RESP_MASK\t\t\t(0xff << 8)\n#define\t\tCG_CLIENT_RESP_SHIFT\t\t\t8\n#define\t\tCLIENT_CG_REQ(x)\t\t\t((x) << 16)\n#define\t\tCLIENT_CG_REQ_MASK\t\t\t(0xff << 16)\n#define\t\tCLIENT_CG_REQ_SHIFT\t\t\t16\n#define\t\tCLIENT_CG_RESP(x)\t\t\t((x) << 24)\n#define\t\tCLIENT_CG_RESP_MASK\t\t\t(0xff << 24)\n#define\t\tCLIENT_CG_RESP_SHIFT\t\t\t24\n\n#define\tSCLK_PSKIP_CNTL\t\t\t\t\t0x8c0\n#define\t\tPSKIP_ON_ALLOW_STOP_HI(x)\t\t((x) << 16)\n#define\t\tPSKIP_ON_ALLOW_STOP_HI_MASK\t\t(0xff << 16)\n#define\t\tPSKIP_ON_ALLOW_STOP_HI_SHIFT\t\t16\n\n#define\tCG_ULV_CONTROL\t\t\t\t\t0x8c8\n#define\tCG_ULV_PARAMETER\t\t\t\t0x8cc\n\n#define\tMC_ARB_DRAM_TIMING\t\t\t\t0x2774\n#define\tMC_ARB_DRAM_TIMING2\t\t\t\t0x2778\n\n#define\tMC_ARB_RFSH_RATE\t\t\t\t0x27b0\n#define\t\tPOWERMODE0(x)\t\t\t\t((x) << 0)\n#define\t\tPOWERMODE0_MASK\t\t\t\t(0xff << 0)\n#define\t\tPOWERMODE0_SHIFT\t\t\t0\n#define\t\tPOWERMODE1(x)\t\t\t\t((x) << 8)\n#define\t\tPOWERMODE1_MASK\t\t\t\t(0xff << 8)\n#define\t\tPOWERMODE1_SHIFT\t\t\t8\n#define\t\tPOWERMODE2(x)\t\t\t\t((x) << 16)\n#define\t\tPOWERMODE2_MASK\t\t\t\t(0xff << 16)\n#define\t\tPOWERMODE2_SHIFT\t\t\t16\n#define\t\tPOWERMODE3(x)\t\t\t\t((x) << 24)\n#define\t\tPOWERMODE3_MASK\t\t\t\t(0xff << 24)\n#define\t\tPOWERMODE3_SHIFT\t\t\t24\n\n#define MC_ARB_BURST_TIME                               0x2808\n#define\t\tSTATE0(x)\t\t\t\t((x) << 0)\n#define\t\tSTATE0_MASK\t\t\t\t(0x1f << 0)\n#define\t\tSTATE0_SHIFT\t\t\t\t0\n#define\t\tSTATE1(x)\t\t\t\t((x) << 5)\n#define\t\tSTATE1_MASK\t\t\t\t(0x1f << 5)\n#define\t\tSTATE1_SHIFT\t\t\t\t5\n#define\t\tSTATE2(x)\t\t\t\t((x) << 10)\n#define\t\tSTATE2_MASK\t\t\t\t(0x1f << 10)\n#define\t\tSTATE2_SHIFT\t\t\t\t10\n#define\t\tSTATE3(x)\t\t\t\t((x) << 15)\n#define\t\tSTATE3_MASK\t\t\t\t(0x1f << 15)\n#define\t\tSTATE3_SHIFT\t\t\t\t15\n\n#define MC_SEQ_RAS_TIMING                               0x28a0\n#define MC_SEQ_CAS_TIMING                               0x28a4\n#define MC_SEQ_MISC_TIMING                              0x28a8\n#define MC_SEQ_MISC_TIMING2                             0x28ac\n\n#define MC_SEQ_RD_CTL_D0                                0x28b4\n#define MC_SEQ_RD_CTL_D1                                0x28b8\n#define MC_SEQ_WR_CTL_D0                                0x28bc\n#define MC_SEQ_WR_CTL_D1                                0x28c0\n\n#define MC_PMG_AUTO_CFG                                 0x28d4\n\n#define MC_SEQ_STATUS_M                                 0x29f4\n#       define PMG_PWRSTATE                             (1 << 16)\n\n#define MC_SEQ_MISC0                                    0x2a00\n#define         MC_SEQ_MISC0_GDDR5_SHIFT                28\n#define         MC_SEQ_MISC0_GDDR5_MASK                 0xf0000000\n#define         MC_SEQ_MISC0_GDDR5_VALUE                5\n#define MC_SEQ_MISC1                                    0x2a04\n#define MC_SEQ_RESERVE_M                                0x2a08\n#define MC_PMG_CMD_EMRS                                 0x2a0c\n\n#define MC_SEQ_MISC3                                    0x2a2c\n\n#define MC_SEQ_MISC5                                    0x2a54\n#define MC_SEQ_MISC6                                    0x2a58\n\n#define MC_SEQ_MISC7                                    0x2a64\n\n#define MC_SEQ_CG                                       0x2a68\n#define\t\tCG_SEQ_REQ(x)\t\t\t\t((x) << 0)\n#define\t\tCG_SEQ_REQ_MASK\t\t\t\t(0xff << 0)\n#define\t\tCG_SEQ_REQ_SHIFT\t\t\t0\n#define\t\tCG_SEQ_RESP(x)\t\t\t\t((x) << 8)\n#define\t\tCG_SEQ_RESP_MASK\t\t\t(0xff << 8)\n#define\t\tCG_SEQ_RESP_SHIFT\t\t\t8\n#define\t\tSEQ_CG_REQ(x)\t\t\t\t((x) << 16)\n#define\t\tSEQ_CG_REQ_MASK\t\t\t\t(0xff << 16)\n#define\t\tSEQ_CG_REQ_SHIFT\t\t\t16\n#define\t\tSEQ_CG_RESP(x)\t\t\t\t((x) << 24)\n#define\t\tSEQ_CG_RESP_MASK\t\t\t(0xff << 24)\n#define\t\tSEQ_CG_RESP_SHIFT\t\t\t24\n#define MC_SEQ_RAS_TIMING_LP                            0x2a6c\n#define MC_SEQ_CAS_TIMING_LP                            0x2a70\n#define MC_SEQ_MISC_TIMING_LP                           0x2a74\n#define MC_SEQ_MISC_TIMING2_LP                          0x2a78\n#define MC_SEQ_WR_CTL_D0_LP                             0x2a7c\n#define MC_SEQ_WR_CTL_D1_LP                             0x2a80\n#define MC_SEQ_PMG_CMD_EMRS_LP                          0x2a84\n#define MC_SEQ_PMG_CMD_MRS_LP                           0x2a88\n\n#define MC_PMG_CMD_MRS                                  0x2aac\n\n#define MC_SEQ_RD_CTL_D0_LP                             0x2b1c\n#define MC_SEQ_RD_CTL_D1_LP                             0x2b20\n\n#define MC_PMG_CMD_MRS1                                 0x2b44\n#define MC_SEQ_PMG_CMD_MRS1_LP                          0x2b48\n\n#define\tLB_SYNC_RESET_SEL\t\t\t\t0x6b28\n#define\t\tLB_SYNC_RESET_SEL_MASK\t\t\t(3 << 0)\n#define\t\tLB_SYNC_RESET_SEL_SHIFT\t\t\t0\n\n \n#define PCIE_LC_SPEED_CNTL                                0xa4  \n#       define LC_GEN2_EN_STRAP                           (1 << 0)\n#       define LC_TARGET_LINK_SPEED_OVERRIDE_EN           (1 << 1)\n#       define LC_FORCE_EN_HW_SPEED_CHANGE                (1 << 5)\n#       define LC_FORCE_DIS_HW_SPEED_CHANGE               (1 << 6)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK      (0x3 << 8)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT     3\n#       define LC_CURRENT_DATA_RATE                       (1 << 11)\n#       define LC_HW_VOLTAGE_IF_CONTROL(x)                ((x) << 12)\n#       define LC_HW_VOLTAGE_IF_CONTROL_MASK              (3 << 12)\n#       define LC_HW_VOLTAGE_IF_CONTROL_SHIFT             12\n#       define LC_VOLTAGE_TIMER_SEL_MASK                  (0xf << 14)\n#       define LC_CLR_FAILED_SPD_CHANGE_CNT               (1 << 21)\n#       define LC_OTHER_SIDE_EVER_SENT_GEN2               (1 << 23)\n#       define LC_OTHER_SIDE_SUPPORTS_GEN2                (1 << 24)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}