-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_ActeOg_rom is 
    generic(
             DWIDTH     : integer := 17; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 128
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of StreamingFCLayer_Batch_4_Matrix_Vector_ActeOg_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00000111010110001", 1 => "11110100011101110", 
    2 => "11111101001110111", 3 => "11111110111011011", 
    4 => "11111100111111011", 5 => "11111110100010111", 
    6 => "11111111001011110", 7 => "00001001011010110", 
    8 => "00101110010100011", 9 => "11111111101100011", 
    10 => "11111001110011011", 11 => "00000001101110101", 
    12 => "11110110000010000", 13 => "00000000111110110", 
    14 => "00010010011001001", 15 => "11011011110001001", 
    16 => "11111110110100100", 17 => "11111101100001001", 
    18 => "00000110001100000", 19 => "11111010110001101", 
    20 => "00000000001101110", 21 => "11111111101100111", 
    22 => "11110111110101100", 23 => "11111110111111100", 
    24 => "00000010001000110", 25 => "11101111101011110", 
    26 => "11111010111111011", 27 => "11111101111111110", 
    28 => "11111010100001011", 29 => "11111100110100101", 
    30 => "01000110001001010", 31 => "11111110100101100", 
    32 => "11111010010100011", 33 => "00000000101111111", 
    34 => "11111101110110000", 35 => "11111111101101010", 
    36 => "11111110100101011", 37 => "00000111100101111", 
    38 => "11111011000110011", 39 => "00000010001101110", 
    40 => "00000100101100101", 41 => "11111111110011111", 
    42 => "11111110010000111", 43 => "00000001000111000", 
    44 => "00000001011000001", 45 => "00001001011110001", 
    46 => "00000010101100010", 47 => "11111111100101011", 
    48 => "00000010001100000", 49 => "11111111101100000", 
    50 => "00000000011010011", 51 => "11111000010111010", 
    52 => "00000110111100111", 53 => "11111100110011101", 
    54 => "00000001011110001", 55 => "11111111101110100", 
    56 => "11111110011100000", 57 => "00000010001110110", 
    58 => "00000000101011110", 59 => "11110011010110110", 
    60 => "00000011001010010", 61 => "11110110010011011", 
    62 => "11111110111001100", 63 => "11110010111010101", 
    64 => "11111111000100000", 65 => "11111011010101111", 
    66 => "00000000011101011", 67 => "00000100100001010", 
    68 => "00000101001100101", 69 => "00000000011111101", 
    70 => "00010010011111001", 71 => "11110110010101100", 
    72 => "00000000111111000", 73 => "11111101100100100", 
    74 => "00000000110101011", 75 => "00000000110111001", 
    76 => "00000000111100001", 77 => "11111111100110111", 
    78 => "11111110000101100", 79 => "00000001000011011", 
    80 => "11111111001100000", 81 => "00000000101101010", 
    82 => "00000111000011101", 83 => "11101110111100101", 
    84 => "00100000110001110", 85 => "00000010000101001", 
    86 => "00000001100000000", 87 => "11111011001111000", 
    88 => "00000111111100111", 89 => "00000001110100011", 
    90 => "00000001000001101", 91 => "11111110100101110", 
    92 => "00000010100001100", 93 => "00000000100010101", 
    94 => "00000100100100001", 95 => "00000000011101001", 
    96 => "11111110110110100", 97 => "11111111101111100", 
    98 => "11111111101011110", 99 => "11111111001100110", 
    100 => "00000001011001110", 101 => "00010101111111001", 
    102 => "00000000010010101", 103 => "00000001001001110", 
    104 => "11111011101000001", 105 => "11111110011001101", 
    106 => "11111110111010010", 107 => "11110101010000100", 
    108 => "11111110000100011", 109 => "00000000110001101", 
    110 => "11111111100111001", 111 => "11111100100110101", 
    112 => "11101101100101111", 113 => "11111111111000010", 
    114 => "11111111110110111", 115 => "00000110101011011", 
    116 => "11111100010110110", 117 => "00000001010100100", 
    118 => "11111111010110010", 119 => "00000000001101100", 
    120 => "00000001110001001", 121 => "11111101110011000", 
    122 => "00000000101100111", 123 => "11111110101100011", 
    124 => "00010000011100011", 125 => "11111111010111000", 
    126 => "00001000101000010", 127 => "11110011110010010" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_ActeOg is
    generic (
        DataWidth : INTEGER := 17;
        AddressRange : INTEGER := 128;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of StreamingFCLayer_Batch_4_Matrix_Vector_ActeOg is
    component StreamingFCLayer_Batch_4_Matrix_Vector_ActeOg_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    StreamingFCLayer_Batch_4_Matrix_Vector_ActeOg_rom_U :  component StreamingFCLayer_Batch_4_Matrix_Vector_ActeOg_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


