$date
	Fri May 18 09:59:56 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 2 ! state [1:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module sm $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 2 & nstate [1:0] $end
$var reg 2 ' state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
0$
0#
0"
b0 !
$end
#5
1$
#10
0$
#15
1$
#20
0$
0%
#25
1$
#30
0$
#35
1$
#40
b1 &
0$
1"
#45
b11 &
b1 !
b1 '
1$
#50
b1 &
0$
0"
#55
1$
#60
b11 &
0$
1"
#65
b11 !
b11 '
1$
#70
0$
#75
1$
#80
b1 &
0$
1#
0"
#85
b0 &
b1 !
b1 '
1$
#90
0$
#95
b0 !
b0 '
1$
#100
0$
#105
1$
#110
0$
