Analysis & Synthesis report for SSI_Reader_Test
Sat Feb 24 01:00:11 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: SSI_Reader:Read_SSI
 14. Parameter Settings for User Entity Instance: uart:on_chip_uart
 15. Parameter Settings for User Entity Instance: uart:on_chip_uart|uart_transmitter:uatransmit
 16. Parameter Settings for User Entity Instance: uart:on_chip_uart|uart_receiver:uareceive
 17. Port Connectivity Checks: "uart:on_chip_uart"
 18. Port Connectivity Checks: "SSI_Reader:Read_SSI"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb 24 01:00:11 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; SSI_Reader_Test                             ;
; Top-level Entity Name              ; SSI_Reader_Test                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 101                                         ;
;     Total combinational functions  ; 100                                         ;
;     Dedicated logic registers      ; 62                                          ;
; Total registers                    ; 62                                          ;
; Total pins                         ; 105                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; SSI_Reader_Test    ; SSI_Reader_Test    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                              ; Library ;
+---------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; ../Library/uart_transmitter.v                                                         ; yes             ; User Verilog HDL File        ; H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v        ;         ;
; ../Library/uart_receiver.v                                                            ; yes             ; User Verilog HDL File        ; H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_receiver.v           ;         ;
; ../Library/uart.v                                                                     ; yes             ; User Verilog HDL File        ; H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v                    ;         ;
; ../Library/SSI_Reader.v                                                               ; yes             ; User Verilog HDL File        ; H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v              ;         ;
; /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/util.vh ; yes             ; Auto-Found Unspecified File  ; /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/util.vh                     ;         ;
; ssi_reader_test.v                                                                     ; yes             ; Auto-Found Verilog HDL File  ; H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v ;         ;
+---------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 101            ;
;                                             ;                ;
; Total combinational functions               ; 100            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 39             ;
;     -- 3 input functions                    ; 18             ;
;     -- <=2 input functions                  ; 43             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 64             ;
;     -- arithmetic mode                      ; 36             ;
;                                             ;                ;
; Total registers                             ; 62             ;
;     -- Dedicated logic registers            ; 62             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 105            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 57             ;
; Total fan-out                               ; 661            ;
; Average fan-out                             ; 1.46           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                               ;
+-------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                            ; Entity Name      ; Library Name ;
+-------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+------------------+--------------+
; |SSI_Reader_Test                    ; 100 (2)             ; 62 (2)                    ; 0           ; 0            ; 0       ; 0         ; 105  ; 0            ; |SSI_Reader_Test                                               ; SSI_Reader_Test  ; work         ;
;    |SSI_Reader:Read_SSI|            ; 66 (66)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSI_Reader_Test|SSI_Reader:Read_SSI                           ; SSI_Reader       ; work         ;
;    |uart:on_chip_uart|              ; 32 (1)              ; 28 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSI_Reader_Test|uart:on_chip_uart                             ; uart             ; work         ;
;       |uart_transmitter:uatransmit| ; 31 (31)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSI_Reader_Test|uart:on_chip_uart|uart_transmitter:uatransmit ; uart_transmitter ; work         ;
+-------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal          ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------+------------------------+
; SSI_Reader:Read_SSI|read_data[4]                   ; SSI_Reader:Read_SSI|Decoder0 ; yes                    ;
; SSI_Reader:Read_SSI|read_data[5]                   ; SSI_Reader:Read_SSI|Decoder0 ; yes                    ;
; SSI_Reader:Read_SSI|read_data[6]                   ; SSI_Reader:Read_SSI|Decoder0 ; yes                    ;
; SSI_Reader:Read_SSI|read_data[7]                   ; SSI_Reader:Read_SSI|Decoder0 ; yes                    ;
; SSI_Reader:Read_SSI|read_data[8]                   ; SSI_Reader:Read_SSI|Decoder0 ; yes                    ;
; SSI_Reader:Read_SSI|read_data[9]                   ; SSI_Reader:Read_SSI|Decoder0 ; yes                    ;
; SSI_Reader:Read_SSI|NCS                            ; SSI_Reader:Read_SSI|WideOr1  ; yes                    ;
; SSI_Reader:Read_SSI|read_data[3]                   ; SSI_Reader:Read_SSI|Decoder0 ; yes                    ;
; SSI_Reader:Read_SSI|read_data[2]                   ; SSI_Reader:Read_SSI|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                              ;                        ;
+----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+-----------------------------------------------------------+----------------------------------------+
; Register name                                             ; Reason for Removal                     ;
+-----------------------------------------------------------+----------------------------------------+
; uart:on_chip_uart|uart_transmitter:uatransmit|tx_shift[0] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                     ;                                        ;
+-----------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 62    ;
; Number of registers using Synchronous Clear  ; 39    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Inverted Register Statistics                                    ;
+-------------------------------------------------------+---------+
; Inverted Register                                     ; Fan out ;
+-------------------------------------------------------+---------+
; uart:on_chip_uart|uart_transmitter:uatransmit|bit_out ; 1       ;
; Total number of inverted registers = 1                ;         ;
+-------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SSI_Reader_Test|uart:on_chip_uart|uart_transmitter:uatransmit|bit_counter[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SSI_Reader_Test|SSI_Reader:Read_SSI|curr_state[0]                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSI_Reader:Read_SSI ;
+-----------------+----------+-------------------------------------+
; Parameter Name  ; Value    ; Type                                ;
+-----------------+----------+-------------------------------------+
; CLOCK_FREQ      ; 50000000 ; Signed Integer                      ;
; SSI_CLK_PERIOD  ; 1.1E-06  ; Signed Float                        ;
; SSI_SAMPLE_RATE ; 50       ; Signed Integer                      ;
; SSI_RES         ; 10       ; Signed Integer                      ;
+-----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:on_chip_uart ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                     ;
; BAUD_RATE      ; 9600     ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:on_chip_uart|uart_transmitter:uatransmit ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                                 ;
; BAUD_RATE      ; 9600     ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:on_chip_uart|uart_receiver:uareceive ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                             ;
; BAUD_RATE      ; 9600     ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:on_chip_uart"                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset          ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_in_ready  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out_ready ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSI_Reader:Read_SSI"                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; magHIGH       ; Input  ; Info     ; Explicitly unconnected                                                              ;
; magLOW        ; Input  ; Info     ; Explicitly unconnected                                                              ;
; DataOut[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 105                         ;
; cycloneiii_ff         ; 62                          ;
;     ENA               ; 9                           ;
;     SCLR              ; 39                          ;
;     plain             ; 14                          ;
; cycloneiii_io_obuf    ; 82                          ;
; cycloneiii_lcell_comb ; 101                         ;
;     arith             ; 36                          ;
;         2 data inputs ; 36                          ;
;     normal            ; 65                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 39                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Feb 24 00:59:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SSI_Reader_Test -c SSI_Reader_Test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_transmitter.v
    Info (12023): Found entity 1: uart_transmitter File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_receiver.v
    Info (12023): Found entity 1: uart_receiver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_receiver.v Line: 3
Warning (10335): Unrecognized synthesis attribute "iob" at ../Library/uart.v(26) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart.v
    Info (12023): Found entity 1: uart File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/ssi_reader.v
    Info (12023): Found entity 1: SSI_Reader File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at ssi_reader_test.v(87): ignored dangling comma in List of Port Connections File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 87
Warning (12125): Using design file ssi_reader_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SSI_Reader_Test File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 6
Info (12127): Elaborating entity "SSI_Reader_Test" for the top level hierarchy
Warning (10030): Net "data_out_ready" at ssi_reader_test.v(55) has no driver or initial value, using a default initial value '0' File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 55
Warning (10030): Net "rst" at ssi_reader_test.v(56) has no driver or initial value, using a default initial value '0' File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 56
Warning (10034): Output port "I2C_SCLK" at ssi_reader_test.v(21) has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 21
Info (12128): Elaborating entity "SSI_Reader" for hierarchy "SSI_Reader:Read_SSI" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 87
Warning (10230): Verilog HDL assignment warning at SSI_Reader.v(42): truncated value with size 32 to match size of target (6) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 42
Warning (10230): Verilog HDL assignment warning at SSI_Reader.v(48): truncated value with size 32 to match size of target (20) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 48
Warning (10230): Verilog HDL assignment warning at SSI_Reader.v(55): truncated value with size 32 to match size of target (4) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at SSI_Reader.v(61): inferring latch(es) for variable "read_data", which holds its previous value in one or more paths through the always construct File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 61
Warning (10240): Verilog HDL Always Construct warning at SSI_Reader.v(61): inferring latch(es) for variable "NCS", which holds its previous value in one or more paths through the always construct File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 61
Info (10041): Inferred latch for "NCS" at SSI_Reader.v(61) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 61
Info (10041): Inferred latch for "read_data[0]" at SSI_Reader.v(61) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 61
Info (10041): Inferred latch for "read_data[1]" at SSI_Reader.v(61) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 61
Info (10041): Inferred latch for "read_data[2]" at SSI_Reader.v(61) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 61
Info (10041): Inferred latch for "read_data[3]" at SSI_Reader.v(61) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 61
Info (10041): Inferred latch for "read_data[4]" at SSI_Reader.v(61) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 61
Info (10041): Inferred latch for "read_data[5]" at SSI_Reader.v(61) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 61
Info (10041): Inferred latch for "read_data[6]" at SSI_Reader.v(61) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 61
Info (10041): Inferred latch for "read_data[7]" at SSI_Reader.v(61) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 61
Info (10041): Inferred latch for "read_data[8]" at SSI_Reader.v(61) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 61
Info (10041): Inferred latch for "read_data[9]" at SSI_Reader.v(61) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 61
Info (12128): Elaborating entity "uart" for hierarchy "uart:on_chip_uart" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 103
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "uart:on_chip_uart|uart_transmitter:uatransmit" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v Line: 44
Warning (10230): Verilog HDL assignment warning at uart_transmitter.v(48): truncated value with size 32 to match size of target (13) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v Line: 48
Warning (10230): Verilog HDL assignment warning at uart_transmitter.v(58): truncated value with size 32 to match size of target (4) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v Line: 58
Warning (10230): Verilog HDL assignment warning at uart_transmitter.v(69): truncated value with size 32 to match size of target (1) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v Line: 69
Info (12128): Elaborating entity "uart_receiver" for hierarchy "uart:on_chip_uart|uart_receiver:uareceive" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v Line: 56
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(53): truncated value with size 32 to match size of target (13) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_receiver.v Line: 53
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(63): truncated value with size 32 to match size of target (4) File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_receiver.v Line: 63
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIOH0[0]" and its non-tri-state driver. File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIOH0[3]" and its non-tri-state driver. File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIOH0[5]" and its non-tri-state driver. File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIOH0[1]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[7]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[9]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[11]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 22
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 25
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 25
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 25
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 25
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 25
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 25
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 25
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 25
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 25
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 25
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 25
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 25
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 25
    Warning (13040): bidirectional pin "GPIOH0[2]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[4]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[6]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[8]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[10]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[12]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[13]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[14]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[15]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[16]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[17]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[18]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[19]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[20]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[21]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[22]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[23]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[24]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[25]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[26]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[27]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[28]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[29]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[30]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[31]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[32]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH0[33]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13040): bidirectional pin "GPIOH1[0]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[1]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[2]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[3]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[4]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[5]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[6]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[7]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[8]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[9]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[10]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[11]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[12]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[13]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[14]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[15]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[16]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[17]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[18]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[19]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[20]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[21]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[22]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[23]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[24]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[25]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[26]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[27]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[28]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[29]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[30]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[31]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[32]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
    Warning (13040): bidirectional pin "GPIOH1[33]" has no driver File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 33
Warning (13012): Latch SSI_Reader:Read_SSI|NCS has unsafe behavior File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SSI_Reader:Read_SSI|curr_state[0] File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v Line: 53
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIOH0[0]~synth" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13010): Node "GPIOH0[3]~synth" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
    Warning (13010): Node "GPIOH0[5]~synth" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 21
Info (286030): Timing-Driven Synthesis is running
Warning (14632): Output pin "LED[7]" driven by bidirectional pin "GPIOH0[9]" cannot be tri-stated File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 12
Warning (14632): Output pin "LED[6]" driven by bidirectional pin "GPIOH0[11]" cannot be tri-stated File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 12
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 15
    Warning (15610): No output dependent on input pin "SW[0]" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 18
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 26
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 26
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 26
    Warning (15610): No output dependent on input pin "GPIOH0_IN[0]" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 30
    Warning (15610): No output dependent on input pin "GPIOH0_IN[1]" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 30
    Warning (15610): No output dependent on input pin "GPIOH1_IN[0]" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 35
    Warning (15610): No output dependent on input pin "GPIOH1_IN[1]" File: H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v Line: 35
Info (21057): Implemented 215 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 82 bidirectional pins
    Info (21061): Implemented 110 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 727 megabytes
    Info: Processing ended: Sat Feb 24 01:00:11 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:32


