{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686289392309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686289392310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 13:43:12 2023 " "Processing started: Fri Jun 09 13:43:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686289392310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686289392310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686289392310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686289392451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686289392451 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD1602_top.sv(32) " "Verilog HDL information at LCD1602_top.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686289397134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd1602_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lcd1602_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602_top " "Found entity 1: LCD1602_top" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686289397135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686289397135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STATE state LCD1602_drive.sv(29) " "Verilog HDL Declaration information at LCD1602_drive.sv(29): object \"STATE\" differs only in case from object \"state\" in the same scope" {  } { { "src/LCD1602_drive.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_drive.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686289397136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd1602_drive.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lcd1602_drive.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602_drive " "Found entity 1: LCD1602_drive" {  } { { "src/LCD1602_drive.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_drive.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686289397136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686289397136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD1602_top " "Elaborating entity \"LCD1602_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686289397148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(34) " "Verilog HDL assignment warning at LCD1602_top.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397149 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(40) " "Verilog HDL assignment warning at LCD1602_top.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397149 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(48) " "Verilog HDL assignment warning at LCD1602_top.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397149 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD1602_top.sv(52) " "Verilog HDL assignment warning at LCD1602_top.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397149 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD1602_top.sv(54) " "Verilog HDL assignment warning at LCD1602_top.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397149 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(57) " "Verilog HDL assignment warning at LCD1602_top.sv(57): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397149 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(64) " "Verilog HDL assignment warning at LCD1602_top.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD1602_top.sv(66) " "Verilog HDL assignment warning at LCD1602_top.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(69) " "Verilog HDL assignment warning at LCD1602_top.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(70) " "Verilog HDL assignment warning at LCD1602_top.sv(70): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(81) " "Verilog HDL assignment warning at LCD1602_top.sv(81): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD1602_top.sv(85) " "Verilog HDL assignment warning at LCD1602_top.sv(85): truncated value with size 32 to match size of target (1)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD1602_top.sv(87) " "Verilog HDL assignment warning at LCD1602_top.sv(87): truncated value with size 32 to match size of target (8)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(90) " "Verilog HDL assignment warning at LCD1602_top.sv(90): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(97) " "Verilog HDL assignment warning at LCD1602_top.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD1602_top.sv(99) " "Verilog HDL assignment warning at LCD1602_top.sv(99): truncated value with size 32 to match size of target (1)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(102) " "Verilog HDL assignment warning at LCD1602_top.sv(102): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(103) " "Verilog HDL assignment warning at LCD1602_top.sv(103): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(114) " "Verilog HDL assignment warning at LCD1602_top.sv(114): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD1602_top.sv(118) " "Verilog HDL assignment warning at LCD1602_top.sv(118): truncated value with size 32 to match size of target (1)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD1602_top.sv(120) " "Verilog HDL assignment warning at LCD1602_top.sv(120): truncated value with size 32 to match size of target (8)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(123) " "Verilog HDL assignment warning at LCD1602_top.sv(123): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_top.sv(131) " "Verilog HDL assignment warning at LCD1602_top.sv(131): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686289397150 "|LCD1602_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602_drive LCD1602_drive:LCD1602_drive_m0 " "Elaborating entity \"LCD1602_drive\" for hierarchy \"LCD1602_drive:LCD1602_drive_m0\"" {  } { { "src/LCD1602_top.sv" "LCD1602_drive_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686289397162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD1602_RW GND " "Pin \"LCD1602_RW\" is stuck at GND" {  } { { "src/LCD1602_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd1602/src/LCD1602_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686289397493 "|LCD1602_top|LCD1602_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686289397493 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686289397542 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686289397871 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_work/Cyclone/Code_Others/lcd1602/output_files/top.map.smsg " "Generated suppressed messages file E:/FPGA_work/Cyclone/Code_Others/lcd1602/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686289397889 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686289397946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686289397946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686289397967 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686289397967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "211 " "Implemented 211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686289397967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686289397967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686289397976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 13:43:17 2023 " "Processing ended: Fri Jun 09 13:43:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686289397976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686289397976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686289397976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686289397976 ""}
