# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Single_CPU.srcs/sources_1/ADD.v" \
"../../../../Single_CPU.srcs/sources_1/ADDSUB_32.v" \
"../../../../Single_CPU.srcs/sources_1/ALU.v" \
"../../../../Single_CPU.srcs/sources_1/Br_Jump_addr.v" \
"../../../../Single_CPU.srcs/sources_1/CLA_32.v" \
"../../../../Single_CPU.srcs/sources_1/CLA_8.v" \
"../../../../Single_CPU.srcs/sources_1/CONUNIT.v" \
"../../../../Single_CPU.srcs/sources_1/Data_mem.v" \
"../../../../Single_CPU.srcs/sources_1/EXT16T32.v" \
"../../../../Single_CPU.srcs/sources_1/Fecth_Circuit.v" \
"../../../../Single_CPU.srcs/sources_1/Inst_mem.v" \
"../../../../Single_CPU.srcs/sources_1/MUX2_1.v" \
"../../../../Single_CPU.srcs/sources_1/MUX2_1_5.v" \
"../../../../Single_CPU.srcs/sources_1/MUX4_1.v" \
"../../../../Single_CPU.srcs/sources_1/PC.v" \
"../../../../Single_CPU.srcs/sources_1/REGFILE.v" \
"../../../../Single_CPU.srcs/sources_1/Single_CPU.v" \
"../../../../Single_CPU.srcs/sim_1/new/test_CPU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
