set ::env(PROJECT_NAME) full_adder
set ::env(DESIGN_TOP) full_adder
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/full_adder/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/full_adder/rtl/full_adder.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) digital_design
