package rars.riscv.instructions.compressed;

import org.jetbrains.annotations.NotNull;
import rars.Globals;
import rars.ProgramStatement;
import rars.exceptions.AddressErrorException;
import rars.exceptions.SimulationException;
import rars.riscv.CompressedInstruction;
import rars.riscv.CompressedInstructionFormat;
import rars.riscv.hardware.RegisterFile;

/**
 * From RISC-V spec:
 * <p>
 * C.LWSP loads a 32-bit value from memory into register rd. It computes an effective address by adding
 * the zero-extended offset, scaled by 4, to the stack pointer, x2. It expands to lw rd, offset(x2).
 * C.LWSP is only valid when rdâ‰ x0 the code points with rd=x0 are reserved.
 * </p>
 */
public final class CLWSP extends CompressedInstruction {
    private CLWSP() {
        super("c.lwsp t, offset",
                "Load word from a given offset from the stack pointer",
                CompressedInstructionFormat.CI_FORMAT, "010 s fffff ssss 10");
    }

    @Override
    public void simulate(@NotNull ProgramStatement statement) throws SimulationException {
        final var destinationRegister = statement.getOperand(0);
        assert isRVCRegister(destinationRegister) : "Destination register must be one of the ones supported by the C extension (x8-x15)";
        final var currentStackPointer = RegisterFile.getValue(RegisterFile.STACK_POINTER_REGISTER);
        final var offset = statement.getOperand(1) << 2;
        final var address = currentStackPointer + offset;
        try {
            final var data = Globals.memory.getWord(address);
            RegisterFile.updateRegister(destinationRegister, (long) data);
        } catch (AddressErrorException e) {
            throw new SimulationException(statement, e);
        }
    }
}
