{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707314765290 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_fpga EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"top_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707314765379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707314765472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707314765473 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/alt_pll_altpll.v" "" { Text "D:/jichuang/CNN/quartus_prj/db/alt_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 726 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1707314765593 ""}  } { { "db/alt_pll_altpll.v" "" { Text "D:/jichuang/CNN/quartus_prj/db/alt_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 726 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707314765593 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707314765966 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707314766387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707314766387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707314766387 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707314766387 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707314766399 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707314766399 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707314766399 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707314766399 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707314766402 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1707314766407 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3tl1 " "Entity dcfifo_3tl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1707314767874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1707314767874 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1707314767874 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1707314767874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1707314767874 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1707314767874 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1707314767874 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707314767899 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1707314767902 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1707314767902 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_25m " "Node: clk_25m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1707314767917 "|top_fpga|clk_25m"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707314767940 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707314767940 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50m (Rise) clk_50m (Rise) setup and hold " "From clk_50m (Rise) to clk_50m (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707314767940 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cmos_pclk (Rise) cmos_pclk (Rise) setup and hold " "From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707314767940 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Fall) clk_net (Rise) setup and hold " "From clk_net (Fall) to clk_net (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707314767940 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Rise) clk_net (Fall) setup and hold " "From clk_net (Rise) to clk_net (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707314767940 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Fall) clk_net (Fall) setup and hold " "From clk_net (Fall) to clk_net (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707314767940 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707314767940 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1707314767940 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1707314767942 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707314767942 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707314767942 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707314767942 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707314767942 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk_50m " "  20.000      clk_50m" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707314767942 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      clk_net " "  40.000      clk_net" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707314767942 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000    cmos_pclk " "  40.000    cmos_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707314767942 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1707314767942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707314768224 ""}  } { { "db/alt_pll_altpll.v" "" { Text "D:/jichuang/CNN/quartus_prj/db/alt_pll_altpll.v" 92 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 726 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707314768224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707314768224 ""}  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 9 0 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 3762 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707314768224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707314768225 ""}  } { { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 2313 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707314768225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25m  " "Automatically promoted node clk_25m " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707314768225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_25m~0 " "Destination node clk_25m~0" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 140 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_25m~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 2094 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707314768225 ""}  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 140 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 784 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707314768225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|locked  " "Automatically promoted node alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707314768226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[0\] " "Destination node timer\[0\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 751 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[1\] " "Destination node timer\[1\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 752 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[2\] " "Destination node timer\[2\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 753 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[3\] " "Destination node timer\[3\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 754 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[4\] " "Destination node timer\[4\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 755 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[5\] " "Destination node timer\[5\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 756 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[6\] " "Destination node timer\[6\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 757 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[7\] " "Destination node timer\[7\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 758 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[8\] " "Destination node timer\[8\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 759 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[9\] " "Destination node timer\[9\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 760 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1707314768226 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707314768226 ""}  } { { "db/alt_pll_altpll.v" "" { Text "D:/jichuang/CNN/quartus_prj/db/alt_pll_altpll.v" 39 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|locked } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 732 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707314768226 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "camera_if:camera_if_inst\|Equal4~0  " "Automatically promoted node camera_if:camera_if_inst\|Equal4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707314768228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "camera_if:camera_if_inst\|f_cnt\[0\]~5 " "Destination node camera_if:camera_if_inst\|f_cnt\[0\]~5" {  } { { "rtl/camera_if.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/camera_if.v" 92 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_if:camera_if_inst|f_cnt[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 1982 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768228 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707314768228 ""}  } { { "rtl/camera_if.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/camera_if.v" 90 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_if:camera_if_inst|Equal4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 1598 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707314768228 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707314768229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/qyartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 3469 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/qyartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 2781 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768229 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707314768229 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/qyartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 3100 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707314768229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_init\[5\]  " "Automatically promoted node reset_init\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707314768232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add0~8 " "Destination node Add0~8" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 46 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add0~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 960 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_init\[4\] " "Destination node reset_init\[4\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qyartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_init\[4\]" } } } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 779 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_init\[3\] " "Destination node reset_init\[3\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qyartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_init\[3\]" } } } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 778 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_init\[2\] " "Destination node reset_init\[2\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qyartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_init\[2\]" } } } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 777 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_init\[1\] " "Destination node reset_init\[1\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qyartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_init\[1\]" } } } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 776 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_init\[0\] " "Destination node reset_init\[0\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qyartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_init\[0\]" } } } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 750 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_init\[5\]~0 " "Destination node reset_init\[5\]~0" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 962 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707314768232 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707314768232 ""}  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qyartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_init\[5\]" } } } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 780 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707314768232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707314769218 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707314769227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707314769228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707314769236 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707314769248 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707314769257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707314769257 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707314769265 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707314770249 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1707314770257 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707314770257 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1 clk\[0\] cam_xclk~output " "PLL \"alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"cam_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/alt_pll_altpll.v" "" { Text "D:/jichuang/CNN/quartus_prj/db/alt_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/qyartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/alt_pll.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/alt_pll.v" 103 0 0 } } { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 58 0 0 } } { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 20 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1707314770315 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707314770669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707314772189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707314772997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707314773032 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707314774531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707314774532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707314775645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1707314778663 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707314778663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707314779057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1707314779060 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1707314779060 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707314779060 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.33 " "Total time spent on timing analysis during the Fitter is 2.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1707314779165 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707314779314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707314779888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707314780021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707314780806 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707314781994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/jichuang/CNN/quartus_prj/output_files/top_fpga.fit.smsg " "Generated suppressed messages file D:/jichuang/CNN/quartus_prj/output_files/top_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707314783429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5410 " "Peak virtual memory: 5410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707314785032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 22:06:25 2024 " "Processing ended: Wed Feb 07 22:06:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707314785032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707314785032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707314785032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707314785032 ""}
