Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Feb 16 09:29:16 2023
| Host         : DESKTOP-55K0DUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file optellen_timing_summary_routed.rpt -pb optellen_timing_summary_routed.pb -rpx optellen_timing_summary_routed.rpx -warn_on_violation
| Design       : optellen
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Getal_1[1]
                            (input port)
  Destination:            Resultaat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.010ns  (logic 3.886ns (48.519%)  route 4.123ns (51.481%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  Getal_1[1] (IN)
                         net (fo=0)                   0.000     0.000    Getal_1[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  Getal_1_IBUF[1]_inst/O
                         net (fo=3, routed)           1.591     2.542    Getal_1_IBUF[1]
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.124     2.666 r  Resultaat_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     3.336    Resultaat_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.124     3.460 r  Resultaat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.862     5.322    Resultaat_OBUF[3]
    U9                   OBUF (Prop_obuf_I_O)         2.688     8.010 r  Resultaat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.010    Resultaat[3]
    U9                                                                r  Resultaat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Getal_1[1]
                            (input port)
  Destination:            Resultaat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.441ns  (logic 3.982ns (53.516%)  route 3.459ns (46.484%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  Getal_1[1] (IN)
                         net (fo=0)                   0.000     0.000    Getal_1[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  Getal_1_IBUF[1]_inst/O
                         net (fo=3, routed)           1.591     2.542    Getal_1_IBUF[1]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.150     2.692 r  Resultaat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.559    Resultaat_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         2.882     7.441 r  Resultaat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.441    Resultaat[1]
    W11                                                               r  Resultaat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Getal_2[0]
                            (input port)
  Destination:            Resultaat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 3.839ns (53.696%)  route 3.310ns (46.304%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  Getal_2[0] (IN)
                         net (fo=0)                   0.000     0.000    Getal_2[0]
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  Getal_2_IBUF[0]_inst/O
                         net (fo=4, routed)           1.445     2.478    Getal_2_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     2.602 r  Resultaat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.468    Resultaat_OBUF[0]
    Y11                  OBUF (Prop_obuf_I_O)         2.681     7.149 r  Resultaat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.149    Resultaat[0]
    Y11                                                               r  Resultaat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Getal_1[1]
                            (input port)
  Destination:            Resultaat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 3.741ns (53.336%)  route 3.273ns (46.664%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  Getal_1[1] (IN)
                         net (fo=0)                   0.000     0.000    Getal_1[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  Getal_1_IBUF[1]_inst/O
                         net (fo=3, routed)           1.550     2.500    Getal_1_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.124     2.624 r  Resultaat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.723     4.348    Resultaat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         2.667     7.014 r  Resultaat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.014    Resultaat[2]
    U8                                                                r  Resultaat[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Getal_2[2]
                            (input port)
  Destination:            Resultaat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.400ns (66.655%)  route 0.700ns (33.345%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Getal_2[2] (IN)
                         net (fo=0)                   0.000     0.000    Getal_2[2]
    U5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  Getal_2_IBUF[2]_inst/O
                         net (fo=2, routed)           0.350     0.522    Getal_2_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.567 r  Resultaat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.350     0.917    Resultaat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.183     2.100 r  Resultaat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.100    Resultaat[2]
    U8                                                                r  Resultaat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Getal_2[3]
                            (input port)
  Destination:            Resultaat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.478ns (65.512%)  route 0.778ns (34.488%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  Getal_2[3] (IN)
                         net (fo=0)                   0.000     0.000    Getal_2[3]
    T5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Getal_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.365     0.594    Getal_2_IBUF[3]
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.045     0.639 r  Resultaat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.052    Resultaat_OBUF[3]
    U9                   OBUF (Prop_obuf_I_O)         1.204     2.256 r  Resultaat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.256    Resultaat[3]
    U9                                                                r  Resultaat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Getal_1[0]
                            (input port)
  Destination:            Resultaat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.493ns (64.194%)  route 0.833ns (35.806%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  Getal_1[0] (IN)
                         net (fo=0)                   0.000     0.000    Getal_1[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  Getal_1_IBUF[0]_inst/O
                         net (fo=4, routed)           0.420     0.605    Getal_1_IBUF[0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.048     0.653 r  Resultaat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.065    Resultaat_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         1.260     2.325 r  Resultaat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.325    Resultaat[1]
    W11                                                               r  Resultaat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Getal_1[0]
                            (input port)
  Destination:            Resultaat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.427ns (60.203%)  route 0.943ns (39.797%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  Getal_1[0] (IN)
                         net (fo=0)                   0.000     0.000    Getal_1[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  Getal_1_IBUF[0]_inst/O
                         net (fo=4, routed)           0.527     0.712    Getal_1_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.045     0.757 r  Resultaat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.173    Resultaat_OBUF[0]
    Y11                  OBUF (Prop_obuf_I_O)         1.197     2.371 r  Resultaat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.371    Resultaat[0]
    Y11                                                               r  Resultaat[0] (OUT)
  -------------------------------------------------------------------    -------------------





