// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        connect_6_dout,
        connect_6_num_data_valid,
        connect_6_fifo_cap,
        connect_6_empty_n,
        connect_6_read,
        B_ROW_4_load,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1,
        p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address1,
        p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce1,
        p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_we1,
        p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] connect_6_dout;
input  [6:0] connect_6_num_data_valid;
input  [6:0] connect_6_fifo_cap;
input   connect_6_empty_n;
output   connect_6_read;
input  [31:0] B_ROW_4_load;
output  [6:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_we1;
output  [7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1;
output  [6:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_we1;
output  [7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1;
output  [6:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_we1;
output  [7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1;
output  [6:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_we1;
output  [7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1;
output  [6:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_we1;
output  [7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1;
output  [6:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_we1;
output  [7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1;
output  [6:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_we1;
output  [7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1;
output  [6:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_we1;
output  [7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1;
output  [6:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_we1;
output  [7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1;
output  [6:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_we1;
output  [7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1;
output  [6:0] p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address1;
output   p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce1;
output   p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_we1;
output  [7:0] p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1;

reg ap_idle;
reg connect_6_read;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_we1;
reg[7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_we1;
reg[7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_we1;
reg[7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_we1;
reg[7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_we1;
reg[7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_we1;
reg[7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_we1;
reg[7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_we1;
reg[7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_we1;
reg[7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_we1;
reg[7:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1;
reg p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce1;
reg p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_we1;
reg[7:0] p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln101_reg_483;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln99_fu_345_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    connect_6_blk_n;
wire    ap_block_pp0_stage0;
wire   [3:0] trunc_ln99_fu_361_p1;
reg   [3:0] trunc_ln99_reg_479;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln101_fu_365_p2;
wire   [63:0] zext_ln99_1_fu_420_p1;
reg   [9:0] phi_urem_fu_102;
wire   [9:0] select_ln99_fu_383_p3;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_phi_urem_load;
reg   [20:0] phi_mul_fu_106;
wire   [20:0] add_ln99_1_fu_404_p2;
reg   [9:0] j_fu_110;
wire   [9:0] add_ln99_fu_351_p2;
reg   [9:0] ap_sig_allocacmp_j_3;
wire   [7:0] trunc_ln103_fu_435_p1;
wire   [31:0] zext_ln99_fu_357_p1;
wire   [9:0] add_ln99_2_fu_371_p2;
wire   [0:0] icmp_ln99_1_fu_377_p2;
wire   [6:0] tmp_fu_410_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_420;
reg    ap_condition_423;
reg    ap_condition_426;
reg    ap_condition_429;
reg    ap_condition_432;
reg    ap_condition_435;
reg    ap_condition_438;
reg    ap_condition_441;
reg    ap_condition_444;
reg    ap_condition_447;
reg    ap_condition_450;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 phi_urem_fu_102 = 10'd0;
#0 phi_mul_fu_106 = 21'd0;
#0 j_fu_110 = 10'd0;
#0 ap_done_reg = 1'b0;
end

LeNet_wrapper_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln99_fu_345_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_110 <= add_ln99_fu_351_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_110 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            phi_mul_fu_106 <= 21'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            phi_mul_fu_106 <= add_ln99_1_fu_404_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln99_fu_345_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            phi_urem_fu_102 <= select_ln99_fu_383_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            phi_urem_fu_102 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln101_reg_483 <= icmp_ln101_fu_365_p2;
        trunc_ln99_reg_479 <= trunc_ln99_fu_361_p1;
    end
end

always @ (*) begin
    if (((icmp_ln99_fu_345_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_3 = 10'd0;
    end else begin
        ap_sig_allocacmp_j_3 = j_fu_110;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_phi_urem_load = 10'd0;
    end else begin
        ap_sig_allocacmp_phi_urem_load = phi_urem_fu_102;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        connect_6_blk_n = connect_6_empty_n;
    end else begin
        connect_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        connect_6_read = 1'b1;
    end else begin
        connect_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln99_reg_479 == 4'd0) & ~(trunc_ln99_reg_479 == 4'd1) & ~(trunc_ln99_reg_479 == 4'd2) & ~(trunc_ln99_reg_479 == 4'd3) & ~(trunc_ln99_reg_479 == 4'd4) & ~(trunc_ln99_reg_479 == 4'd5) & ~(trunc_ln99_reg_479 == 4'd6) & ~(trunc_ln99_reg_479 == 4'd7) & ~(trunc_ln99_reg_479 == 4'd8) & ~(trunc_ln99_reg_479 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln99_reg_479 == 4'd0) & ~(trunc_ln99_reg_479 == 4'd1) & ~(trunc_ln99_reg_479 == 4'd2) & ~(trunc_ln99_reg_479 == 4'd3) & ~(trunc_ln99_reg_479 == 4'd4) & ~(trunc_ln99_reg_479 == 4'd5) & ~(trunc_ln99_reg_479 == 4'd6) & ~(trunc_ln99_reg_479 == 4'd7) & ~(trunc_ln99_reg_479 == 4'd8) & ~(trunc_ln99_reg_479 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_420)) begin
        if ((icmp_ln101_reg_483 == 1'd1)) begin
            p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1 = trunc_ln103_fu_435_p1;
        end else if ((icmp_ln101_reg_483 == 1'd0)) begin
            p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1 = 8'd0;
        end else begin
            p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln99_reg_479 == 4'd0) & ~(trunc_ln99_reg_479 == 4'd1) & ~(trunc_ln99_reg_479 == 4'd2) & ~(trunc_ln99_reg_479 == 4'd3) & ~(trunc_ln99_reg_479 == 4'd4) & ~(trunc_ln99_reg_479 == 4'd5) & ~(trunc_ln99_reg_479 == 4'd6) & ~(trunc_ln99_reg_479 == 4'd7) & ~(trunc_ln99_reg_479 == 4'd8) & ~(trunc_ln99_reg_479 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln99_reg_479 == 4'd0) & ~(trunc_ln99_reg_479 == 4'd1) & ~(trunc_ln99_reg_479 == 4'd2) & ~(trunc_ln99_reg_479 == 4'd3) & ~(trunc_ln99_reg_479 == 4'd4) & ~(trunc_ln99_reg_479 == 4'd5) & ~(trunc_ln99_reg_479 == 4'd6) & ~(trunc_ln99_reg_479 == 4'd7) & ~(trunc_ln99_reg_479 == 4'd8) & ~(trunc_ln99_reg_479 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd4)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_423)) begin
        if ((icmp_ln101_reg_483 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1 = trunc_ln103_fu_435_p1;
        end else if ((icmp_ln101_reg_483 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1 = 8'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd4)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd3)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_426)) begin
        if ((icmp_ln101_reg_483 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1 = trunc_ln103_fu_435_p1;
        end else if ((icmp_ln101_reg_483 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1 = 8'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd3)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd2)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_429)) begin
        if ((icmp_ln101_reg_483 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1 = trunc_ln103_fu_435_p1;
        end else if ((icmp_ln101_reg_483 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1 = 8'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd2)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_432)) begin
        if ((icmp_ln101_reg_483 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1 = trunc_ln103_fu_435_p1;
        end else if ((icmp_ln101_reg_483 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1 = 8'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd9)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_435)) begin
        if ((icmp_ln101_reg_483 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1 = trunc_ln103_fu_435_p1;
        end else if ((icmp_ln101_reg_483 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1 = 8'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd9)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd8)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_438)) begin
        if ((icmp_ln101_reg_483 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1 = trunc_ln103_fu_435_p1;
        end else if ((icmp_ln101_reg_483 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1 = 8'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd8)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd7)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_441)) begin
        if ((icmp_ln101_reg_483 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1 = trunc_ln103_fu_435_p1;
        end else if ((icmp_ln101_reg_483 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1 = 8'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd7)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd6)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_444)) begin
        if ((icmp_ln101_reg_483 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1 = trunc_ln103_fu_435_p1;
        end else if ((icmp_ln101_reg_483 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1 = 8'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd6)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd0)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((icmp_ln101_reg_483 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1 = trunc_ln103_fu_435_p1;
        end else if ((icmp_ln101_reg_483 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1 = 8'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd0)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd5)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_450)) begin
        if ((icmp_ln101_reg_483 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1 = trunc_ln103_fu_435_p1;
        end else if ((icmp_ln101_reg_483 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1 = 8'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln101_reg_483 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd5)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln99_1_fu_404_p2 = (phi_mul_fu_106 + 21'd1490);

assign add_ln99_2_fu_371_p2 = (ap_sig_allocacmp_phi_urem_load + 10'd1);

assign add_ln99_fu_351_p2 = (ap_sig_allocacmp_j_3 + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln101_reg_483 == 1'd1) & (connect_6_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_420 = (~(trunc_ln99_reg_479 == 4'd0) & ~(trunc_ln99_reg_479 == 4'd1) & ~(trunc_ln99_reg_479 == 4'd2) & ~(trunc_ln99_reg_479 == 4'd3) & ~(trunc_ln99_reg_479 == 4'd4) & ~(trunc_ln99_reg_479 == 4'd5) & ~(trunc_ln99_reg_479 == 4'd6) & ~(trunc_ln99_reg_479 == 4'd7) & ~(trunc_ln99_reg_479 == 4'd8) & ~(trunc_ln99_reg_479 == 4'd9) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_423 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd4));
end

always @ (*) begin
    ap_condition_426 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd3));
end

always @ (*) begin
    ap_condition_429 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd2));
end

always @ (*) begin
    ap_condition_432 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd1));
end

always @ (*) begin
    ap_condition_435 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd9));
end

always @ (*) begin
    ap_condition_438 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd8));
end

always @ (*) begin
    ap_condition_441 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd7));
end

always @ (*) begin
    ap_condition_444 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd6));
end

always @ (*) begin
    ap_condition_447 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd0));
end

always @ (*) begin
    ap_condition_450 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln99_reg_479 == 4'd5));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln101_fu_365_p2 = ((zext_ln99_fu_357_p1 < B_ROW_4_load) ? 1'b1 : 1'b0);

assign icmp_ln99_1_fu_377_p2 = ((add_ln99_2_fu_371_p2 < 10'd11) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_345_p2 = ((ap_sig_allocacmp_j_3 == 10'd800) ? 1'b1 : 1'b0);

assign p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address1 = zext_ln99_1_fu_420_p1;

assign select_ln99_fu_383_p3 = ((icmp_ln99_1_fu_377_p2[0:0] == 1'b1) ? add_ln99_2_fu_371_p2 : 10'd0);

assign tmp_fu_410_p4 = {{phi_mul_fu_106[20:14]}};

assign trunc_ln103_fu_435_p1 = connect_6_dout[7:0];

assign trunc_ln99_fu_361_p1 = ap_sig_allocacmp_phi_urem_load[3:0];

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address1 = zext_ln99_1_fu_420_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address1 = zext_ln99_1_fu_420_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address1 = zext_ln99_1_fu_420_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address1 = zext_ln99_1_fu_420_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address1 = zext_ln99_1_fu_420_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address1 = zext_ln99_1_fu_420_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address1 = zext_ln99_1_fu_420_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address1 = zext_ln99_1_fu_420_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address1 = zext_ln99_1_fu_420_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address1 = zext_ln99_1_fu_420_p1;

assign zext_ln99_1_fu_420_p1 = tmp_fu_410_p4;

assign zext_ln99_fu_357_p1 = ap_sig_allocacmp_j_3;

endmodule //LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6
