#Build: Fabric Compiler 2024.2-SP1.2, Build 187561, May 22 18:16 2025
#Install: C:\studyware\pango\PDS_2024.2-SP1.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: z02665mj
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Tue Feb 10 15:17:45 2026
Parameters for debugging are loaded as follows:
License checkout: fabric_ads from C:/studyware/pango/PDS_2024.2-SP1.2-ads/license/new_pds_6805cabd4893.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
I: Include path: C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include
I: Include path: C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v.
I: Found Verilog include file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 6)] Define macro RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 8)] Define macro RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 14)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 18)] Define macro SPECIFIC_POWER_P1V8_PCH_STBY.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 23)] Define macro PCH_MODE_LPC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 25)] Define macro PSU_CTRL.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 29)] Define macro MCIO_DEFAULT 4'h0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 30)] Define macro MCIO_NVMe 4'h1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 31)] Define macro MCIO_E1_S 4'h2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 32)] Define macro MCIO_SATA 4'h3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 33)] Define macro MCIO_OCP 4'h4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 34)] Define macro MCIO_RS36R3X16R 4'h5.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 35)] Define macro MCIO_RS36R3X8R 4'h6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 36)] Define macro MCIO_RS46RX8R 4'h7.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 37)] Define macro MCIO_RS46RX8RA 4'h8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 38)] Define macro MCIO_RS46RX16R 4'h9.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 39)] Define macro MCIO_RS46RX16RA 4'hA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 40)] Define macro MCIO_M_2 4'hB.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 41)] Define macro MCIO_OTHER_RISER 4'hC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 42)] Define macro MCIO_OCP2 4'hD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 44)] Define macro MCIO_DEFAULT_BMC 4'h0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 45)] Define macro MCIO_NVMe_BMC 4'h1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 46)] Define macro MCIO_E1_S_BMC 4'h2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 47)] Define macro MCIO_SATA_BMC 4'h3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 48)] Define macro MCIO_OCP_BMC 4'h4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 49)] Define macro MCIO_RISER1_BMC 4'h5.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 50)] Define macro MCIO_RISER2_BMC 4'h6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 51)] Define macro MCIO_RISER3_BMC 4'h7.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 52)] Define macro MCIO_RISER4_BMC 4'h8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 53)] Define macro MCIO_M_2_BMC 4'h9.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 54)] Define macro MCIO_OTHER_BMC 4'hf.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 61)] Define macro CPLD_DATE_YYYYMMDD 32'h20230824.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 64)] Define macro CPLD_TIME_HHMMSSXX {24'h145800, `CPLD_TIME_XX}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 66)] Define macro CPLD_TIME_XX 8'hZZ.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 69)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 82)] Define macro CPLD_VER 16'h01A0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 83)] Define macro PFR_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 84)] Define macro DB_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 87)] Define macro GEN_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 88)] Define macro GEN_ID_G2 4'b0010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 89)] Define macro GEN_ID_G3 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 90)] Define macro GEN_ID_G5 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 94)] Define macro GEN_ID `GEN_ID_RSVD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 98)] Define macro BOARD_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 99)] Define macro BOARD_ID_RS03M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 100)] Define macro BOARD_ID_RS23M2C6S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 101)] Define macro BOARD_ID_RS33M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 102)] Define macro BOARD_ID_RS05M2C9S 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 103)] Define macro BOARD_ID_RS35M2C5S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 104)] Define macro BOARD_ID_RS35M2C16S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 106)] Define macro BOARD_ID_RS41M2C9S 4'b0001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 114)] Define macro CHASSIS_ID_1U 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 115)] Define macro CHASSIS_ID_2U 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 116)] Define macro CHASSIS_ID_4U 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 117)] Define macro CHASSIS_ID_8U 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 121)] Define macro SERVER_ID_RSVD 16'h0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 122)] Define macro SERVER_ID_R4900 16'h4900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 123)] Define macro SERVER_ID_R4700 16'h4700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 124)] Define macro SERVER_ID_R2900 16'h2900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 125)] Define macro SERVER_ID_R2700 16'h2700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 127)] Define macro SERVER_ID_R6900 16'h6900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 131)] Define macro CPU_PKG_ID_NOMCP 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 132)] Define macro CPU_PKG_ID_FABRIC 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 133)] Define macro CPU_PKG_ID_FPGA 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 134)] Define macro CPU_PKG_ID_RSVD011 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 135)] Define macro CPU_PKG_ID_RSVD100 3'b100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 136)] Define macro CPU_PKG_ID_RSVD101 3'b101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 137)] Define macro CPU_PKG_ID_RSVD110 3'b110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 138)] Define macro CPU_PKG_ID_RSVD111 3'b111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 147)] Define macro AROC_TYPE_HBA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 148)] Define macro AROC_TYPE_RAID 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 149)] Define macro AROC_TYPE_MEZZ 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 150)] Define macro AROC_TYPE_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 157)] Define macro RISER_ID_RS36R3X16R 6'b001100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 158)] Define macro RISER_ID_RS36R3X8R 6'b001011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 159)] Define macro RISER_ID_RS36RX16R 6'b010001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 160)] Define macro RISER_ID_RS46RX8R 6'b111110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 161)] Define macro RISER_ID_RS46RX8RA 6'b111111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 162)] Define macro RISER_ID_RS46RX16R 6'b111100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 163)] Define macro RISER_ID_RS46RX16RA 6'b111101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 167)] Define macro SLOT_0 7'd00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 168)] Define macro SLOT_1 7'd01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 169)] Define macro SLOT_2 7'd02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 170)] Define macro SLOT_3 7'd03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 171)] Define macro SLOT_4 7'd04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 172)] Define macro SLOT_5 7'd05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 173)] Define macro SLOT_6 7'd06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 174)] Define macro SLOT_7 7'd07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 175)] Define macro SLOT_8 7'd08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 176)] Define macro SLOT_9 7'd09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 177)] Define macro SLOT_10 7'd10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 178)] Define macro SLOT_11 7'd11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 179)] Define macro SLOT_12 7'd12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 180)] Define macro SLOT_13 7'd13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 181)] Define macro SLOT_14 7'd14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 182)] Define macro SLOT_15 7'd15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 183)] Define macro SLOT_16 7'd16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 184)] Define macro SLOT_17 7'd17.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 185)] Define macro SLOT_18 7'd18.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 186)] Define macro SLOT_19 7'd19.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 187)] Define macro SLOT_20 7'd20.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 188)] Define macro SLOT_21 7'd21.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 190)] Define macro GPU_CABLE_ID_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 193)] Define macro BMC_MEM_SIZE_1G 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 194)] Define macro BMC_MEM_SIZE_2G 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 195)] Define macro BMC_MEM_SIZE_4G 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 196)] Define macro BMC_MEM_SIZE_8G 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 198)] Define macro BMC_MEM_SIZE `BMC_MEM_SIZE_2G.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 201)] Define macro PCB_VA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 207)] Define macro NUM_CPU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 208)] Define macro NUM_CPUVR 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 209)] Define macro NUM_MEMVR 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 210)] Define macro NUM_CHN 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 211)] Define macro NUM_FAN 8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 212)] Define macro NUM_NIC 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 213)] Define macro NUM_PSU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 215)] Define macro NUM_IO 1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 216)] Define macro NUM_RISER 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 217)] Define macro port_num 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 220)] Define macro SYS_HAS_UID_BTN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 222)] Define macro NUM_BP 6      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 224)] Define macro NUM_S5DEV 2      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 238)] Define macro BOARD_TYPE 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 239)] Define macro OEM_TYPE 4'b0111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 242)] Define macro MFR_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 243)] Define macro MFR_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 245)] Define macro MFR_ID `MFR_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 248)] Define macro ODM_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 249)] Define macro ODM_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 251)] Define macro ODM_ID `ODM_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 254)] Define macro PDT_LINE_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 255)] Define macro PDT_LINE_H3C_2014_LLS 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 257)] Define macro PDT_LINE_H3C_OEM_IN 8'h63.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 259)] Define macro PDT_LINE `PDT_LINE_H3C_OEM_IN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 262)] Define macro PDT_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 263)] Define macro PDT_GEN_H3C_2014_G2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 264)] Define macro PDT_GEN_H3C_2014_G3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 266)] Define macro PDT_GEN_H3C_S5000C 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 269)] Define macro PDT_GEN `PDT_GEN_H3C_S5000C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 272)] Define macro PDT_REV_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 273)] Define macro PDT_REV_H3C_2014_V100R001 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 274)] Define macro PDT_REV_H3C_2014_V200R002 8'h22.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 275)] Define macro PDT_REV_H3C_2014_V500R002 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 276)] Define macro PDT_REV_H3C_2014_V800R001 8'h81.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 277)] Define macro PDT_REV_H3C_2014_V200R005 8'h25.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 279)] Define macro PDT_REV_H3C_2014_V500R003 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 280)] Define macro PDT_REV_H3C_2014_V500R005 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 281)] Define macro PDT_REV_H3C_IT_C_RACK_V700R001 8'h71.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 285)] Define macro PDT_REV `PDT_REV_H3C_IT_C_RACK_V700R001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 288)] Define macro SERVER_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 289)] Define macro SERVER_ID_H3C_2014_R2700 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 290)] Define macro SERVER_ID_H3C_2014_R2900 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 291)] Define macro SERVER_ID_H3C_2014_R4700 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 292)] Define macro SERVER_ID_H3C_2014_R4900 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 293)] Define macro SERVER_ID_H3C_2014_R6900 8'h23.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 294)] Define macro SERVER_ID_H3C_2014_R8900 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 297)] Define macro BOARD_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 298)] Define macro BOARD_ID_H3C_2014_RS03M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 299)] Define macro BOARD_ID_H3C_2014_RS23M2C6S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 300)] Define macro BOARD_ID_H3C_2014_RS33M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 301)] Define macro BOARD_ID_H3C_2014_RS35M2C5S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 302)] Define macro BOARD_ID_H3C_2014_RS35M2C16S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 304)] Define macro BOARD_ID_H3C_2014_RS41M2C9S 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 307)] Define macro CHASSIS_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 308)] Define macro CHASSIS_ID_H3C_2014_1U 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 309)] Define macro CHASSIS_ID_H3C_2014_2U 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 310)] Define macro CHASSIS_ID_H3C_2014_NONE 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 313)] Define macro PLT_CPU_MFR_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 314)] Define macro PLT_CPU_MFR_INTEL 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 315)] Define macro PLT_CPU_MFR_AMD 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 316)] Define macro PLT_CPU_MFR_FT 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 318)] Define macro PLT_CPU_MFR `PLT_CPU_MFR_FT.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 321)] Define macro PLT_CPU_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 322)] Define macro PLT_CPU_GEN_BROADWELL 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 323)] Define macro PLT_CPU_GEN_SKYLATE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 324)] Define macro PLT_CPU_GEN_ICELATE 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 325)] Define macro PLT_CPU_GEN_FT2500 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 327)] Define macro PLT_CPU_GEN `PLT_CPU_GEN_FT2500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 332)] Define macro INT_MODE_RISING 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 333)] Define macro INT_MODE_FALLING 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 334)] Define macro INT_MODE_BOTH 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 339)] Define macro PN_RS03M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_T}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 340)] Define macro PN_RS33M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_Q}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 341)] Define macro PN_RS23M2C6S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_R}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 342)] Define macro PN_RS05M2C9S {`ASCII_A, `ASCII_4, `ASCII_L, `ASCII_M}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 343)] Define macro PN_RS35M2C16S {`ASCII_A, `ASCII_5, `ASCII_B, `ASCII_8}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 344)] Define macro PN_RS41M2C9S {`ASCII_A, `ASCII_5, `ASCII_K, `ASCII_B}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 345)] Define macro PN_RSVD 32'h0000_0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 352)] Define macro BOARD_PN `PN_RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 357)] Define macro ASCII_0 8'h30.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 358)] Define macro ASCII_1 8'h31.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 359)] Define macro ASCII_2 8'h32.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 360)] Define macro ASCII_3 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 361)] Define macro ASCII_4 8'h34.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 362)] Define macro ASCII_5 8'h35.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 363)] Define macro ASCII_6 8'h36.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 364)] Define macro ASCII_7 8'h37.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 365)] Define macro ASCII_8 8'h38.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 366)] Define macro ASCII_9 8'h39.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 367)] Define macro ASCII_A 8'h41.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 368)] Define macro ASCII_B 8'h42.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 369)] Define macro ASCII_C 8'h43.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 370)] Define macro ASCII_D 8'h44.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 371)] Define macro ASCII_E 8'h45.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 372)] Define macro ASCII_F 8'h46.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 373)] Define macro ASCII_G 8'h47.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 374)] Define macro ASCII_H 8'h48.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 375)] Define macro ASCII_I 8'h49.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 376)] Define macro ASCII_J 8'h4A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 377)] Define macro ASCII_K 8'h4B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 378)] Define macro ASCII_L 8'h4C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 379)] Define macro ASCII_M 8'h4D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 380)] Define macro ASCII_N 8'h4E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 381)] Define macro ASCII_O 8'h4F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 382)] Define macro ASCII_P 8'h50.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 383)] Define macro ASCII_Q 8'h51.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 384)] Define macro ASCII_R 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 385)] Define macro ASCII_S 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 386)] Define macro ASCII_T 8'h54.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 387)] Define macro ASCII_U 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 388)] Define macro ASCII_V 8'h56.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 389)] Define macro ASCII_W 8'h57.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 390)] Define macro ASCII_X 8'h58.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 391)] Define macro ASCII_Y 8'h59.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 392)] Define macro ASCII_Z 8'h5A.
I: Found Verilog include file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 1)] Define macro SM_RESET_STATE 6'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 2)] Define macro SM_DISABLE_S5_DEVICES 6'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 4)] Define macro SM_OFF_STANDBY 6'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 5)] Define macro SM_ENABLE_S5_DEVICES 6'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 6)] Define macro SM_PS_ON 6'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 7)] Define macro SM_EN_5V_STBY 6'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 8)] Define macro SM_EN_TELEM 6'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 9)] Define macro SM_EN_MAIN_EFUSE 6'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 10)] Define macro SM_EN_5V 6'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 11)] Define macro SM_EN_3V3 6'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 12)] Define macro SM_EN_1V1 6'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 14)] Define macro SM_EN_CPU_CORE 6'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 15)] Define macro SM_EN_CPU_P1V8 6'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 16)] Define macro SM_EN_CPU_DDR 6'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 17)] Define macro SM_EN_CPU_VP 6'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 19)] Define macro PEX_RESET 6'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 20)] Define macro SM_CPU_RESET 6'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 22)] Define macro SM_WAIT_POWEROK 6'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 23)] Define macro SM_STEADY_PWROK 6'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 24)] Define macro SM_CRITICAL_FAIL 6'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 26)] Define macro SM_DISABLE_CPU_VP 6'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 27)] Define macro SM_DISABLE_CPU_DDR 6'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 28)] Define macro SM_DISABLE_CPU_P1V8 6'h16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 29)] Define macro SM_DISABLE_CPU_CORE 6'h17.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 31)] Define macro SM_DISABLE_1V1 6'h18.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 32)] Define macro SM_DISABLE_3V3 6'h19.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 33)] Define macro SM_DISABLE_5V 6'h1A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 35)] Define macro SM_DISABLE_MAIN_EFUSE 6'h1B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 36)] Define macro SM_DISABLE_TELEM 6'h1C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 37)] Define macro SM_DISABLE_PS_ON 6'h1D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 39)] Define macro SM_HALT_POWER_CYCLE 6'h1E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 40)] Define macro SM_AUX_FAIL_RECOVERY 6'h1F.
I: Found Verilog include file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 6)] Define macro FSM_SPI_MOSI_BIT0 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 7)] Define macro FSM_SPI_MOSI_BIT1 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 8)] Define macro FSM_SPI_MOSI_BIT2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 9)] Define macro FSM_SPI_MOSI_BIT3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 10)] Define macro FSM_SPI_MOSI_BIT4 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 11)] Define macro FSM_SPI_MOSI_BIT5 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 12)] Define macro FSM_SPI_MOSI_BIT6 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 13)] Define macro FSM_SPI_MOSI_BIT7 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 15)] Define macro FSM_SPI_MISO_BIT0 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 16)] Define macro FSM_SPI_MISO_BIT1 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 17)] Define macro FSM_SPI_MISO_BIT2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 18)] Define macro FSM_SPI_MISO_BIT3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 19)] Define macro FSM_SPI_MISO_BIT4 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 20)] Define macro FSM_SPI_MISO_BIT5 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 21)] Define macro FSM_SPI_MISO_BIT6 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 22)] Define macro FSM_SPI_MISO_BIT7 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 25)] Define macro FSM_SPI_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 26)] Define macro FSM_SPI 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 27)] Define macro FSM_SPI_COMMAND 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 28)] Define macro FSM_SPI_ADDRESS2 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 29)] Define macro FSM_SPI_ADDRESS1 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 30)] Define macro FSM_SPI_ADDRESS0 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 31)] Define macro FSM_SPI_WDATA0 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 32)] Define macro FSM_SPI_WDATA1 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 33)] Define macro FSM_SPI_WDATA2 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 34)] Define macro FSM_SPI_WDATA3 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 35)] Define macro FSM_SPI_WDATA_DONE 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 36)] Define macro FSM_SPI_WAIT 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 37)] Define macro FSM_SPI_WAIT_RDY 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 38)] Define macro FSM_SPI_WAIT_END 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 39)] Define macro FSM_SPI_WAIT_DONE 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 40)] Define macro FSM_SPI_RDATA0 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 41)] Define macro FSM_SPI_RDATA1 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 42)] Define macro FSM_SPI_RDATA2 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 43)] Define macro FSM_SPI_RDATA3 8'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 44)] Define macro FSM_SPI_RDATA_DONE 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 45)] Define macro FSM_SPI_FAULT 8'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 46)] Define macro FSM_SPI_DONE 8'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 48)] Define macro FSM_BUF_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 49)] Define macro FSM_BUF_SPI_WDATA_DONE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 50)] Define macro FSM_BUF_SPI_TX_LPC_TX 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 51)] Define macro FSM_BUF_LPC_TX_BUFFER 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 52)] Define macro FSM_BUF_LPC_TX 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 53)] Define macro FSM_BUF_LPC_DONE_TX 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 54)] Define macro FSM_BUF_SPI_WAIT 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 55)] Define macro FSM_BUF_SPI_RX_LPC_RX 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 56)] Define macro FSM_BUF_LPC_RX_BUFFER 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 57)] Define macro FSM_BUF_LPC_RX 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 58)] Define macro FSM_BUF_LPC_DONE_RX 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 59)] Define macro FSM_BUF_LPC_RX_SPI_RX 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 60)] Define macro FSM_BUF_SPI_RDATA_BUFFER 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 61)] Define macro FSM_BUF_SPI_RDATA0 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 62)] Define macro FSM_BUF_SPI_WAIT_DONE 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 63)] Define macro FSM_BUF_DONE 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 65)] Define macro FSM_LPC_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 66)] Define macro FSM_LPC 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 67)] Define macro FSM_LPC_START0 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 68)] Define macro FSM_LPC_START 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 69)] Define macro FSM_LPC_CTDIR 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 70)] Define macro FSM_LPC_ADDR_3 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 71)] Define macro FSM_LPC_ADDR_2 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 72)] Define macro FSM_LPC_ADDR_1 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 73)] Define macro FSM_LPC_ADDR_0 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 74)] Define macro FSM_LPC_WDATA_0 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 75)] Define macro FSM_LPC_WDATA_1 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 76)] Define macro FSM_LPC_WTAR_0 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 77)] Define macro FSM_LPC_WTAR_1 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 78)] Define macro FSM_LPC_WSYNC 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 79)] Define macro FSM_LPC_RDATA_0 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 80)] Define macro FSM_LPC_RDATA_1 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 81)] Define macro FSM_LPC_RTAR_0 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 82)] Define macro FSM_LPC_RTAR_1 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 83)] Define macro FSM_LPC_RSYNC 8'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 84)] Define macro FSM_LPC_TAR2_0 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 85)] Define macro FSM_LPC_TAR2_1 8'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 86)] Define macro FSM_LPC_FAULT 8'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 87)] Define macro FSM_LPC_DONE 8'h16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 164)] Define macro LPC_CYCTYPE_IO 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 170)] Define macro LPC_DIRECTION_RD 1'b0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 171)] Define macro LPC_DIRECTION_WR 1'b1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 180)] Define macro LPC_SYNC_RDY 4'b0000.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Analyzing module Tieta_Feiteng_2001_top (library work).
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1096)] i_PAL_OCP2_PWRGD is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1097)] i_DIMM_SNS_ALERT is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1115)] i_PAL_LCD_CARD_IN is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1147)] i_RISER_PRSNT_DET_9 is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1148)] i_RISER_PRSNT_DET_8 is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1153)] i_RISER_PRSNT_DET_11 is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1154)] i_RISER_PRSNT_DET_10 is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1181)] i_FRONT_VGA_CABLE_PRSNT_N is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1182)] i_PAL_OCP2_FAN_FOO is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1183)] i_PAL_OCP2_FAN_PRSNT_N is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1642)] PAL_RISER1_PRSNT_N is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1647)] riser1_pvti_ss_count is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2448)] io_MCIO_PWR_EN11_R is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2466)] io_MCIO_PWR_EN4_R is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2558)] io_MCIO_PWR_EN9_R is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2576)] io_MCIO_PWR_EN10_R is declared implicitly.
Parsing done.
W: Public-4030: File 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v' has been added. It is skipped.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 6)] Define macro RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 8)] Define macro RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 14)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 18)] Define macro SPECIFIC_POWER_P1V8_PCH_STBY.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 23)] Define macro PCH_MODE_LPC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 25)] Define macro PSU_CTRL.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 29)] Define macro MCIO_DEFAULT 4'h0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 30)] Define macro MCIO_NVMe 4'h1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 31)] Define macro MCIO_E1_S 4'h2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 32)] Define macro MCIO_SATA 4'h3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 33)] Define macro MCIO_OCP 4'h4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 34)] Define macro MCIO_RS36R3X16R 4'h5.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 35)] Define macro MCIO_RS36R3X8R 4'h6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 36)] Define macro MCIO_RS46RX8R 4'h7.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 37)] Define macro MCIO_RS46RX8RA 4'h8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 38)] Define macro MCIO_RS46RX16R 4'h9.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 39)] Define macro MCIO_RS46RX16RA 4'hA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 40)] Define macro MCIO_M_2 4'hB.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 41)] Define macro MCIO_OTHER_RISER 4'hC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 42)] Define macro MCIO_OCP2 4'hD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 44)] Define macro MCIO_DEFAULT_BMC 4'h0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 45)] Define macro MCIO_NVMe_BMC 4'h1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 46)] Define macro MCIO_E1_S_BMC 4'h2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 47)] Define macro MCIO_SATA_BMC 4'h3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 48)] Define macro MCIO_OCP_BMC 4'h4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 49)] Define macro MCIO_RISER1_BMC 4'h5.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 50)] Define macro MCIO_RISER2_BMC 4'h6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 51)] Define macro MCIO_RISER3_BMC 4'h7.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 52)] Define macro MCIO_RISER4_BMC 4'h8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 53)] Define macro MCIO_M_2_BMC 4'h9.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 54)] Define macro MCIO_OTHER_BMC 4'hf.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 61)] Define macro CPLD_DATE_YYYYMMDD 32'h20230824.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 64)] Define macro CPLD_TIME_HHMMSSXX {24'h145800, `CPLD_TIME_XX}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 66)] Define macro CPLD_TIME_XX 8'hZZ.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 69)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 82)] Define macro CPLD_VER 16'h01A0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 83)] Define macro PFR_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 84)] Define macro DB_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 87)] Define macro GEN_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 88)] Define macro GEN_ID_G2 4'b0010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 89)] Define macro GEN_ID_G3 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 90)] Define macro GEN_ID_G5 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 94)] Define macro GEN_ID `GEN_ID_RSVD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 98)] Define macro BOARD_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 99)] Define macro BOARD_ID_RS03M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 100)] Define macro BOARD_ID_RS23M2C6S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 101)] Define macro BOARD_ID_RS33M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 102)] Define macro BOARD_ID_RS05M2C9S 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 103)] Define macro BOARD_ID_RS35M2C5S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 104)] Define macro BOARD_ID_RS35M2C16S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 106)] Define macro BOARD_ID_RS41M2C9S 4'b0001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 114)] Define macro CHASSIS_ID_1U 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 115)] Define macro CHASSIS_ID_2U 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 116)] Define macro CHASSIS_ID_4U 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 117)] Define macro CHASSIS_ID_8U 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 121)] Define macro SERVER_ID_RSVD 16'h0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 122)] Define macro SERVER_ID_R4900 16'h4900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 123)] Define macro SERVER_ID_R4700 16'h4700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 124)] Define macro SERVER_ID_R2900 16'h2900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 125)] Define macro SERVER_ID_R2700 16'h2700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 127)] Define macro SERVER_ID_R6900 16'h6900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 131)] Define macro CPU_PKG_ID_NOMCP 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 132)] Define macro CPU_PKG_ID_FABRIC 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 133)] Define macro CPU_PKG_ID_FPGA 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 134)] Define macro CPU_PKG_ID_RSVD011 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 135)] Define macro CPU_PKG_ID_RSVD100 3'b100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 136)] Define macro CPU_PKG_ID_RSVD101 3'b101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 137)] Define macro CPU_PKG_ID_RSVD110 3'b110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 138)] Define macro CPU_PKG_ID_RSVD111 3'b111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 147)] Define macro AROC_TYPE_HBA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 148)] Define macro AROC_TYPE_RAID 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 149)] Define macro AROC_TYPE_MEZZ 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 150)] Define macro AROC_TYPE_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 157)] Define macro RISER_ID_RS36R3X16R 6'b001100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 158)] Define macro RISER_ID_RS36R3X8R 6'b001011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 159)] Define macro RISER_ID_RS36RX16R 6'b010001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 160)] Define macro RISER_ID_RS46RX8R 6'b111110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 161)] Define macro RISER_ID_RS46RX8RA 6'b111111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 162)] Define macro RISER_ID_RS46RX16R 6'b111100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 163)] Define macro RISER_ID_RS46RX16RA 6'b111101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 167)] Define macro SLOT_0 7'd00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 168)] Define macro SLOT_1 7'd01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 169)] Define macro SLOT_2 7'd02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 170)] Define macro SLOT_3 7'd03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 171)] Define macro SLOT_4 7'd04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 172)] Define macro SLOT_5 7'd05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 173)] Define macro SLOT_6 7'd06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 174)] Define macro SLOT_7 7'd07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 175)] Define macro SLOT_8 7'd08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 176)] Define macro SLOT_9 7'd09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 177)] Define macro SLOT_10 7'd10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 178)] Define macro SLOT_11 7'd11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 179)] Define macro SLOT_12 7'd12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 180)] Define macro SLOT_13 7'd13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 181)] Define macro SLOT_14 7'd14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 182)] Define macro SLOT_15 7'd15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 183)] Define macro SLOT_16 7'd16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 184)] Define macro SLOT_17 7'd17.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 185)] Define macro SLOT_18 7'd18.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 186)] Define macro SLOT_19 7'd19.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 187)] Define macro SLOT_20 7'd20.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 188)] Define macro SLOT_21 7'd21.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 190)] Define macro GPU_CABLE_ID_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 193)] Define macro BMC_MEM_SIZE_1G 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 194)] Define macro BMC_MEM_SIZE_2G 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 195)] Define macro BMC_MEM_SIZE_4G 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 196)] Define macro BMC_MEM_SIZE_8G 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 198)] Define macro BMC_MEM_SIZE `BMC_MEM_SIZE_2G.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 201)] Define macro PCB_VA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 207)] Define macro NUM_CPU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 208)] Define macro NUM_CPUVR 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 209)] Define macro NUM_MEMVR 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 210)] Define macro NUM_CHN 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 211)] Define macro NUM_FAN 8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 212)] Define macro NUM_NIC 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 213)] Define macro NUM_PSU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 215)] Define macro NUM_IO 1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 216)] Define macro NUM_RISER 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 217)] Define macro port_num 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 220)] Define macro SYS_HAS_UID_BTN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 222)] Define macro NUM_BP 6      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 224)] Define macro NUM_S5DEV 2      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 238)] Define macro BOARD_TYPE 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 239)] Define macro OEM_TYPE 4'b0111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 242)] Define macro MFR_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 243)] Define macro MFR_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 245)] Define macro MFR_ID `MFR_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 248)] Define macro ODM_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 249)] Define macro ODM_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 251)] Define macro ODM_ID `ODM_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 254)] Define macro PDT_LINE_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 255)] Define macro PDT_LINE_H3C_2014_LLS 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 257)] Define macro PDT_LINE_H3C_OEM_IN 8'h63.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 259)] Define macro PDT_LINE `PDT_LINE_H3C_OEM_IN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 262)] Define macro PDT_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 263)] Define macro PDT_GEN_H3C_2014_G2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 264)] Define macro PDT_GEN_H3C_2014_G3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 266)] Define macro PDT_GEN_H3C_S5000C 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 269)] Define macro PDT_GEN `PDT_GEN_H3C_S5000C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 272)] Define macro PDT_REV_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 273)] Define macro PDT_REV_H3C_2014_V100R001 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 274)] Define macro PDT_REV_H3C_2014_V200R002 8'h22.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 275)] Define macro PDT_REV_H3C_2014_V500R002 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 276)] Define macro PDT_REV_H3C_2014_V800R001 8'h81.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 277)] Define macro PDT_REV_H3C_2014_V200R005 8'h25.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 279)] Define macro PDT_REV_H3C_2014_V500R003 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 280)] Define macro PDT_REV_H3C_2014_V500R005 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 281)] Define macro PDT_REV_H3C_IT_C_RACK_V700R001 8'h71.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 285)] Define macro PDT_REV `PDT_REV_H3C_IT_C_RACK_V700R001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 288)] Define macro SERVER_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 289)] Define macro SERVER_ID_H3C_2014_R2700 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 290)] Define macro SERVER_ID_H3C_2014_R2900 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 291)] Define macro SERVER_ID_H3C_2014_R4700 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 292)] Define macro SERVER_ID_H3C_2014_R4900 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 293)] Define macro SERVER_ID_H3C_2014_R6900 8'h23.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 294)] Define macro SERVER_ID_H3C_2014_R8900 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 297)] Define macro BOARD_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 298)] Define macro BOARD_ID_H3C_2014_RS03M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 299)] Define macro BOARD_ID_H3C_2014_RS23M2C6S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 300)] Define macro BOARD_ID_H3C_2014_RS33M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 301)] Define macro BOARD_ID_H3C_2014_RS35M2C5S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 302)] Define macro BOARD_ID_H3C_2014_RS35M2C16S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 304)] Define macro BOARD_ID_H3C_2014_RS41M2C9S 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 307)] Define macro CHASSIS_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 308)] Define macro CHASSIS_ID_H3C_2014_1U 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 309)] Define macro CHASSIS_ID_H3C_2014_2U 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 310)] Define macro CHASSIS_ID_H3C_2014_NONE 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 313)] Define macro PLT_CPU_MFR_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 314)] Define macro PLT_CPU_MFR_INTEL 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 315)] Define macro PLT_CPU_MFR_AMD 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 316)] Define macro PLT_CPU_MFR_FT 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 318)] Define macro PLT_CPU_MFR `PLT_CPU_MFR_FT.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 321)] Define macro PLT_CPU_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 322)] Define macro PLT_CPU_GEN_BROADWELL 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 323)] Define macro PLT_CPU_GEN_SKYLATE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 324)] Define macro PLT_CPU_GEN_ICELATE 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 325)] Define macro PLT_CPU_GEN_FT2500 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 327)] Define macro PLT_CPU_GEN `PLT_CPU_GEN_FT2500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 332)] Define macro INT_MODE_RISING 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 333)] Define macro INT_MODE_FALLING 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 334)] Define macro INT_MODE_BOTH 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 339)] Define macro PN_RS03M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_T}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 340)] Define macro PN_RS33M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_Q}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 341)] Define macro PN_RS23M2C6S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_R}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 342)] Define macro PN_RS05M2C9S {`ASCII_A, `ASCII_4, `ASCII_L, `ASCII_M}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 343)] Define macro PN_RS35M2C16S {`ASCII_A, `ASCII_5, `ASCII_B, `ASCII_8}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 344)] Define macro PN_RS41M2C9S {`ASCII_A, `ASCII_5, `ASCII_K, `ASCII_B}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 345)] Define macro PN_RSVD 32'h0000_0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 352)] Define macro BOARD_PN `PN_RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 357)] Define macro ASCII_0 8'h30.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 358)] Define macro ASCII_1 8'h31.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 359)] Define macro ASCII_2 8'h32.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 360)] Define macro ASCII_3 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 361)] Define macro ASCII_4 8'h34.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 362)] Define macro ASCII_5 8'h35.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 363)] Define macro ASCII_6 8'h36.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 364)] Define macro ASCII_7 8'h37.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 365)] Define macro ASCII_8 8'h38.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 366)] Define macro ASCII_9 8'h39.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 367)] Define macro ASCII_A 8'h41.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 368)] Define macro ASCII_B 8'h42.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 369)] Define macro ASCII_C 8'h43.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 370)] Define macro ASCII_D 8'h44.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 371)] Define macro ASCII_E 8'h45.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 372)] Define macro ASCII_F 8'h46.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 373)] Define macro ASCII_G 8'h47.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 374)] Define macro ASCII_H 8'h48.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 375)] Define macro ASCII_I 8'h49.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 376)] Define macro ASCII_J 8'h4A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 377)] Define macro ASCII_K 8'h4B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 378)] Define macro ASCII_L 8'h4C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 379)] Define macro ASCII_M 8'h4D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 380)] Define macro ASCII_N 8'h4E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 381)] Define macro ASCII_O 8'h4F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 382)] Define macro ASCII_P 8'h50.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 383)] Define macro ASCII_Q 8'h51.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 384)] Define macro ASCII_R 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 385)] Define macro ASCII_S 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 386)] Define macro ASCII_T 8'h54.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 387)] Define macro ASCII_U 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 388)] Define macro ASCII_V 8'h56.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 389)] Define macro ASCII_W 8'h57.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 390)] Define macro ASCII_X 8'h58.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 391)] Define macro ASCII_Y 8'h59.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 392)] Define macro ASCII_Z 8'h5A.
Parsing done.
W: Public-4030: File 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v' has been added. It is skipped.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 1)] Define macro SM_RESET_STATE 6'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 2)] Define macro SM_DISABLE_S5_DEVICES 6'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 4)] Define macro SM_OFF_STANDBY 6'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 5)] Define macro SM_ENABLE_S5_DEVICES 6'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 6)] Define macro SM_PS_ON 6'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 7)] Define macro SM_EN_5V_STBY 6'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 8)] Define macro SM_EN_TELEM 6'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 9)] Define macro SM_EN_MAIN_EFUSE 6'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 10)] Define macro SM_EN_5V 6'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 11)] Define macro SM_EN_3V3 6'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 12)] Define macro SM_EN_1V1 6'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 14)] Define macro SM_EN_CPU_CORE 6'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 15)] Define macro SM_EN_CPU_P1V8 6'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 16)] Define macro SM_EN_CPU_DDR 6'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 17)] Define macro SM_EN_CPU_VP 6'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 19)] Define macro PEX_RESET 6'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 20)] Define macro SM_CPU_RESET 6'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 22)] Define macro SM_WAIT_POWEROK 6'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 23)] Define macro SM_STEADY_PWROK 6'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 24)] Define macro SM_CRITICAL_FAIL 6'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 26)] Define macro SM_DISABLE_CPU_VP 6'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 27)] Define macro SM_DISABLE_CPU_DDR 6'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 28)] Define macro SM_DISABLE_CPU_P1V8 6'h16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 29)] Define macro SM_DISABLE_CPU_CORE 6'h17.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 31)] Define macro SM_DISABLE_1V1 6'h18.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 32)] Define macro SM_DISABLE_3V3 6'h19.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 33)] Define macro SM_DISABLE_5V 6'h1A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 35)] Define macro SM_DISABLE_MAIN_EFUSE 6'h1B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 36)] Define macro SM_DISABLE_TELEM 6'h1C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 37)] Define macro SM_DISABLE_PS_ON 6'h1D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 39)] Define macro SM_HALT_POWER_CYCLE 6'h1E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 40)] Define macro SM_AUX_FAIL_RECOVERY 6'h1F.
Parsing done.
W: Public-4030: File 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v' has been added. It is skipped.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 6)] Define macro FSM_SPI_MOSI_BIT0 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 7)] Define macro FSM_SPI_MOSI_BIT1 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 8)] Define macro FSM_SPI_MOSI_BIT2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 9)] Define macro FSM_SPI_MOSI_BIT3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 10)] Define macro FSM_SPI_MOSI_BIT4 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 11)] Define macro FSM_SPI_MOSI_BIT5 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 12)] Define macro FSM_SPI_MOSI_BIT6 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 13)] Define macro FSM_SPI_MOSI_BIT7 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 15)] Define macro FSM_SPI_MISO_BIT0 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 16)] Define macro FSM_SPI_MISO_BIT1 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 17)] Define macro FSM_SPI_MISO_BIT2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 18)] Define macro FSM_SPI_MISO_BIT3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 19)] Define macro FSM_SPI_MISO_BIT4 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 20)] Define macro FSM_SPI_MISO_BIT5 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 21)] Define macro FSM_SPI_MISO_BIT6 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 22)] Define macro FSM_SPI_MISO_BIT7 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 25)] Define macro FSM_SPI_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 26)] Define macro FSM_SPI 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 27)] Define macro FSM_SPI_COMMAND 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 28)] Define macro FSM_SPI_ADDRESS2 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 29)] Define macro FSM_SPI_ADDRESS1 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 30)] Define macro FSM_SPI_ADDRESS0 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 31)] Define macro FSM_SPI_WDATA0 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 32)] Define macro FSM_SPI_WDATA1 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 33)] Define macro FSM_SPI_WDATA2 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 34)] Define macro FSM_SPI_WDATA3 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 35)] Define macro FSM_SPI_WDATA_DONE 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 36)] Define macro FSM_SPI_WAIT 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 37)] Define macro FSM_SPI_WAIT_RDY 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 38)] Define macro FSM_SPI_WAIT_END 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 39)] Define macro FSM_SPI_WAIT_DONE 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 40)] Define macro FSM_SPI_RDATA0 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 41)] Define macro FSM_SPI_RDATA1 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 42)] Define macro FSM_SPI_RDATA2 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 43)] Define macro FSM_SPI_RDATA3 8'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 44)] Define macro FSM_SPI_RDATA_DONE 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 45)] Define macro FSM_SPI_FAULT 8'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 46)] Define macro FSM_SPI_DONE 8'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 48)] Define macro FSM_BUF_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 49)] Define macro FSM_BUF_SPI_WDATA_DONE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 50)] Define macro FSM_BUF_SPI_TX_LPC_TX 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 51)] Define macro FSM_BUF_LPC_TX_BUFFER 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 52)] Define macro FSM_BUF_LPC_TX 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 53)] Define macro FSM_BUF_LPC_DONE_TX 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 54)] Define macro FSM_BUF_SPI_WAIT 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 55)] Define macro FSM_BUF_SPI_RX_LPC_RX 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 56)] Define macro FSM_BUF_LPC_RX_BUFFER 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 57)] Define macro FSM_BUF_LPC_RX 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 58)] Define macro FSM_BUF_LPC_DONE_RX 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 59)] Define macro FSM_BUF_LPC_RX_SPI_RX 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 60)] Define macro FSM_BUF_SPI_RDATA_BUFFER 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 61)] Define macro FSM_BUF_SPI_RDATA0 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 62)] Define macro FSM_BUF_SPI_WAIT_DONE 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 63)] Define macro FSM_BUF_DONE 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 65)] Define macro FSM_LPC_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 66)] Define macro FSM_LPC 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 67)] Define macro FSM_LPC_START0 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 68)] Define macro FSM_LPC_START 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 69)] Define macro FSM_LPC_CTDIR 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 70)] Define macro FSM_LPC_ADDR_3 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 71)] Define macro FSM_LPC_ADDR_2 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 72)] Define macro FSM_LPC_ADDR_1 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 73)] Define macro FSM_LPC_ADDR_0 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 74)] Define macro FSM_LPC_WDATA_0 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 75)] Define macro FSM_LPC_WDATA_1 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 76)] Define macro FSM_LPC_WTAR_0 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 77)] Define macro FSM_LPC_WTAR_1 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 78)] Define macro FSM_LPC_WSYNC 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 79)] Define macro FSM_LPC_RDATA_0 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 80)] Define macro FSM_LPC_RDATA_1 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 81)] Define macro FSM_LPC_RTAR_0 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 82)] Define macro FSM_LPC_RTAR_1 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 83)] Define macro FSM_LPC_RSYNC 8'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 84)] Define macro FSM_LPC_TAR2_0 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 85)] Define macro FSM_LPC_TAR2_1 8'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 86)] Define macro FSM_LPC_FAULT 8'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 87)] Define macro FSM_LPC_DONE 8'h16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 164)] Define macro LPC_CYCTYPE_IO 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 170)] Define macro LPC_DIRECTION_RD 1'b0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 171)] Define macro LPC_DIRECTION_WR 1'b1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 180)] Define macro LPC_SYNC_RDY 4'b0000.
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/pon_reset.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/pon_reset.v(line number: 19)] Analyzing module pon_reset (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/timer_gen_50mhz.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/timer_gen_50mhz.v(line number: 15)] Analyzing module timer_gen (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 50)] Analyzing module SYNC_RESET_N_AASD (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 70)] Analyzing module SYNC_RESET_AASD (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 90)] Analyzing module SYNC_RESET_SASD (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 106)] Analyzing module SYNC_DATA_N (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 130)] Analyzing module SYNC_DATA (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 155)] Analyzing module STABLE (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 182)] Analyzing module BREAK_COMBI_N (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 198)] Analyzing module BREAK_COMBI (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 217)] Analyzing module ISOLATE_COMBI (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 269)] Analyzing module PGM_DEBOUNCE_N (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 354)] Analyzing module PGM_DEBOUNCE (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 456)] Analyzing module PGM_DEBOUNCE_GPO_N (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/p2s_slave.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/p2s_slave.v(line number: 28)] Analyzing module p2s_slave (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/p2s_slave.v(line number: 28)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_dync_alloc.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_dync_alloc.v(line number: 2)] Analyzing module pcie_dync_alloc (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 18)] Analyzing module pcie_slot_number (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pvt_gpi.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pvt_gpi.v(line number: 2)] Analyzing module pvt_gpi (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_master.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_master.v(line number: 19)] Analyzing module s2p_master (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_master.v(line number: 19)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_slave.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_slave.v(line number: 19)] Analyzing module s2p_slave (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_slave.v(line number: 20)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v(line number: 25)] Analyzing module UART_MASTER (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Analyzing module UART_MASTER_VPP (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/fan_ctrl/FanControl.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/fan_ctrl/FanControl.v(line number: 25)] Analyzing module FanControl (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/edge_delay.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/edge_delay.v(line number: 24)] Analyzing module edge_delay (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/edge_detect.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/edge_detect.v(line number: 4)] Analyzing module Edge_Detect (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/Edge_Detect1.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/Edge_Detect1.v(line number: 4)] Analyzing module Edge_Detect1 (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/WDT.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/WDT.v(line number: 29)] Analyzing module WDT (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/WDT_init.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/WDT_init.v(line number: 29)] Analyzing module WDT_init (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_INF.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_INF.v(line number: 20)] Analyzing module I2C_SLAVE_INF (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v.
I: Found Verilog include file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 6)] Define macro RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 8)] Define macro RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 14)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 18)] Define macro SPECIFIC_POWER_P1V8_PCH_STBY.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 23)] Define macro PCH_MODE_LPC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 25)] Define macro PSU_CTRL.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 29)] Define macro MCIO_DEFAULT 4'h0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 30)] Define macro MCIO_NVMe 4'h1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 31)] Define macro MCIO_E1_S 4'h2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 32)] Define macro MCIO_SATA 4'h3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 33)] Define macro MCIO_OCP 4'h4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 34)] Define macro MCIO_RS36R3X16R 4'h5.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 35)] Define macro MCIO_RS36R3X8R 4'h6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 36)] Define macro MCIO_RS46RX8R 4'h7.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 37)] Define macro MCIO_RS46RX8RA 4'h8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 38)] Define macro MCIO_RS46RX16R 4'h9.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 39)] Define macro MCIO_RS46RX16RA 4'hA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 40)] Define macro MCIO_M_2 4'hB.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 41)] Define macro MCIO_OTHER_RISER 4'hC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 42)] Define macro MCIO_OCP2 4'hD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 44)] Define macro MCIO_DEFAULT_BMC 4'h0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 45)] Define macro MCIO_NVMe_BMC 4'h1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 46)] Define macro MCIO_E1_S_BMC 4'h2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 47)] Define macro MCIO_SATA_BMC 4'h3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 48)] Define macro MCIO_OCP_BMC 4'h4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 49)] Define macro MCIO_RISER1_BMC 4'h5.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 50)] Define macro MCIO_RISER2_BMC 4'h6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 51)] Define macro MCIO_RISER3_BMC 4'h7.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 52)] Define macro MCIO_RISER4_BMC 4'h8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 53)] Define macro MCIO_M_2_BMC 4'h9.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 54)] Define macro MCIO_OTHER_BMC 4'hf.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 61)] Define macro CPLD_DATE_YYYYMMDD 32'h20230824.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 64)] Define macro CPLD_TIME_HHMMSSXX {24'h145800, `CPLD_TIME_XX}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 66)] Define macro CPLD_TIME_XX 8'hZZ.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 69)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 82)] Define macro CPLD_VER 16'h01A0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 83)] Define macro PFR_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 84)] Define macro DB_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 87)] Define macro GEN_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 88)] Define macro GEN_ID_G2 4'b0010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 89)] Define macro GEN_ID_G3 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 90)] Define macro GEN_ID_G5 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 94)] Define macro GEN_ID `GEN_ID_RSVD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 98)] Define macro BOARD_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 99)] Define macro BOARD_ID_RS03M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 100)] Define macro BOARD_ID_RS23M2C6S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 101)] Define macro BOARD_ID_RS33M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 102)] Define macro BOARD_ID_RS05M2C9S 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 103)] Define macro BOARD_ID_RS35M2C5S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 104)] Define macro BOARD_ID_RS35M2C16S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 106)] Define macro BOARD_ID_RS41M2C9S 4'b0001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 114)] Define macro CHASSIS_ID_1U 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 115)] Define macro CHASSIS_ID_2U 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 116)] Define macro CHASSIS_ID_4U 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 117)] Define macro CHASSIS_ID_8U 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 121)] Define macro SERVER_ID_RSVD 16'h0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 122)] Define macro SERVER_ID_R4900 16'h4900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 123)] Define macro SERVER_ID_R4700 16'h4700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 124)] Define macro SERVER_ID_R2900 16'h2900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 125)] Define macro SERVER_ID_R2700 16'h2700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 127)] Define macro SERVER_ID_R6900 16'h6900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 131)] Define macro CPU_PKG_ID_NOMCP 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 132)] Define macro CPU_PKG_ID_FABRIC 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 133)] Define macro CPU_PKG_ID_FPGA 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 134)] Define macro CPU_PKG_ID_RSVD011 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 135)] Define macro CPU_PKG_ID_RSVD100 3'b100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 136)] Define macro CPU_PKG_ID_RSVD101 3'b101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 137)] Define macro CPU_PKG_ID_RSVD110 3'b110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 138)] Define macro CPU_PKG_ID_RSVD111 3'b111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 147)] Define macro AROC_TYPE_HBA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 148)] Define macro AROC_TYPE_RAID 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 149)] Define macro AROC_TYPE_MEZZ 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 150)] Define macro AROC_TYPE_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 157)] Define macro RISER_ID_RS36R3X16R 6'b001100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 158)] Define macro RISER_ID_RS36R3X8R 6'b001011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 159)] Define macro RISER_ID_RS36RX16R 6'b010001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 160)] Define macro RISER_ID_RS46RX8R 6'b111110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 161)] Define macro RISER_ID_RS46RX8RA 6'b111111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 162)] Define macro RISER_ID_RS46RX16R 6'b111100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 163)] Define macro RISER_ID_RS46RX16RA 6'b111101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 167)] Define macro SLOT_0 7'd00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 168)] Define macro SLOT_1 7'd01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 169)] Define macro SLOT_2 7'd02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 170)] Define macro SLOT_3 7'd03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 171)] Define macro SLOT_4 7'd04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 172)] Define macro SLOT_5 7'd05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 173)] Define macro SLOT_6 7'd06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 174)] Define macro SLOT_7 7'd07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 175)] Define macro SLOT_8 7'd08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 176)] Define macro SLOT_9 7'd09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 177)] Define macro SLOT_10 7'd10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 178)] Define macro SLOT_11 7'd11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 179)] Define macro SLOT_12 7'd12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 180)] Define macro SLOT_13 7'd13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 181)] Define macro SLOT_14 7'd14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 182)] Define macro SLOT_15 7'd15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 183)] Define macro SLOT_16 7'd16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 184)] Define macro SLOT_17 7'd17.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 185)] Define macro SLOT_18 7'd18.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 186)] Define macro SLOT_19 7'd19.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 187)] Define macro SLOT_20 7'd20.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 188)] Define macro SLOT_21 7'd21.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 190)] Define macro GPU_CABLE_ID_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 193)] Define macro BMC_MEM_SIZE_1G 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 194)] Define macro BMC_MEM_SIZE_2G 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 195)] Define macro BMC_MEM_SIZE_4G 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 196)] Define macro BMC_MEM_SIZE_8G 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 198)] Define macro BMC_MEM_SIZE `BMC_MEM_SIZE_2G.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 201)] Define macro PCB_VA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 207)] Define macro NUM_CPU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 208)] Define macro NUM_CPUVR 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 209)] Define macro NUM_MEMVR 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 210)] Define macro NUM_CHN 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 211)] Define macro NUM_FAN 8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 212)] Define macro NUM_NIC 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 213)] Define macro NUM_PSU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 215)] Define macro NUM_IO 1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 216)] Define macro NUM_RISER 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 217)] Define macro port_num 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 220)] Define macro SYS_HAS_UID_BTN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 222)] Define macro NUM_BP 6      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 224)] Define macro NUM_S5DEV 2      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 238)] Define macro BOARD_TYPE 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 239)] Define macro OEM_TYPE 4'b0111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 242)] Define macro MFR_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 243)] Define macro MFR_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 245)] Define macro MFR_ID `MFR_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 248)] Define macro ODM_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 249)] Define macro ODM_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 251)] Define macro ODM_ID `ODM_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 254)] Define macro PDT_LINE_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 255)] Define macro PDT_LINE_H3C_2014_LLS 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 257)] Define macro PDT_LINE_H3C_OEM_IN 8'h63.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 259)] Define macro PDT_LINE `PDT_LINE_H3C_OEM_IN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 262)] Define macro PDT_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 263)] Define macro PDT_GEN_H3C_2014_G2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 264)] Define macro PDT_GEN_H3C_2014_G3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 266)] Define macro PDT_GEN_H3C_S5000C 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 269)] Define macro PDT_GEN `PDT_GEN_H3C_S5000C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 272)] Define macro PDT_REV_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 273)] Define macro PDT_REV_H3C_2014_V100R001 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 274)] Define macro PDT_REV_H3C_2014_V200R002 8'h22.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 275)] Define macro PDT_REV_H3C_2014_V500R002 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 276)] Define macro PDT_REV_H3C_2014_V800R001 8'h81.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 277)] Define macro PDT_REV_H3C_2014_V200R005 8'h25.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 279)] Define macro PDT_REV_H3C_2014_V500R003 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 280)] Define macro PDT_REV_H3C_2014_V500R005 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 281)] Define macro PDT_REV_H3C_IT_C_RACK_V700R001 8'h71.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 285)] Define macro PDT_REV `PDT_REV_H3C_IT_C_RACK_V700R001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 288)] Define macro SERVER_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 289)] Define macro SERVER_ID_H3C_2014_R2700 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 290)] Define macro SERVER_ID_H3C_2014_R2900 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 291)] Define macro SERVER_ID_H3C_2014_R4700 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 292)] Define macro SERVER_ID_H3C_2014_R4900 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 293)] Define macro SERVER_ID_H3C_2014_R6900 8'h23.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 294)] Define macro SERVER_ID_H3C_2014_R8900 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 297)] Define macro BOARD_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 298)] Define macro BOARD_ID_H3C_2014_RS03M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 299)] Define macro BOARD_ID_H3C_2014_RS23M2C6S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 300)] Define macro BOARD_ID_H3C_2014_RS33M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 301)] Define macro BOARD_ID_H3C_2014_RS35M2C5S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 302)] Define macro BOARD_ID_H3C_2014_RS35M2C16S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 304)] Define macro BOARD_ID_H3C_2014_RS41M2C9S 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 307)] Define macro CHASSIS_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 308)] Define macro CHASSIS_ID_H3C_2014_1U 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 309)] Define macro CHASSIS_ID_H3C_2014_2U 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 310)] Define macro CHASSIS_ID_H3C_2014_NONE 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 313)] Define macro PLT_CPU_MFR_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 314)] Define macro PLT_CPU_MFR_INTEL 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 315)] Define macro PLT_CPU_MFR_AMD 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 316)] Define macro PLT_CPU_MFR_FT 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 318)] Define macro PLT_CPU_MFR `PLT_CPU_MFR_FT.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 321)] Define macro PLT_CPU_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 322)] Define macro PLT_CPU_GEN_BROADWELL 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 323)] Define macro PLT_CPU_GEN_SKYLATE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 324)] Define macro PLT_CPU_GEN_ICELATE 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 325)] Define macro PLT_CPU_GEN_FT2500 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 327)] Define macro PLT_CPU_GEN `PLT_CPU_GEN_FT2500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 332)] Define macro INT_MODE_RISING 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 333)] Define macro INT_MODE_FALLING 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 334)] Define macro INT_MODE_BOTH 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 339)] Define macro PN_RS03M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_T}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 340)] Define macro PN_RS33M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_Q}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 341)] Define macro PN_RS23M2C6S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_R}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 342)] Define macro PN_RS05M2C9S {`ASCII_A, `ASCII_4, `ASCII_L, `ASCII_M}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 343)] Define macro PN_RS35M2C16S {`ASCII_A, `ASCII_5, `ASCII_B, `ASCII_8}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 344)] Define macro PN_RS41M2C9S {`ASCII_A, `ASCII_5, `ASCII_K, `ASCII_B}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 345)] Define macro PN_RSVD 32'h0000_0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 352)] Define macro BOARD_PN `PN_RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 357)] Define macro ASCII_0 8'h30.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 358)] Define macro ASCII_1 8'h31.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 359)] Define macro ASCII_2 8'h32.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 360)] Define macro ASCII_3 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 361)] Define macro ASCII_4 8'h34.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 362)] Define macro ASCII_5 8'h35.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 363)] Define macro ASCII_6 8'h36.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 364)] Define macro ASCII_7 8'h37.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 365)] Define macro ASCII_8 8'h38.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 366)] Define macro ASCII_9 8'h39.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 367)] Define macro ASCII_A 8'h41.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 368)] Define macro ASCII_B 8'h42.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 369)] Define macro ASCII_C 8'h43.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 370)] Define macro ASCII_D 8'h44.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 371)] Define macro ASCII_E 8'h45.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 372)] Define macro ASCII_F 8'h46.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 373)] Define macro ASCII_G 8'h47.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 374)] Define macro ASCII_H 8'h48.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 375)] Define macro ASCII_I 8'h49.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 376)] Define macro ASCII_J 8'h4A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 377)] Define macro ASCII_K 8'h4B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 378)] Define macro ASCII_L 8'h4C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 379)] Define macro ASCII_M 8'h4D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 380)] Define macro ASCII_N 8'h4E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 381)] Define macro ASCII_O 8'h4F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 382)] Define macro ASCII_P 8'h50.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 383)] Define macro ASCII_Q 8'h51.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 384)] Define macro ASCII_R 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 385)] Define macro ASCII_S 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 386)] Define macro ASCII_T 8'h54.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 387)] Define macro ASCII_U 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 388)] Define macro ASCII_V 8'h56.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 389)] Define macro ASCII_W 8'h57.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 390)] Define macro ASCII_X 8'h58.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 391)] Define macro ASCII_Y 8'h59.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 392)] Define macro ASCII_Z 8'h5A.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 5)] Analyzing module I2C_SLAVE_REG (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/ipcore/pll_i25M_o50M_o25M/pll_i25M_o50M_o25M.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/ipcore/pll_i25M_o50M_o25M/pll_i25M_o50M_o25M.v(line number: 17)] Analyzing module pll_i25M_o50M_o25M (library pll_i25M_o50M_o25M).
Parsing done.
W: Verilog-2084: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1300)] Identifier 'db_i_lom_prsnt_n' is used before its declaration.
W: Verilog-2084: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1301)] Identifier 'lom_thermal_trip' is used before its declaration.
I: Module "Tieta_Feiteng_2001_top" is set as top module
Executing : rtl-analyze successfully. Time elapsed: 2.133s wall, 0.016s user + 0.031s system = 0.047s CPU (2.2%)

Start rtl-elaborate.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Elaborating module Tieta_Feiteng_2001_top.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named LOC is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1027)] Elaborating instance pll_inst.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/ipcore/pll_i25M_o50M_o25M/pll_i25M_o50M_o25M.v(line number: 17)] Elaborating module pll_i25M_o50M_o25M.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/ipcore/pll_i25M_o50M_o25M/pll_i25M_o50M_o25M.v(line number: 254)] Elaborating instance u_pll_e2.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1039)] Elaborating instance pon_reset_inst.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/pon_reset.v(line number: 19)] Elaborating module pon_reset.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1057)] Elaborating instance timer_gen_inst.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/timer_gen_50mhz.v(line number: 15)] Elaborating module timer_gen.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1091)] Elaborating instance db_inst_pwrgood.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 269)] Elaborating module PGM_DEBOUNCE_N.
I: Module instance {Tieta_Feiteng_2001_top/db_inst_pwrgood} parameter value:
    SIGCNT = 32'h4 | 32'd4 | 32'b00000000000000000000000000000100
    NBITS = 2'h3 | 2'd3 | 2'b11
    NDELAY = 32'h8 | 32'd8 | 32'b00000000000000000000000000001000
    ENABLE = 1'h1 | 1'd1 | 1'b1
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1110)] Elaborating instance db_intruder.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 269)] Elaborating module PGM_DEBOUNCE_N.
I: Module instance {Tieta_Feiteng_2001_top/db_intruder} parameter value:
    SIGCNT = 32'h2 | 32'd2 | 32'b00000000000000000000000000000010
    NBITS = 2'h3 | 2'd3 | 2'b11
    NDELAY = 32'h8 | 32'd8 | 32'b00000000000000000000000000001000
    ENABLE = 1'h1 | 1'd1 | 1'b1
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1126)] Elaborating instance db_inst_button.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 354)] Elaborating module PGM_DEBOUNCE.
I: Module instance {Tieta_Feiteng_2001_top/db_inst_button} parameter value:
    SIGCNT = 32'h1 | 32'd1 | 32'b00000000000000000000000000000001
    NBITS = 2'h2 | 2'd2 | 2'b10
    NDELAY = 32'h4 | 32'd4 | 32'b00000000000000000000000000000100
    ENABLE = 1'h1 | 1'd1 | 1'b1
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1138)] Elaborating instance mcio_ab26.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 354)] Elaborating module PGM_DEBOUNCE.
I: Module instance {Tieta_Feiteng_2001_top/mcio_ab26} parameter value:
    SIGCNT = 32'hE | 32'd14 | 32'b00000000000000000000000000001110
    NBITS = 2'h2 | 2'd2 | 2'b10
    NDELAY = 32'h4 | 32'd4 | 32'b00000000000000000000000000000100
    ENABLE = 1'h1 | 1'd1 | 1'b1
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1176)] Elaborating instance db_pe_wake_inst.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 354)] Elaborating module PGM_DEBOUNCE.
I: Module instance {Tieta_Feiteng_2001_top/db_pe_wake_inst} parameter value:
    SIGCNT = 32'h3 | 32'd3 | 32'b00000000000000000000000000000011
    NBITS = 2'h2 | 2'd2 | 2'b10
    NDELAY = 32'h4 | 32'd4 | 32'b00000000000000000000000000000100
    ENABLE = 1'h1 | 1'd1 | 1'b1
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1193)] Elaborating instance sync_cpu_data_low.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 106)] Elaborating module SYNC_DATA_N.
I: Module instance {Tieta_Feiteng_2001_top/sync_cpu_data_low} parameter value:
    SIGCNT = 32'h8 | 32'd8 | 32'b00000000000000000000000000001000
W: Verilog-2019: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1207)] Width mismatch between port 'dout' (8 bits) and port connection (4 bits) in module instance 'SYNC_DATA_N'.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1261)] Elaborating instance inst_mcpld_to_scpld_s2p.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_slave.v(line number: 19)] Elaborating module s2p_slave.
I: Module instance {Tieta_Feiteng_2001_top/inst_mcpld_to_scpld_s2p} parameter value:
    NBIT = 32'h200 | 32'd512 | 32'b00000000000000000000001000000000
    DEFAULT_STATE = 64'h0 | 64'b0000000000000000000000000000000000000000000000000000000000000000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1271)] Elaborating instance inst_scpld_to_mcpld_p2s.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/p2s_slave.v(line number: 28)] Elaborating module p2s_slave.
I: Module instance {Tieta_Feiteng_2001_top/inst_scpld_to_mcpld_p2s} parameter value:
    NBIT = 32'h200 | 32'd512 | 32'b00000000000000000000001000000000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1544)] Elaborating instance inst_cmu_to_mb_s2p.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_master.v(line number: 19)] Elaborating module s2p_master.
I: Module instance {Tieta_Feiteng_2001_top/inst_cmu_to_mb_s2p} parameter value:
    NBIT = 32'h100 | 32'd256 | 32'b00000000000000000000000100000000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1559)] Elaborating instance inst_mb_to_cmu_p2s.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/p2s_slave.v(line number: 28)] Elaborating module p2s_slave.
I: Module instance {Tieta_Feiteng_2001_top/inst_mb_to_cmu_p2s} parameter value:
    NBIT = 32'h100 | 32'd256 | 32'b00000000000000000000000100000000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1640)] Elaborating instance pvt_gpi_riser1_inst.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pvt_gpi.v(line number: 2)] Elaborating module pvt_gpi.
I: Module instance {Tieta_Feiteng_2001_top/pvt_gpi_riser1_inst} parameter value:
    TOTAL_BIT_COUNT = 32'h20 | 32'd32 | 32'b00000000000000000000000000100000
    DEFAULT_STATE = 32'hFFF3FF01 | 32'd4294180609 | 32'b11111111111100111111111100000001
    SEGMENT_MAX = 32'h1F | 32'd31 | 32'b00000000000000000000000000011111
    SEGMENT_MIN = 32'h0 | 32'd0 | 32'b00000000000000000000000000000000
    NUMBER_OF_COUNTER_BITS = 32'h5 | 32'd5 | 32'b00000000000000000000000000000101
W: Verilog-2019: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1648)] Width mismatch between port 'bit_idx_out' (5 bits) and port connection (1 bits) in module instance 'pvt_gpi'.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1685)] Elaborating instance pvt_gpi_riser2_inst.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pvt_gpi.v(line number: 2)] Elaborating module pvt_gpi.
I: Module instance {Tieta_Feiteng_2001_top/pvt_gpi_riser2_inst} parameter value:
    TOTAL_BIT_COUNT = 32'h20 | 32'd32 | 32'b00000000000000000000000000100000
    DEFAULT_STATE = 32'hFFF3FF01 | 32'd4294180609 | 32'b11111111111100111111111100000001
    SEGMENT_MAX = 32'h1F | 32'd31 | 32'b00000000000000000000000000011111
    SEGMENT_MIN = 32'h0 | 32'd0 | 32'b00000000000000000000000000000000
    NUMBER_OF_COUNTER_BITS = 32'h5 | 32'd5 | 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1871)] Elaborating instance pvt_gpi_ocp1_inst.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pvt_gpi.v(line number: 2)] Elaborating module pvt_gpi.
I: Module instance {Tieta_Feiteng_2001_top/pvt_gpi_ocp1_inst} parameter value:
    TOTAL_BIT_COUNT = 32'h20 | 32'd32 | 32'b00000000000000000000000000100000
    DEFAULT_STATE = 32'h7FFFFFFE | 32'd2147483646 | 32'b01111111111111111111111111111110
    SEGMENT_MAX = 32'h1F | 32'd31 | 32'b00000000000000000000000000011111
    SEGMENT_MIN = 32'h0 | 32'd0 | 32'b00000000000000000000000000000000
    NUMBER_OF_COUNTER_BITS = 32'h6 | 32'd6 | 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1892)] Elaborating instance pvt_gpi_ocp2_inst.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pvt_gpi.v(line number: 2)] Elaborating module pvt_gpi.
I: Module instance {Tieta_Feiteng_2001_top/pvt_gpi_ocp2_inst} parameter value:
    TOTAL_BIT_COUNT = 32'h20 | 32'd32 | 32'b00000000000000000000000000100000
    DEFAULT_STATE = 32'h7FFFFFFE | 32'd2147483646 | 32'b01111111111111111111111111111110
    SEGMENT_MAX = 32'h1F | 32'd31 | 32'b00000000000000000000000000011111
    SEGMENT_MIN = 32'h0 | 32'd0 | 32'b00000000000000000000000000000000
    NUMBER_OF_COUNTER_BITS = 32'h6 | 32'd6 | 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1955)] Elaborating instance FanControl_m.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/fan_ctrl/FanControl.v(line number: 25)] Elaborating module FanControl.
I: Module instance {Tieta_Feiteng_2001_top/FanControl_m} parameter value:
    FANNUMBER = 32'h1 | 32'd1 | 32'b00000000000000000000000000000001
    TIME_OUT0 = 32'hF0 | 32'd240 | 32'b00000000000000000000000011110000
    TIME_OUT1 = 32'hA | 32'd10 | 32'b00000000000000000000000000001010
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/fan_ctrl/FanControl.v(line number: 158)] Elaborating instance m_WDT0.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/WDT.v(line number: 29)] Elaborating module WDT.
I: Module instance {Tieta_Feiteng_2001_top/FanControl_m/m_WDT0} parameter value:
    WDT_TIMIEOUT = 32'hF0 | 32'd240 | 32'b00000000000000000000000011110000
    RST_VLU = 1'h0 | 1'd0 | 1'b0
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/fan_ctrl/FanControl.v(line number: 168)] Elaborating instance m_WDT_init.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/WDT_init.v(line number: 29)] Elaborating module WDT_init.
I: Module instance {Tieta_Feiteng_2001_top/FanControl_m/m_WDT_init} parameter value:
    WDT_TIMIEOUT0 = 32'hF0 | 32'd240 | 32'b00000000000000000000000011110000
    WDT_TIMIEOUT1 = 32'hA | 32'd10 | 32'b00000000000000000000000000001010
    RST_VLU = 1'h0 | 1'd0 | 1'b0
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/fan_ctrl/FanControl.v(line number: 189)] Elaborating instance m_WDT3.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/WDT.v(line number: 29)] Elaborating module WDT.
I: Module instance {Tieta_Feiteng_2001_top/FanControl_m/m_WDT3} parameter value:
    WDT_TIMIEOUT = 32'hA | 32'd10 | 32'b00000000000000000000000000001010
    RST_VLU = 1'h1 | 1'd1 | 1'b1
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2174)] Elaborating instance ocp_main_en_delay_inst.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/edge_delay.v(line number: 24)] Elaborating module edge_delay.
I: Module instance {Tieta_Feiteng_2001_top/ocp_main_en_delay_inst} parameter value:
    CNTR_NBITS = 32'h5 | 32'd5 | 32'b00000000000000000000000000000101
    DEF_OUTPUT = 1'h0 | 1'd0 | 1'b0
    DELAY_MODE = 1'h0 | 1'd0 | 1'b0
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2244)] Elaborating instance inst_i2c_bios_reg.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 5)] Elaborating module I2C_SLAVE_REG.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 411)] Elaborating instance w_cpu0_die0_alloc.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_dync_alloc.v(line number: 2)] Elaborating module pcie_dync_alloc.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 422)] Elaborating instance w_cpu0_die1_alloc_1.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_dync_alloc.v(line number: 2)] Elaborating module pcie_dync_alloc.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 433)] Elaborating instance w_cpu0_die1_alloc_2.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_dync_alloc.v(line number: 2)] Elaborating module pcie_dync_alloc.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 444)] Elaborating instance w_cpu0_die2_alloc.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_dync_alloc.v(line number: 2)] Elaborating module pcie_dync_alloc.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 455)] Elaborating instance w_cpu0_die3_alloc.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_dync_alloc.v(line number: 2)] Elaborating module pcie_dync_alloc.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 466)] Elaborating instance w_cpu1_die1_alloc.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_dync_alloc.v(line number: 2)] Elaborating module pcie_dync_alloc.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 477)] Elaborating instance w_cpu1_die0_alloc_1.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_dync_alloc.v(line number: 2)] Elaborating module pcie_dync_alloc.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 488)] Elaborating instance w_cpu1_die2_alloc.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_dync_alloc.v(line number: 2)] Elaborating module pcie_dync_alloc.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 499)] Elaborating instance w_cpu1_die3_alloc.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_dync_alloc.v(line number: 2)] Elaborating module pcie_dync_alloc.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 5)] Assign a tri-state buf to drive the floating output port test_pin in module I2C_SLAVE_REG.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 131)] Net w_ram_01 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 132)] Net w_ram_02 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 133)] Net w_ram_03 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 134)] Net w_ram_04 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 135)] Net w_ram_05 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 136)] Net w_ram_06 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 137)] Net w_ram_07 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 138)] Net w_ram_08 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 139)] Net w_ram_09 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 140)] Net w_ram_0A in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 141)] Net w_ram_0B in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 148)] Net w_ram_12 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 149)] Net w_ram_13 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 150)] Net w_ram_14 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 151)] Net w_ram_15 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 152)] Net w_ram_16 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 153)] Net w_ram_17 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 155)] Net w_ram_19 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 156)] Net w_ram_1A in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 157)] Net w_ram_1B in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 158)] Net w_ram_1C in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 159)] Net w_ram_1D in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 160)] Net w_ram_1E in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 161)] Net w_ram_1F in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 162)] Net w_ram_20 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 163)] Net w_ram_21 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 164)] Net w_ram_22 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 165)] Net w_ram_23 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 166)] Net w_ram_24 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 167)] Net w_ram_25 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 168)] Net w_ram_26 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 169)] Net w_ram_27 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 170)] Net w_ram_28 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 172)] Net w_ram_2A in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 173)] Net w_ram_2B in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 174)] Net w_ram_2C in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 175)] Net w_ram_2D in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 176)] Net w_ram_2E in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 177)] Net w_ram_2F in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 186)] Net w_ram_38 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 187)] Net w_ram_39 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 188)] Net w_ram_3A in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 189)] Net w_ram_3B in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 190)] Net w_ram_3C in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 191)] Net w_ram_3D in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 192)] Net w_ram_3E in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 193)] Net w_ram_3F in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 194)] Net w_ram_40 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 195)] Net w_ram_41 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 196)] Net w_ram_42 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 197)] Net w_ram_43 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 198)] Net w_ram_44 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 199)] Net w_ram_45 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 200)] Net w_ram_46 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 201)] Net w_ram_47 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 202)] Net w_ram_48 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 203)] Net w_ram_49 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 204)] Net w_ram_4A in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 205)] Net w_ram_4B in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 206)] Net w_ram_4C in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 207)] Net w_ram_4D in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 208)] Net w_ram_4E in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 209)] Net w_ram_4F in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 210)] Net w_ram_50 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 211)] Net w_ram_51 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 212)] Net w_ram_52 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 213)] Net w_ram_53 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 214)] Net w_ram_54 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 215)] Net w_ram_55 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 216)] Net w_ram_56 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 217)] Net w_ram_57 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 218)] Net w_ram_58 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 219)] Net w_ram_59 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 220)] Net w_ram_5A in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 221)] Net w_ram_5B in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 222)] Net w_ram_5C in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 223)] Net w_ram_5D in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 224)] Net w_ram_5E in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 225)] Net w_ram_5F in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 251)] Net w_ram_79 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 252)] Net w_ram_7A in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 253)] Net w_ram_7B in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 254)] Net w_ram_7C in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 255)] Net w_ram_7D in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 256)] Net w_ram_7E in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 257)] Net w_ram_7F in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 265)] Net w_ram_87 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 266)] Net w_ram_88 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 267)] Net w_ram_89 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 268)] Net w_ram_8A in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 269)] Net w_ram_8B in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 270)] Net w_ram_8C in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 271)] Net w_ram_8D in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 272)] Net w_ram_8E in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 273)] Net w_ram_8F in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 274)] Net w_ram_90 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 275)] Net w_ram_91 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 276)] Net w_ram_92 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 277)] Net w_ram_93 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 278)] Net w_ram_94 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 279)] Net w_ram_95 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 280)] Net w_ram_96 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 281)] Net w_ram_97 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 282)] Net w_ram_98 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 283)] Net w_ram_99 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 284)] Net w_ram_9A in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 285)] Net w_ram_9B in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 286)] Net w_ram_9C in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 287)] Net w_ram_9D in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 288)] Net w_ram_9E in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 289)] Net w_ram_9F in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 290)] Net w_ram_A0 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 291)] Net w_ram_A1 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 292)] Net w_ram_A2 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 293)] Net w_ram_A3 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 294)] Net w_ram_A4 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 295)] Net w_ram_A5 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 296)] Net w_ram_A6 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 297)] Net w_ram_A7 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 298)] Net w_ram_A8 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 299)] Net w_ram_A9 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 300)] Net w_ram_AA in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 301)] Net w_ram_AB in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 302)] Net w_ram_AC in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 303)] Net w_ram_AD in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 304)] Net w_ram_AE in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 305)] Net w_ram_AF in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 306)] Net w_ram_B0 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 307)] Net w_ram_B1 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 308)] Net w_ram_B2 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 309)] Net w_ram_B3 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 310)] Net w_ram_B4 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 311)] Net w_ram_B5 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 312)] Net w_ram_B6 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 313)] Net w_ram_B7 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 314)] Net w_ram_B8 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 315)] Net w_ram_B9 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 316)] Net w_ram_BA in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 317)] Net w_ram_BB in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 318)] Net w_ram_BC in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 319)] Net w_ram_BD in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 320)] Net w_ram_BE in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 321)] Net w_ram_BF in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 330)] Net w_ram_C8 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 331)] Net w_ram_C9 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 332)] Net w_ram_CA in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 333)] Net w_ram_CB in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 334)] Net w_ram_CC in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 335)] Net w_ram_CD in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 336)] Net w_ram_CE in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 337)] Net w_ram_CF in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 338)] Net w_ram_D0 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 339)] Net w_ram_D1 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 340)] Net w_ram_D2 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 341)] Net w_ram_D3 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 342)] Net w_ram_D4 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 343)] Net w_ram_D5 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 344)] Net w_ram_D6 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 345)] Net w_ram_D7 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 346)] Net w_ram_D8 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 347)] Net w_ram_D9 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 348)] Net w_ram_DA in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 349)] Net w_ram_DB in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 350)] Net w_ram_DC in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 351)] Net w_ram_DD in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 352)] Net w_ram_DE in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 353)] Net w_ram_DF in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 354)] Net w_ram_E0 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 355)] Net w_ram_E1 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 356)] Net w_ram_E2 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 357)] Net w_ram_E3 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 358)] Net w_ram_E4 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 359)] Net w_ram_E5 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 360)] Net w_ram_E6 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 361)] Net w_ram_E7 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 362)] Net w_ram_E8 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 363)] Net w_ram_E9 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 364)] Net w_ram_EA in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 365)] Net w_ram_EB in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 366)] Net w_ram_EC in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 367)] Net w_ram_ED in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 368)] Net w_ram_EE in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 369)] Net w_ram_EF in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 370)] Net w_ram_F0 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 371)] Net w_ram_F1 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 372)] Net w_ram_F2 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 373)] Net w_ram_F3 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 375)] Net w_ram_F5 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 376)] Net w_ram_F6 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 377)] Net w_ram_F7 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 378)] Net w_ram_F8 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 379)] Net w_ram_F9 in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 380)] Net w_ram_FA in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 381)] Net w_ram_FB in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 382)] Net w_ram_FC in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 383)] Net w_ram_FD in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 384)] Net w_ram_FE in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 385)] Net w_ram_FF in I2C_SLAVE_REG(original module I2C_SLAVE_REG) does not have a driver, tie it to 0.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2731)] Elaborating instance inst_pcie.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 18)] Elaborating module pcie_slot_number.
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[0].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[1].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[2].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[3].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[4].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[5].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[6].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[7].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[8].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[9].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[10].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[11].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[12].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] Elaborating instance PFR_UART_MASTER.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Elaborating module UART_MASTER_VPP.
I: Module instance {Tieta_Feiteng_2001_top/UART_MASTER_VPP.UART_MASTER_VPP[13].PFR_UART_MASTER} parameter value:
    NBIT_IN = 32'h9 | 32'd9 | 32'b00000000000000000000000000001001
    NBIT_OUT = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
    BPS_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
    START_COUNT_NUM = 32'hC | 32'd12 | 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2232)] Elaborating instance inst_i2c_inf.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_INF.v(line number: 20)] Elaborating module I2C_SLAVE_INF.
I: Module instance {Tieta_Feiteng_2001_top/inst_i2c_inf} parameter value:
    I2C_ADR = 8'h60 | 8'd96 | 8'b01100000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2440)] Elaborating instance uart_master_u1.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v(line number: 25)] Elaborating module UART_MASTER.
I: Module instance {Tieta_Feiteng_2001_top/uart_master_u1} parameter value:
    NBIT_IN = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    NBIT_OUT = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    BPS_COUNT_NUM = 32'h30 | 32'd48 | 32'b00000000000000000000000000110000
    START_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2458)] Elaborating instance uart_master_u2.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v(line number: 25)] Elaborating module UART_MASTER.
I: Module instance {Tieta_Feiteng_2001_top/uart_master_u2} parameter value:
    NBIT_IN = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    NBIT_OUT = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    BPS_COUNT_NUM = 32'h30 | 32'd48 | 32'b00000000000000000000000000110000
    START_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2476)] Elaborating instance uart_master_u3.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v(line number: 25)] Elaborating module UART_MASTER.
I: Module instance {Tieta_Feiteng_2001_top/uart_master_u3} parameter value:
    NBIT_IN = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    NBIT_OUT = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    BPS_COUNT_NUM = 32'h30 | 32'd48 | 32'b00000000000000000000000000110000
    START_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2514)] Elaborating instance uart_master_u5.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v(line number: 25)] Elaborating module UART_MASTER.
I: Module instance {Tieta_Feiteng_2001_top/uart_master_u5} parameter value:
    NBIT_IN = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    NBIT_OUT = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    BPS_COUNT_NUM = 32'h30 | 32'd48 | 32'b00000000000000000000000000110000
    START_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2532)] Elaborating instance uart_master_u6.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v(line number: 25)] Elaborating module UART_MASTER.
I: Module instance {Tieta_Feiteng_2001_top/uart_master_u6} parameter value:
    NBIT_IN = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    NBIT_OUT = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    BPS_COUNT_NUM = 32'h30 | 32'd48 | 32'b00000000000000000000000000110000
    START_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2550)] Elaborating instance uart_master_u7.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v(line number: 25)] Elaborating module UART_MASTER.
I: Module instance {Tieta_Feiteng_2001_top/uart_master_u7} parameter value:
    NBIT_IN = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    NBIT_OUT = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    BPS_COUNT_NUM = 32'h30 | 32'd48 | 32'b00000000000000000000000000110000
    START_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2568)] Elaborating instance uart_master_u8.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v(line number: 25)] Elaborating module UART_MASTER.
I: Module instance {Tieta_Feiteng_2001_top/uart_master_u8} parameter value:
    NBIT_IN = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    NBIT_OUT = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    BPS_COUNT_NUM = 32'h30 | 32'd48 | 32'b00000000000000000000000000110000
    START_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2606)] Elaborating instance uart_master_u10.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v(line number: 25)] Elaborating module UART_MASTER.
I: Module instance {Tieta_Feiteng_2001_top/uart_master_u10} parameter value:
    NBIT_IN = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    NBIT_OUT = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    BPS_COUNT_NUM = 32'h30 | 32'd48 | 32'b00000000000000000000000000110000
    START_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2624)] Elaborating instance uart_master_u11.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v(line number: 25)] Elaborating module UART_MASTER.
I: Module instance {Tieta_Feiteng_2001_top/uart_master_u11} parameter value:
    NBIT_IN = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    NBIT_OUT = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    BPS_COUNT_NUM = 32'h30 | 32'd48 | 32'b00000000000000000000000000110000
    START_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
I: Verilog-0004: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2642)] Elaborating instance uart_master_u12.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v(line number: 25)] Elaborating module UART_MASTER.
I: Module instance {Tieta_Feiteng_2001_top/uart_master_u12} parameter value:
    NBIT_IN = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    NBIT_OUT = 32'h10 | 32'd16 | 32'b00000000000000000000000000010000
    BPS_COUNT_NUM = 32'h30 | 32'd48 | 32'b00000000000000000000000000110000
    START_COUNT_NUM = 32'h18 | 32'd24 | 32'b00000000000000000000000000011000
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_CPU0_D1_UART1_RX in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_CPU1_D1_UART1_RX in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_DB_UART_TX_R in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_DBG_CPU0_UART1_TX_CONN_R in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_DBG_PAL_BMC_UART1_TX_CONN_R in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_LEAR_CPU0_UART1_TX in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_Riser1_TOD_UART_TXD_R in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_Riser2_TOD_UART_TXD_R in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_DB9_TOD_UART_TX in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_UART0_CPU_LOG_TX in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_RISER_AUX_TOD_UART1_TXD in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_RISER_AUX_TOD_UART2_TXD in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_RISER1_SWITCH_EN in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_RISER1_SELECT in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_CPLD_M_S_SGPIO1_MISO_R in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_UART2_PAL_OCP_TX_R in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_PVT_SS_CLK_R in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_PVT_SS_CLK_1_R in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_PAL_LED_PWRBTN_GR_R in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_PAL_LED_PWRBTN_AMB_R in module Tieta_Feiteng_2001_top.
W: Verilog-2024: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Assign a tri-state buf to drive the floating output port o_PAL_RST_TCM_N_R in module Tieta_Feiteng_2001_top.
W: Verilog-2023: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2244)] Assign 0 to drive the floating input pin cpu0_mcio1_cable_id0 of module instance Tieta_Feiteng_2001_top.inst_i2c_bios_reg.
W: Verilog-2023: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2244)] Assign 0 to drive the floating input pin cpu0_mcio1_cable_id1 of module instance Tieta_Feiteng_2001_top.inst_i2c_bios_reg.
W: Verilog-2036: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2244)] The net cpu0_mcio4_cable_id0 that drives an input pin of module instance Tieta_Feiteng_2001_top.inst_i2c_bios_reg has no driver, tie the net to 0.
W: Verilog-2036: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2244)] The net cpu0_mcio4_cable_id1 that drives an input pin of module instance Tieta_Feiteng_2001_top.inst_i2c_bios_reg has no driver, tie the net to 0.
W: Verilog-2036: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2244)] The net cpu0_mcio5_cable_id0 that drives an input pin of module instance Tieta_Feiteng_2001_top.inst_i2c_bios_reg has no driver, tie the net to 0.
W: Verilog-2036: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2244)] The net cpu0_mcio5_cable_id1 that drives an input pin of module instance Tieta_Feiteng_2001_top.inst_i2c_bios_reg has no driver, tie the net to 0.
W: Verilog-2023: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2244)] Assign 0 to drive the floating input pin cpu1_mcio1_cable_id0 of module instance Tieta_Feiteng_2001_top.inst_i2c_bios_reg.
W: Verilog-2023: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2244)] Assign 0 to drive the floating input pin cpu1_mcio1_cable_id1 of module instance Tieta_Feiteng_2001_top.inst_i2c_bios_reg.
W: Verilog-2036: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2244)] The net cpu1_mcio4_cable_id0 that drives an input pin of module instance Tieta_Feiteng_2001_top.inst_i2c_bios_reg has no driver, tie the net to 0.
W: Verilog-2036: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2244)] The net cpu1_mcio4_cable_id1 that drives an input pin of module instance Tieta_Feiteng_2001_top.inst_i2c_bios_reg has no driver, tie the net to 0.
W: Verilog-2036: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2244)] The net cpu1_mcio6_cable_id0 that drives an input pin of module instance Tieta_Feiteng_2001_top.inst_i2c_bios_reg has no driver, tie the net to 0.
W: Verilog-2036: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2244)] The net cpu1_mcio6_cable_id1 that drives an input pin of module instance Tieta_Feiteng_2001_top.inst_i2c_bios_reg has no driver, tie the net to 0.
W: Verilog-2036: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] The net ser_data_in[12] that drives an input pin of module instance Tieta_Feiteng_2001_top.UART_MASTER_VPP.UART_MASTER_VPP[12].PFR_UART_MASTER has no driver, tie the net to 0.
W: Verilog-2036: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2768)] The net ser_data_in[13] that drives an input pin of module instance Tieta_Feiteng_2001_top.UART_MASTER_VPP.UART_MASTER_VPP[13].PFR_UART_MASTER has no driver, tie the net to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 756)] Net riser_prsnt_det_0 in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 757)] Net riser_prsnt_det_1 in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 758)] Net riser_prsnt_det_2 in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 759)] Net riser_prsnt_det_3 in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 760)] Net riser_prsnt_det_4 in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 761)] Net riser_prsnt_det_5 in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 762)] Net riser_prsnt_det_6 in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 763)] Net riser_prsnt_det_7 in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 769)] Net ocp_prsent_b7_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 770)] Net ocp_prsent_b6_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 771)] Net ocp_prsent_b5_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 772)] Net ocp_prsent_b4_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 773)] Net ocp_prsent_b3_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 774)] Net ocp_prsent_b2_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 775)] Net ocp_prsent_b1_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 776)] Net ocp_prsent_b0_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 868)] Net pal_pwrgd_cpu0_lvc3_r in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 926)] Net riser3_1_prsnt_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 927)] Net riser3_2_prsnt_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 928)] Net riser4_1_prsnt_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 929)] Net riser4_2_prsnt_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 930)] Net riser3_slot7_id in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 931)] Net riser3_slot8_id in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 932)] Net riser4_slot9_id in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 933)] Net riser4_slot10_id in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 934)] Net riser3_slot7_prsnt_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 935)] Net riser3_slot8_prsnt_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 936)] Net riser4_slot9_prsnt_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 937)] Net riser4_slot10_prsnt_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1013)] Net riser_ocp_m2_slot_number[6] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1013)] Net riser_ocp_m2_slot_number[7] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1013)] Net riser_ocp_m2_slot_number[8] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1013)] Net riser_ocp_m2_slot_number[9] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1013)] Net riser_ocp_m2_slot_number[15] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1013)] Net riser_ocp_m2_slot_number[16] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1013)] Net riser_ocp_m2_slot_number[19] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1233)] Net scpld_to_mcpld_p2s_data[55] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1233)] Net scpld_to_mcpld_p2s_data[59] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[28] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[29] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[30] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[31] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[32] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[33] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[34] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[35] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[36] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[37] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[38] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[39] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[40] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[41] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[42] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[43] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[44] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[45] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[46] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[47] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[48] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[49] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[50] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[51] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[52] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[53] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[54] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[55] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[56] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[57] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[58] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[59] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[60] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[61] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[62] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[63] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[64] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[65] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[66] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[67] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[68] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[69] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[70] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[71] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[72] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[73] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[74] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[75] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[76] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[77] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[78] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[79] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[80] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[81] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[82] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[83] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[84] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[85] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[86] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[87] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[88] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[89] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[90] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[91] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[92] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[93] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[94] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[95] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[96] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[97] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[98] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[99] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[100] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[101] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[102] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[103] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[104] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[105] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[106] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[107] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[108] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[109] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[110] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[111] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[112] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[113] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[114] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[115] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[116] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[117] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[118] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[119] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[120] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[121] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[122] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[123] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[124] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[125] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[126] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[127] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[128] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[129] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[130] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[131] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[132] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[133] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[134] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[135] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[136] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[137] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[138] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[139] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[140] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[141] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[142] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[143] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[144] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[145] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[146] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[147] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[148] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[149] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[150] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[151] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[152] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[153] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[154] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[155] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[156] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[157] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[158] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[159] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[160] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[161] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[162] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[163] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[164] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[165] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[166] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[167] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[168] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[169] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[170] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[171] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[172] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[173] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[174] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[175] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[176] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[177] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[178] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[179] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[180] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[181] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[182] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[183] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[184] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[185] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[186] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[187] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[188] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[189] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[190] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[191] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[192] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[193] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[194] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[195] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[196] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[197] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[198] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[199] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[200] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[201] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[202] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[203] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[204] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[205] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[206] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[207] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[208] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[209] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[210] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[211] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[212] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[213] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[214] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[215] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[216] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[217] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[218] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[219] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[220] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[221] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[222] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[223] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[224] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[225] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[226] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[227] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[228] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[229] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[230] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[231] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[232] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[233] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[234] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[235] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[236] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[237] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[238] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[239] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[240] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[241] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[242] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[243] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[244] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[245] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[246] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[247] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[248] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[249] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[250] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[251] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[252] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[253] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[254] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1538)] Net mbcpld_to_bmccpld_p2s_data[255] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1997)] Net db_i_lom_prsnt_n in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[0] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[1] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[2] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[3] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[4] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[5] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[6] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[7] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[8] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[9] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[10] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[11] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[12] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[13] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[14] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2365)] Net w_bp_to_mb_mcio1_data[15] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[0] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[1] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[2] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[3] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[4] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[5] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[6] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[7] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[8] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[9] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[10] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[11] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[12] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[13] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[14] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2020: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2370)] Net w_bp_to_mb_mcio6_data[15] in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1096)] Net i_PAL_OCP2_PWRGD in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1097)] Net i_DIMM_SNS_ALERT in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1115)] Net i_PAL_LCD_CARD_IN in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1147)] Net i_RISER_PRSNT_DET_9 in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1148)] Net i_RISER_PRSNT_DET_8 in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1153)] Net i_RISER_PRSNT_DET_11 in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1154)] Net i_RISER_PRSNT_DET_10 in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1181)] Net i_FRONT_VGA_CABLE_PRSNT_N in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1182)] Net i_PAL_OCP2_FAN_FOO in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1183)] Net i_PAL_OCP2_FAN_PRSNT_N in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
W: Verilog-2021: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1642)] Net PAL_RISER1_PRSNT_N in Tieta_Feiteng_2001_top(original module Tieta_Feiteng_2001_top) does not have a driver, tie it to 0.
Executing : rtl-elaborate successfully. Time elapsed: 0.168s wall, 0.109s user + 0.047s system = 0.156s CPU (92.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.116s wall, 0.109s user + 0.000s system = 0.109s CPU (94.1%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v(line number: 84)] Feedback mux created for signal 'reg_par_data_out'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
W: Sdm-2014: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_master.v(line number: 27)] Feedback mux created for signal 'sclk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
W: Sdm-2014: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_master.v(line number: 26)] Feedback mux created for signal 'sld_n'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
W: Sdm-2014: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/p2s_slave.v(line number: 32)] Feedback mux created for signal 'so'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
W: Sdm-2014: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/p2s_slave.v(line number: 32)] Feedback mux created for signal 'so'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
W: Sdm-2014: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 54)] Feedback mux created for signal 'reg_par_data_out'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Executing : DFF-inference successfully.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[99] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[98] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[97] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[96] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[95] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[94] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[93] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[92] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[91] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[90] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[89] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[88] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[87] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[86] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[85] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[84] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[83] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[82] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[81] that is stuck at constant 0.
W: Sdm-2000: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 44)] Removed register node inst_pcie/slot_number_nvme[80] that is stuck at constant 0.
Executing : rtl-infer successfully. Time elapsed: 2.717s wall, 1.391s user + 1.297s system = 2.688s CPU (98.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.063s wall, 0.063s user + 0.000s system = 0.063s CPU (99.3%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.317s wall, 0.297s user + 0.000s system = 0.297s CPU (93.6%)

Start FSM inference.
I: FSM curr_state_fsm[2:0] inferred.
I: FSM curr_state_fsm[2:0] inferred.
I: FSM curr_state_fsm[6:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.163s wall, 0.109s user + 0.047s system = 0.156s CPU (96.0%)

Start sdm2adm.
I: Constant propagation done on N69[8]_inv (bmsWIDEINV).
I: Constant propagation done on N342 (bmsREDAND).
I: Constant propagation done on N343 (bmsREDAND).
I: Constant propagation done on N344 (bmsREDAND).
I: Constant propagation done on N345 (bmsREDAND).
I: Constant propagation done on N346 (bmsREDAND).
I: Constant propagation done on N347 (bmsREDAND).
I: Constant propagation done on N348 (bmsREDAND).
I: Constant propagation done on N349 (bmsREDAND).
I: Constant propagation done on N350 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.318s wall, 0.313s user + 0.000s system = 0.313s CPU (98.4%)

Saving design to DB.
Action compile: Export DB successfully.
Action compile: Real time elapsed is 0h:0m:9s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Action compile: Peak memory pool usage is 165 MB

Current time: Tue Feb 10 15:17:52 2026
