.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* CapSense_CSD_IDAC1_cy_psoc4_idac */
.set CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_CSD_IDAC1_cy_psoc4_idac__IDAC_NUMBER, 1
.set CapSense_CSD_IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_CSD_IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16

/* CapSense_CSD_SampleClk */
.set CapSense_CSD_SampleClk__DIVIDER_MASK, 0x0000FFFF
.set CapSense_CSD_SampleClk__ENABLE, CYREG_CLK_DIVIDER_A00
.set CapSense_CSD_SampleClk__ENABLE_MASK, 0x80000000
.set CapSense_CSD_SampleClk__MASK, 0x80000000
.set CapSense_CSD_SampleClk__REGISTER, CYREG_CLK_DIVIDER_A00

/* CapSense_CSD_SenseClk */
.set CapSense_CSD_SenseClk__DIVIDER_MASK, 0x0000FFFF
.set CapSense_CSD_SenseClk__ENABLE, CYREG_CLK_DIVIDER_B00
.set CapSense_CSD_SenseClk__ENABLE_MASK, 0x80000000
.set CapSense_CSD_SenseClk__MASK, 0x80000000
.set CapSense_CSD_SenseClk__REGISTER, CYREG_CLK_DIVIDER_B00

/* PWM_B_cy_m0s8_tcpwm_1 */
.set PWM_B_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_B_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_B_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_B_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_B_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_B_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_B_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_B_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_B_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_B_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_B_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_B_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_B_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_B_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_B_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_G_cy_m0s8_tcpwm_1 */
.set PWM_G_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM_G_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM_G_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM_G_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM_G_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM_G_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM_G_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM_G_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM_G_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM_G_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM_G_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM_G_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM_G_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM_G_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM_G_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_R_cy_m0s8_tcpwm_1 */
.set PWM_R_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set PWM_R_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set PWM_R_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set PWM_R_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set PWM_R_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set PWM_R_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set PWM_R_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set PWM_R_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set PWM_R_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set PWM_R_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set PWM_R_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set PWM_R_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set PWM_R_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set PWM_R_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set PWM_R_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* CapSense_CSD_CSD_FFB */
.set CapSense_CSD_CSD_FFB__CSD_CONFIG, CYREG_CSD_CONFIG
.set CapSense_CSD_CSD_FFB__CSD_COUNTER, CYREG_CSD_COUNTER
.set CapSense_CSD_CSD_FFB__CSD_ID, CYREG_CSD_ID
.set CapSense_CSD_CSD_FFB__CSD_INTR, CYREG_CSD_INTR
.set CapSense_CSD_CSD_FFB__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set CapSense_CSD_CSD_FFB__CSD_NUMBER, 0
.set CapSense_CSD_CSD_FFB__CSD_STATUS, CYREG_CSD_STATUS

/* PWM_Tone_Mix_PWMUDB */
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK_00
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_Tone_Mix_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_UDB_W8_A0_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_UDB_W8_A1_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_UDB_W8_D0_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_UDB_W8_D1_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_UDB_W8_F0_01
.set PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_UDB_W8_F1_01

/* CapSense_CSD_Cmod */
.set CapSense_CSD_Cmod__0__DM__MASK, 0x1C0
.set CapSense_CSD_Cmod__0__DM__SHIFT, 6
.set CapSense_CSD_Cmod__0__DR, CYREG_PRT4_DR
.set CapSense_CSD_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_CSD_Cmod__0__HSIOM_MASK, 0x00000F00
.set CapSense_CSD_Cmod__0__HSIOM_SHIFT, 8
.set CapSense_CSD_Cmod__0__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_CSD_Cmod__0__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_CSD_Cmod__0__MASK, 0x04
.set CapSense_CSD_Cmod__0__PC, CYREG_PRT4_PC
.set CapSense_CSD_Cmod__0__PC2, CYREG_PRT4_PC2
.set CapSense_CSD_Cmod__0__PORT, 4
.set CapSense_CSD_Cmod__0__PS, CYREG_PRT4_PS
.set CapSense_CSD_Cmod__0__SHIFT, 2
.set CapSense_CSD_Cmod__Cmod__DM__MASK, 0x1C0
.set CapSense_CSD_Cmod__Cmod__DM__SHIFT, 6
.set CapSense_CSD_Cmod__Cmod__DR, CYREG_PRT4_DR
.set CapSense_CSD_Cmod__Cmod__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_CSD_Cmod__Cmod__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_CSD_Cmod__Cmod__MASK, 0x04
.set CapSense_CSD_Cmod__Cmod__PC, CYREG_PRT4_PC
.set CapSense_CSD_Cmod__Cmod__PC2, CYREG_PRT4_PC2
.set CapSense_CSD_Cmod__Cmod__PORT, 4
.set CapSense_CSD_Cmod__Cmod__PS, CYREG_PRT4_PS
.set CapSense_CSD_Cmod__Cmod__SHIFT, 2
.set CapSense_CSD_Cmod__DR, CYREG_PRT4_DR
.set CapSense_CSD_Cmod__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_CSD_Cmod__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_CSD_Cmod__MASK, 0x04
.set CapSense_CSD_Cmod__PC, CYREG_PRT4_PC
.set CapSense_CSD_Cmod__PC2, CYREG_PRT4_PC2
.set CapSense_CSD_Cmod__PORT, 4
.set CapSense_CSD_Cmod__PS, CYREG_PRT4_PS
.set CapSense_CSD_Cmod__SHIFT, 2

/* CapSense_CSD_ISR */
.set CapSense_CSD_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_CSD_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_CSD_ISR__INTC_MASK, 0x8000
.set CapSense_CSD_ISR__INTC_NUMBER, 15
.set CapSense_CSD_ISR__INTC_PRIOR_MASK, 0xC0000000
.set CapSense_CSD_ISR__INTC_PRIOR_NUM, 3
.set CapSense_CSD_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set CapSense_CSD_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_CSD_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* CapSense_CSD_Sns */
.set CapSense_CSD_Sns__0__DM__MASK, 0x07
.set CapSense_CSD_Sns__0__DM__SHIFT, 0
.set CapSense_CSD_Sns__0__DR, CYREG_PRT1_DR
.set CapSense_CSD_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_CSD_Sns__0__HSIOM_MASK, 0x0000000F
.set CapSense_CSD_Sns__0__HSIOM_SHIFT, 0
.set CapSense_CSD_Sns__0__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_CSD_Sns__0__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_CSD_Sns__0__MASK, 0x01
.set CapSense_CSD_Sns__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_CSD_Sns__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_CSD_Sns__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_CSD_Sns__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_CSD_Sns__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_CSD_Sns__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_CSD_Sns__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_CSD_Sns__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_CSD_Sns__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_CSD_Sns__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_CSD_Sns__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_CSD_Sns__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_CSD_Sns__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_CSD_Sns__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_CSD_Sns__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_CSD_Sns__0__PC, CYREG_PRT1_PC
.set CapSense_CSD_Sns__0__PC2, CYREG_PRT1_PC2
.set CapSense_CSD_Sns__0__PORT, 1
.set CapSense_CSD_Sns__0__PS, CYREG_PRT1_PS
.set CapSense_CSD_Sns__0__SHIFT, 0
.set CapSense_CSD_Sns__1__DM__MASK, 0x7000
.set CapSense_CSD_Sns__1__DM__SHIFT, 12
.set CapSense_CSD_Sns__1__DR, CYREG_PRT0_DR
.set CapSense_CSD_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_CSD_Sns__1__HSIOM_MASK, 0x000F0000
.set CapSense_CSD_Sns__1__HSIOM_SHIFT, 16
.set CapSense_CSD_Sns__1__INTCFG, CYREG_PRT0_INTCFG
.set CapSense_CSD_Sns__1__INTSTAT, CYREG_PRT0_INTSTAT
.set CapSense_CSD_Sns__1__MASK, 0x10
.set CapSense_CSD_Sns__1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_CSD_Sns__1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_CSD_Sns__1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_CSD_Sns__1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_CSD_Sns__1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_CSD_Sns__1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_CSD_Sns__1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_CSD_Sns__1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_CSD_Sns__1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_CSD_Sns__1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_CSD_Sns__1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_CSD_Sns__1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_CSD_Sns__1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_CSD_Sns__1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_CSD_Sns__1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_CSD_Sns__1__PC, CYREG_PRT0_PC
.set CapSense_CSD_Sns__1__PC2, CYREG_PRT0_PC2
.set CapSense_CSD_Sns__1__PORT, 0
.set CapSense_CSD_Sns__1__PS, CYREG_PRT0_PS
.set CapSense_CSD_Sns__1__SHIFT, 4
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__DM__MASK, 0x07
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__DM__SHIFT, 0
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__DR, CYREG_PRT1_DR
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__MASK, 0x01
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PC, CYREG_PRT1_PC
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PC2, CYREG_PRT1_PC2
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PORT, 1
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__PS, CYREG_PRT1_PS
.set CapSense_CSD_Sns__ProximitySensor0_0__PROX__SHIFT, 0
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__DM__MASK, 0x7000
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__DM__SHIFT, 12
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__DR, CYREG_PRT0_DR
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__INTCFG, CYREG_PRT0_INTCFG
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__INTSTAT, CYREG_PRT0_INTSTAT
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__MASK, 0x10
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PC, CYREG_PRT0_PC
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PC2, CYREG_PRT0_PC2
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PORT, 0
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__PS, CYREG_PRT0_PS
.set CapSense_CSD_Sns__ProximitySensor1_0__PROX__SHIFT, 4

/* PWM_Tone_PWMUDB */
.set PWM_Tone_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Tone_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Tone_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set PWM_Tone_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set PWM_Tone_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM_Tone_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_03
.set PWM_Tone_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM_Tone_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Tone_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM_Tone_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_03
.set PWM_Tone_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM_Tone_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Tone_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Tone_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Tone_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Tone_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Tone_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Tone_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_Tone_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_Tone_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_Tone_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK_03
.set PWM_Tone_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM_Tone_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM_Tone_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set PWM_Tone_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM_Tone_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM_Tone_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST_03
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set PWM_Tone_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set PWM_Tone_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_UDB_W8_A0_03
.set PWM_Tone_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_UDB_W8_A1_03
.set PWM_Tone_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set PWM_Tone_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_UDB_W8_D0_03
.set PWM_Tone_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_UDB_W8_D1_03
.set PWM_Tone_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set PWM_Tone_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set PWM_Tone_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_UDB_W8_F0_03
.set PWM_Tone_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_UDB_W8_F1_03
.set PWM_Tone_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM_Tone_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03

/* P0_2_GreenLED */
.set P0_2_GreenLED__0__DM__MASK, 0x1C0
.set P0_2_GreenLED__0__DM__SHIFT, 6
.set P0_2_GreenLED__0__DR, CYREG_PRT0_DR
.set P0_2_GreenLED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_2_GreenLED__0__HSIOM_MASK, 0x00000F00
.set P0_2_GreenLED__0__HSIOM_SHIFT, 8
.set P0_2_GreenLED__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_2_GreenLED__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_2_GreenLED__0__MASK, 0x04
.set P0_2_GreenLED__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set P0_2_GreenLED__0__OUT_SEL_SHIFT, 4
.set P0_2_GreenLED__0__OUT_SEL_VAL, 1
.set P0_2_GreenLED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_2_GreenLED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_2_GreenLED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_2_GreenLED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_2_GreenLED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_2_GreenLED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_2_GreenLED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_2_GreenLED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_2_GreenLED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_2_GreenLED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_2_GreenLED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_2_GreenLED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_2_GreenLED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_2_GreenLED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_2_GreenLED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_2_GreenLED__0__PC, CYREG_PRT0_PC
.set P0_2_GreenLED__0__PC2, CYREG_PRT0_PC2
.set P0_2_GreenLED__0__PORT, 0
.set P0_2_GreenLED__0__PS, CYREG_PRT0_PS
.set P0_2_GreenLED__0__SHIFT, 2
.set P0_2_GreenLED__DR, CYREG_PRT0_DR
.set P0_2_GreenLED__INTCFG, CYREG_PRT0_INTCFG
.set P0_2_GreenLED__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_2_GreenLED__MASK, 0x04
.set P0_2_GreenLED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_2_GreenLED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_2_GreenLED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_2_GreenLED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_2_GreenLED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_2_GreenLED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_2_GreenLED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_2_GreenLED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_2_GreenLED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_2_GreenLED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_2_GreenLED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_2_GreenLED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_2_GreenLED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_2_GreenLED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_2_GreenLED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_2_GreenLED__PC, CYREG_PRT0_PC
.set P0_2_GreenLED__PC2, CYREG_PRT0_PC2
.set P0_2_GreenLED__PORT, 0
.set P0_2_GreenLED__PS, CYREG_PRT0_PS
.set P0_2_GreenLED__SHIFT, 2

/* P0_3_BlueLED */
.set P0_3_BlueLED__0__DM__MASK, 0xE00
.set P0_3_BlueLED__0__DM__SHIFT, 9
.set P0_3_BlueLED__0__DR, CYREG_PRT0_DR
.set P0_3_BlueLED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_3_BlueLED__0__HSIOM_MASK, 0x0000F000
.set P0_3_BlueLED__0__HSIOM_SHIFT, 12
.set P0_3_BlueLED__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_3_BlueLED__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_3_BlueLED__0__MASK, 0x08
.set P0_3_BlueLED__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set P0_3_BlueLED__0__OUT_SEL_SHIFT, 6
.set P0_3_BlueLED__0__OUT_SEL_VAL, 2
.set P0_3_BlueLED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_3_BlueLED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_3_BlueLED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_3_BlueLED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_3_BlueLED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_3_BlueLED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_3_BlueLED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_3_BlueLED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_3_BlueLED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_3_BlueLED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_3_BlueLED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_3_BlueLED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_3_BlueLED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_3_BlueLED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_3_BlueLED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_3_BlueLED__0__PC, CYREG_PRT0_PC
.set P0_3_BlueLED__0__PC2, CYREG_PRT0_PC2
.set P0_3_BlueLED__0__PORT, 0
.set P0_3_BlueLED__0__PS, CYREG_PRT0_PS
.set P0_3_BlueLED__0__SHIFT, 3
.set P0_3_BlueLED__DR, CYREG_PRT0_DR
.set P0_3_BlueLED__INTCFG, CYREG_PRT0_INTCFG
.set P0_3_BlueLED__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_3_BlueLED__MASK, 0x08
.set P0_3_BlueLED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_3_BlueLED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_3_BlueLED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_3_BlueLED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_3_BlueLED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_3_BlueLED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_3_BlueLED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_3_BlueLED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_3_BlueLED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_3_BlueLED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_3_BlueLED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_3_BlueLED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_3_BlueLED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_3_BlueLED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_3_BlueLED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_3_BlueLED__PC, CYREG_PRT0_PC
.set P0_3_BlueLED__PC2, CYREG_PRT0_PC2
.set P0_3_BlueLED__PORT, 0
.set P0_3_BlueLED__PS, CYREG_PRT0_PS
.set P0_3_BlueLED__SHIFT, 3

/* P2_0_Speaker */
.set P2_0_Speaker__0__DM__MASK, 0x07
.set P2_0_Speaker__0__DM__SHIFT, 0
.set P2_0_Speaker__0__DR, CYREG_PRT2_DR
.set P2_0_Speaker__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_0_Speaker__0__HSIOM_MASK, 0x0000000F
.set P2_0_Speaker__0__HSIOM_SHIFT, 0
.set P2_0_Speaker__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_0_Speaker__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_0_Speaker__0__MASK, 0x01
.set P2_0_Speaker__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set P2_0_Speaker__0__OUT_SEL_SHIFT, 0
.set P2_0_Speaker__0__OUT_SEL_VAL, 0
.set P2_0_Speaker__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_0_Speaker__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_0_Speaker__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_0_Speaker__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_0_Speaker__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_0_Speaker__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_0_Speaker__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_0_Speaker__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_0_Speaker__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_0_Speaker__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_0_Speaker__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_0_Speaker__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_0_Speaker__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_0_Speaker__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_0_Speaker__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_0_Speaker__0__PC, CYREG_PRT2_PC
.set P2_0_Speaker__0__PC2, CYREG_PRT2_PC2
.set P2_0_Speaker__0__PORT, 2
.set P2_0_Speaker__0__PS, CYREG_PRT2_PS
.set P2_0_Speaker__0__SHIFT, 0
.set P2_0_Speaker__DR, CYREG_PRT2_DR
.set P2_0_Speaker__INTCFG, CYREG_PRT2_INTCFG
.set P2_0_Speaker__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_0_Speaker__MASK, 0x01
.set P2_0_Speaker__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_0_Speaker__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_0_Speaker__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_0_Speaker__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_0_Speaker__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_0_Speaker__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_0_Speaker__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_0_Speaker__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_0_Speaker__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_0_Speaker__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_0_Speaker__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_0_Speaker__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_0_Speaker__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_0_Speaker__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_0_Speaker__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_0_Speaker__PC, CYREG_PRT2_PC
.set P2_0_Speaker__PC2, CYREG_PRT2_PC2
.set P2_0_Speaker__PORT, 2
.set P2_0_Speaker__PS, CYREG_PRT2_PS
.set P2_0_Speaker__SHIFT, 0

/* PlayMode_ISR */
.set PlayMode_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set PlayMode_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set PlayMode_ISR__INTC_MASK, 0x01
.set PlayMode_ISR__INTC_NUMBER, 0
.set PlayMode_ISR__INTC_PRIOR_MASK, 0xC0
.set PlayMode_ISR__INTC_PRIOR_NUM, 3
.set PlayMode_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set PlayMode_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set PlayMode_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* SW2_PlayMode */
.set SW2_PlayMode__0__DM__MASK, 0xE00000
.set SW2_PlayMode__0__DM__SHIFT, 21
.set SW2_PlayMode__0__DR, CYREG_PRT0_DR
.set SW2_PlayMode__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SW2_PlayMode__0__HSIOM_MASK, 0xF0000000
.set SW2_PlayMode__0__HSIOM_SHIFT, 28
.set SW2_PlayMode__0__INTCFG, CYREG_PRT0_INTCFG
.set SW2_PlayMode__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SW2_PlayMode__0__MASK, 0x80
.set SW2_PlayMode__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW2_PlayMode__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW2_PlayMode__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW2_PlayMode__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW2_PlayMode__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW2_PlayMode__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW2_PlayMode__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW2_PlayMode__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW2_PlayMode__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW2_PlayMode__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW2_PlayMode__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW2_PlayMode__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW2_PlayMode__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW2_PlayMode__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW2_PlayMode__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW2_PlayMode__0__PC, CYREG_PRT0_PC
.set SW2_PlayMode__0__PC2, CYREG_PRT0_PC2
.set SW2_PlayMode__0__PORT, 0
.set SW2_PlayMode__0__PS, CYREG_PRT0_PS
.set SW2_PlayMode__0__SHIFT, 7
.set SW2_PlayMode__DR, CYREG_PRT0_DR
.set SW2_PlayMode__INTCFG, CYREG_PRT0_INTCFG
.set SW2_PlayMode__INTSTAT, CYREG_PRT0_INTSTAT
.set SW2_PlayMode__MASK, 0x80
.set SW2_PlayMode__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW2_PlayMode__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW2_PlayMode__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW2_PlayMode__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW2_PlayMode__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW2_PlayMode__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW2_PlayMode__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW2_PlayMode__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW2_PlayMode__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW2_PlayMode__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW2_PlayMode__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW2_PlayMode__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW2_PlayMode__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW2_PlayMode__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW2_PlayMode__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW2_PlayMode__PC, CYREG_PRT0_PC
.set SW2_PlayMode__PC2, CYREG_PRT0_PC2
.set SW2_PlayMode__PORT, 0
.set SW2_PlayMode__PS, CYREG_PRT0_PS
.set SW2_PlayMode__SHIFT, 7

/* P1_6_RedLED */
.set P1_6_RedLED__0__DM__MASK, 0x1C0000
.set P1_6_RedLED__0__DM__SHIFT, 18
.set P1_6_RedLED__0__DR, CYREG_PRT1_DR
.set P1_6_RedLED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1_6_RedLED__0__HSIOM_MASK, 0x0F000000
.set P1_6_RedLED__0__HSIOM_SHIFT, 24
.set P1_6_RedLED__0__INTCFG, CYREG_PRT1_INTCFG
.set P1_6_RedLED__0__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_6_RedLED__0__MASK, 0x40
.set P1_6_RedLED__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P1_6_RedLED__0__OUT_SEL_SHIFT, 12
.set P1_6_RedLED__0__OUT_SEL_VAL, 1
.set P1_6_RedLED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_6_RedLED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_6_RedLED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_6_RedLED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_6_RedLED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_6_RedLED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_6_RedLED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_6_RedLED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_6_RedLED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_6_RedLED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_6_RedLED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_6_RedLED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_6_RedLED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_6_RedLED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_6_RedLED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_6_RedLED__0__PC, CYREG_PRT1_PC
.set P1_6_RedLED__0__PC2, CYREG_PRT1_PC2
.set P1_6_RedLED__0__PORT, 1
.set P1_6_RedLED__0__PS, CYREG_PRT1_PS
.set P1_6_RedLED__0__SHIFT, 6
.set P1_6_RedLED__DR, CYREG_PRT1_DR
.set P1_6_RedLED__INTCFG, CYREG_PRT1_INTCFG
.set P1_6_RedLED__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_6_RedLED__MASK, 0x40
.set P1_6_RedLED__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_6_RedLED__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_6_RedLED__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_6_RedLED__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_6_RedLED__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_6_RedLED__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_6_RedLED__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_6_RedLED__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_6_RedLED__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_6_RedLED__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_6_RedLED__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_6_RedLED__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_6_RedLED__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_6_RedLED__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_6_RedLED__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_6_RedLED__PC, CYREG_PRT1_PC
.set P1_6_RedLED__PC2, CYREG_PRT1_PC2
.set P1_6_RedLED__PORT, 1
.set P1_6_RedLED__PS, CYREG_PRT1_PS
.set P1_6_RedLED__SHIFT, 6

/* Pitch_Clock */
.set Pitch_Clock__DIVIDER_MASK, 0x0000FFFF
.set Pitch_Clock__ENABLE, CYREG_CLK_DIVIDER_B01
.set Pitch_Clock__ENABLE_MASK, 0x80000000
.set Pitch_Clock__MASK, 0x80000000
.set Pitch_Clock__REGISTER, CYREG_CLK_DIVIDER_B01

/* UART_SCBCLK */
.set UART_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A01
.set UART_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_SCBCLK__MASK, 0x80000000
.set UART_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A01

/* Clock_PWM */
.set Clock_PWM__DIVIDER_MASK, 0x0000FFFF
.set Clock_PWM__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_PWM__ENABLE_MASK, 0x80000000
.set Clock_PWM__MASK, 0x80000000
.set Clock_PWM__REGISTER, CYREG_CLK_DIVIDER_C00

/* UART_SCB */
.set UART_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_B02
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_B02

/* UART_rx */
.set UART_rx__0__DM__MASK, 0x07
.set UART_rx__0__DM__SHIFT, 0
.set UART_rx__0__DR, CYREG_PRT4_DR
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_PRT4_PC
.set UART_rx__0__PC2, CYREG_PRT4_PC2
.set UART_rx__0__PORT, 4
.set UART_rx__0__PS, CYREG_PRT4_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_PRT4_DR
.set UART_rx__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_PRT4_PC
.set UART_rx__PC2, CYREG_PRT4_PC2
.set UART_rx__PORT, 4
.set UART_rx__PS, CYREG_PRT4_PS
.set UART_rx__SHIFT, 0

/* UART_tx */
.set UART_tx__0__DM__MASK, 0x38
.set UART_tx__0__DM__SHIFT, 3
.set UART_tx__0__DR, CYREG_PRT4_DR
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_PRT4_PC
.set UART_tx__0__PC2, CYREG_PRT4_PC2
.set UART_tx__0__PORT, 4
.set UART_tx__0__PS, CYREG_PRT4_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_PRT4_DR
.set UART_tx__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_PRT4_PC
.set UART_tx__PC2, CYREG_PRT4_PC2
.set UART_tx__PORT, 4
.set UART_tx__PS, CYREG_PRT4_PS
.set UART_tx__SHIFT, 1

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC4A
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC4A_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
