TimeQuest Timing Analyzer report for top_de1
Tue Nov 30 11:26:10 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'gen25mhz:inst1|count[0]'
 12. Slow Model Setup: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'
 13. Slow Model Setup: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'
 14. Slow Model Setup: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'
 15. Slow Model Setup: 'clock_50mhz'
 16. Slow Model Hold: 'clock_50mhz'
 17. Slow Model Hold: 'gen25mhz:inst1|count[0]'
 18. Slow Model Hold: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'
 19. Slow Model Hold: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'
 20. Slow Model Hold: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'
 21. Slow Model Recovery: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'
 22. Slow Model Recovery: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'
 23. Slow Model Recovery: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'
 24. Slow Model Removal: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'
 25. Slow Model Removal: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'
 26. Slow Model Removal: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'
 27. Slow Model Minimum Pulse Width: 'clock_50mhz'
 28. Slow Model Minimum Pulse Width: 'gen25mhz:inst1|count[0]'
 29. Slow Model Minimum Pulse Width: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'
 30. Slow Model Minimum Pulse Width: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'
 31. Slow Model Minimum Pulse Width: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Setup: 'gen25mhz:inst1|count[0]'
 44. Fast Model Setup: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'
 45. Fast Model Setup: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'
 46. Fast Model Setup: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'
 47. Fast Model Setup: 'clock_50mhz'
 48. Fast Model Hold: 'clock_50mhz'
 49. Fast Model Hold: 'gen25mhz:inst1|count[0]'
 50. Fast Model Hold: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'
 51. Fast Model Hold: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'
 52. Fast Model Hold: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'
 53. Fast Model Recovery: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'
 54. Fast Model Recovery: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'
 55. Fast Model Recovery: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'
 56. Fast Model Removal: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'
 57. Fast Model Removal: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'
 58. Fast Model Removal: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'
 59. Fast Model Minimum Pulse Width: 'clock_50mhz'
 60. Fast Model Minimum Pulse Width: 'gen25mhz:inst1|count[0]'
 61. Fast Model Minimum Pulse Width: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'
 62. Fast Model Minimum Pulse Width: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'
 63. Fast Model Minimum Pulse Width: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Multicorner Timing Analysis Summary
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Progagation Delay
 76. Minimum Progagation Delay
 77. Setup Transfers
 78. Hold Transfers
 79. Recovery Transfers
 80. Removal Transfers
 81. Report TCCS
 82. Report RSKM
 83. Unconstrained Paths
 84. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; top_de1                                                            ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C20F484C7                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; Clock Name                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                             ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; clock_50mhz                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_50mhz }                                     ;
; gen25mhz:inst1|count[0]                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { gen25mhz:inst1|count[0] }                         ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { memory_cntrll:inst3|countextend:cex|state.SLEEP } ;
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { memory_cntrll:inst3|countextend:cey|state.SLEEP } ;
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { memory_cntrll:inst3|readwrite:rw|state.incrW1 }   ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                ;
+------------+-----------------+-------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                                  ;
+------------+-----------------+-------------------------------------------------+-------------------------------------------------------+
; 245.22 MHz ; 245.22 MHz      ; gen25mhz:inst1|count[0]                         ;                                                       ;
; 414.08 MHz ; 414.08 MHz      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;                                                       ;
; 506.84 MHz ; 450.05 MHz      ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; limit due to high minimum pulse width violation (tch) ;
; 536.77 MHz ; 450.05 MHz      ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow Model Setup Summary                                                 ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; gen25mhz:inst1|count[0]                         ; -4.973 ; -53.084       ;
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; -1.415 ; -7.310        ;
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; -0.973 ; -2.958        ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; -0.863 ; -2.621        ;
; clock_50mhz                                     ; 3.684  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow Model Hold Summary                                                  ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock_50mhz                                     ; -3.432 ; -3.432        ;
; gen25mhz:inst1|count[0]                         ; -2.254 ; -4.936        ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.445  ; 0.000         ;
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.445  ; 0.000         ;
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 0.445  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow Model Recovery Summary                                              ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; -0.052 ; -0.416        ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.162  ; 0.000         ;
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.837  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow Model Removal Summary                                               ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; -0.085 ; -0.425        ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.590  ; 0.000         ;
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 0.804  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock_50mhz                                     ; -1.631 ; -2.853        ;
; gen25mhz:inst1|count[0]                         ; -0.611 ; -45.214       ;
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; -0.611 ; -9.776        ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; -0.611 ; -6.110        ;
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; -0.611 ; -6.110        ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'gen25mhz:inst1|count[0]'                                                                                                                                                                                ;
+--------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                         ; Launch Clock                                    ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------+--------------+------------+------------+
; -4.973 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.383      ;
; -4.973 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.383      ;
; -4.971 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.381      ;
; -4.970 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.380      ;
; -4.968 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.378      ;
; -4.966 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.376      ;
; -4.898 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 3.206      ;
; -4.897 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 3.205      ;
; -4.887 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 3.195      ;
; -4.849 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.259      ;
; -4.849 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.259      ;
; -4.847 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.257      ;
; -4.846 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.256      ;
; -4.844 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.254      ;
; -4.842 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.252      ;
; -4.830 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.240      ;
; -4.830 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.240      ;
; -4.828 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.238      ;
; -4.827 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.237      ;
; -4.825 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.235      ;
; -4.823 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.233      ;
; -4.774 ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 3.082      ;
; -4.773 ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 3.081      ;
; -4.770 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 3.055      ;
; -4.769 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 3.054      ;
; -4.767 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 3.052      ;
; -4.765 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 3.050      ;
; -4.764 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 3.049      ;
; -4.762 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 3.047      ;
; -4.699 ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 3.007      ;
; -4.683 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.991      ;
; -4.666 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.076      ;
; -4.666 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.076      ;
; -4.664 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.074      ;
; -4.663 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.073      ;
; -4.661 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.071      ;
; -4.659 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 2.069      ;
; -4.624 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.932      ;
; -4.620 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.928      ;
; -4.616 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.901      ;
; -4.615 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.900      ;
; -4.613 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.898      ;
; -4.611 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.896      ;
; -4.610 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.895      ;
; -4.608 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.893      ;
; -4.574 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 1.984      ;
; -4.574 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 1.984      ;
; -4.572 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 1.982      ;
; -4.571 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 1.981      ;
; -4.569 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 1.979      ;
; -4.567 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -3.628     ; 1.977      ;
; -4.531 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.839      ;
; -4.530 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.838      ;
; -4.520 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.828      ;
; -4.474 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.973     ; 3.539      ;
; -4.449 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.734      ;
; -4.448 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.733      ;
; -4.446 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.731      ;
; -4.444 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.729      ;
; -4.443 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.728      ;
; -4.441 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.726      ;
; -4.424 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.709      ;
; -4.423 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.708      ;
; -4.421 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.706      ;
; -4.419 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.704      ;
; -4.418 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.703      ;
; -4.416 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.701      ;
; -4.384 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.669      ;
; -4.383 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.668      ;
; -4.381 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.666      ;
; -4.379 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.664      ;
; -4.378 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.663      ;
; -4.376 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.661      ;
; -4.350 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.973     ; 3.415      ;
; -4.346 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.654      ;
; -4.331 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.973     ; 3.396      ;
; -4.324 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.632      ;
; -4.323 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.631      ;
; -4.316 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.624      ;
; -4.304 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.612      ;
; -4.280 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.565      ;
; -4.279 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.564      ;
; -4.277 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.562      ;
; -4.275 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.560      ;
; -4.274 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.559      ;
; -4.272 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.557      ;
; -4.271 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.556      ;
; -4.270 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.555      ;
; -4.268 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.553      ;
; -4.266 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.551      ;
; -4.265 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.550      ;
; -4.263 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.548      ;
; -4.257 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.565      ;
; -4.253 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.561      ;
; -4.246 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.531      ;
; -4.245 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.553      ;
; -4.245 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.530      ;
; -4.243 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.528      ;
; -4.241 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -2.730     ; 2.549      ;
; -4.241 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -2.753     ; 2.526      ;
+--------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'                                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.415 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 2.453      ;
; -1.241 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 2.279      ;
; -1.161 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 2.199      ;
; -1.145 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 2.183      ;
; -1.118 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 2.156      ;
; -1.081 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 2.119      ;
; -1.001 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 2.039      ;
; -0.990 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 2.028      ;
; -0.971 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 2.009      ;
; -0.958 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.996      ;
; -0.944 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.982      ;
; -0.921 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.959      ;
; -0.891 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.929      ;
; -0.879 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.917      ;
; -0.864 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.902      ;
; -0.816 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.854      ;
; -0.811 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.849      ;
; -0.784 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.822      ;
; -0.784 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.822      ;
; -0.762 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.800      ;
; -0.736 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.774      ;
; -0.731 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.769      ;
; -0.705 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.743      ;
; -0.704 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.742      ;
; -0.704 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.742      ;
; -0.656 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.694      ;
; -0.651 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.689      ;
; -0.490 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.528      ;
; -0.272 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.310      ;
; -0.271 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.309      ;
; -0.271 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.309      ;
; -0.258 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.296      ;
; -0.229 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.267      ;
; -0.224 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.262      ;
; -0.219 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 1.257      ;
; 0.307  ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.731      ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'                                                                                                                                                                           ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.973 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 2.011      ;
; -0.921 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 1.959      ;
; -0.893 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 1.931      ;
; -0.841 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 1.879      ;
; -0.813 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 1.851      ;
; -0.801 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 1.839      ;
; -0.761 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 1.799      ;
; -0.721 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 1.759      ;
; -0.655 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 1.693      ;
; -0.288 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 1.326      ;
; -0.279 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 1.317      ;
; -0.228 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 1.266      ;
; -0.223 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 1.261      ;
; -0.156 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 1.194      ;
; 0.307  ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.731      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'                                                                                                                                                                           ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.863 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 1.901      ;
; -0.834 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 1.872      ;
; -0.783 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 1.821      ;
; -0.754 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 1.792      ;
; -0.738 ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 1.776      ;
; -0.703 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 1.741      ;
; -0.675 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 1.713      ;
; -0.674 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 1.712      ;
; -0.658 ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 1.696      ;
; -0.272 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 1.310      ;
; -0.243 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 1.281      ;
; -0.242 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 1.280      ;
; -0.226 ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 1.264      ;
; 0.113  ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.925      ;
; 0.307  ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.731      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_50mhz'                                                                                                            ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; 3.684 ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; clock_50mhz ; 0.500        ; 3.600      ; 0.731      ;
; 4.184 ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; clock_50mhz ; 1.000        ; 3.600      ; 0.731      ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_50mhz'                                                                                                              ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; -3.432 ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; clock_50mhz ; 0.000        ; 3.600      ; 0.731      ;
; -2.932 ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; clock_50mhz ; -0.500       ; 3.600      ; 0.731      ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'gen25mhz:inst1|count[0]'                                                                                                                                                                                      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------+--------------+------------+------------+
; -2.254 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.HIGH1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; 3.102      ; 1.411      ;
; -1.754 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.HIGH1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; -0.500       ; 3.102      ; 1.411      ;
; -1.448 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.HIGH1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; 3.102      ; 2.217      ;
; -0.948 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.HIGH1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; -0.500       ; 3.102      ; 2.217      ;
; -0.723 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW2   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; 1.454      ; 1.294      ;
; -0.511 ; memory_cntrll:inst3|readwrite:rw|state.incrY2   ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.648      ; 1.423      ;
; -0.404 ; memory_cntrll:inst3|readwrite:rw|state.incrYW2  ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.648      ; 1.530      ;
; -0.223 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW2   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; -0.500       ; 1.454      ; 1.294      ;
; -0.128 ; memory_cntrll:inst3|readwrite:rw|state.incrW2   ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.648      ; 1.806      ;
; 0.321  ; memory_cntrll:inst3|readwrite:rw|state.incrXY2  ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.648      ; 2.255      ;
; 0.445  ; memory_cntrll:inst3|countextend:cex|state.WAIT1 ; memory_cntrll:inst3|countextend:cex|state.WAIT1 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; memory_cntrll:inst3|countextend:cey|state.WAIT1 ; memory_cntrll:inst3|countextend:cey|state.WAIT1 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.486  ; memory_cntrll:inst3|readwrite:rw|state.incrXW2  ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.648      ; 2.420      ;
; 0.620  ; memory_cntrll:inst3|readwrite:rw|state.incrX2   ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.648      ; 2.554      ;
; 0.623  ; memory_cntrll:inst3|countextend:cey|state.HIGH1 ; memory_cntrll:inst3|countextend:cey|state.HIGH2 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.909      ;
; 0.639  ; memory_cntrll:inst3|readwrite:rw|state.wait6    ; memory_cntrll:inst3|readwrite:rw|state.fixback1 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.925      ;
; 0.642  ; memory_cntrll:inst3|readwrite:rw|state.wait4    ; memory_cntrll:inst3|readwrite:rw|state.wait5    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.928      ;
; 0.784  ; memory_cntrll:inst3|readwrite:rw|state.fixback1 ; memory_cntrll:inst3|readwrite:rw|state.fixback2 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 1.070      ;
; 0.787  ; memory_cntrll:inst3|readwrite:rw|state.wait5    ; memory_cntrll:inst3|readwrite:rw|state.wait6    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.789  ; memory_cntrll:inst3|readwrite:rw|state.fixback2 ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.842  ; memory_cntrll:inst3|readwrite:rw|state.incrXYW2 ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.648      ; 2.776      ;
; 0.860  ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|readwrite:rw|state.wait3    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.001      ; 1.147      ;
; 0.864  ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrY2   ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.006      ; 1.156      ;
; 0.870  ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrXW2  ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.006      ; 1.162      ;
; 0.968  ; memory_cntrll:inst3|countextend:cex|state.HIGH1 ; memory_cntrll:inst3|countextend:cex|state.HIGH2 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 1.254      ;
; 0.988  ; memory_cntrll:inst3|readwrite:rw|state.wait3    ; memory_cntrll:inst3|readwrite:rw|state.wait4    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 1.274      ;
; 0.990  ; memory_cntrll:inst3|readwrite:rw|state.fix2     ; memory_cntrll:inst3|readwrite:rw|state.fix3     ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 1.276      ;
; 1.147  ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrXY2  ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.006      ; 1.439      ;
; 1.148  ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrX2   ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.006      ; 1.440      ;
; 1.151  ; memory_cntrll:inst3|readwrite:rw|state.rstALL   ; memory_cntrll:inst3|readwrite:rw|state.wait1    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -0.003     ; 1.434      ;
; 1.191  ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrYW2  ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.006      ; 1.483      ;
; 1.203  ; memory_cntrll:inst3|readwrite:rw|state.fix3     ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -0.001     ; 1.488      ;
; 1.263  ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.fix2     ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.001      ; 1.550      ;
; 1.287  ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ; memory_cntrll:inst3|readwrite:rw|state.rstALL   ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -0.001     ; 1.572      ;
; 1.288  ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrXYW2 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.006      ; 1.580      ;
; 1.403  ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 1.689      ;
; 1.464  ; memory_cntrll:inst3|countextend:cex|state.HIGH2 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.001      ; 1.751      ;
; 1.465  ; memory_cntrll:inst3|countextend:cey|state.HIGH1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.001      ; 1.752      ;
; 1.616  ; memory_cntrll:inst3|countextend:cex|state.HIGH1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.001      ; 1.903      ;
; 1.721  ; memory_cntrll:inst3|readwrite:rw|state.wait1    ; memory_cntrll:inst3|readwrite:rw|state.Check    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.003      ; 2.010      ;
; 1.802  ; memory_cntrll:inst3|readwrite:rw|state.wait6    ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 2.088      ;
; 1.825  ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; memory_cntrll:inst3|readwrite:rw|state.Check    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.003      ; 2.114      ;
; 1.844  ; memory_cntrll:inst3|countextend:cey|state.HIGH2 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.001      ; 2.131      ;
; 2.220  ; memory_cntrll:inst3|countextend:cex|state.HIGH2 ; memory_cntrll:inst3|countextend:cex|state.WAIT1 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.598     ; 0.908      ;
; 2.225  ; memory_cntrll:inst3|countextend:cey|state.HIGH2 ; memory_cntrll:inst3|countextend:cey|state.WAIT1 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.598     ; 0.913      ;
; 2.355  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -0.002     ; 2.639      ;
; 2.371  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 2.657      ;
; 2.627  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 2.913      ;
; 2.883  ; memory_cntrll:inst3|counter5b:cx|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.073     ; 2.096      ;
; 3.003  ; memory_cntrll:inst3|counter5b:cx|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.073     ; 2.216      ;
; 3.061  ; memory_cntrll:inst3|counter5b:cx|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.073     ; 2.274      ;
; 3.137  ; memory_cntrll:inst3|counter5b:cx|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.075     ; 2.348      ;
; 3.171  ; memory_cntrll:inst3|counter5b:cx|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.073     ; 2.384      ;
; 3.181  ; memory_cntrll:inst3|counter5b:cx|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.073     ; 2.394      ;
; 3.183  ; memory_cntrll:inst3|counter5b:cx|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.073     ; 2.396      ;
; 3.188  ; memory_cntrll:inst3|counter8b:cw|lstcnt[7]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.096     ; 2.378      ;
; 3.213  ; memory_cntrll:inst3|counter8b:cw|lstcnt[6]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.096     ; 2.403      ;
; 3.222  ; memory_cntrll:inst3|counter8b:cw|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.096     ; 2.412      ;
; 3.257  ; memory_cntrll:inst3|counter5b:cx|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.075     ; 2.468      ;
; 3.326  ; memory_cntrll:inst3|counter8b:cw|lstcnt[5]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.096     ; 2.516      ;
; 3.349  ; memory_cntrll:inst3|counter5b:cx|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.073     ; 2.562      ;
; 3.361  ; memory_cntrll:inst3|counter5b:cx|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.073     ; 2.574      ;
; 3.366  ; memory_cntrll:inst3|counter8b:cw|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.096     ; 2.556      ;
; 3.391  ; memory_cntrll:inst3|counter8b:cw|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.096     ; 2.581      ;
; 3.425  ; memory_cntrll:inst3|counter5b:cx|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.075     ; 2.636      ;
; 3.437  ; memory_cntrll:inst3|counter5b:cx|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.075     ; 2.648      ;
; 3.550  ; memory_cntrll:inst3|counter5b:cx|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.073     ; 2.763      ;
; 3.551  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.657     ; 2.180      ;
; 3.554  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.657     ; 2.183      ;
; 3.555  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.657     ; 2.184      ;
; 3.558  ; memory_cntrll:inst3|counter8b:cw|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.096     ; 2.748      ;
; 3.691  ; memory_cntrll:inst3|counter5b:cy|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.971     ; 2.006      ;
; 3.712  ; memory_cntrll:inst3|counter8b:cw|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.096     ; 2.902      ;
; 3.728  ; memory_cntrll:inst3|counter5b:cx|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.073     ; 2.941      ;
; 3.783  ; memory_cntrll:inst3|counter5b:cy|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.971     ; 2.098      ;
; 3.801  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.657     ; 2.430      ;
; 3.802  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.657     ; 2.431      ;
; 3.804  ; memory_cntrll:inst3|counter5b:cx|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.075     ; 3.015      ;
; 3.830  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.657     ; 2.459      ;
; 3.947  ; memory_cntrll:inst3|counter5b:cy|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.971     ; 2.262      ;
; 3.962  ; memory_cntrll:inst3|counter8b:cw|lstcnt[7]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.098     ; 3.150      ;
; 3.966  ; memory_cntrll:inst3|counter5b:cy|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.971     ; 2.281      ;
; 3.987  ; memory_cntrll:inst3|counter8b:cw|lstcnt[6]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.098     ; 3.175      ;
; 3.996  ; memory_cntrll:inst3|counter8b:cw|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.098     ; 3.184      ;
; 4.090  ; memory_cntrll:inst3|counter5b:cy|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.971     ; 2.405      ;
; 4.100  ; memory_cntrll:inst3|counter8b:cw|lstcnt[5]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.098     ; 3.288      ;
; 4.140  ; memory_cntrll:inst3|counter8b:cw|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.098     ; 3.328      ;
; 4.165  ; memory_cntrll:inst3|counter8b:cw|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.098     ; 3.353      ;
; 4.332  ; memory_cntrll:inst3|counter8b:cw|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.098     ; 3.520      ;
; 4.388  ; memory_cntrll:inst3|counter5b:cy|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.971     ; 2.703      ;
; 4.480  ; memory_cntrll:inst3|counter5b:cy|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.971     ; 2.795      ;
; 4.486  ; memory_cntrll:inst3|counter8b:cw|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -1.098     ; 3.674      ;
; 4.644  ; memory_cntrll:inst3|counter5b:cy|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.971     ; 2.959      ;
; 4.663  ; memory_cntrll:inst3|counter5b:cy|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.971     ; 2.978      ;
; 4.705  ; memory_cntrll:inst3|counter5b:cx|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -2.730     ; 2.261      ;
; 4.709  ; memory_cntrll:inst3|counter5b:cx|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -2.730     ; 2.265      ;
; 4.768  ; memory_cntrll:inst3|counter5b:cx|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -2.730     ; 2.324      ;
; 4.787  ; memory_cntrll:inst3|counter5b:cy|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.971     ; 3.102      ;
; 4.825  ; memory_cntrll:inst3|counter5b:cx|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -2.730     ; 2.381      ;
; 4.827  ; memory_cntrll:inst3|counter5b:cy|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -1.973     ; 3.140      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'                                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.445 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.731      ;
; 0.639 ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.925      ;
; 0.978 ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 1.264      ;
; 0.994 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 1.280      ;
; 0.995 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 1.281      ;
; 1.024 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 1.310      ;
; 1.410 ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 1.696      ;
; 1.426 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 1.712      ;
; 1.427 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 1.713      ;
; 1.455 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 1.741      ;
; 1.490 ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 1.776      ;
; 1.506 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 1.792      ;
; 1.535 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 1.821      ;
; 1.586 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 1.872      ;
; 1.615 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 1.901      ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'                                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.445 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.731      ;
; 0.908 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 1.194      ;
; 0.975 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 1.261      ;
; 0.980 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 1.266      ;
; 1.031 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 1.317      ;
; 1.040 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 1.326      ;
; 1.407 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 1.693      ;
; 1.473 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 1.759      ;
; 1.513 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 1.799      ;
; 1.553 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 1.839      ;
; 1.565 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 1.851      ;
; 1.593 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 1.879      ;
; 1.645 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 1.931      ;
; 1.673 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 1.959      ;
; 1.725 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 2.011      ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'                                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.445 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.731      ;
; 0.971 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.257      ;
; 0.976 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.262      ;
; 0.981 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.267      ;
; 1.010 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.296      ;
; 1.023 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.309      ;
; 1.023 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.309      ;
; 1.024 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.310      ;
; 1.242 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.528      ;
; 1.403 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.689      ;
; 1.408 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.694      ;
; 1.456 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.742      ;
; 1.456 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.742      ;
; 1.457 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.743      ;
; 1.483 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.769      ;
; 1.488 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.774      ;
; 1.514 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.800      ;
; 1.536 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.822      ;
; 1.536 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.822      ;
; 1.563 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.849      ;
; 1.568 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.854      ;
; 1.616 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.902      ;
; 1.631 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.917      ;
; 1.643 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.929      ;
; 1.673 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.959      ;
; 1.696 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.982      ;
; 1.710 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 1.996      ;
; 1.723 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 2.009      ;
; 1.742 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 2.028      ;
; 1.753 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 2.039      ;
; 1.833 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 2.119      ;
; 1.870 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 2.156      ;
; 1.897 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 2.183      ;
; 1.913 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 2.199      ;
; 1.993 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 2.279      ;
; 2.167 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 2.453      ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'                                                                                                                                                   ;
+--------+-----------------------------------------------+--------------------------------------------+-------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                    ; Launch Clock            ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------+-------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.052 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 1.096      ; 2.186      ;
; -0.052 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 1.096      ; 2.186      ;
; -0.052 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 1.096      ; 2.186      ;
; -0.052 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 1.096      ; 2.186      ;
; -0.052 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 1.096      ; 2.186      ;
; -0.052 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 1.096      ; 2.186      ;
; -0.052 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 1.096      ; 2.186      ;
; -0.052 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 1.096      ; 2.186      ;
+--------+-----------------------------------------------+--------------------------------------------+-------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'                                                                                                                                                  ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                    ; Launch Clock            ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.162 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 1.073      ; 1.949      ;
; 0.162 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 1.073      ; 1.949      ;
; 0.162 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 1.073      ; 1.949      ;
; 0.162 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 1.073      ; 1.949      ;
; 0.162 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 1.073      ; 1.949      ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'                                                                                                                                                  ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                    ; Launch Clock            ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.837 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 1.971      ; 2.172      ;
; 0.837 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 1.971      ; 2.172      ;
; 0.837 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 1.971      ; 2.172      ;
; 0.837 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 1.971      ; 2.172      ;
; 0.837 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 1.971      ; 2.172      ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'                                                                                                                                                    ;
+--------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                    ; Launch Clock            ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.085 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 1.971      ; 2.172      ;
; -0.085 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 1.971      ; 2.172      ;
; -0.085 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 1.971      ; 2.172      ;
; -0.085 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 1.971      ; 2.172      ;
; -0.085 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 1.971      ; 2.172      ;
+--------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'                                                                                                                                                   ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                    ; Launch Clock            ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.590 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 1.073      ; 1.949      ;
; 0.590 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 1.073      ; 1.949      ;
; 0.590 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 1.073      ; 1.949      ;
; 0.590 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 1.073      ; 1.949      ;
; 0.590 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 1.073      ; 1.949      ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'                                                                                                                                                   ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                    ; Launch Clock            ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.804 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 1.096      ; 2.186      ;
; 0.804 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 1.096      ; 2.186      ;
; 0.804 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 1.096      ; 2.186      ;
; 0.804 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 1.096      ; 2.186      ;
; 0.804 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 1.096      ; 2.186      ;
; 0.804 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 1.096      ; 2.186      ;
; 0.804 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 1.096      ; 2.186      ;
; 0.804 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 1.096      ; 2.186      ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_50mhz'                                                                  ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clock_50mhz ; Rise       ; clock_50mhz             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_50mhz ; Rise       ; gen25mhz:inst1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_50mhz ; Rise       ; gen25mhz:inst1|count[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50mhz ; Rise       ; clock_50mhz|combout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50mhz ; Rise       ; clock_50mhz|combout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50mhz ; Rise       ; inst1|count[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50mhz ; Rise       ; inst1|count[0]|clk      ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'gen25mhz:inst1|count[0]'                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------------------------+------------+-------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.HIGH1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.HIGH1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.HIGH2 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.HIGH2 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.WAIT1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.WAIT1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.HIGH1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.HIGH1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.HIGH2 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.HIGH2 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.WAIT1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.WAIT1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.Check    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.Check    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fix1     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fix1     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fix2     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fix2     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fix3     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fix3     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fixback1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fixback1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fixback2 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fixback2 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW2   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW2   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrX2   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrX2   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXW2  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXW2  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXY2  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXY2  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXYW2 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXYW2 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrY2   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrY2   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrYW2  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrYW2  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.preCheck ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.preCheck ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.rstALL   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.rstALL   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait1    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait1    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait2    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait2    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait3    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait3    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait4    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait4    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait5    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait5    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait6    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait6    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst1|count[0]|regout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst1|count[0]|regout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst1|count[0]~clkctrl|inclk[0]                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst1|count[0]~clkctrl|inclk[0]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst1|count[0]~clkctrl|outclk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst1|count[0]~clkctrl|outclk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.HIGH1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.HIGH1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.HIGH2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.HIGH2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.SLEEP|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.SLEEP|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.WAIT1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.WAIT1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.HIGH1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.HIGH1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.HIGH2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.HIGH2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.SLEEP|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.SLEEP|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.WAIT1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.WAIT1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|rw|state.Check|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|rw|state.Check|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|rw|state.SLEEP|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|rw|state.SLEEP|clk                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~1|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~1|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~1|datad                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~1|datad                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|state.incrW1|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|state.incrW1|regout               ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~0|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~0|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cex|state.SLEEP|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cex|state.SLEEP|regout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[4]|clk                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cey|state.SLEEP|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cey|state.SLEEP|regout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[4]|clk                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port     ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+---------------+-------------------------+-------+-------+------------+-------------------------+
; AddressIN[*]  ; gen25mhz:inst1|count[0] ; 7.910 ; 7.910 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[0] ; gen25mhz:inst1|count[0] ; 7.747 ; 7.747 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[1] ; gen25mhz:inst1|count[0] ; 7.910 ; 7.910 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[2] ; gen25mhz:inst1|count[0] ; 7.688 ; 7.688 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[3] ; gen25mhz:inst1|count[0] ; 7.746 ; 7.746 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[4] ; gen25mhz:inst1|count[0] ; 7.599 ; 7.599 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[5] ; gen25mhz:inst1|count[0] ; 7.114 ; 7.114 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[6] ; gen25mhz:inst1|count[0] ; 7.417 ; 7.417 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[7] ; gen25mhz:inst1|count[0] ; 7.401 ; 7.401 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[8] ; gen25mhz:inst1|count[0] ; 7.148 ; 7.148 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[9] ; gen25mhz:inst1|count[0] ; 6.380 ; 6.380 ; Rise       ; gen25mhz:inst1|count[0] ;
; GOTOIN        ; gen25mhz:inst1|count[0] ; 1.038 ; 1.038 ; Rise       ; gen25mhz:inst1|count[0] ;
; WEIN          ; gen25mhz:inst1|count[0] ; 6.506 ; 6.506 ; Rise       ; gen25mhz:inst1|count[0] ;
; XincrIN       ; gen25mhz:inst1|count[0] ; 1.764 ; 1.764 ; Rise       ; gen25mhz:inst1|count[0] ;
; YincrIN       ; gen25mhz:inst1|count[0] ; 1.820 ; 1.820 ; Rise       ; gen25mhz:inst1|count[0] ;
; reset         ; gen25mhz:inst1|count[0] ; 3.682 ; 3.682 ; Rise       ; gen25mhz:inst1|count[0] ;
; writeIN[*]    ; gen25mhz:inst1|count[0] ; 8.026 ; 8.026 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[0]   ; gen25mhz:inst1|count[0] ; 7.347 ; 7.347 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[1]   ; gen25mhz:inst1|count[0] ; 8.026 ; 8.026 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[2]   ; gen25mhz:inst1|count[0] ; 7.519 ; 7.519 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[3]   ; gen25mhz:inst1|count[0] ; 7.245 ; 7.245 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[4]   ; gen25mhz:inst1|count[0] ; 7.589 ; 7.589 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[5]   ; gen25mhz:inst1|count[0] ; 7.138 ; 7.138 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[6]   ; gen25mhz:inst1|count[0] ; 7.011 ; 7.011 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[7]   ; gen25mhz:inst1|count[0] ; 7.062 ; 7.062 ; Rise       ; gen25mhz:inst1|count[0] ;
+---------------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+---------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port     ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+---------------+-------------------------+--------+--------+------------+-------------------------+
; AddressIN[*]  ; gen25mhz:inst1|count[0] ; -4.497 ; -4.497 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[0] ; gen25mhz:inst1|count[0] ; -5.399 ; -5.399 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[1] ; gen25mhz:inst1|count[0] ; -5.562 ; -5.562 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[2] ; gen25mhz:inst1|count[0] ; -5.513 ; -5.513 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[3] ; gen25mhz:inst1|count[0] ; -5.571 ; -5.571 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[4] ; gen25mhz:inst1|count[0] ; -4.518 ; -4.518 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[5] ; gen25mhz:inst1|count[0] ; -5.231 ; -5.231 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[6] ; gen25mhz:inst1|count[0] ; -5.534 ; -5.534 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[7] ; gen25mhz:inst1|count[0] ; -5.518 ; -5.518 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[8] ; gen25mhz:inst1|count[0] ; -5.265 ; -5.265 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[9] ; gen25mhz:inst1|count[0] ; -4.497 ; -4.497 ; Rise       ; gen25mhz:inst1|count[0] ;
; GOTOIN        ; gen25mhz:inst1|count[0] ; -0.261 ; -0.261 ; Rise       ; gen25mhz:inst1|count[0] ;
; WEIN          ; gen25mhz:inst1|count[0] ; -3.462 ; -3.462 ; Rise       ; gen25mhz:inst1|count[0] ;
; XincrIN       ; gen25mhz:inst1|count[0] ; 0.430  ; 0.430  ; Rise       ; gen25mhz:inst1|count[0] ;
; YincrIN       ; gen25mhz:inst1|count[0] ; 0.031  ; 0.031  ; Rise       ; gen25mhz:inst1|count[0] ;
; reset         ; gen25mhz:inst1|count[0] ; 0.060  ; 0.060  ; Rise       ; gen25mhz:inst1|count[0] ;
; writeIN[*]    ; gen25mhz:inst1|count[0] ; -4.953 ; -4.953 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[0]   ; gen25mhz:inst1|count[0] ; -5.289 ; -5.289 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[1]   ; gen25mhz:inst1|count[0] ; -5.968 ; -5.968 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[2]   ; gen25mhz:inst1|count[0] ; -5.461 ; -5.461 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[3]   ; gen25mhz:inst1|count[0] ; -5.187 ; -5.187 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[4]   ; gen25mhz:inst1|count[0] ; -5.531 ; -5.531 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[5]   ; gen25mhz:inst1|count[0] ; -5.080 ; -5.080 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[6]   ; gen25mhz:inst1|count[0] ; -4.953 ; -4.953 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[7]   ; gen25mhz:inst1|count[0] ; -5.004 ; -5.004 ; Rise       ; gen25mhz:inst1|count[0] ;
+---------------+-------------------------+--------+--------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                          ;
+-------------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; MEMEM       ; gen25mhz:inst1|count[0]                         ; 9.172  ; 9.172  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; WEMEM       ; gen25mhz:inst1|count[0]                         ; 9.160  ; 9.160  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; WincrMEM    ; gen25mhz:inst1|count[0]                         ; 8.234  ; 8.234  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; XincrMEM    ; gen25mhz:inst1|count[0]                         ; 7.780  ; 7.780  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; YincrMEM    ; gen25mhz:inst1|count[0]                         ; 8.121  ; 8.121  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; readyOUT    ; gen25mhz:inst1|count[0]                         ; 7.787  ; 7.787  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; rstMEM      ; gen25mhz:inst1|count[0]                         ; 8.287  ; 8.287  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; XincrMEM    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5.188  ;        ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; curXOUT[*]  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 11.022 ; 11.022 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 10.347 ; 10.347 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 10.378 ; 10.378 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 11.022 ; 11.022 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 10.575 ; 10.575 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 9.741  ; 9.741  ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; XincrMEM    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;        ; 5.188  ; Fall       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; YincrMEM    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 6.107  ;        ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; curYOUT[*]  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 10.092 ; 10.092 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 9.462  ; 9.462  ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 10.092 ; 10.092 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 10.068 ; 10.068 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 9.739  ; 9.739  ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 9.489  ; 9.489  ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; YincrMEM    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;        ; 6.107  ; Fall       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; WincrMEM    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 5.657  ;        ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
; WincrMEM    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;        ; 5.657  ; Fall       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
+-------------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                  ;
+-------------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; MEMEM       ; gen25mhz:inst1|count[0]                         ; 8.595  ; 8.595  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; WEMEM       ; gen25mhz:inst1|count[0]                         ; 8.456  ; 8.456  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; WincrMEM    ; gen25mhz:inst1|count[0]                         ; 7.495  ; 7.495  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; XincrMEM    ; gen25mhz:inst1|count[0]                         ; 7.259  ; 7.259  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; YincrMEM    ; gen25mhz:inst1|count[0]                         ; 6.629  ; 6.629  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; readyOUT    ; gen25mhz:inst1|count[0]                         ; 7.787  ; 7.787  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; rstMEM      ; gen25mhz:inst1|count[0]                         ; 8.287  ; 8.287  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; XincrMEM    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5.188  ;        ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; curXOUT[*]  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 9.741  ; 9.741  ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 10.347 ; 10.347 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 10.378 ; 10.378 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 11.022 ; 11.022 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 10.575 ; 10.575 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 9.741  ; 9.741  ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; XincrMEM    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;        ; 5.188  ; Fall       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; YincrMEM    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 6.107  ;        ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; curYOUT[*]  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 9.462  ; 9.462  ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 9.462  ; 9.462  ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 10.092 ; 10.092 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 10.068 ; 10.068 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 9.739  ; 9.739  ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 9.489  ; 9.489  ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; YincrMEM    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;        ; 6.107  ; Fall       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; WincrMEM    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 5.657  ;        ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
; WincrMEM    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;        ; 5.657  ; Fall       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
+-------------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+-------+--------+--------+-------+
; Input Port ; Output Port ; RR    ; RF     ; FR     ; FF    ;
+------------+-------------+-------+--------+--------+-------+
; WEIN       ; WEMEM       ;       ; 10.810 ; 10.810 ;       ;
; readMEM[0] ; readOUT[0]  ; 8.534 ;        ;        ; 8.534 ;
; readMEM[1] ; readOUT[1]  ; 8.574 ;        ;        ; 8.574 ;
; readMEM[2] ; readOUT[2]  ; 8.509 ;        ;        ; 8.509 ;
; readMEM[3] ; readOUT[3]  ; 8.763 ;        ;        ; 8.763 ;
; readMEM[4] ; readOUT[4]  ; 8.638 ;        ;        ; 8.638 ;
; readMEM[5] ; readOUT[5]  ; 8.563 ;        ;        ; 8.563 ;
; readMEM[6] ; readOUT[6]  ; 8.534 ;        ;        ; 8.534 ;
; readMEM[7] ; readOUT[7]  ; 8.764 ;        ;        ; 8.764 ;
; reset      ; rstMEM      ; 8.051 ;        ;        ; 8.051 ;
; rstVGA     ; rstMEM      ; 7.554 ;        ;        ; 7.554 ;
+------------+-------------+-------+--------+--------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+-------+--------+--------+-------+
; Input Port ; Output Port ; RR    ; RF     ; FR     ; FF    ;
+------------+-------------+-------+--------+--------+-------+
; WEIN       ; WEMEM       ;       ; 10.810 ; 10.810 ;       ;
; readMEM[0] ; readOUT[0]  ; 8.534 ;        ;        ; 8.534 ;
; readMEM[1] ; readOUT[1]  ; 8.574 ;        ;        ; 8.574 ;
; readMEM[2] ; readOUT[2]  ; 8.509 ;        ;        ; 8.509 ;
; readMEM[3] ; readOUT[3]  ; 8.763 ;        ;        ; 8.763 ;
; readMEM[4] ; readOUT[4]  ; 8.638 ;        ;        ; 8.638 ;
; readMEM[5] ; readOUT[5]  ; 8.563 ;        ;        ; 8.563 ;
; readMEM[6] ; readOUT[6]  ; 8.534 ;        ;        ; 8.534 ;
; readMEM[7] ; readOUT[7]  ; 8.764 ;        ;        ; 8.764 ;
; reset      ; rstMEM      ; 8.051 ;        ;        ; 8.051 ;
; rstVGA     ; rstMEM      ; 7.554 ;        ;        ; 7.554 ;
+------------+-------------+-------+--------+--------+-------+


+--------------------------------------------------------------------------+
; Fast Model Setup Summary                                                 ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; gen25mhz:inst1|count[0]                         ; -1.735 ; -13.655       ;
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 0.055  ; 0.000         ;
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.236  ; 0.000         ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.295  ; 0.000         ;
; clock_50mhz                                     ; 2.024  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast Model Hold Summary                                                  ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock_50mhz                                     ; -1.644 ; -1.644        ;
; gen25mhz:inst1|count[0]                         ; -1.489 ; -3.758        ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.215  ; 0.000         ;
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.215  ; 0.000         ;
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 0.215  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast Model Recovery Summary                                             ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 0.468 ; 0.000         ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.552 ; 0.000         ;
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.734 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast Model Removal Summary                                              ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.146 ; 0.000         ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.328 ; 0.000         ;
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 0.412 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock_50mhz                                     ; -1.380 ; -2.380        ;
; gen25mhz:inst1|count[0]                         ; -0.500 ; -37.000       ;
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; -0.500 ; -8.000        ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; -0.500 ; -5.000        ;
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; -0.500 ; -5.000        ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'gen25mhz:inst1|count[0]'                                                                                                                                                                                ;
+--------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                         ; Launch Clock                                    ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------+--------------+------------+------------+
; -1.735 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.970      ;
; -1.732 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.228      ;
; -1.729 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.964      ;
; -1.713 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.209      ;
; -1.713 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.209      ;
; -1.708 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.943      ;
; -1.707 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.942      ;
; -1.704 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.939      ;
; -1.699 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.934      ;
; -1.690 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.925      ;
; -1.689 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.184      ;
; -1.689 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.184      ;
; -1.688 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.183      ;
; -1.685 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.180      ;
; -1.684 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.179      ;
; -1.684 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.919      ;
; -1.682 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.177      ;
; -1.679 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.914      ;
; -1.677 ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.173      ;
; -1.675 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.171      ;
; -1.674 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.170      ;
; -1.673 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.169      ;
; -1.673 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.908      ;
; -1.668 ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.164      ;
; -1.668 ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.164      ;
; -1.663 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.898      ;
; -1.662 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.897      ;
; -1.659 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.894      ;
; -1.654 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.889      ;
; -1.652 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.887      ;
; -1.651 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.886      ;
; -1.648 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.883      ;
; -1.643 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.878      ;
; -1.623 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.118      ;
; -1.623 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.118      ;
; -1.622 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.117      ;
; -1.619 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.114      ;
; -1.618 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.113      ;
; -1.616 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.111      ;
; -1.609 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.844      ;
; -1.607 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.103      ;
; -1.603 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.838      ;
; -1.588 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.084      ;
; -1.588 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.084      ;
; -1.583 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.818      ;
; -1.582 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.817      ;
; -1.581 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.816      ;
; -1.578 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.813      ;
; -1.577 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.812      ;
; -1.574 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.069      ;
; -1.574 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.069      ;
; -1.573 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.068      ;
; -1.573 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.808      ;
; -1.570 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.065      ;
; -1.569 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.064      ;
; -1.567 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.062      ;
; -1.566 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.061      ;
; -1.566 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.061      ;
; -1.565 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.060      ;
; -1.562 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.057      ;
; -1.561 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.056      ;
; -1.560 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.055      ;
; -1.560 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.055      ;
; -1.559 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.054      ;
; -1.559 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.054      ;
; -1.556 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.051      ;
; -1.556 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.791      ;
; -1.555 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.050      ;
; -1.555 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.790      ;
; -1.553 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.048      ;
; -1.552 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.787      ;
; -1.550 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.046      ;
; -1.549 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.045      ;
; -1.548 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.044      ;
; -1.547 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.797     ; 0.782      ;
; -1.528 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.023      ;
; -1.528 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.023      ;
; -1.527 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.022      ;
; -1.526 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.022      ;
; -1.524 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.019      ;
; -1.523 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.018      ;
; -1.521 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 1.016      ;
; -1.519 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.015      ;
; -1.518 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.014      ;
; -1.517 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.013      ;
; -1.516 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.012      ;
; -1.516 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 1.012      ;
; -1.501 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 0.996      ;
; -1.501 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 0.996      ;
; -1.500 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 0.995      ;
; -1.497 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 0.992      ;
; -1.496 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 0.991      ;
; -1.494 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 0.989      ;
; -1.480 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 0.975      ;
; -1.480 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 0.975      ;
; -1.479 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 0.974      ;
; -1.476 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 0.971      ;
; -1.475 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 0.970      ;
; -1.473 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 1.000        ; -1.537     ; 0.968      ;
; -1.466 ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 1.000        ; -1.536     ; 0.962      ;
+--------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'                                                                                                                                                                        ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.055 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.977      ;
; 0.147 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.885      ;
; 0.149 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.883      ;
; 0.163 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.869      ;
; 0.184 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.848      ;
; 0.214 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.818      ;
; 0.219 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.813      ;
; 0.233 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.799      ;
; 0.241 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.791      ;
; 0.254 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.778      ;
; 0.257 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.775      ;
; 0.267 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.765      ;
; 0.276 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.756      ;
; 0.289 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.743      ;
; 0.292 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.740      ;
; 0.308 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.724      ;
; 0.311 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.721      ;
; 0.324 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.708      ;
; 0.327 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.705      ;
; 0.327 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.705      ;
; 0.343 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.689      ;
; 0.346 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.686      ;
; 0.361 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.671      ;
; 0.362 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.670      ;
; 0.362 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.670      ;
; 0.378 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.654      ;
; 0.381 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.651      ;
; 0.429 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.603      ;
; 0.501 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.531      ;
; 0.502 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.530      ;
; 0.502 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.530      ;
; 0.511 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.521      ;
; 0.516 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.516      ;
; 0.516 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.516      ;
; 0.517 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.515      ;
; 0.665 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'                                                                                                                                                                          ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.236 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.796      ;
; 0.254 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.778      ;
; 0.271 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.761      ;
; 0.289 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.743      ;
; 0.306 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.726      ;
; 0.320 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.712      ;
; 0.324 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.708      ;
; 0.355 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.677      ;
; 0.383 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.649      ;
; 0.495 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.537      ;
; 0.500 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.532      ;
; 0.514 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.518      ;
; 0.521 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.511      ;
; 0.532 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.500      ;
; 0.665 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'                                                                                                                                                                          ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.295 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.737      ;
; 0.303 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.729      ;
; 0.330 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.702      ;
; 0.338 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.694      ;
; 0.346 ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.686      ;
; 0.365 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.667      ;
; 0.370 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.662      ;
; 0.373 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.659      ;
; 0.381 ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.651      ;
; 0.505 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.527      ;
; 0.508 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.524      ;
; 0.519 ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.513      ;
; 0.632 ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.400      ;
; 0.665 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_50mhz'                                                                                                            ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; 2.024 ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; clock_50mhz ; 0.500        ; 1.718      ; 0.367      ;
; 2.524 ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; clock_50mhz ; 1.000        ; 1.718      ; 0.367      ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_50mhz'                                                                                                              ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; -1.644 ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; clock_50mhz ; 0.000        ; 1.718      ; 0.367      ;
; -1.144 ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; gen25mhz:inst1|count[0] ; clock_50mhz ; -0.500       ; 1.718      ; 0.367      ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'gen25mhz:inst1|count[0]'                                                                                                                                                                                      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------+--------------+------------+------------+
; -1.489 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.HIGH1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; 1.769      ; 0.573      ;
; -1.191 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.HIGH1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; 1.769      ; 0.871      ;
; -0.989 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.HIGH1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; -0.500       ; 1.769      ; 0.573      ;
; -0.691 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.HIGH1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; -0.500       ; 1.769      ; 0.871      ;
; -0.675 ; memory_cntrll:inst3|readwrite:rw|state.incrY2   ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.103      ; 0.580      ;
; -0.605 ; memory_cntrll:inst3|readwrite:rw|state.incrYW2  ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.103      ; 0.650      ;
; -0.550 ; memory_cntrll:inst3|readwrite:rw|state.incrW2   ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.103      ; 0.705      ;
; -0.403 ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW2   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; 0.666      ; 0.556      ;
; -0.384 ; memory_cntrll:inst3|readwrite:rw|state.incrXY2  ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.103      ; 0.871      ;
; -0.321 ; memory_cntrll:inst3|readwrite:rw|state.incrXW2  ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.103      ; 0.934      ;
; -0.248 ; memory_cntrll:inst3|readwrite:rw|state.incrX2   ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.103      ; 1.007      ;
; -0.175 ; memory_cntrll:inst3|readwrite:rw|state.incrXYW2 ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 1.103      ; 1.080      ;
; 0.097  ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW2   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; -0.500       ; 0.666      ; 0.556      ;
; 0.215  ; memory_cntrll:inst3|countextend:cex|state.WAIT1 ; memory_cntrll:inst3|countextend:cex|state.WAIT1 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; memory_cntrll:inst3|countextend:cey|state.WAIT1 ; memory_cntrll:inst3|countextend:cey|state.WAIT1 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; memory_cntrll:inst3|countextend:cey|state.HIGH1 ; memory_cntrll:inst3|countextend:cey|state.HIGH2 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.251  ; memory_cntrll:inst3|readwrite:rw|state.wait6    ; memory_cntrll:inst3|readwrite:rw|state.fixback1 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.254  ; memory_cntrll:inst3|readwrite:rw|state.wait4    ; memory_cntrll:inst3|readwrite:rw|state.wait5    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.406      ;
; 0.306  ; memory_cntrll:inst3|readwrite:rw|state.fixback2 ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.458      ;
; 0.326  ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|readwrite:rw|state.wait3    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.001      ; 0.479      ;
; 0.327  ; memory_cntrll:inst3|readwrite:rw|state.fixback1 ; memory_cntrll:inst3|readwrite:rw|state.fixback2 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328  ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; memory_cntrll:inst3|readwrite:rw|state.incrXW2  ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.006      ; 0.486      ;
; 0.328  ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; memory_cntrll:inst3|readwrite:rw|state.incrY2   ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.006      ; 0.486      ;
; 0.329  ; memory_cntrll:inst3|readwrite:rw|state.wait5    ; memory_cntrll:inst3|readwrite:rw|state.wait6    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.364  ; memory_cntrll:inst3|countextend:cex|state.HIGH1 ; memory_cntrll:inst3|countextend:cex|state.HIGH2 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.375  ; memory_cntrll:inst3|readwrite:rw|state.wait3    ; memory_cntrll:inst3|readwrite:rw|state.wait4    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; memory_cntrll:inst3|readwrite:rw|state.fix2     ; memory_cntrll:inst3|readwrite:rw|state.fix3     ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.429  ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; memory_cntrll:inst3|readwrite:rw|state.incrXY2  ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.006      ; 0.587      ;
; 0.429  ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; memory_cntrll:inst3|readwrite:rw|state.incrX2   ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.006      ; 0.587      ;
; 0.437  ; memory_cntrll:inst3|readwrite:rw|state.rstALL   ; memory_cntrll:inst3|readwrite:rw|state.wait1    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -0.003     ; 0.586      ;
; 0.444  ; memory_cntrll:inst3|readwrite:rw|state.fix3     ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -0.001     ; 0.595      ;
; 0.455  ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; memory_cntrll:inst3|readwrite:rw|state.incrYW2  ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.006      ; 0.613      ;
; 0.484  ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ; memory_cntrll:inst3|readwrite:rw|state.rstALL   ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -0.001     ; 0.635      ;
; 0.497  ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.fix2     ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.001      ; 0.650      ;
; 0.500  ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; memory_cntrll:inst3|readwrite:rw|state.incrXYW2 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.006      ; 0.658      ;
; 0.542  ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.570  ; memory_cntrll:inst3|countextend:cex|state.HIGH2 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.001      ; 0.723      ;
; 0.571  ; memory_cntrll:inst3|countextend:cey|state.HIGH1 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.001      ; 0.724      ;
; 0.621  ; memory_cntrll:inst3|countextend:cex|state.HIGH1 ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.001      ; 0.774      ;
; 0.665  ; memory_cntrll:inst3|readwrite:rw|state.wait1    ; memory_cntrll:inst3|readwrite:rw|state.Check    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.003      ; 0.820      ;
; 0.686  ; memory_cntrll:inst3|readwrite:rw|state.wait6    ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 0.838      ;
; 0.702  ; memory_cntrll:inst3|countextend:cey|state.HIGH2 ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.001      ; 0.855      ;
; 0.713  ; memory_cntrll:inst3|readwrite:rw|state.preCheck ; memory_cntrll:inst3|readwrite:rw|state.Check    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.003      ; 0.868      ;
; 0.883  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 1.035      ;
; 0.899  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -0.002     ; 1.049      ;
; 0.992  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; 0.000      ; 1.144      ;
; 1.100  ; memory_cntrll:inst3|counter5b:cx|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.424     ; 0.828      ;
; 1.140  ; memory_cntrll:inst3|counter5b:cx|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.424     ; 0.868      ;
; 1.152  ; memory_cntrll:inst3|counter5b:cx|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.424     ; 0.880      ;
; 1.192  ; memory_cntrll:inst3|counter5b:cx|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.424     ; 0.920      ;
; 1.193  ; memory_cntrll:inst3|counter5b:cx|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.426     ; 0.919      ;
; 1.199  ; memory_cntrll:inst3|counter8b:cw|lstcnt[7]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.425     ; 0.926      ;
; 1.200  ; memory_cntrll:inst3|counter5b:cx|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.424     ; 0.928      ;
; 1.220  ; memory_cntrll:inst3|counter8b:cw|lstcnt[6]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.425     ; 0.947      ;
; 1.231  ; memory_cntrll:inst3|counter5b:cx|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.424     ; 0.959      ;
; 1.233  ; memory_cntrll:inst3|counter5b:cx|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.426     ; 0.959      ;
; 1.247  ; memory_cntrll:inst3|counter8b:cw|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.425     ; 0.974      ;
; 1.252  ; memory_cntrll:inst3|counter5b:cx|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.424     ; 0.980      ;
; 1.279  ; memory_cntrll:inst3|counter8b:cw|lstcnt[5]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.425     ; 1.006      ;
; 1.283  ; memory_cntrll:inst3|counter5b:cx|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.424     ; 1.011      ;
; 1.285  ; memory_cntrll:inst3|counter8b:cw|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.425     ; 1.012      ;
; 1.293  ; memory_cntrll:inst3|counter5b:cx|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.426     ; 1.019      ;
; 1.293  ; memory_cntrll:inst3|counter8b:cw|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.425     ; 1.020      ;
; 1.317  ; memory_cntrll:inst3|counter5b:cy|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.685     ; 0.784      ;
; 1.321  ; memory_cntrll:inst3|countextend:cex|state.HIGH2 ; memory_cntrll:inst3|countextend:cex|state.WAIT1 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.079     ; 0.394      ;
; 1.321  ; memory_cntrll:inst3|countextend:cey|state.HIGH2 ; memory_cntrll:inst3|countextend:cey|state.WAIT1 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.079     ; 0.394      ;
; 1.324  ; memory_cntrll:inst3|counter5b:cx|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.426     ; 1.050      ;
; 1.342  ; memory_cntrll:inst3|counter8b:cw|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.425     ; 1.069      ;
; 1.343  ; memory_cntrll:inst3|counter5b:cy|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.685     ; 0.810      ;
; 1.356  ; memory_cntrll:inst3|counter5b:cx|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.424     ; 1.084      ;
; 1.408  ; memory_cntrll:inst3|counter5b:cx|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.424     ; 1.136      ;
; 1.408  ; memory_cntrll:inst3|counter8b:cw|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.425     ; 1.135      ;
; 1.413  ; memory_cntrll:inst3|counter5b:cy|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.685     ; 0.880      ;
; 1.424  ; memory_cntrll:inst3|counter5b:cy|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.685     ; 0.891      ;
; 1.449  ; memory_cntrll:inst3|counter5b:cx|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.426     ; 1.175      ;
; 1.452  ; memory_cntrll:inst3|counter8b:cw|lstcnt[7]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.427     ; 1.177      ;
; 1.469  ; memory_cntrll:inst3|counter5b:cy|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.fix1     ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.685     ; 0.936      ;
; 1.473  ; memory_cntrll:inst3|counter8b:cw|lstcnt[6]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.427     ; 1.198      ;
; 1.500  ; memory_cntrll:inst3|counter8b:cw|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.427     ; 1.225      ;
; 1.532  ; memory_cntrll:inst3|counter8b:cw|lstcnt[5]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.427     ; 1.257      ;
; 1.538  ; memory_cntrll:inst3|counter8b:cw|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.427     ; 1.263      ;
; 1.546  ; memory_cntrll:inst3|counter8b:cw|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.427     ; 1.271      ;
; 1.569  ; memory_cntrll:inst3|counter5b:cy|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.685     ; 1.036      ;
; 1.595  ; memory_cntrll:inst3|counter8b:cw|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.427     ; 1.320      ;
; 1.595  ; memory_cntrll:inst3|counter5b:cy|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.685     ; 1.062      ;
; 1.661  ; memory_cntrll:inst3|counter8b:cw|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0] ; 0.000        ; -0.427     ; 1.386      ;
; 1.665  ; memory_cntrll:inst3|counter5b:cy|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.685     ; 1.132      ;
; 1.676  ; memory_cntrll:inst3|counter5b:cy|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.685     ; 1.143      ;
; 1.721  ; memory_cntrll:inst3|counter5b:cy|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.wait2    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.685     ; 1.188      ;
; 1.750  ; memory_cntrll:inst3|counter5b:cy|lstcnt[4]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.687     ; 1.215      ;
; 1.776  ; memory_cntrll:inst3|counter5b:cy|lstcnt[3]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.687     ; 1.241      ;
; 1.832  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.112     ; 0.872      ;
; 1.833  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.112     ; 0.873      ;
; 1.834  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.112     ; 0.874      ;
; 1.846  ; memory_cntrll:inst3|counter5b:cy|lstcnt[2]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.687     ; 1.311      ;
; 1.857  ; memory_cntrll:inst3|counter5b:cy|lstcnt[0]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.687     ; 1.322      ;
; 1.902  ; memory_cntrll:inst3|counter5b:cy|lstcnt[1]      ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0] ; 0.000        ; -0.687     ; 1.367      ;
; 1.958  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.112     ; 0.998      ;
; 1.958  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.112     ; 0.998      ;
; 1.974  ; memory_cntrll:inst3|readwrite:rw|state.Check    ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0] ; 0.000        ; -1.112     ; 1.014      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'                                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.215 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.367      ;
; 0.248 ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.400      ;
; 0.361 ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.513      ;
; 0.372 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.524      ;
; 0.375 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.527      ;
; 0.499 ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.651      ;
; 0.507 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.659      ;
; 0.510 ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.662      ;
; 0.515 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.667      ;
; 0.534 ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.686      ;
; 0.542 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.694      ;
; 0.550 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.702      ;
; 0.577 ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.729      ;
; 0.585 ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.000      ; 0.737      ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'                                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.215 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.367      ;
; 0.348 ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.500      ;
; 0.359 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.511      ;
; 0.366 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.518      ;
; 0.380 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.532      ;
; 0.385 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.537      ;
; 0.497 ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.649      ;
; 0.525 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.677      ;
; 0.556 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.708      ;
; 0.560 ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.712      ;
; 0.574 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.726      ;
; 0.591 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.743      ;
; 0.609 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.761      ;
; 0.626 ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.778      ;
; 0.644 ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.000      ; 0.796      ;
+-------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'                                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.215 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.363 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.516      ;
; 0.369 ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.521      ;
; 0.378 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.531      ;
; 0.451 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.603      ;
; 0.499 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.651      ;
; 0.502 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.654      ;
; 0.518 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.671      ;
; 0.534 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.686      ;
; 0.537 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.689      ;
; 0.553 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.705      ;
; 0.556 ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.708      ;
; 0.569 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.721      ;
; 0.572 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.724      ;
; 0.588 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.740      ;
; 0.591 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.743      ;
; 0.604 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.756      ;
; 0.613 ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.765      ;
; 0.623 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.775      ;
; 0.626 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.778      ;
; 0.639 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.791      ;
; 0.647 ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.799      ;
; 0.661 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.813      ;
; 0.666 ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.818      ;
; 0.696 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.848      ;
; 0.717 ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.869      ;
; 0.731 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.883      ;
; 0.733 ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.885      ;
; 0.825 ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.000      ; 0.977      ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'                                                                                                                                                  ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                    ; Launch Clock            ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.468 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.425      ; 0.989      ;
; 0.468 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.425      ; 0.989      ;
; 0.468 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.425      ; 0.989      ;
; 0.468 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.425      ; 0.989      ;
; 0.468 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.425      ; 0.989      ;
; 0.468 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.425      ; 0.989      ;
; 0.468 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.425      ; 0.989      ;
; 0.468 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 1.000        ; 0.425      ; 0.989      ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'                                                                                                                                                  ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                    ; Launch Clock            ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.552 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.424      ; 0.904      ;
; 0.552 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.424      ; 0.904      ;
; 0.552 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.424      ; 0.904      ;
; 0.552 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.424      ; 0.904      ;
; 0.552 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 1.000        ; 0.424      ; 0.904      ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'                                                                                                                                                  ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                    ; Launch Clock            ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.734 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.685      ; 0.983      ;
; 0.734 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.685      ; 0.983      ;
; 0.734 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.685      ; 0.983      ;
; 0.734 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.685      ; 0.983      ;
; 0.734 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 1.000        ; 0.685      ; 0.983      ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'                                                                                                                                                   ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                    ; Launch Clock            ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.146 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.685      ; 0.983      ;
; 0.146 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.685      ; 0.983      ;
; 0.146 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.685      ; 0.983      ;
; 0.146 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.685      ; 0.983      ;
; 0.146 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 0.000        ; 0.685      ; 0.983      ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'                                                                                                                                                   ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                    ; Launch Clock            ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.328 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.424      ; 0.904      ;
; 0.328 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.424      ; 0.904      ;
; 0.328 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.424      ; 0.904      ;
; 0.328 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.424      ; 0.904      ;
; 0.328 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 0.000        ; 0.424      ; 0.904      ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'                                                                                                                                                   ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                    ; Launch Clock            ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.412 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.425      ; 0.989      ;
; 0.412 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.425      ; 0.989      ;
; 0.412 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.425      ; 0.989      ;
; 0.412 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.425      ; 0.989      ;
; 0.412 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.425      ; 0.989      ;
; 0.412 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.425      ; 0.989      ;
; 0.412 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.425      ; 0.989      ;
; 0.412 ; memory_cntrll:inst3|readwrite:rw|state.rstALL ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; 0.000        ; 0.425      ; 0.989      ;
+-------+-----------------------------------------------+--------------------------------------------+-------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_50mhz'                                                                  ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock_50mhz ; Rise       ; clock_50mhz             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50mhz ; Rise       ; gen25mhz:inst1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50mhz ; Rise       ; gen25mhz:inst1|count[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50mhz ; Rise       ; clock_50mhz|combout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50mhz ; Rise       ; clock_50mhz|combout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50mhz ; Rise       ; inst1|count[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50mhz ; Rise       ; inst1|count[0]|clk      ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'gen25mhz:inst1|count[0]'                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------------------------+------------+-------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.HIGH1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.HIGH1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.HIGH2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.HIGH2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.WAIT1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cex|state.WAIT1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.HIGH1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.HIGH1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.HIGH2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.HIGH2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.WAIT1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|countextend:cey|state.WAIT1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.Check    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.Check    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.SLEEP    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fix1     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fix1     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fix2     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fix2     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fix3     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fix3     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fixback1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fixback1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fixback2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.fixback2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW2   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW2   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrX1   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrX2   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrX2   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXW1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXW2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXW2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXY1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXY2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXY2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXYW1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXYW2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrXYW2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrY1   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrY2   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrY2   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrYW1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrYW2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrYW2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.preCheck ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.preCheck ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.rstALL   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.rstALL   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait1    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait1    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait2    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait2    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait3    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait3    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait4    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait4    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait5    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait5    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait6    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.wait6    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst1|count[0]|regout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst1|count[0]|regout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst1|count[0]~clkctrl|inclk[0]                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst1|count[0]~clkctrl|inclk[0]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst1|count[0]~clkctrl|outclk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst1|count[0]~clkctrl|outclk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.HIGH1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.HIGH1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.HIGH2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.HIGH2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.SLEEP|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.SLEEP|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.WAIT1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cex|state.WAIT1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.HIGH1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.HIGH1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.HIGH2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.HIGH2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.SLEEP|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.SLEEP|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.WAIT1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|cey|state.WAIT1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|rw|state.Check|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|rw|state.Check|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen25mhz:inst1|count[0] ; Rise       ; inst3|rw|state.SLEEP|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen25mhz:inst1|count[0] ; Rise       ; inst3|rw|state.SLEEP|clk                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'memory_cntrll:inst3|readwrite:rw|state.incrW1'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; memory_cntrll:inst3|counter8b:cw|lstcnt[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|cw|lstcnt[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~1|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~1|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~1|datad                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~1|datad                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|WideOr5~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|state.incrW1|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|readwrite:rw|state.incrW1 ; Rise       ; inst3|rw|state.incrW1|regout               ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'memory_cntrll:inst3|countextend:cex|state.SLEEP'                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cx|lstcnt[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~0|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~0|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|XincrOUT~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cex|state.SLEEP|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cex|state.SLEEP|regout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; Rise       ; inst3|cx|lstcnt[4]|clk                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'memory_cntrll:inst3|countextend:cey|state.SLEEP'                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; memory_cntrll:inst3|counter5b:cy|lstcnt[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|YincrOUT~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cey|state.SLEEP|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cey|state.SLEEP|regout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; Rise       ; inst3|cy|lstcnt[4]|clk                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port     ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+---------------+-------------------------+-------+-------+------------+-------------------------+
; AddressIN[*]  ; gen25mhz:inst1|count[0] ; 3.888 ; 3.888 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[0] ; gen25mhz:inst1|count[0] ; 3.764 ; 3.764 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[1] ; gen25mhz:inst1|count[0] ; 3.888 ; 3.888 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[2] ; gen25mhz:inst1|count[0] ; 3.795 ; 3.795 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[3] ; gen25mhz:inst1|count[0] ; 3.800 ; 3.800 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[4] ; gen25mhz:inst1|count[0] ; 3.704 ; 3.704 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[5] ; gen25mhz:inst1|count[0] ; 3.581 ; 3.581 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[6] ; gen25mhz:inst1|count[0] ; 3.710 ; 3.710 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[7] ; gen25mhz:inst1|count[0] ; 3.746 ; 3.746 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[8] ; gen25mhz:inst1|count[0] ; 3.636 ; 3.636 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[9] ; gen25mhz:inst1|count[0] ; 3.376 ; 3.376 ; Rise       ; gen25mhz:inst1|count[0] ;
; GOTOIN        ; gen25mhz:inst1|count[0] ; 0.010 ; 0.010 ; Rise       ; gen25mhz:inst1|count[0] ;
; WEIN          ; gen25mhz:inst1|count[0] ; 3.313 ; 3.313 ; Rise       ; gen25mhz:inst1|count[0] ;
; XincrIN       ; gen25mhz:inst1|count[0] ; 0.751 ; 0.751 ; Rise       ; gen25mhz:inst1|count[0] ;
; YincrIN       ; gen25mhz:inst1|count[0] ; 0.784 ; 0.784 ; Rise       ; gen25mhz:inst1|count[0] ;
; reset         ; gen25mhz:inst1|count[0] ; 1.520 ; 1.520 ; Rise       ; gen25mhz:inst1|count[0] ;
; writeIN[*]    ; gen25mhz:inst1|count[0] ; 3.900 ; 3.900 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[0]   ; gen25mhz:inst1|count[0] ; 3.639 ; 3.639 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[1]   ; gen25mhz:inst1|count[0] ; 3.900 ; 3.900 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[2]   ; gen25mhz:inst1|count[0] ; 3.731 ; 3.731 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[3]   ; gen25mhz:inst1|count[0] ; 3.620 ; 3.620 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[4]   ; gen25mhz:inst1|count[0] ; 3.706 ; 3.706 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[5]   ; gen25mhz:inst1|count[0] ; 3.565 ; 3.565 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[6]   ; gen25mhz:inst1|count[0] ; 3.487 ; 3.487 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[7]   ; gen25mhz:inst1|count[0] ; 3.485 ; 3.485 ; Rise       ; gen25mhz:inst1|count[0] ;
+---------------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+---------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port     ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+---------------+-------------------------+--------+--------+------------+-------------------------+
; AddressIN[*]  ; gen25mhz:inst1|count[0] ; -2.067 ; -2.067 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[0] ; gen25mhz:inst1|count[0] ; -2.388 ; -2.388 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[1] ; gen25mhz:inst1|count[0] ; -2.512 ; -2.512 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[2] ; gen25mhz:inst1|count[0] ; -2.469 ; -2.469 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[3] ; gen25mhz:inst1|count[0] ; -2.474 ; -2.474 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[4] ; gen25mhz:inst1|count[0] ; -2.067 ; -2.067 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[5] ; gen25mhz:inst1|count[0] ; -2.315 ; -2.315 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[6] ; gen25mhz:inst1|count[0] ; -2.444 ; -2.444 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[7] ; gen25mhz:inst1|count[0] ; -2.480 ; -2.480 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[8] ; gen25mhz:inst1|count[0] ; -2.370 ; -2.370 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[9] ; gen25mhz:inst1|count[0] ; -2.110 ; -2.110 ; Rise       ; gen25mhz:inst1|count[0] ;
; GOTOIN        ; gen25mhz:inst1|count[0] ; 0.318  ; 0.318  ; Rise       ; gen25mhz:inst1|count[0] ;
; WEIN          ; gen25mhz:inst1|count[0] ; -1.703 ; -1.703 ; Rise       ; gen25mhz:inst1|count[0] ;
; XincrIN       ; gen25mhz:inst1|count[0] ; 0.564  ; 0.564  ; Rise       ; gen25mhz:inst1|count[0] ;
; YincrIN       ; gen25mhz:inst1|count[0] ; 0.410  ; 0.410  ; Rise       ; gen25mhz:inst1|count[0] ;
; reset         ; gen25mhz:inst1|count[0] ; 0.401  ; 0.401  ; Rise       ; gen25mhz:inst1|count[0] ;
; writeIN[*]    ; gen25mhz:inst1|count[0] ; -2.204 ; -2.204 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[0]   ; gen25mhz:inst1|count[0] ; -2.358 ; -2.358 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[1]   ; gen25mhz:inst1|count[0] ; -2.619 ; -2.619 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[2]   ; gen25mhz:inst1|count[0] ; -2.450 ; -2.450 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[3]   ; gen25mhz:inst1|count[0] ; -2.339 ; -2.339 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[4]   ; gen25mhz:inst1|count[0] ; -2.425 ; -2.425 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[5]   ; gen25mhz:inst1|count[0] ; -2.284 ; -2.284 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[6]   ; gen25mhz:inst1|count[0] ; -2.206 ; -2.206 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[7]   ; gen25mhz:inst1|count[0] ; -2.204 ; -2.204 ; Rise       ; gen25mhz:inst1|count[0] ;
+---------------+-------------------------+--------+--------+------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-------------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; MEMEM       ; gen25mhz:inst1|count[0]                         ; 4.524 ; 4.524 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; WEMEM       ; gen25mhz:inst1|count[0]                         ; 4.510 ; 4.510 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; WincrMEM    ; gen25mhz:inst1|count[0]                         ; 3.682 ; 3.682 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; XincrMEM    ; gen25mhz:inst1|count[0]                         ; 3.512 ; 3.512 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; YincrMEM    ; gen25mhz:inst1|count[0]                         ; 3.593 ; 3.593 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; readyOUT    ; gen25mhz:inst1|count[0]                         ; 4.003 ; 4.003 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; rstMEM      ; gen25mhz:inst1|count[0]                         ; 4.181 ; 4.181 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; XincrMEM    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 2.411 ;       ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; curXOUT[*]  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5.240 ; 5.240 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 4.971 ; 4.971 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5.088 ; 5.088 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5.240 ; 5.240 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5.111 ; 5.111 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 4.868 ; 4.868 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; XincrMEM    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;       ; 2.411 ; Fall       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; YincrMEM    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 2.684 ;       ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; curYOUT[*]  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.817 ; 4.817 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.567 ; 4.567 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.817 ; 4.817 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.816 ; 4.816 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.668 ; 4.668 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.585 ; 4.585 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; YincrMEM    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;       ; 2.684 ; Fall       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; WincrMEM    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 2.541 ;       ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
; WincrMEM    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;       ; 2.541 ; Fall       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
+-------------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-------------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; MEMEM       ; gen25mhz:inst1|count[0]                         ; 4.308 ; 4.308 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; WEMEM       ; gen25mhz:inst1|count[0]                         ; 4.231 ; 4.231 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; WincrMEM    ; gen25mhz:inst1|count[0]                         ; 3.399 ; 3.399 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; XincrMEM    ; gen25mhz:inst1|count[0]                         ; 3.295 ; 3.295 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; YincrMEM    ; gen25mhz:inst1|count[0]                         ; 3.082 ; 3.082 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; readyOUT    ; gen25mhz:inst1|count[0]                         ; 4.003 ; 4.003 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; rstMEM      ; gen25mhz:inst1|count[0]                         ; 4.181 ; 4.181 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; XincrMEM    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 2.411 ;       ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; curXOUT[*]  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 4.868 ; 4.868 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 4.971 ; 4.971 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5.088 ; 5.088 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5.240 ; 5.240 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5.111 ; 5.111 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 4.868 ; 4.868 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; XincrMEM    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;       ; 2.411 ; Fall       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; YincrMEM    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 2.684 ;       ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; curYOUT[*]  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.567 ; 4.567 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.567 ; 4.567 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.817 ; 4.817 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.816 ; 4.816 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.668 ; 4.668 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.585 ; 4.585 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; YincrMEM    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;       ; 2.684 ; Fall       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; WincrMEM    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 2.541 ;       ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
; WincrMEM    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;       ; 2.541 ; Fall       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
+-------------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; WEIN       ; WEMEM       ;       ; 5.492 ; 5.492 ;       ;
; readMEM[0] ; readOUT[0]  ; 4.596 ;       ;       ; 4.596 ;
; readMEM[1] ; readOUT[1]  ; 4.636 ;       ;       ; 4.636 ;
; readMEM[2] ; readOUT[2]  ; 4.580 ;       ;       ; 4.580 ;
; readMEM[3] ; readOUT[3]  ; 4.679 ;       ;       ; 4.679 ;
; readMEM[4] ; readOUT[4]  ; 4.672 ;       ;       ; 4.672 ;
; readMEM[5] ; readOUT[5]  ; 4.622 ;       ;       ; 4.622 ;
; readMEM[6] ; readOUT[6]  ; 4.596 ;       ;       ; 4.596 ;
; readMEM[7] ; readOUT[7]  ; 4.680 ;       ;       ; 4.680 ;
; reset      ; rstMEM      ; 3.691 ;       ;       ; 3.691 ;
; rstVGA     ; rstMEM      ; 3.485 ;       ;       ; 3.485 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; WEIN       ; WEMEM       ;       ; 5.492 ; 5.492 ;       ;
; readMEM[0] ; readOUT[0]  ; 4.596 ;       ;       ; 4.596 ;
; readMEM[1] ; readOUT[1]  ; 4.636 ;       ;       ; 4.636 ;
; readMEM[2] ; readOUT[2]  ; 4.580 ;       ;       ; 4.580 ;
; readMEM[3] ; readOUT[3]  ; 4.679 ;       ;       ; 4.679 ;
; readMEM[4] ; readOUT[4]  ; 4.672 ;       ;       ; 4.672 ;
; readMEM[5] ; readOUT[5]  ; 4.622 ;       ;       ; 4.622 ;
; readMEM[6] ; readOUT[6]  ; 4.596 ;       ;       ; 4.596 ;
; readMEM[7] ; readOUT[7]  ; 4.680 ;       ;       ; 4.680 ;
; reset      ; rstMEM      ; 3.691 ;       ;       ; 3.691 ;
; rstVGA     ; rstMEM      ; 3.485 ;       ;       ; 3.485 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+--------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                 ; -4.973  ; -3.432 ; -0.052   ; -0.085  ; -1.631              ;
;  clock_50mhz                                     ; 2.024   ; -3.432 ; N/A      ; N/A     ; -1.631              ;
;  gen25mhz:inst1|count[0]                         ; -4.973  ; -2.254 ; N/A      ; N/A     ; -0.611              ;
;  memory_cntrll:inst3|countextend:cex|state.SLEEP ; -0.863  ; 0.215  ; 0.162    ; 0.328   ; -0.611              ;
;  memory_cntrll:inst3|countextend:cey|state.SLEEP ; -0.973  ; 0.215  ; 0.734    ; -0.085  ; -0.611              ;
;  memory_cntrll:inst3|readwrite:rw|state.incrW1   ; -1.415  ; 0.215  ; -0.052   ; 0.412   ; -0.611              ;
; Design-wide TNS                                  ; -65.973 ; -8.368 ; -0.416   ; -0.425  ; -70.063             ;
;  clock_50mhz                                     ; 0.000   ; -3.432 ; N/A      ; N/A     ; -2.853              ;
;  gen25mhz:inst1|count[0]                         ; -53.084 ; -4.936 ; N/A      ; N/A     ; -45.214             ;
;  memory_cntrll:inst3|countextend:cex|state.SLEEP ; -2.621  ; 0.000  ; 0.000    ; 0.000   ; -6.110              ;
;  memory_cntrll:inst3|countextend:cey|state.SLEEP ; -2.958  ; 0.000  ; 0.000    ; -0.425  ; -6.110              ;
;  memory_cntrll:inst3|readwrite:rw|state.incrW1   ; -7.310  ; 0.000  ; -0.416   ; 0.000   ; -9.776              ;
+--------------------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port     ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+---------------+-------------------------+-------+-------+------------+-------------------------+
; AddressIN[*]  ; gen25mhz:inst1|count[0] ; 7.910 ; 7.910 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[0] ; gen25mhz:inst1|count[0] ; 7.747 ; 7.747 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[1] ; gen25mhz:inst1|count[0] ; 7.910 ; 7.910 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[2] ; gen25mhz:inst1|count[0] ; 7.688 ; 7.688 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[3] ; gen25mhz:inst1|count[0] ; 7.746 ; 7.746 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[4] ; gen25mhz:inst1|count[0] ; 7.599 ; 7.599 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[5] ; gen25mhz:inst1|count[0] ; 7.114 ; 7.114 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[6] ; gen25mhz:inst1|count[0] ; 7.417 ; 7.417 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[7] ; gen25mhz:inst1|count[0] ; 7.401 ; 7.401 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[8] ; gen25mhz:inst1|count[0] ; 7.148 ; 7.148 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[9] ; gen25mhz:inst1|count[0] ; 6.380 ; 6.380 ; Rise       ; gen25mhz:inst1|count[0] ;
; GOTOIN        ; gen25mhz:inst1|count[0] ; 1.038 ; 1.038 ; Rise       ; gen25mhz:inst1|count[0] ;
; WEIN          ; gen25mhz:inst1|count[0] ; 6.506 ; 6.506 ; Rise       ; gen25mhz:inst1|count[0] ;
; XincrIN       ; gen25mhz:inst1|count[0] ; 1.764 ; 1.764 ; Rise       ; gen25mhz:inst1|count[0] ;
; YincrIN       ; gen25mhz:inst1|count[0] ; 1.820 ; 1.820 ; Rise       ; gen25mhz:inst1|count[0] ;
; reset         ; gen25mhz:inst1|count[0] ; 3.682 ; 3.682 ; Rise       ; gen25mhz:inst1|count[0] ;
; writeIN[*]    ; gen25mhz:inst1|count[0] ; 8.026 ; 8.026 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[0]   ; gen25mhz:inst1|count[0] ; 7.347 ; 7.347 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[1]   ; gen25mhz:inst1|count[0] ; 8.026 ; 8.026 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[2]   ; gen25mhz:inst1|count[0] ; 7.519 ; 7.519 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[3]   ; gen25mhz:inst1|count[0] ; 7.245 ; 7.245 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[4]   ; gen25mhz:inst1|count[0] ; 7.589 ; 7.589 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[5]   ; gen25mhz:inst1|count[0] ; 7.138 ; 7.138 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[6]   ; gen25mhz:inst1|count[0] ; 7.011 ; 7.011 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[7]   ; gen25mhz:inst1|count[0] ; 7.062 ; 7.062 ; Rise       ; gen25mhz:inst1|count[0] ;
+---------------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+---------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port     ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+---------------+-------------------------+--------+--------+------------+-------------------------+
; AddressIN[*]  ; gen25mhz:inst1|count[0] ; -2.067 ; -2.067 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[0] ; gen25mhz:inst1|count[0] ; -2.388 ; -2.388 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[1] ; gen25mhz:inst1|count[0] ; -2.512 ; -2.512 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[2] ; gen25mhz:inst1|count[0] ; -2.469 ; -2.469 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[3] ; gen25mhz:inst1|count[0] ; -2.474 ; -2.474 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[4] ; gen25mhz:inst1|count[0] ; -2.067 ; -2.067 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[5] ; gen25mhz:inst1|count[0] ; -2.315 ; -2.315 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[6] ; gen25mhz:inst1|count[0] ; -2.444 ; -2.444 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[7] ; gen25mhz:inst1|count[0] ; -2.480 ; -2.480 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[8] ; gen25mhz:inst1|count[0] ; -2.370 ; -2.370 ; Rise       ; gen25mhz:inst1|count[0] ;
;  AddressIN[9] ; gen25mhz:inst1|count[0] ; -2.110 ; -2.110 ; Rise       ; gen25mhz:inst1|count[0] ;
; GOTOIN        ; gen25mhz:inst1|count[0] ; 0.318  ; 0.318  ; Rise       ; gen25mhz:inst1|count[0] ;
; WEIN          ; gen25mhz:inst1|count[0] ; -1.703 ; -1.703 ; Rise       ; gen25mhz:inst1|count[0] ;
; XincrIN       ; gen25mhz:inst1|count[0] ; 0.564  ; 0.564  ; Rise       ; gen25mhz:inst1|count[0] ;
; YincrIN       ; gen25mhz:inst1|count[0] ; 0.410  ; 0.410  ; Rise       ; gen25mhz:inst1|count[0] ;
; reset         ; gen25mhz:inst1|count[0] ; 0.401  ; 0.401  ; Rise       ; gen25mhz:inst1|count[0] ;
; writeIN[*]    ; gen25mhz:inst1|count[0] ; -2.204 ; -2.204 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[0]   ; gen25mhz:inst1|count[0] ; -2.358 ; -2.358 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[1]   ; gen25mhz:inst1|count[0] ; -2.619 ; -2.619 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[2]   ; gen25mhz:inst1|count[0] ; -2.450 ; -2.450 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[3]   ; gen25mhz:inst1|count[0] ; -2.339 ; -2.339 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[4]   ; gen25mhz:inst1|count[0] ; -2.425 ; -2.425 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[5]   ; gen25mhz:inst1|count[0] ; -2.284 ; -2.284 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[6]   ; gen25mhz:inst1|count[0] ; -2.206 ; -2.206 ; Rise       ; gen25mhz:inst1|count[0] ;
;  writeIN[7]   ; gen25mhz:inst1|count[0] ; -2.204 ; -2.204 ; Rise       ; gen25mhz:inst1|count[0] ;
+---------------+-------------------------+--------+--------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                          ;
+-------------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-------------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; MEMEM       ; gen25mhz:inst1|count[0]                         ; 9.172  ; 9.172  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; WEMEM       ; gen25mhz:inst1|count[0]                         ; 9.160  ; 9.160  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; WincrMEM    ; gen25mhz:inst1|count[0]                         ; 8.234  ; 8.234  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; XincrMEM    ; gen25mhz:inst1|count[0]                         ; 7.780  ; 7.780  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; YincrMEM    ; gen25mhz:inst1|count[0]                         ; 8.121  ; 8.121  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; readyOUT    ; gen25mhz:inst1|count[0]                         ; 7.787  ; 7.787  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; rstMEM      ; gen25mhz:inst1|count[0]                         ; 8.287  ; 8.287  ; Rise       ; gen25mhz:inst1|count[0]                         ;
; XincrMEM    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5.188  ;        ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; curXOUT[*]  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 11.022 ; 11.022 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 10.347 ; 10.347 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 10.378 ; 10.378 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 11.022 ; 11.022 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 10.575 ; 10.575 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 9.741  ; 9.741  ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; XincrMEM    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;        ; 5.188  ; Fall       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; YincrMEM    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 6.107  ;        ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; curYOUT[*]  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 10.092 ; 10.092 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 9.462  ; 9.462  ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 10.092 ; 10.092 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 10.068 ; 10.068 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 9.739  ; 9.739  ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 9.489  ; 9.489  ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; YincrMEM    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;        ; 6.107  ; Fall       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; WincrMEM    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 5.657  ;        ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
; WincrMEM    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;        ; 5.657  ; Fall       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
+-------------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-------------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; MEMEM       ; gen25mhz:inst1|count[0]                         ; 4.308 ; 4.308 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; WEMEM       ; gen25mhz:inst1|count[0]                         ; 4.231 ; 4.231 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; WincrMEM    ; gen25mhz:inst1|count[0]                         ; 3.399 ; 3.399 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; XincrMEM    ; gen25mhz:inst1|count[0]                         ; 3.295 ; 3.295 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; YincrMEM    ; gen25mhz:inst1|count[0]                         ; 3.082 ; 3.082 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; readyOUT    ; gen25mhz:inst1|count[0]                         ; 4.003 ; 4.003 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; rstMEM      ; gen25mhz:inst1|count[0]                         ; 4.181 ; 4.181 ; Rise       ; gen25mhz:inst1|count[0]                         ;
; XincrMEM    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 2.411 ;       ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; curXOUT[*]  ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 4.868 ; 4.868 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 4.971 ; 4.971 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[1] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5.088 ; 5.088 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[2] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5.240 ; 5.240 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[3] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5.111 ; 5.111 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
;  curXOUT[4] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 4.868 ; 4.868 ; Rise       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; XincrMEM    ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;       ; 2.411 ; Fall       ; memory_cntrll:inst3|countextend:cex|state.SLEEP ;
; YincrMEM    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 2.684 ;       ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; curYOUT[*]  ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.567 ; 4.567 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.567 ; 4.567 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[1] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.817 ; 4.817 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[2] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.816 ; 4.816 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[3] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.668 ; 4.668 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
;  curYOUT[4] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 4.585 ; 4.585 ; Rise       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; YincrMEM    ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;       ; 2.684 ; Fall       ; memory_cntrll:inst3|countextend:cey|state.SLEEP ;
; WincrMEM    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 2.541 ;       ; Rise       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
; WincrMEM    ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;       ; 2.541 ; Fall       ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ;
+-------------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------+
; Progagation Delay                                          ;
+------------+-------------+-------+--------+--------+-------+
; Input Port ; Output Port ; RR    ; RF     ; FR     ; FF    ;
+------------+-------------+-------+--------+--------+-------+
; WEIN       ; WEMEM       ;       ; 10.810 ; 10.810 ;       ;
; readMEM[0] ; readOUT[0]  ; 8.534 ;        ;        ; 8.534 ;
; readMEM[1] ; readOUT[1]  ; 8.574 ;        ;        ; 8.574 ;
; readMEM[2] ; readOUT[2]  ; 8.509 ;        ;        ; 8.509 ;
; readMEM[3] ; readOUT[3]  ; 8.763 ;        ;        ; 8.763 ;
; readMEM[4] ; readOUT[4]  ; 8.638 ;        ;        ; 8.638 ;
; readMEM[5] ; readOUT[5]  ; 8.563 ;        ;        ; 8.563 ;
; readMEM[6] ; readOUT[6]  ; 8.534 ;        ;        ; 8.534 ;
; readMEM[7] ; readOUT[7]  ; 8.764 ;        ;        ; 8.764 ;
; reset      ; rstMEM      ; 8.051 ;        ;        ; 8.051 ;
; rstVGA     ; rstMEM      ; 7.554 ;        ;        ; 7.554 ;
+------------+-------------+-------+--------+--------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; WEIN       ; WEMEM       ;       ; 5.492 ; 5.492 ;       ;
; readMEM[0] ; readOUT[0]  ; 4.596 ;       ;       ; 4.596 ;
; readMEM[1] ; readOUT[1]  ; 4.636 ;       ;       ; 4.636 ;
; readMEM[2] ; readOUT[2]  ; 4.580 ;       ;       ; 4.580 ;
; readMEM[3] ; readOUT[3]  ; 4.679 ;       ;       ; 4.679 ;
; readMEM[4] ; readOUT[4]  ; 4.672 ;       ;       ; 4.672 ;
; readMEM[5] ; readOUT[5]  ; 4.622 ;       ;       ; 4.622 ;
; readMEM[6] ; readOUT[6]  ; 4.596 ;       ;       ; 4.596 ;
; readMEM[7] ; readOUT[7]  ; 4.680 ;       ;       ; 4.680 ;
; reset      ; rstMEM      ; 3.691 ;       ;       ; 3.691 ;
; rstVGA     ; rstMEM      ; 3.485 ;       ;       ; 3.485 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; gen25mhz:inst1|count[0]                         ; clock_50mhz                                     ; 1        ; 1        ; 0        ; 0        ;
; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0]                         ; 48       ; 0        ; 0        ; 0        ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0]                         ; 46       ; 1        ; 0        ; 0        ;
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0]                         ; 46       ; 1        ; 0        ; 0        ;
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0]                         ; 65       ; 1        ; 0        ; 0        ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 15       ; 0        ; 0        ; 0        ;
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 15       ; 0        ; 0        ; 0        ;
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 36       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; gen25mhz:inst1|count[0]                         ; clock_50mhz                                     ; 1        ; 1        ; 0        ; 0        ;
; gen25mhz:inst1|count[0]                         ; gen25mhz:inst1|count[0]                         ; 48       ; 0        ; 0        ; 0        ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; gen25mhz:inst1|count[0]                         ; 46       ; 1        ; 0        ; 0        ;
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; gen25mhz:inst1|count[0]                         ; 46       ; 1        ; 0        ; 0        ;
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; gen25mhz:inst1|count[0]                         ; 65       ; 1        ; 0        ; 0        ;
; memory_cntrll:inst3|countextend:cex|state.SLEEP ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 15       ; 0        ; 0        ; 0        ;
; memory_cntrll:inst3|countextend:cey|state.SLEEP ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 15       ; 0        ; 0        ; 0        ;
; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 36       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                    ;
+-------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------------------------------+----------+----------+----------+----------+
; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5        ; 0        ; 0        ; 0        ;
; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 5        ; 0        ; 0        ; 0        ;
; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 8        ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                     ;
+-------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------------------------------+----------+----------+----------+----------+
; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cex|state.SLEEP ; 5        ; 0        ; 0        ; 0        ;
; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|countextend:cey|state.SLEEP ; 5        ; 0        ; 0        ; 0        ;
; gen25mhz:inst1|count[0] ; memory_cntrll:inst3|readwrite:rw|state.incrW1   ; 8        ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 257   ; 257  ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 63    ; 63   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Nov 30 11:26:06 2021
Info: Command: quartus_sta de1 -c top_de1
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_de1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name gen25mhz:inst1|count[0] gen25mhz:inst1|count[0]
    Info (332105): create_clock -period 1.000 -name memory_cntrll:inst3|countextend:cex|state.SLEEP memory_cntrll:inst3|countextend:cex|state.SLEEP
    Info (332105): create_clock -period 1.000 -name clock_50mhz clock_50mhz
    Info (332105): create_clock -period 1.000 -name memory_cntrll:inst3|readwrite:rw|state.incrW1 memory_cntrll:inst3|readwrite:rw|state.incrW1
    Info (332105): create_clock -period 1.000 -name memory_cntrll:inst3|countextend:cey|state.SLEEP memory_cntrll:inst3|countextend:cey|state.SLEEP
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.973
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.973       -53.084 gen25mhz:inst1|count[0] 
    Info (332119):    -1.415        -7.310 memory_cntrll:inst3|readwrite:rw|state.incrW1 
    Info (332119):    -0.973        -2.958 memory_cntrll:inst3|countextend:cey|state.SLEEP 
    Info (332119):    -0.863        -2.621 memory_cntrll:inst3|countextend:cex|state.SLEEP 
    Info (332119):     3.684         0.000 clock_50mhz 
Info (332146): Worst-case hold slack is -3.432
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.432        -3.432 clock_50mhz 
    Info (332119):    -2.254        -4.936 gen25mhz:inst1|count[0] 
    Info (332119):     0.445         0.000 memory_cntrll:inst3|countextend:cex|state.SLEEP 
    Info (332119):     0.445         0.000 memory_cntrll:inst3|countextend:cey|state.SLEEP 
    Info (332119):     0.445         0.000 memory_cntrll:inst3|readwrite:rw|state.incrW1 
Info (332146): Worst-case recovery slack is -0.052
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.052        -0.416 memory_cntrll:inst3|readwrite:rw|state.incrW1 
    Info (332119):     0.162         0.000 memory_cntrll:inst3|countextend:cex|state.SLEEP 
    Info (332119):     0.837         0.000 memory_cntrll:inst3|countextend:cey|state.SLEEP 
Info (332146): Worst-case removal slack is -0.085
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.085        -0.425 memory_cntrll:inst3|countextend:cey|state.SLEEP 
    Info (332119):     0.590         0.000 memory_cntrll:inst3|countextend:cex|state.SLEEP 
    Info (332119):     0.804         0.000 memory_cntrll:inst3|readwrite:rw|state.incrW1 
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -2.853 clock_50mhz 
    Info (332119):    -0.611       -45.214 gen25mhz:inst1|count[0] 
    Info (332119):    -0.611        -9.776 memory_cntrll:inst3|readwrite:rw|state.incrW1 
    Info (332119):    -0.611        -6.110 memory_cntrll:inst3|countextend:cex|state.SLEEP 
    Info (332119):    -0.611        -6.110 memory_cntrll:inst3|countextend:cey|state.SLEEP 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.735
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.735       -13.655 gen25mhz:inst1|count[0] 
    Info (332119):     0.055         0.000 memory_cntrll:inst3|readwrite:rw|state.incrW1 
    Info (332119):     0.236         0.000 memory_cntrll:inst3|countextend:cey|state.SLEEP 
    Info (332119):     0.295         0.000 memory_cntrll:inst3|countextend:cex|state.SLEEP 
    Info (332119):     2.024         0.000 clock_50mhz 
Info (332146): Worst-case hold slack is -1.644
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.644        -1.644 clock_50mhz 
    Info (332119):    -1.489        -3.758 gen25mhz:inst1|count[0] 
    Info (332119):     0.215         0.000 memory_cntrll:inst3|countextend:cex|state.SLEEP 
    Info (332119):     0.215         0.000 memory_cntrll:inst3|countextend:cey|state.SLEEP 
    Info (332119):     0.215         0.000 memory_cntrll:inst3|readwrite:rw|state.incrW1 
Info (332146): Worst-case recovery slack is 0.468
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.468         0.000 memory_cntrll:inst3|readwrite:rw|state.incrW1 
    Info (332119):     0.552         0.000 memory_cntrll:inst3|countextend:cex|state.SLEEP 
    Info (332119):     0.734         0.000 memory_cntrll:inst3|countextend:cey|state.SLEEP 
Info (332146): Worst-case removal slack is 0.146
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.146         0.000 memory_cntrll:inst3|countextend:cey|state.SLEEP 
    Info (332119):     0.328         0.000 memory_cntrll:inst3|countextend:cex|state.SLEEP 
    Info (332119):     0.412         0.000 memory_cntrll:inst3|readwrite:rw|state.incrW1 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -2.380 clock_50mhz 
    Info (332119):    -0.500       -37.000 gen25mhz:inst1|count[0] 
    Info (332119):    -0.500        -8.000 memory_cntrll:inst3|readwrite:rw|state.incrW1 
    Info (332119):    -0.500        -5.000 memory_cntrll:inst3|countextend:cex|state.SLEEP 
    Info (332119):    -0.500        -5.000 memory_cntrll:inst3|countextend:cey|state.SLEEP 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 561 megabytes
    Info: Processing ended: Tue Nov 30 11:26:10 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


