// Seed: 2273642718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1
);
  assign id_1 = id_0;
  id_3 :
  assert property (@(posedge id_0) 1 == 1)
  else $display(1'b0, 1, id_0);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
