// Seed: 1346410172
module module_0;
  always_latch @(id_1 or posedge 1) $display(id_1);
  id_4(
      .id_0(1'h0), .id_1(id_1++)
  );
  wire id_5;
  tri1 id_6 = id_2;
  wire id_7;
  assign id_5 = id_7;
endmodule
module module_0 (
    module_1,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_9;
  module_0 modCall_1 ();
endmodule
