set_min_delay 30 -from [get_ports {clk0}] -fall_from core_clock -rise_through [get_ports clk1] -fall_through pin1 -rise_to [get_ports {clk0}] -fall_to [get_ports clk*] -ignore_clock_latency -probe -reset_path
