 
# ğŸ§ª SystemVerilog Verification for UART-Controlled Counter

## ğŸ“‹ í”„ë¡œì íŠ¸ ê°œìš” (Project Overview)
ì´ í”„ë¡œì íŠ¸ëŠ” **SystemVerilogì˜ OOP(Object-Oriented Programming)** ê¸°ëŠ¥ì„ í™œìš©í•˜ì—¬ **UART ì œì–´ ê¸°ë°˜ 14ë¹„íŠ¸ ì¹´ìš´í„° ì‹œìŠ¤í…œ**ì— ëŒ€í•œ ê³„ì¸µì  ê²€ì¦ í™˜ê²½(Layered Testbench)ì„ êµ¬ì¶•í•œ ê²°ê³¼ë¬¼ì…ë‹ˆë‹¤.

ë‹¨ìˆœí•œ íŒŒí˜•(Waveform) ê´€ì°°ì„ ë„˜ì–´, **Random Stimulus** ìƒì„±, **Self-Checking Scoreboard**, **Coverage** ë¶„ì„ì„ í†µí•´ ì„¤ê³„ì˜ ì‹ ë¢°ì„±ì„ ì²´ê³„ì ìœ¼ë¡œ í™•ë³´í•˜ëŠ” ë° ì¤‘ì ì„ ë‘ì—ˆìŠµë‹ˆë‹¤.

### ğŸ‘¨â€ğŸ’» Team 13
* **Members:** ë°•ì£¼ì›, ì±„ì¤€í¬
* **Tools:** Xilinx Vivado Design Suite
* **Language:** SystemVerilog (Verification), Verilog (Design)

---

## ğŸ—ï¸ ê²€ì¦ í™˜ê²½ ì•„í‚¤í…ì²˜ (Verification Environment)

ë³¸ í”„ë¡œì íŠ¸ëŠ” ì¬ì‚¬ìš©ì„±ê³¼ í™•ì¥ì„±ì„ ê³ ë ¤í•˜ì—¬ **Class ê¸°ë°˜ì˜ ê³„ì¸µì  êµ¬ì¡°**ë¡œ ì„¤ê³„ë˜ì—ˆìŠµë‹ˆë‹¤.

### 1. Testbench Components
| ì»´í¬ë„ŒíŠ¸ (Component) | ì—­í•  (Role) | ì£¼ìš” íŠ¹ì§• (Key Features) |
| :--- | :--- | :--- |
| **Generator** | Stimulus ìƒì„± | `rand`ì™€ `constraint`ë¥¼ ì‚¬ìš©í•˜ì—¬ ë‹¤ì–‘í•œ ì‹œë‚˜ë¦¬ì˜¤ì˜ íŠ¸ëœì­ì…˜ì„ ë¬´ì‘ìœ„ ìƒì„± |
| **Driver** | ì‹ í˜¸ êµ¬ë™ | Transactionì„ ë°›ì•„ Interfaceë¥¼ í†µí•´ DUT(Device Under Test)ì— ë¬¼ë¦¬ì  ì‹ í˜¸ ì¸ê°€ |
| **Monitor** | ì‹ í˜¸ ê´€ì¸¡ | DUTì˜ ì…ì¶œë ¥ ì‹ í˜¸ë¥¼ ìƒ˜í”Œë§í•˜ì—¬ Transaction í˜•íƒœë¡œ ì¬ì¡°ë¦½ í›„ Scoreboardë¡œ ì „ë‹¬ |
| **Scoreboard** | ê²°ê³¼ íŒì • | Reference Model(Queue)ê³¼ ì‹¤ì œ DUT ì¶œë ¥ì„ ë¹„êµí•˜ì—¬ Pass/Fail ìë™ íŒì • |
| **Environment** | í™˜ê²½ êµ¬ì„± | ìœ„ ì»´í¬ë„ŒíŠ¸ë“¤ì„ ìƒì„±(new)í•˜ê³  Mailboxì™€ Eventë¡œ ì—°ê²°(Connect) |

### 2. í†µì‹  ë©”ì»¤ë‹ˆì¦˜ (Communication)
* **Interface:** Testbench(Class ì˜ì—­)ì™€ DUT(Static ì˜ì—­) ê°„ì˜ ì‹ í˜¸ ì—°ê²°ì„ ì¶”ìƒí™”.
* **Mailbox:** Generator $\rightarrow$ Driver, Monitor $\rightarrow$ Scoreboard ê°„ì˜ íŠ¸ëœì­ì…˜ ê°ì²´ ì „ë‹¬.
* **Event:** ì»´í¬ë„ŒíŠ¸ ê°„ì˜ ë™ì‘ ë™ê¸°í™” (ì˜ˆ: `gen_next_event`, `mon_next_event`).

---

## ğŸ› ï¸ ê²€ì¦ ì „ëµ (Verification Strategy)

### 1. UART Sub-module Verification
UART í†µì‹ ì˜ ë¬´ê²°ì„±ì„ ë³´ì¥í•˜ê¸° ìœ„í•´ ì†¡ì‹ ë¶€(TX)ì™€ ìˆ˜ì‹ ë¶€(RX)ë¥¼ ë…ë¦½ì ìœ¼ë¡œ ê²€ì¦í•œ í›„ í†µí•©í–ˆìŠµë‹ˆë‹¤.
* **FIFO ë¬´ê²°ì„± ê²€ì‚¬:** Random Dataë¥¼ Write/Read í–ˆì„ ë•Œ ë°ì´í„° ì†ì‹¤ì´ë‚˜ ìˆœì„œ ì„ì„ì´ ì—†ëŠ”ì§€ í™•ì¸.
* **Protocol Timing ê²€ì‚¬:** Start bit(Low), Data bits(8bit), Stop bit(High)ì˜ íƒ€ì´ë°ì´ Baudrate(9600bps)ì— ë§ì¶° ì •í™•íˆ ìƒì„±ë˜ëŠ”ì§€ Monitorì—ì„œ ì²´í¬.

### 2. Counter Logic Verification (Queue-based Modeling)
ì¹´ìš´í„°ì˜ ë™ì‘(Up/Down, Enable/Disable, Clear)ì„ ê²€ì¦í•˜ê¸° ìœ„í•´ **Scoreboard ë‚´ë¶€ì— Reference Model**ì„ êµ¬í˜„í–ˆìŠµë‹ˆë‹¤.

* **Golden Model:** SystemVerilogì˜ `Queue` ìë£Œêµ¬ì¡°ë¥¼ í™œìš©í•˜ì—¬ ê¸°ëŒ€ê°’(Expected Value)ì„ ì €ì¥.
* **Prediction Logic:**
    ```systemverilog
    // Scoreboard ë¡œì§ ì˜ˆì‹œ
    if (i_enable) begin
        if (i_mode == UP) expected_val++;
        else expected_val--;
    end
    if (i_clear) expected_val = 0;
    
    queue.push_back(expected_val); // ì˜ˆì¸¡ê°’ì„ íì— ì €ì¥
    ```
* **Comparison:** Monitorë¡œë¶€í„° ìˆ˜ì‹ ëœ ì‹¤ì œ ì¹´ìš´í„° ê°’ê³¼ Queueì˜ ì•ë¶€ë¶„(`pop_front`)ì„ ë¹„êµí•˜ì—¬ ê²€ì¦.

* # ğŸ” Datapath & Control Logic Verification Details

## ğŸ¯ ê²€ì¦ ëª©í‘œ (Verification Goal)
ì¹´ìš´í„° ì‹œìŠ¤í…œì˜ í•µì‹¬ì¸ **Datapath(14-bit Counter)**ê°€ ì œì–´ ì‹ í˜¸(Enable, Mode, Clear)ì— ë”°ë¼ ì •í™•í•˜ê²Œ ë™ì‘í•˜ëŠ”ì§€ ê²€ì¦í•©ë‹ˆë‹¤. íŠ¹íˆ **Corner Case**(0 $\leftrightarrow$ 9999 ì˜¤ë²„í”Œë¡œìš°/ì–¸ë”í”Œë¡œìš°)ì™€ **ì œì–´ ì‹ í˜¸ ìš°ì„ ìˆœìœ„**ë¥¼ ì¤‘ì ì ìœ¼ë¡œ í™•ì¸í•©ë‹ˆë‹¤.

## ğŸ› ï¸ ê²€ì¦ ì „ëµ (Verification Strategy)

### 1. Constrained Random Stimulus (ì œì•½ëœ ë¬´ì‘ìœ„ ì…ë ¥)
ëª¨ë“  ê°€ëŠ¥í•œ ì…ë ¥ ì¡°í•©ì„ í…ŒìŠ¤íŠ¸í•˜ê¸° ìœ„í•´ `Constraint`ë¥¼ ì‚¬ìš©í•˜ì—¬ ì˜ë¯¸ ìˆëŠ” ì‹œë‚˜ë¦¬ì˜¤ë¥¼ ìƒì„±í–ˆìŠµë‹ˆë‹¤. `Clear` ì‹ í˜¸ì˜ ë¹ˆë„ë¥¼ ë‚®ì¶”ì–´ ì¹´ìš´íŒ… ë™ì‘ì´ ì¶©ë¶„íˆ ì¼ì–´ë‚˜ë„ë¡ ì¡°ì •í–ˆìŠµë‹ˆë‹¤.

```systemverilog
// tb_cu_dp_systemverilog.sv
constraint input_dist {
    i_enable dist { 0 :/ 20, 1 :/ 80 }; // 80% í™•ë¥ ë¡œ Enable
    i_mode   dist { 0 :/ 30, 1 :/ 70 }; // 70% í™•ë¥ ë¡œ Up Mode
    i_clear  dist { 0 :/ 99, 1 :/ 1  }; // 1% í™•ë¥ ë¡œ Clear (Rare Event)
}

---

## ğŸ“Š ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ (Simulation Results)

### 1. UART Loopback Test
* **Test:** PC(TB) $\rightarrow$ RX $\rightarrow$ FIFO $\rightarrow$ TX $\rightarrow$ PC(TB) ê²½ë¡œ í…ŒìŠ¤íŠ¸
* **Result:** 500íšŒì˜ Random Character ì „ì†¡ í…ŒìŠ¤íŠ¸ **ALL PASS**
    > **[SCB]** Data matched! rx_data : c6 == send_data : c6

### 2. Counter Control Test
* **Test:** UART ëª…ë ¹('r', 'c', 'm')ê³¼ ë²„íŠ¼ ì…ë ¥ì„ ë¬´ì‘ìœ„ë¡œ ì¸ê°€í•˜ì—¬ ì¹´ìš´í„° ë™ì‘ í™•ì¸
* **Result:** Enable, Mode Toggle, Clear ë™ì‘ì— ëŒ€í•œ 500íšŒ ì‹œë‚˜ë¦¬ì˜¤ **ALL PASS**

### ğŸ“ Console Output Log
```text
========================================================
===================== Test Report ======================
========================================================
==                  Total Test   : 500                ==
==                  Pass Test    : 500                ==
==                  Fail Test    :   0                ==
==                  enable count : 381                ==
==                  mode   count : 349                ==
==                  clear  count :   4                ==
========================================================
================= Test bench is finish =================
