// Seed: 1417346655
module module_0 (
    input  wire id_0,
    output wor  id_1
    , id_3
);
  always @(negedge id_0) id_3 = 1;
endmodule
module module_1 (
    output wand id_0
    , id_17,
    output supply0 id_1,
    input wand id_2,
    input wor id_3
    , id_18,
    input wire id_4,
    output wire id_5,
    input tri0 id_6,
    output supply1 id_7,
    output tri id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    output wire id_12,
    output wire id_13,
    input supply1 id_14
    , id_19,
    input tri id_15
);
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_1
  );
endmodule
