OpenROAD v2.0-4818-g4174c3ad8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/kaiserschmarrn/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/kaiserschmarrn/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/kaiserschmarrn/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/kaiserschmarrn/tmp/routing/15-fill.def
[INFO ODB-0128] Design: adc_clkgen_with_edgedetect
[INFO ODB-0130]     Created 37 pins.
[INFO ODB-0131]     Created 1816 components and 8746 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 6928 connections.
[INFO ODB-0133]     Created 623 nets and 1818 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/kaiserschmarrn/tmp/routing/15-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adc_clkgen_with_edgedetect
Die area:                 ( 0 0 ) ( 184000 78000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     1816
Number of terminals:      37
Number of snets:          4
Number of nets:           623

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 58.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 19513.
[INFO DRT-0033] mcon shape region query size = 21202.
[INFO DRT-0033] met1 shape region query size = 6413.
[INFO DRT-0033] via shape region query size = 270.
[INFO DRT-0033] met2 shape region query size = 170.
[INFO DRT-0033] via2 shape region query size = 216.
[INFO DRT-0033] met3 shape region query size = 189.
[INFO DRT-0033] via3 shape region query size = 216.
[INFO DRT-0033] met4 shape region query size = 62.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 136 pins.
[INFO DRT-0081]   Complete 40 unique inst patterns.
[INFO DRT-0084]   Complete 605 groups.
#scanned instances     = 1816
#unique  instances     = 58
#stdCellGenAp          = 1016
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 812
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1806
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 115.13 (MB), peak = 115.13 (MB)

Number of guides:     4251

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 26 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 11 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1659.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1413.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 672.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 65.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2331 vertical wires in 1 frboxes and 1478 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 183 vertical wires in 1 frboxes and 1200 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 124.26 (MB), peak = 124.26 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 124.26 (MB), peak = 124.26 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:13, memory = 187.10 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:17, memory = 175.88 (MB).
    Completing 30% with 617 violations.
    elapsed time = 00:00:27, memory = 179.16 (MB).
    Completing 40% with 617 violations.
    elapsed time = 00:00:35, memory = 179.16 (MB).
    Completing 50% with 1241 violations.
    elapsed time = 00:00:38, memory = 192.75 (MB).
    Completing 60% with 1241 violations.
    elapsed time = 00:01:31, memory = 192.93 (MB).
    Completing 70% with 2065 violations.
    elapsed time = 00:01:32, memory = 192.93 (MB).
    Completing 80% with 2065 violations.
    elapsed time = 00:01:57, memory = 200.79 (MB).
[INFO DRT-0199]   Number of violations = 3148.
Viol/Layer         li1   met1    via   met2   met3   met4
Cut Spacing          0      0      1      0      0      0
Metal Spacing        1    288      0     94      9      0
Recheck              0    119      0    113     34      5
Short                0   2190      8    262     24      0
[INFO DRT-0267] cpu time = 00:02:25, elapsed time = 00:01:57, memory = 517.88 (MB), peak = 517.88 (MB)
Total wire length = 34868 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15310 um.
Total wire length on LAYER met2 = 9176 um.
Total wire length on LAYER met3 = 10108 um.
Total wire length on LAYER met4 = 273 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5875.
Up-via summary (total 5875):.

-----------------------
 FR_MASTERSLICE       0
            li1    1819
           met1    3078
           met2     934
           met3      44
           met4       0
-----------------------
                   5875


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3148 violations.
    elapsed time = 00:00:02, memory = 520.95 (MB).
    Completing 20% with 3148 violations.
    elapsed time = 00:00:09, memory = 527.97 (MB).
    Completing 30% with 3047 violations.
    elapsed time = 00:00:13, memory = 528.22 (MB).
    Completing 40% with 3047 violations.
    elapsed time = 00:00:31, memory = 534.02 (MB).
    Completing 50% with 2570 violations.
    elapsed time = 00:00:32, memory = 534.02 (MB).
    Completing 60% with 2570 violations.
    elapsed time = 00:00:51, memory = 534.02 (MB).
    Completing 70% with 2182 violations.
    elapsed time = 00:00:54, memory = 534.02 (MB).
    Completing 80% with 2182 violations.
    elapsed time = 00:01:19, memory = 534.02 (MB).
[INFO DRT-0199]   Number of violations = 1406.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          1      0      0      0      0      0
Metal Spacing        0    142      0     36     11      0
Short                0   1018      2    187      8      1
[INFO DRT-0267] cpu time = 00:01:30, elapsed time = 00:01:19, memory = 534.02 (MB), peak = 534.02 (MB)
Total wire length = 34772 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14455 um.
Total wire length on LAYER met2 = 9127 um.
Total wire length on LAYER met3 = 10918 um.
Total wire length on LAYER met4 = 270 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5812.
Up-via summary (total 5812):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    2954
           met2     994
           met3      46
           met4       0
-----------------------
                   5812


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1406 violations.
    elapsed time = 00:00:00, memory = 534.02 (MB).
    Completing 20% with 1406 violations.
    elapsed time = 00:00:02, memory = 534.02 (MB).
    Completing 30% with 1406 violations.
    elapsed time = 00:00:02, memory = 534.02 (MB).
    Completing 40% with 1406 violations.
    elapsed time = 00:00:05, memory = 534.02 (MB).
    Completing 50% with 1375 violations.
    elapsed time = 00:00:05, memory = 536.02 (MB).
    Completing 60% with 1375 violations.
    elapsed time = 00:00:37, memory = 543.36 (MB).
    Completing 70% with 1231 violations.
    elapsed time = 00:00:39, memory = 543.36 (MB).
    Completing 80% with 1231 violations.
    elapsed time = 00:00:40, memory = 543.36 (MB).
    Completing 90% with 1247 violations.
    elapsed time = 00:00:54, memory = 549.75 (MB).
    Completing 100% with 1178 violations.
    elapsed time = 00:01:08, memory = 549.75 (MB).
[INFO DRT-0199]   Number of violations = 1367.
Viol/Layer        met1   met2   via2   met3   met4
Cut Spacing          0      0      2      0      0
Metal Spacing      110     26      0      5      0
Recheck              0      0      0    189      0
Short              826    166      0     42      1
[INFO DRT-0267] cpu time = 00:01:29, elapsed time = 00:01:09, memory = 549.75 (MB), peak = 559.67 (MB)
Total wire length = 34806 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14285 um.
Total wire length on LAYER met2 = 9099 um.
Total wire length on LAYER met3 = 10994 um.
Total wire length on LAYER met4 = 426 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5770.
Up-via summary (total 5770):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    2910
           met2     968
           met3      74
           met4       0
-----------------------
                   5770


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1367 violations.
    elapsed time = 00:00:04, memory = 549.75 (MB).
    Completing 20% with 1367 violations.
    elapsed time = 00:00:12, memory = 549.75 (MB).
    Completing 30% with 1134 violations.
    elapsed time = 00:00:22, memory = 549.75 (MB).
    Completing 40% with 1134 violations.
    elapsed time = 00:00:30, memory = 549.75 (MB).
    Completing 50% with 1004 violations.
    elapsed time = 00:00:33, memory = 549.75 (MB).
    Completing 60% with 1004 violations.
    elapsed time = 00:01:25, memory = 549.75 (MB).
    Completing 70% with 786 violations.
    elapsed time = 00:01:26, memory = 549.75 (MB).
    Completing 80% with 786 violations.
    elapsed time = 00:01:54, memory = 549.75 (MB).
[INFO DRT-0199]   Number of violations = 604.
Viol/Layer        met1   met2
Metal Spacing       99     40
Short              351    114
[INFO DRT-0267] cpu time = 00:02:11, elapsed time = 00:01:54, memory = 549.75 (MB), peak = 559.67 (MB)
Total wire length = 34887 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12560 um.
Total wire length on LAYER met2 = 9062 um.
Total wire length on LAYER met3 = 12447 um.
Total wire length on LAYER met4 = 817 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6085.
Up-via summary (total 6085):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    3024
           met2    1079
           met3     164
           met4       0
-----------------------
                   6085


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 604 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 20% with 604 violations.
    elapsed time = 00:00:08, memory = 549.75 (MB).
    Completing 30% with 595 violations.
    elapsed time = 00:00:08, memory = 549.75 (MB).
    Completing 40% with 595 violations.
    elapsed time = 00:00:24, memory = 549.75 (MB).
    Completing 50% with 505 violations.
    elapsed time = 00:00:24, memory = 549.75 (MB).
    Completing 60% with 505 violations.
    elapsed time = 00:01:04, memory = 549.75 (MB).
    Completing 70% with 504 violations.
    elapsed time = 00:01:04, memory = 549.75 (MB).
    Completing 80% with 504 violations.
    elapsed time = 00:01:28, memory = 549.75 (MB).
[INFO DRT-0199]   Number of violations = 316.
Viol/Layer        met1   met2
Metal Spacing       60     17
Short              184     55
[INFO DRT-0267] cpu time = 00:01:29, elapsed time = 00:01:28, memory = 549.75 (MB), peak = 559.67 (MB)
Total wire length = 34811 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12458 um.
Total wire length on LAYER met2 = 9033 um.
Total wire length on LAYER met3 = 12512 um.
Total wire length on LAYER met4 = 806 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6050.
Up-via summary (total 6050):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    2996
           met2    1072
           met3     164
           met4       0
-----------------------
                   6050


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 316 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 20% with 316 violations.
    elapsed time = 00:00:03, memory = 549.75 (MB).
    Completing 30% with 312 violations.
    elapsed time = 00:00:03, memory = 549.75 (MB).
    Completing 40% with 312 violations.
    elapsed time = 00:00:13, memory = 549.75 (MB).
    Completing 50% with 263 violations.
    elapsed time = 00:00:13, memory = 549.75 (MB).
    Completing 60% with 263 violations.
    elapsed time = 00:00:40, memory = 549.75 (MB).
    Completing 70% with 215 violations.
    elapsed time = 00:00:40, memory = 549.75 (MB).
    Completing 80% with 215 violations.
    elapsed time = 00:01:05, memory = 549.75 (MB).
[INFO DRT-0199]   Number of violations = 215.
Viol/Layer        met1   met2
Metal Spacing       24     19
Short              102     70
[INFO DRT-0267] cpu time = 00:01:05, elapsed time = 00:01:05, memory = 549.75 (MB), peak = 559.67 (MB)
Total wire length = 34770 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12413 um.
Total wire length on LAYER met2 = 9059 um.
Total wire length on LAYER met3 = 12488 um.
Total wire length on LAYER met4 = 810 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6067.
Up-via summary (total 6067):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    3020
           met2    1060
           met3     169
           met4       0
-----------------------
                   6067


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 215 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 20% with 215 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 30% with 215 violations.
    elapsed time = 00:00:11, memory = 549.75 (MB).
    Completing 40% with 215 violations.
    elapsed time = 00:00:11, memory = 549.75 (MB).
    Completing 50% with 215 violations.
    elapsed time = 00:00:20, memory = 549.75 (MB).
    Completing 60% with 215 violations.
    elapsed time = 00:00:20, memory = 549.75 (MB).
    Completing 70% with 215 violations.
    elapsed time = 00:00:34, memory = 549.75 (MB).
    Completing 80% with 215 violations.
    elapsed time = 00:00:34, memory = 549.75 (MB).
    Completing 90% with 215 violations.
    elapsed time = 00:01:03, memory = 549.75 (MB).
    Completing 100% with 215 violations.
    elapsed time = 00:01:03, memory = 549.75 (MB).
[INFO DRT-0199]   Number of violations = 215.
Viol/Layer        met1   met2
Metal Spacing       24     19
Short              102     70
[INFO DRT-0267] cpu time = 00:01:03, elapsed time = 00:01:03, memory = 549.75 (MB), peak = 559.75 (MB)
Total wire length = 34770 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12413 um.
Total wire length on LAYER met2 = 9059 um.
Total wire length on LAYER met3 = 12488 um.
Total wire length on LAYER met4 = 810 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6067.
Up-via summary (total 6067):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    3020
           met2    1060
           met3     169
           met4       0
-----------------------
                   6067


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 215 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 20% with 215 violations.
    elapsed time = 00:00:04, memory = 549.75 (MB).
    Completing 30% with 215 violations.
    elapsed time = 00:00:04, memory = 549.75 (MB).
    Completing 40% with 215 violations.
    elapsed time = 00:00:09, memory = 549.75 (MB).
    Completing 50% with 215 violations.
    elapsed time = 00:00:09, memory = 549.75 (MB).
    Completing 60% with 215 violations.
    elapsed time = 00:00:15, memory = 549.75 (MB).
    Completing 70% with 195 violations.
    elapsed time = 00:00:15, memory = 549.75 (MB).
    Completing 80% with 195 violations.
    elapsed time = 00:00:15, memory = 549.75 (MB).
    Completing 90% with 195 violations.
    elapsed time = 00:00:22, memory = 549.75 (MB).
    Completing 100% with 141 violations.
    elapsed time = 00:00:39, memory = 549.75 (MB).
[INFO DRT-0199]   Number of violations = 141.
Viol/Layer        met1   met2
Metal Spacing       28      6
Short               67     40
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:39, memory = 549.75 (MB), peak = 559.75 (MB)
Total wire length = 34754 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12371 um.
Total wire length on LAYER met2 = 9024 um.
Total wire length on LAYER met3 = 12523 um.
Total wire length on LAYER met4 = 834 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6066.
Up-via summary (total 6066):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    3016
           met2    1057
           met3     175
           met4       0
-----------------------
                   6066


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 141 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 20% with 141 violations.
    elapsed time = 00:00:04, memory = 549.75 (MB).
    Completing 30% with 141 violations.
    elapsed time = 00:00:04, memory = 549.75 (MB).
    Completing 40% with 141 violations.
    elapsed time = 00:00:04, memory = 549.75 (MB).
    Completing 50% with 141 violations.
    elapsed time = 00:00:04, memory = 549.75 (MB).
    Completing 60% with 141 violations.
    elapsed time = 00:00:23, memory = 549.75 (MB).
    Completing 70% with 141 violations.
    elapsed time = 00:00:23, memory = 549.75 (MB).
    Completing 80% with 141 violations.
    elapsed time = 00:00:23, memory = 549.75 (MB).
    Completing 90% with 140 violations.
    elapsed time = 00:00:24, memory = 549.75 (MB).
    Completing 100% with 109 violations.
    elapsed time = 00:00:31, memory = 549.75 (MB).
[INFO DRT-0199]   Number of violations = 109.
Viol/Layer        met1   met2   via2
Cut Spacing          0      0      1
Metal Spacing       16      7      0
Short               59     26      0
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:31, memory = 549.75 (MB), peak = 559.75 (MB)
Total wire length = 34767 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12374 um.
Total wire length on LAYER met2 = 9000 um.
Total wire length on LAYER met3 = 12515 um.
Total wire length on LAYER met4 = 877 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6072.
Up-via summary (total 6072):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    3024
           met2    1047
           met3     183
           met4       0
-----------------------
                   6072


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 109 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 20% with 109 violations.
    elapsed time = 00:00:01, memory = 549.75 (MB).
    Completing 30% with 109 violations.
    elapsed time = 00:00:01, memory = 549.75 (MB).
    Completing 40% with 109 violations.
    elapsed time = 00:00:11, memory = 549.75 (MB).
    Completing 50% with 102 violations.
    elapsed time = 00:00:11, memory = 549.75 (MB).
    Completing 60% with 102 violations.
    elapsed time = 00:00:33, memory = 549.75 (MB).
    Completing 70% with 102 violations.
    elapsed time = 00:00:33, memory = 549.75 (MB).
    Completing 80% with 102 violations.
    elapsed time = 00:00:33, memory = 549.75 (MB).
    Completing 90% with 102 violations.
    elapsed time = 00:00:34, memory = 549.75 (MB).
    Completing 100% with 102 violations.
    elapsed time = 00:00:43, memory = 549.75 (MB).
[INFO DRT-0199]   Number of violations = 102.
Viol/Layer        met1   met2   via2
Cut Spacing          0      0      1
Metal Spacing       16     10      0
Short               47     28      0
[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:44, memory = 549.75 (MB), peak = 559.75 (MB)
Total wire length = 34847 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12334 um.
Total wire length on LAYER met2 = 9042 um.
Total wire length on LAYER met3 = 12527 um.
Total wire length on LAYER met4 = 942 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6070.
Up-via summary (total 6070):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    3016
           met2    1043
           met3     193
           met4       0
-----------------------
                   6070


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 102 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 20% with 102 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 30% with 101 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 40% with 101 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 50% with 101 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 60% with 101 violations.
    elapsed time = 00:00:15, memory = 549.75 (MB).
    Completing 70% with 40 violations.
    elapsed time = 00:00:15, memory = 549.75 (MB).
    Completing 80% with 40 violations.
    elapsed time = 00:00:17, memory = 549.75 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1   met2
Metal Spacing        2      1
Short                6      5
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:17, memory = 549.75 (MB), peak = 559.75 (MB)
Total wire length = 34846 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12341 um.
Total wire length on LAYER met2 = 9045 um.
Total wire length on LAYER met3 = 12511 um.
Total wire length on LAYER met4 = 947 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6099.
Up-via summary (total 6099):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    3051
           met2    1037
           met3     193
           met4       0
-----------------------
                   6099


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 549.75 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:21, memory = 549.87 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:21, memory = 549.87 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:27, memory = 549.87 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1   met2
Metal Spacing        2      1
Short                6      5
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:27, memory = 549.87 (MB), peak = 559.75 (MB)
Total wire length = 34846 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12341 um.
Total wire length on LAYER met2 = 9045 um.
Total wire length on LAYER met3 = 12511 um.
Total wire length on LAYER met4 = 947 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6099.
Up-via summary (total 6099):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    3051
           met2    1037
           met3     193
           met4       0
-----------------------
                   6099


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 549.87 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 549.87 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 549.87 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 549.87 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 549.87 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:10, memory = 549.87 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:10, memory = 549.87 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:13, memory = 549.87 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1   met2
Short                3      2
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:14, memory = 549.87 (MB), peak = 559.75 (MB)
Total wire length = 34865 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12307 um.
Total wire length on LAYER met2 = 9051 um.
Total wire length on LAYER met3 = 12534 um.
Total wire length on LAYER met4 = 971 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6104.
Up-via summary (total 6104):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    3049
           met2    1040
           met3     197
           met4       0
-----------------------
                   6104


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 549.87 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 549.87 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 549.87 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 549.87 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 549.87 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 549.87 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:01, memory = 549.87 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 549.87 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 549.87 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 549.87 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 549.87 (MB), peak = 559.75 (MB)
Total wire length = 34863 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12315 um.
Total wire length on LAYER met2 = 9048 um.
Total wire length on LAYER met3 = 12534 um.
Total wire length on LAYER met4 = 964 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6105.
Up-via summary (total 6105):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    3052
           met2    1040
           met3     195
           met4       0
-----------------------
                   6105


[INFO DRT-0198] Complete detail routing.
Total wire length = 34863 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12315 um.
Total wire length on LAYER met2 = 9048 um.
Total wire length on LAYER met3 = 12534 um.
Total wire length on LAYER met4 = 964 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6105.
Up-via summary (total 6105):.

-----------------------
 FR_MASTERSLICE       0
            li1    1818
           met1    3052
           met2    1040
           met3     195
           met4       0
-----------------------
                   6105


[INFO DRT-0267] cpu time = 00:14:22, elapsed time = 00:12:55, memory = 549.87 (MB), peak = 559.75 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/kaiserschmarrn/results/routing/adc_clkgen_with_edgedetect.def
