\section{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\-:\begin{DoxyCompactList}
\item \contentsline{section}{hetest\-:\-:utils\-:\-:Aligned\-Allocator$<$ T, Alignment $>$}{\pageref{classhetest_1_1utils_1_1AlignedAllocator}}{}
\item \contentsline{section}{hetest\-:\-:utils\-:\-:Allocator\-Base}{\pageref{structhetest_1_1utils_1_1AllocatorBase}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{hetest\-:\-:utils\-:\-:Allocator\-Interface$<$ Allocator\-Adapter$<$ Adaptee, Args...$>$ $>$}{\pageref{structhetest_1_1utils_1_1AllocatorInterface}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{hetest\-:\-:utils\-:\-:N\-T\-T\-:\-:Allocator\-Adapter$<$ Adaptee, Args $>$}{\pageref{structhetest_1_1utils_1_1NTT_1_1AllocatorAdapter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{hetest\-:\-:utils\-:\-:Allocator\-Interface$<$ Allocator\-Impl $>$}{\pageref{structhetest_1_1utils_1_1AllocatorInterface}}{}
\item \contentsline{section}{hetest\-:\-:utils\-:\-:details\-:\-:Malloc\-Strategy}{\pageref{structhetest_1_1utils_1_1details_1_1MallocStrategy}}{}
\end{DoxyCompactList}
\item \contentsline{section}{intel\-:\-:hexl\-:\-:fpga\-:\-:Buffer}{\pageref{classintel_1_1hexl_1_1fpga_1_1Buffer}}{}
\item \contentsline{section}{hetest\-:\-:utils\-:\-:details\-:\-:Custom\-Alloc\-Strategy}{\pageref{structhetest_1_1utils_1_1details_1_1CustomAllocStrategy}}{}
\item \contentsline{section}{intel\-:\-:hexl\-:\-:fpga\-:\-:Device}{\pageref{classintel_1_1hexl_1_1fpga_1_1Device}}{}
\item \contentsline{section}{intel\-:\-:hexl\-:\-:fpga\-:\-:Device\-Pool}{\pageref{classintel_1_1hexl_1_1fpga_1_1DevicePool}}{}
\item Environment\begin{DoxyCompactList}
\item \contentsline{section}{fpga\-\_\-context}{\pageref{classfpga__context}}{}
\end{DoxyCompactList}
\item \contentsline{section}{example\-\_\-dyadic\-\_\-multiply}{\pageref{classexample__dyadic__multiply}}{}
\item Fixture\begin{DoxyCompactList}
\item \contentsline{section}{dyadic\-\_\-multiply}{\pageref{classdyadic__multiply}}{}
\item \contentsline{section}{inv\-\_\-ntt}{\pageref{classinv__ntt}}{}
\item \contentsline{section}{ntt}{\pageref{classntt}}{}
\end{DoxyCompactList}
\item \contentsline{section}{intel\-:\-:hexl\-:\-:fpga\-:\-:F\-P\-G\-A\-Object}{\pageref{structintel_1_1hexl_1_1fpga_1_1FPGAObject}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{intel\-:\-:hexl\-:\-:fpga\-:\-:F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}{\pageref{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}}{}
\item \contentsline{section}{intel\-:\-:hexl\-:\-:fpga\-:\-:F\-P\-G\-A\-Object\-\_\-\-I\-N\-T\-T}{\pageref{structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT}}{}
\item \contentsline{section}{intel\-:\-:hexl\-:\-:fpga\-:\-:F\-P\-G\-A\-Object\-\_\-\-N\-T\-T}{\pageref{structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT}}{}
\end{DoxyCompactList}
\item \contentsline{section}{intel\-:\-:hexl\-:\-:fpga\-:\-:moduli\-\_\-info\-\_\-t}{\pageref{structintel_1_1hexl_1_1fpga_1_1moduli__info__t}}{}
\item \contentsline{section}{hetest\-:\-:utils\-:\-:Multiply\-Factor}{\pageref{classhetest_1_1utils_1_1MultiplyFactor}}{}
\item \contentsline{section}{hetest\-:\-:utils\-:\-:N\-T\-T}{\pageref{classhetest_1_1utils_1_1NTT}}{}
\item \contentsline{section}{hetest\-:\-:utils\-:\-:N\-T\-T\-:\-:N\-T\-T\-Impl}{\pageref{classhetest_1_1utils_1_1NTT_1_1NTTImpl}}{}
\item \contentsline{section}{intel\-:\-:hexl\-:\-:fpga\-:\-:Object}{\pageref{structintel_1_1hexl_1_1fpga_1_1Object}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{intel\-:\-:hexl\-:\-:fpga\-:\-:Object\-\_\-\-Dyadic\-Multiply}{\pageref{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply}}{}
\item \contentsline{section}{intel\-:\-:hexl\-:\-:fpga\-:\-:Object\-\_\-\-I\-N\-T\-T}{\pageref{structintel_1_1hexl_1_1fpga_1_1Object__INTT}}{}
\item \contentsline{section}{intel\-:\-:hexl\-:\-:fpga\-:\-:Object\-\_\-\-N\-T\-T}{\pageref{structintel_1_1hexl_1_1fpga_1_1Object__NTT}}{}
\end{DoxyCompactList}
\item \contentsline{section}{hetest\-:\-:utils\-:\-:Aligned\-Allocator$<$ T, Alignment $>$\-:\-:rebind$<$ U $>$}{\pageref{structhetest_1_1utils_1_1AlignedAllocator_1_1rebind}}{}
\item \contentsline{section}{intel\-:\-:hexl\-:\-:fpga\-:\-:Stack\-Trace}{\pageref{classintel_1_1hexl_1_1fpga_1_1StackTrace}}{}
\item Test\begin{DoxyCompactList}
\item \contentsline{section}{dyadic\-\_\-multiply\-\_\-test}{\pageref{classdyadic__multiply__test}}{}
\item \contentsline{section}{fwd\-\_\-ntt\-\_\-test}{\pageref{classfwd__ntt__test}}{}
\item \contentsline{section}{hexl\-\_\-fpga}{\pageref{classhexl__fpga}}{}
\item \contentsline{section}{inv\-\_\-ntt\-\_\-test}{\pageref{classinv__ntt__test}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
