

================================================================
== Vitis HLS Report for 'fir_n11_strm_Pipeline_XFER_LOOP'
================================================================
* Date:           Tue Oct  3 13:58:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_FIR_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XFER_LOOP  |        ?|        ?|        15|         11|          1|     ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    401|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   33|    1815|    550|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    202|    -|
|Register         |        -|    -|    1019|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   33|    2834|   1153|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   15|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U2   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U3   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U4   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U5   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U6   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U7   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U8   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U9   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U10  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U11  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  33| 1815| 550|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_1_fu_477_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln35_2_fu_481_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln35_3_fu_528_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln35_4_fu_510_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln35_5_fu_514_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln35_6_fu_415_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln35_7_fu_419_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln35_8_fu_519_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln35_fu_524_p2                |         +|   0|  0|  39|          32|          32|
    |n32XferCnt_1_fu_329_p2            |         +|   0|  0|  38|          31|           1|
    |pstrmOutput_TDATA                 |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage3_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_287_p2               |      icmp|   0|  0|  17|          31|          31|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 401|         388|         359|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |an32Coef_address0                 |  65|         12|    4|         48|
    |ap_NS_fsm                         |  65|         12|    1|         12|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n32XferCnt_load  |   9|          2|   31|         62|
    |n32XferCnt_fu_114                 |   9|          2|   31|         62|
    |pstrmInput_TDATA_blk_n            |   9|          2|    1|          2|
    |pstrmOutput_TDATA_blk_n           |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 202|         40|   73|        196|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln35_2_reg_727                |  32|   0|   32|          0|
    |add_ln35_7_reg_677                |  32|   0|   32|          0|
    |add_ln35_8_reg_762                |  32|   0|   32|          0|
    |an32Coef_load_1_reg_747           |  32|   0|   32|          0|
    |an32ShiftReg_0                    |  32|   0|   32|          0|
    |an32ShiftReg_1                    |  32|   0|   32|          0|
    |an32ShiftReg_2                    |  32|   0|   32|          0|
    |an32ShiftReg_2_load_reg_570       |  32|   0|   32|          0|
    |an32ShiftReg_3                    |  32|   0|   32|          0|
    |an32ShiftReg_4                    |  32|   0|   32|          0|
    |an32ShiftReg_5                    |  32|   0|   32|          0|
    |an32ShiftReg_6                    |  32|   0|   32|          0|
    |an32ShiftReg_7                    |  32|   0|   32|          0|
    |an32ShiftReg_8                    |  32|   0|   32|          0|
    |an32ShiftReg_8_load_reg_646       |  32|   0|   32|          0|
    |an32ShiftReg_9                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |  11|   0|   11|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln22_reg_556                 |   1|   0|    1|          0|
    |icmp_ln22_reg_556_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_ln35_10_reg_657               |  32|   0|   32|          0|
    |mul_ln35_1_reg_767                |  32|   0|   32|          0|
    |mul_ln35_2_reg_667                |  32|   0|   32|          0|
    |mul_ln35_3_reg_687                |  32|   0|   32|          0|
    |mul_ln35_4_reg_702                |  32|   0|   32|          0|
    |mul_ln35_5_reg_717                |  32|   0|   32|          0|
    |mul_ln35_6_reg_737                |  32|   0|   32|          0|
    |mul_ln35_7_reg_752                |  32|   0|   32|          0|
    |mul_ln35_8_reg_586                |  32|   0|   32|          0|
    |mul_ln35_9_reg_636                |  32|   0|   32|          0|
    |mul_ln35_reg_757                  |  32|   0|   32|          0|
    |n32XferCnt_fu_114                 |  31|   0|   31|          0|
    |n32XferCnt_load_reg_546           |  31|   0|   31|          0|
    |reg_271                           |  32|   0|   32|          0|
    |reg_275                           |  32|   0|   32|          0|
    |tmp_dest_V_reg_631                |   1|   0|    1|          0|
    |tmp_id_V_reg_626                  |   1|   0|    1|          0|
    |tmp_keep_V_reg_606                |   4|   0|    4|          0|
    |tmp_last_V_reg_621                |   1|   0|    1|          0|
    |tmp_strb_V_reg_611                |   4|   0|    4|          0|
    |tmp_user_V_reg_616                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1019|   0| 1019|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fir_n11_strm_Pipeline_XFER_LOOP|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fir_n11_strm_Pipeline_XFER_LOOP|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fir_n11_strm_Pipeline_XFER_LOOP|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fir_n11_strm_Pipeline_XFER_LOOP|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fir_n11_strm_Pipeline_XFER_LOOP|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fir_n11_strm_Pipeline_XFER_LOOP|  return value|
|an32Coef_address0   |  out|    4|   ap_memory|                         an32Coef|         array|
|an32Coef_ce0        |  out|    1|   ap_memory|                         an32Coef|         array|
|an32Coef_q0         |   in|   32|   ap_memory|                         an32Coef|         array|
|zext_ln20           |   in|   31|     ap_none|                        zext_ln20|        scalar|
|pstrmInput_TDATA    |   in|   32|        axis|              pstrmInput_V_data_V|       pointer|
|pstrmInput_TVALID   |   in|    1|        axis|              pstrmInput_V_data_V|       pointer|
|pstrmInput_TREADY   |  out|    1|        axis|              pstrmInput_V_dest_V|       pointer|
|pstrmInput_TDEST    |   in|    1|        axis|              pstrmInput_V_dest_V|       pointer|
|pstrmInput_TKEEP    |   in|    4|        axis|              pstrmInput_V_keep_V|       pointer|
|pstrmInput_TSTRB    |   in|    4|        axis|              pstrmInput_V_strb_V|       pointer|
|pstrmInput_TUSER    |   in|    1|        axis|              pstrmInput_V_user_V|       pointer|
|pstrmInput_TLAST    |   in|    1|        axis|              pstrmInput_V_last_V|       pointer|
|pstrmInput_TID      |   in|    1|        axis|                pstrmInput_V_id_V|       pointer|
|pstrmOutput_TDATA   |  out|   32|        axis|             pstrmOutput_V_data_V|       pointer|
|pstrmOutput_TREADY  |   in|    1|        axis|             pstrmOutput_V_data_V|       pointer|
|pstrmOutput_TVALID  |  out|    1|        axis|             pstrmOutput_V_dest_V|       pointer|
|pstrmOutput_TDEST   |  out|    1|        axis|             pstrmOutput_V_dest_V|       pointer|
|pstrmOutput_TKEEP   |  out|    4|        axis|             pstrmOutput_V_keep_V|       pointer|
|pstrmOutput_TSTRB   |  out|    4|        axis|             pstrmOutput_V_strb_V|       pointer|
|pstrmOutput_TUSER   |  out|    1|        axis|             pstrmOutput_V_user_V|       pointer|
|pstrmOutput_TLAST   |  out|    1|        axis|             pstrmOutput_V_last_V|       pointer|
|pstrmOutput_TID     |  out|    1|        axis|               pstrmOutput_V_id_V|       pointer|
+--------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 11, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n32XferCnt = alloca i32 1"   --->   Operation 18 'alloca' 'n32XferCnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %an32Coef, i64 666, i64 207, i64 1"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %an32Coef, void @empty_9, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pstrmOutput_V_dest_V, i1 %pstrmOutput_V_id_V, i1 %pstrmOutput_V_last_V, i1 %pstrmOutput_V_user_V, i4 %pstrmOutput_V_strb_V, i4 %pstrmOutput_V_keep_V, i32 %pstrmOutput_V_data_V, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pstrmInput_V_dest_V, i1 %pstrmInput_V_id_V, i1 %pstrmInput_V_last_V, i1 %pstrmInput_V_user_V, i4 %pstrmInput_V_strb_V, i4 %pstrmInput_V_keep_V, i32 %pstrmInput_V_data_V, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln20_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln20"   --->   Operation 23 'read' 'zext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %n32XferCnt"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %SHIFT_ACC_LOOP"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%n32XferCnt_load = load i31 %n32XferCnt"   --->   Operation 26 'load' 'n32XferCnt_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%an32Coef_addr_2 = getelementptr i32 %an32Coef, i64 0, i64 2" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 27 'getelementptr' 'an32Coef_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.47ns)   --->   "%icmp_ln22 = icmp_ult  i31 %n32XferCnt_load, i31 %zext_ln20_read" [hls_FIR_stream/FIR.cpp:22]   --->   Operation 28 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %SHIFT_ACC_LOOP.for.end21.loopexit_crit_edge.exitStub, void %SHIFT_ACC_LOOP.split" [hls_FIR_stream/FIR.cpp:22]   --->   Operation 29 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%an32Coef_load_8 = load i4 %an32Coef_addr_2" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 30 'load' 'an32Coef_load_8' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%an32Coef_addr_1 = getelementptr i32 %an32Coef, i64 0, i64 1" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 31 'getelementptr' 'an32Coef_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%an32Coef_load_8 = load i4 %an32Coef_addr_2" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 32 'load' 'an32Coef_load_8' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%an32Coef_load_9 = load i4 %an32Coef_addr_1" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 33 'load' 'an32Coef_load_9' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%an32Coef_addr = getelementptr i32 %an32Coef, i64 0, i64 0" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 34 'getelementptr' 'an32Coef_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%an32ShiftReg_2_load = load i32 %an32ShiftReg_2" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 35 'load' 'an32ShiftReg_2_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%an32ShiftReg_1_load = load i32 %an32ShiftReg_1" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 36 'load' 'an32ShiftReg_1_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_1_load, i32 %an32ShiftReg_2" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 37 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (6.91ns)   --->   "%mul_ln35_8 = mul i32 %an32Coef_load_8, i32 %an32ShiftReg_1_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 38 'mul' 'mul_ln35_8' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%an32Coef_load_9 = load i4 %an32Coef_addr_1" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 39 'load' 'an32Coef_load_9' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 40 [2/2] (2.32ns)   --->   "%an32Coef_load_10 = load i4 %an32Coef_addr" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 40 'load' 'an32Coef_load_10' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%an32Coef_addr_8 = getelementptr i32 %an32Coef, i64 0, i64 8" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 41 'getelementptr' 'an32Coef_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.32ns)   --->   "%an32Coef_load_2 = load i4 %an32Coef_addr_8" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 42 'load' 'an32Coef_load_2' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 43 [1/2] (6.91ns)   --->   "%mul_ln35_8 = mul i32 %an32Coef_load_8, i32 %an32ShiftReg_1_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 43 'mul' 'mul_ln35_8' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%an32ShiftReg_0_load = load i32 %an32ShiftReg_0" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 44 'load' 'an32ShiftReg_0_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_0_load, i32 %an32ShiftReg_1" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 45 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (6.91ns)   --->   "%mul_ln35_9 = mul i32 %an32Coef_load_9, i32 %an32ShiftReg_0_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 46 'mul' 'mul_ln35_9' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/2] (2.32ns)   --->   "%an32Coef_load_10 = load i4 %an32Coef_addr" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 47 'load' 'an32Coef_load_10' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%an32Coef_addr_7 = getelementptr i32 %an32Coef, i64 0, i64 7" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 48 'getelementptr' 'an32Coef_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.52ns)   --->   "%n32XferCnt_1 = add i31 %n32XferCnt_load, i31 1"   --->   Operation 49 'add' 'n32XferCnt_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %pstrmInput_V_data_V, i4 %pstrmInput_V_keep_V, i4 %pstrmInput_V_strb_V, i1 %pstrmInput_V_user_V, i1 %pstrmInput_V_last_V, i1 %pstrmInput_V_id_V, i1 %pstrmInput_V_dest_V"   --->   Operation 50 'read' 'empty' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 51 'extractvalue' 'tmp_data_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 52 'extractvalue' 'tmp_keep_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 53 'extractvalue' 'tmp_strb_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 54 'extractvalue' 'tmp_user_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 55 'extractvalue' 'tmp_last_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 56 'extractvalue' 'tmp_id_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 57 'extractvalue' 'tmp_dest_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 58 [1/2] (2.32ns)   --->   "%an32Coef_load_2 = load i4 %an32Coef_addr_8" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 58 'load' 'an32Coef_load_2' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 59 [2/2] (2.32ns)   --->   "%an32Coef_load_3 = load i4 %an32Coef_addr_7" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 59 'load' 'an32Coef_load_3' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 60 [1/2] (6.91ns)   --->   "%mul_ln35_9 = mul i32 %an32Coef_load_9, i32 %an32ShiftReg_0_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 60 'mul' 'mul_ln35_9' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %tmp_data_V, i32 %an32ShiftReg_0" [hls_FIR_stream/FIR.cpp:29]   --->   Operation 61 'store' 'store_ln29' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (6.91ns)   --->   "%mul_ln35_10 = mul i32 %an32Coef_load_10, i32 %tmp_data_V" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 62 'mul' 'mul_ln35_10' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %tmp_last_V, void %for.inc20, void %SHIFT_ACC_LOOP.for.end21.loopexit_crit_edge.exitStub"   --->   Operation 63 'br' 'br_ln293' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln22 = store i31 %n32XferCnt_1, i31 %n32XferCnt" [hls_FIR_stream/FIR.cpp:22]   --->   Operation 64 'store' 'store_ln22' <Predicate = (icmp_ln22 & !tmp_last_V)> <Delay = 1.58>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln22 = br void %SHIFT_ACC_LOOP" [hls_FIR_stream/FIR.cpp:22]   --->   Operation 65 'br' 'br_ln22' <Predicate = (icmp_ln22 & !tmp_last_V)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%an32Coef_addr_6 = getelementptr i32 %an32Coef, i64 0, i64 6" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 66 'getelementptr' 'an32Coef_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%an32ShiftReg_8_load = load i32 %an32ShiftReg_8" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 67 'load' 'an32ShiftReg_8_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%an32ShiftReg_7_load = load i32 %an32ShiftReg_7" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 68 'load' 'an32ShiftReg_7_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_7_load, i32 %an32ShiftReg_8" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 69 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (6.91ns)   --->   "%mul_ln35_2 = mul i32 %an32Coef_load_2, i32 %an32ShiftReg_7_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 70 'mul' 'mul_ln35_2' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/2] (2.32ns)   --->   "%an32Coef_load_3 = load i4 %an32Coef_addr_7" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 71 'load' 'an32Coef_load_3' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 72 [2/2] (2.32ns)   --->   "%an32Coef_load_4 = load i4 %an32Coef_addr_6" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 72 'load' 'an32Coef_load_4' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 73 [1/2] (6.91ns)   --->   "%mul_ln35_10 = mul i32 %an32Coef_load_10, i32 %tmp_data_V" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 73 'mul' 'mul_ln35_10' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%an32Coef_addr_5 = getelementptr i32 %an32Coef, i64 0, i64 5" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 74 'getelementptr' 'an32Coef_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (6.91ns)   --->   "%mul_ln35_2 = mul i32 %an32Coef_load_2, i32 %an32ShiftReg_7_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 75 'mul' 'mul_ln35_2' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%an32ShiftReg_6_load = load i32 %an32ShiftReg_6" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 76 'load' 'an32ShiftReg_6_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_6_load, i32 %an32ShiftReg_7" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 77 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (6.91ns)   --->   "%mul_ln35_3 = mul i32 %an32Coef_load_3, i32 %an32ShiftReg_6_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 78 'mul' 'mul_ln35_3' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/2] (2.32ns)   --->   "%an32Coef_load_4 = load i4 %an32Coef_addr_6" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 79 'load' 'an32Coef_load_4' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 80 [2/2] (2.32ns)   --->   "%an32Coef_load_5 = load i4 %an32Coef_addr_5" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 80 'load' 'an32Coef_load_5' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_6 = add i32 %mul_ln35_9, i32 %mul_ln35_10" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 81 'add' 'add_ln35_6' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 82 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_7 = add i32 %add_ln35_6, i32 %mul_ln35_8" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 82 'add' 'add_ln35_7' <Predicate = (icmp_ln22)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%an32Coef_addr_4 = getelementptr i32 %an32Coef, i64 0, i64 4" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 83 'getelementptr' 'an32Coef_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/2] (6.91ns)   --->   "%mul_ln35_3 = mul i32 %an32Coef_load_3, i32 %an32ShiftReg_6_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 84 'mul' 'mul_ln35_3' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%an32ShiftReg_5_load = load i32 %an32ShiftReg_5" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 85 'load' 'an32ShiftReg_5_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_5_load, i32 %an32ShiftReg_6" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 86 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 87 [2/2] (6.91ns)   --->   "%mul_ln35_4 = mul i32 %an32Coef_load_4, i32 %an32ShiftReg_5_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 87 'mul' 'mul_ln35_4' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/2] (2.32ns)   --->   "%an32Coef_load_5 = load i4 %an32Coef_addr_5" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 88 'load' 'an32Coef_load_5' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 89 [2/2] (2.32ns)   --->   "%an32Coef_load_6 = load i4 %an32Coef_addr_4" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 89 'load' 'an32Coef_load_6' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%an32Coef_addr_3 = getelementptr i32 %an32Coef, i64 0, i64 3" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 90 'getelementptr' 'an32Coef_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/2] (6.91ns)   --->   "%mul_ln35_4 = mul i32 %an32Coef_load_4, i32 %an32ShiftReg_5_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 91 'mul' 'mul_ln35_4' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%an32ShiftReg_4_load = load i32 %an32ShiftReg_4" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 92 'load' 'an32ShiftReg_4_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_4_load, i32 %an32ShiftReg_5" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 93 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 94 [2/2] (6.91ns)   --->   "%mul_ln35_5 = mul i32 %an32Coef_load_5, i32 %an32ShiftReg_4_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 94 'mul' 'mul_ln35_5' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/2] (2.32ns)   --->   "%an32Coef_load_6 = load i4 %an32Coef_addr_4" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 95 'load' 'an32Coef_load_6' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 96 [2/2] (2.32ns)   --->   "%an32Coef_load_7 = load i4 %an32Coef_addr_3" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 96 'load' 'an32Coef_load_7' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%an32Coef_addr_10 = getelementptr i32 %an32Coef, i64 0, i64 10" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 97 'getelementptr' 'an32Coef_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [2/2] (2.32ns)   --->   "%an32Coef_load = load i4 %an32Coef_addr_10" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 98 'load' 'an32Coef_load' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 99 [1/2] (6.91ns)   --->   "%mul_ln35_5 = mul i32 %an32Coef_load_5, i32 %an32ShiftReg_4_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 99 'mul' 'mul_ln35_5' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%an32ShiftReg_3_load = load i32 %an32ShiftReg_3" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 100 'load' 'an32ShiftReg_3_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_3_load, i32 %an32ShiftReg_4" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 101 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 102 [2/2] (6.91ns)   --->   "%mul_ln35_6 = mul i32 %an32Coef_load_6, i32 %an32ShiftReg_3_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 102 'mul' 'mul_ln35_6' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_2_load, i32 %an32ShiftReg_3" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 103 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 104 [1/2] (2.32ns)   --->   "%an32Coef_load_7 = load i4 %an32Coef_addr_3" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 104 'load' 'an32Coef_load_7' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i32 %mul_ln35_3, i32 %mul_ln35_4" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 105 'add' 'add_ln35_1' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 106 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i32 %add_ln35_1, i32 %mul_ln35_2" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 106 'add' 'add_ln35_2' <Predicate = (icmp_ln22)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%an32Coef_addr_9 = getelementptr i32 %an32Coef, i64 0, i64 9" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 107 'getelementptr' 'an32Coef_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 108 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/2] (2.32ns)   --->   "%an32Coef_load = load i4 %an32Coef_addr_10" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 109 'load' 'an32Coef_load' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 110 [2/2] (2.32ns)   --->   "%an32Coef_load_1 = load i4 %an32Coef_addr_9" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 110 'load' 'an32Coef_load_1' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 111 [1/2] (6.91ns)   --->   "%mul_ln35_6 = mul i32 %an32Coef_load_6, i32 %an32ShiftReg_3_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 111 'mul' 'mul_ln35_6' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [2/2] (6.91ns)   --->   "%mul_ln35_7 = mul i32 %an32Coef_load_7, i32 %an32ShiftReg_2_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 112 'mul' 'mul_ln35_7' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%an32ShiftReg_9_load = load i32 %an32ShiftReg_9" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 113 'load' 'an32ShiftReg_9_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 114 [2/2] (6.91ns)   --->   "%mul_ln35 = mul i32 %an32Coef_load, i32 %an32ShiftReg_9_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 114 'mul' 'mul_ln35' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_8_load, i32 %an32ShiftReg_9" [hls_FIR_stream/FIR.cpp:32]   --->   Operation 115 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 116 [1/2] (2.32ns)   --->   "%an32Coef_load_1 = load i4 %an32Coef_addr_9" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 116 'load' 'an32Coef_load_1' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 117 [1/2] (6.91ns)   --->   "%mul_ln35_7 = mul i32 %an32Coef_load_7, i32 %an32ShiftReg_2_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 117 'mul' 'mul_ln35_7' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.92>
ST_13 : Operation 118 [1/2] (6.91ns)   --->   "%mul_ln35 = mul i32 %an32Coef_load, i32 %an32ShiftReg_9_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 118 'mul' 'mul_ln35' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [2/2] (6.91ns)   --->   "%mul_ln35_1 = mul i32 %an32Coef_load_1, i32 %an32ShiftReg_8_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 119 'mul' 'mul_ln35_1' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (2.55ns)   --->   "%add_ln35_4 = add i32 %mul_ln35_6, i32 %mul_ln35_7" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 120 'add' 'add_ln35_4' <Predicate = (icmp_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_5 = add i32 %add_ln35_4, i32 %mul_ln35_5" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 121 'add' 'add_ln35_5' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 122 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_8 = add i32 %add_ln35_7, i32 %add_ln35_5" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 122 'add' 'add_ln35_8' <Predicate = (icmp_ln22)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 123 [1/2] (6.91ns)   --->   "%mul_ln35_1 = mul i32 %an32Coef_load_1, i32 %an32ShiftReg_8_load" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 123 'mul' 'mul_ln35_1' <Predicate = (icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.92>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [hls_FIR_stream/FIR.cpp:17]   --->   Operation 124 'specloopname' 'specloopname_ln17' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %mul_ln35_1, i32 %mul_ln35" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 125 'add' 'add_ln35' <Predicate = (icmp_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_3 = add i32 %add_ln35_2, i32 %add_ln35" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 126 'add' 'add_ln35_3' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 127 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_9 = add i32 %add_ln35_8, i32 %add_ln35_3" [hls_FIR_stream/FIR.cpp:35]   --->   Operation 127 'add' 'add_ln35_9' <Predicate = (icmp_ln22)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %pstrmOutput_V_data_V, i4 %pstrmOutput_V_keep_V, i4 %pstrmOutput_V_strb_V, i1 %pstrmOutput_V_user_V, i1 %pstrmOutput_V_last_V, i1 %pstrmOutput_V_id_V, i1 %pstrmOutput_V_dest_V, i32 %add_ln35_9, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 128 'write' 'write_ln304' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (tmp_last_V) | (!icmp_ln22)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ an32Coef]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ zext_ln20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pstrmInput_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ an32ShiftReg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n32XferCnt          (alloca       ) [ 0111110000000000]
specmemcore_ln0     (specmemcore  ) [ 0000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000]
zext_ln20_read      (read         ) [ 0000000000000000]
store_ln0           (store        ) [ 0000000000000000]
br_ln0              (br           ) [ 0000000000000000]
n32XferCnt_load     (load         ) [ 0011110000000000]
an32Coef_addr_2     (getelementptr) [ 0010000000000000]
icmp_ln22           (icmp         ) [ 0111111111111111]
br_ln22             (br           ) [ 0000000000000000]
an32Coef_addr_1     (getelementptr) [ 0001000000000000]
an32Coef_load_8     (load         ) [ 0001100000000000]
an32Coef_addr       (getelementptr) [ 0000100000000000]
an32ShiftReg_2_load (load         ) [ 0100111111111000]
an32ShiftReg_1_load (load         ) [ 0000100000000000]
store_ln32          (store        ) [ 0000000000000000]
an32Coef_load_9     (load         ) [ 0000110000000000]
an32Coef_addr_8     (getelementptr) [ 0000010000000000]
mul_ln35_8          (mul          ) [ 0000011100000000]
an32ShiftReg_0_load (load         ) [ 0000010000000000]
store_ln32          (store        ) [ 0000000000000000]
an32Coef_load_10    (load         ) [ 0000011000000000]
an32Coef_addr_7     (getelementptr) [ 0000001000000000]
n32XferCnt_1        (add          ) [ 0000000000000000]
empty               (read         ) [ 0000000000000000]
tmp_data_V          (extractvalue ) [ 0000001000000000]
tmp_keep_V          (extractvalue ) [ 0111101111111111]
tmp_strb_V          (extractvalue ) [ 0111101111111111]
tmp_user_V          (extractvalue ) [ 0111101111111111]
tmp_last_V          (extractvalue ) [ 0111111111111111]
tmp_id_V            (extractvalue ) [ 0111101111111111]
tmp_dest_V          (extractvalue ) [ 0111101111111111]
an32Coef_load_2     (load         ) [ 0000001100000000]
mul_ln35_9          (mul          ) [ 0000001100000000]
store_ln29          (store        ) [ 0000000000000000]
br_ln293            (br           ) [ 0000000000000000]
store_ln22          (store        ) [ 0000000000000000]
br_ln22             (br           ) [ 0000000000000000]
an32Coef_addr_6     (getelementptr) [ 0000000100000000]
an32ShiftReg_8_load (load         ) [ 0111000111111110]
an32ShiftReg_7_load (load         ) [ 0000000100000000]
store_ln32          (store        ) [ 0000000000000000]
an32Coef_load_3     (load         ) [ 0000000110000000]
mul_ln35_10         (mul          ) [ 0000000100000000]
an32Coef_addr_5     (getelementptr) [ 0000000010000000]
mul_ln35_2          (mul          ) [ 0000000011100000]
an32ShiftReg_6_load (load         ) [ 0000000010000000]
store_ln32          (store        ) [ 0000000000000000]
an32Coef_load_4     (load         ) [ 0000000011000000]
add_ln35_6          (add          ) [ 0000000000000000]
add_ln35_7          (add          ) [ 0110000011111100]
an32Coef_addr_4     (getelementptr) [ 0000000001000000]
mul_ln35_3          (mul          ) [ 0000000001100000]
an32ShiftReg_5_load (load         ) [ 0000000001000000]
store_ln32          (store        ) [ 0000000000000000]
an32Coef_load_5     (load         ) [ 0000000001100000]
an32Coef_addr_3     (getelementptr) [ 0000000000100000]
mul_ln35_4          (mul          ) [ 0000000000100000]
an32ShiftReg_4_load (load         ) [ 0000000000100000]
store_ln32          (store        ) [ 0000000000000000]
an32Coef_load_6     (load         ) [ 0000000000110000]
an32Coef_addr_10    (getelementptr) [ 0000000000010000]
mul_ln35_5          (mul          ) [ 0110000000011100]
an32ShiftReg_3_load (load         ) [ 0000000000010000]
store_ln32          (store        ) [ 0000000000000000]
store_ln32          (store        ) [ 0000000000000000]
an32Coef_load_7     (load         ) [ 0100000000011000]
add_ln35_1          (add          ) [ 0000000000000000]
add_ln35_2          (add          ) [ 0111100000011111]
an32Coef_addr_9     (getelementptr) [ 0100000000001000]
specpipeline_ln0    (specpipeline ) [ 0000000000000000]
an32Coef_load       (load         ) [ 0110000000001100]
mul_ln35_6          (mul          ) [ 0110000000001100]
an32ShiftReg_9_load (load         ) [ 0010000000000100]
store_ln32          (store        ) [ 0000000000000000]
an32Coef_load_1     (load         ) [ 0011000000000110]
mul_ln35_7          (mul          ) [ 0010000000000100]
mul_ln35            (mul          ) [ 0001100000000011]
add_ln35_4          (add          ) [ 0000000000000000]
add_ln35_5          (add          ) [ 0000000000000000]
add_ln35_8          (add          ) [ 0001100000000011]
mul_ln35_1          (mul          ) [ 0000100000000001]
specloopname_ln17   (specloopname ) [ 0000000000000000]
add_ln35            (add          ) [ 0000000000000000]
add_ln35_3          (add          ) [ 0000000000000000]
add_ln35_9          (add          ) [ 0000000000000000]
write_ln304         (write        ) [ 0000000000000000]
ret_ln0             (ret          ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="an32Coef">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln20">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pstrmInput_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pstrmInput_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pstrmInput_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pstrmInput_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pstrmInput_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pstrmInput_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pstrmInput_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pstrmOutput_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pstrmOutput_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pstrmOutput_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pstrmOutput_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pstrmOutput_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pstrmOutput_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pstrmOutput_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="an32ShiftReg_9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="an32ShiftReg_8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="an32ShiftReg_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="an32ShiftReg_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="an32ShiftReg_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="an32ShiftReg_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="an32ShiftReg_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="an32ShiftReg_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="an32ShiftReg_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="an32ShiftReg_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="n32XferCnt_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n32XferCnt/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln20_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="0"/>
<pin id="120" dir="0" index="1" bw="31" slack="0"/>
<pin id="121" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln20_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="empty_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="44" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="0" index="3" bw="4" slack="0"/>
<pin id="129" dir="0" index="4" bw="1" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="1" slack="0"/>
<pin id="132" dir="0" index="7" bw="1" slack="0"/>
<pin id="133" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln304_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="4" slack="0"/>
<pin id="147" dir="0" index="4" bw="1" slack="0"/>
<pin id="148" dir="0" index="5" bw="1" slack="0"/>
<pin id="149" dir="0" index="6" bw="1" slack="0"/>
<pin id="150" dir="0" index="7" bw="1" slack="0"/>
<pin id="151" dir="0" index="8" bw="32" slack="0"/>
<pin id="152" dir="0" index="9" bw="4" slack="10"/>
<pin id="153" dir="0" index="10" bw="4" slack="10"/>
<pin id="154" dir="0" index="11" bw="1" slack="10"/>
<pin id="155" dir="0" index="12" bw="1" slack="10"/>
<pin id="156" dir="0" index="13" bw="1" slack="10"/>
<pin id="157" dir="0" index="14" bw="1" slack="10"/>
<pin id="158" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/15 "/>
</bind>
</comp>

<comp id="167" class="1004" name="an32Coef_addr_2_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="3" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_2/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32Coef_load_8/1 an32Coef_load_9/2 an32Coef_load_10/3 an32Coef_load_2/4 an32Coef_load_3/5 an32Coef_load_4/6 an32Coef_load_5/7 an32Coef_load_6/8 an32Coef_load_7/9 an32Coef_load/10 an32Coef_load_1/11 "/>
</bind>
</comp>

<comp id="181" class="1004" name="an32Coef_addr_1_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="an32Coef_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="an32Coef_addr_8_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_8/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="an32Coef_addr_7_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_7/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="an32Coef_addr_6_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_6/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="an32Coef_addr_5_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_5/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="an32Coef_addr_4_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_4/8 "/>
</bind>
</comp>

<comp id="244" class="1004" name="an32Coef_addr_3_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_3/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="an32Coef_addr_10_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_10/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="an32Coef_addr_9_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="5" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_9/11 "/>
</bind>
</comp>

<comp id="271" class="1005" name="reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_8 an32Coef_load_10 an32Coef_load_3 an32Coef_load_5 an32Coef_load_7 "/>
</bind>
</comp>

<comp id="275" class="1005" name="reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_9 an32Coef_load_2 an32Coef_load_4 an32Coef_load_6 an32Coef_load "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln0_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="31" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="n32XferCnt_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="0"/>
<pin id="286" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n32XferCnt_load/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln22_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="31" slack="0"/>
<pin id="289" dir="0" index="1" bw="31" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="an32ShiftReg_2_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_2_load/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="an32ShiftReg_1_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_1_load/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln32_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_8/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="an32ShiftReg_0_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_0_load/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln32_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_9/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="n32XferCnt_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="31" slack="4"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n32XferCnt_1/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_data_V_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="44" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_keep_V_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="44" slack="0"/>
<pin id="340" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_strb_V_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="44" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_user_V_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="44" slack="0"/>
<pin id="348" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_last_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="44" slack="0"/>
<pin id="352" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_id_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="44" slack="0"/>
<pin id="356" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_dest_V_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="44" slack="0"/>
<pin id="360" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln29_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_10/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln22_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="31" slack="0"/>
<pin id="376" dir="0" index="1" bw="31" slack="4"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="an32ShiftReg_8_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_8_load/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="an32ShiftReg_7_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_7_load/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln32_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_2/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="an32ShiftReg_6_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_6_load/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln32_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_3/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln35_6_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="2"/>
<pin id="417" dir="0" index="1" bw="32" slack="1"/>
<pin id="418" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_6/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln35_7_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="3"/>
<pin id="422" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_7/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="an32ShiftReg_5_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_5_load/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln32_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_4/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="an32ShiftReg_4_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_4_load/9 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln32_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/9 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_5/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="an32ShiftReg_3_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_3_load/10 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln32_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_6/10 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln32_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="7"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/10 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln35_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="2"/>
<pin id="479" dir="0" index="1" bw="32" slack="1"/>
<pin id="480" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/10 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln35_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="3"/>
<pin id="484" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/10 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="0" index="1" bw="32" slack="8"/>
<pin id="489" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_7/11 "/>
</bind>
</comp>

<comp id="491" class="1004" name="an32ShiftReg_9_load_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_9_load/12 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln32_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="6"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/12 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="0" index="1" bw="32" slack="7"/>
<pin id="509" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_1/13 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln35_4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="2"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_4/13 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln35_5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="3"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_5/13 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln35_8_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="6"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_8/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln35_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="0" index="1" bw="32" slack="2"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/15 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln35_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="5"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/15 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln35_9_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="2"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_9/15 "/>
</bind>
</comp>

<comp id="539" class="1005" name="n32XferCnt_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="31" slack="0"/>
<pin id="541" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="n32XferCnt "/>
</bind>
</comp>

<comp id="546" class="1005" name="n32XferCnt_load_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="31" slack="4"/>
<pin id="548" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="n32XferCnt_load "/>
</bind>
</comp>

<comp id="551" class="1005" name="an32Coef_addr_2_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="1"/>
<pin id="553" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="icmp_ln22_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="560" class="1005" name="an32Coef_addr_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="1"/>
<pin id="562" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="an32Coef_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="1"/>
<pin id="567" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="an32ShiftReg_2_load_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="7"/>
<pin id="572" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="an32ShiftReg_2_load "/>
</bind>
</comp>

<comp id="576" class="1005" name="an32ShiftReg_1_load_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_1_load "/>
</bind>
</comp>

<comp id="581" class="1005" name="an32Coef_addr_8_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="1"/>
<pin id="583" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_8 "/>
</bind>
</comp>

<comp id="586" class="1005" name="mul_ln35_8_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="3"/>
<pin id="588" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln35_8 "/>
</bind>
</comp>

<comp id="591" class="1005" name="an32ShiftReg_0_load_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_0_load "/>
</bind>
</comp>

<comp id="596" class="1005" name="an32Coef_addr_7_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="1"/>
<pin id="598" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_7 "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_data_V_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_keep_V_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="10"/>
<pin id="608" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_strb_V_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="10"/>
<pin id="613" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_user_V_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="10"/>
<pin id="618" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_last_V_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="10"/>
<pin id="623" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_id_V_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="10"/>
<pin id="628" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_dest_V_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="10"/>
<pin id="633" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="636" class="1005" name="mul_ln35_9_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="2"/>
<pin id="638" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35_9 "/>
</bind>
</comp>

<comp id="641" class="1005" name="an32Coef_addr_6_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="1"/>
<pin id="643" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_6 "/>
</bind>
</comp>

<comp id="646" class="1005" name="an32ShiftReg_8_load_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="6"/>
<pin id="648" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="an32ShiftReg_8_load "/>
</bind>
</comp>

<comp id="652" class="1005" name="an32ShiftReg_7_load_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_7_load "/>
</bind>
</comp>

<comp id="657" class="1005" name="mul_ln35_10_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_10 "/>
</bind>
</comp>

<comp id="662" class="1005" name="an32Coef_addr_5_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="1"/>
<pin id="664" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_5 "/>
</bind>
</comp>

<comp id="667" class="1005" name="mul_ln35_2_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="3"/>
<pin id="669" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln35_2 "/>
</bind>
</comp>

<comp id="672" class="1005" name="an32ShiftReg_6_load_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_6_load "/>
</bind>
</comp>

<comp id="677" class="1005" name="add_ln35_7_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="6"/>
<pin id="679" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="add_ln35_7 "/>
</bind>
</comp>

<comp id="682" class="1005" name="an32Coef_addr_4_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="1"/>
<pin id="684" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_4 "/>
</bind>
</comp>

<comp id="687" class="1005" name="mul_ln35_3_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="2"/>
<pin id="689" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35_3 "/>
</bind>
</comp>

<comp id="692" class="1005" name="an32ShiftReg_5_load_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_5_load "/>
</bind>
</comp>

<comp id="697" class="1005" name="an32Coef_addr_3_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="1"/>
<pin id="699" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_3 "/>
</bind>
</comp>

<comp id="702" class="1005" name="mul_ln35_4_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_4 "/>
</bind>
</comp>

<comp id="707" class="1005" name="an32ShiftReg_4_load_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_4_load "/>
</bind>
</comp>

<comp id="712" class="1005" name="an32Coef_addr_10_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="1"/>
<pin id="714" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_10 "/>
</bind>
</comp>

<comp id="717" class="1005" name="mul_ln35_5_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="3"/>
<pin id="719" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln35_5 "/>
</bind>
</comp>

<comp id="722" class="1005" name="an32ShiftReg_3_load_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_3_load "/>
</bind>
</comp>

<comp id="727" class="1005" name="add_ln35_2_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="5"/>
<pin id="729" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add_ln35_2 "/>
</bind>
</comp>

<comp id="732" class="1005" name="an32Coef_addr_9_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="1"/>
<pin id="734" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_9 "/>
</bind>
</comp>

<comp id="737" class="1005" name="mul_ln35_6_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="2"/>
<pin id="739" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35_6 "/>
</bind>
</comp>

<comp id="742" class="1005" name="an32ShiftReg_9_load_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_9_load "/>
</bind>
</comp>

<comp id="747" class="1005" name="an32Coef_load_1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="mul_ln35_7_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_7 "/>
</bind>
</comp>

<comp id="757" class="1005" name="mul_ln35_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="2"/>
<pin id="759" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35 "/>
</bind>
</comp>

<comp id="762" class="1005" name="add_ln35_8_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="2"/>
<pin id="764" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln35_8 "/>
</bind>
</comp>

<comp id="767" class="1005" name="mul_ln35_1_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="76" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="90" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="159"><net_src comp="112" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="80" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="82" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="80" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="189"><net_src comp="181" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="80" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="80" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="190" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="80" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="84" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="207"><net_src comp="199" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="80" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="86" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="80" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="92" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="225"><net_src comp="217" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="80" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="94" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="234"><net_src comp="226" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="80" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="96" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="243"><net_src comp="235" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="80" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="98" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="252"><net_src comp="244" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="80" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="100" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="261"><net_src comp="253" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="267"><net_src comp="0" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="80" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="102" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="270"><net_src comp="262" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="274"><net_src comp="175" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="175" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="78" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="118" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="271" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="297" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="275" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="313" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="88" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="124" pin="8"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="124" pin="8"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="124" pin="8"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="124" pin="8"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="124" pin="8"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="124" pin="8"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="124" pin="8"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="334" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="50" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="271" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="334" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="329" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="34" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="275" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="383" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="38" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="36" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="271" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="399" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="40" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="38" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="275" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="424" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="42" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="40" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="271" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="440" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="44" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="275" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="456" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="44" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="485"><net_src comp="477" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="271" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="32" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="275" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="32" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="518"><net_src comp="510" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="538"><net_src comp="533" pin="2"/><net_sink comp="142" pin=8"/></net>

<net id="542"><net_src comp="114" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="549"><net_src comp="284" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="554"><net_src comp="167" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="559"><net_src comp="287" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="181" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="568"><net_src comp="190" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="573"><net_src comp="293" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="579"><net_src comp="297" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="584"><net_src comp="199" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="589"><net_src comp="307" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="594"><net_src comp="313" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="599"><net_src comp="208" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="604"><net_src comp="334" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="609"><net_src comp="338" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="142" pin=9"/></net>

<net id="614"><net_src comp="342" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="142" pin=10"/></net>

<net id="619"><net_src comp="346" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="142" pin=11"/></net>

<net id="624"><net_src comp="350" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="142" pin=12"/></net>

<net id="629"><net_src comp="354" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="142" pin=13"/></net>

<net id="634"><net_src comp="358" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="142" pin=14"/></net>

<net id="639"><net_src comp="323" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="644"><net_src comp="217" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="649"><net_src comp="379" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="655"><net_src comp="383" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="660"><net_src comp="368" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="665"><net_src comp="226" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="670"><net_src comp="393" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="675"><net_src comp="399" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="680"><net_src comp="419" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="685"><net_src comp="235" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="690"><net_src comp="409" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="695"><net_src comp="424" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="700"><net_src comp="244" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="705"><net_src comp="434" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="710"><net_src comp="440" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="715"><net_src comp="253" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="720"><net_src comp="450" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="725"><net_src comp="456" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="730"><net_src comp="481" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="735"><net_src comp="262" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="740"><net_src comp="466" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="745"><net_src comp="491" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="750"><net_src comp="175" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="755"><net_src comp="486" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="760"><net_src comp="495" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="765"><net_src comp="519" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="770"><net_src comp="506" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="524" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: an32Coef | {}
	Port: pstrmInput_V_data_V | {}
	Port: pstrmInput_V_keep_V | {}
	Port: pstrmInput_V_strb_V | {}
	Port: pstrmInput_V_user_V | {}
	Port: pstrmInput_V_last_V | {}
	Port: pstrmInput_V_id_V | {}
	Port: pstrmInput_V_dest_V | {}
	Port: pstrmOutput_V_data_V | {15 }
	Port: pstrmOutput_V_keep_V | {15 }
	Port: pstrmOutput_V_strb_V | {15 }
	Port: pstrmOutput_V_user_V | {15 }
	Port: pstrmOutput_V_last_V | {15 }
	Port: pstrmOutput_V_id_V | {15 }
	Port: pstrmOutput_V_dest_V | {15 }
	Port: an32ShiftReg_9 | {12 }
	Port: an32ShiftReg_8 | {6 }
	Port: an32ShiftReg_7 | {7 }
	Port: an32ShiftReg_6 | {8 }
	Port: an32ShiftReg_5 | {9 }
	Port: an32ShiftReg_4 | {10 }
	Port: an32ShiftReg_3 | {10 }
	Port: an32ShiftReg_2 | {3 }
	Port: an32ShiftReg_1 | {4 }
	Port: an32ShiftReg_0 | {5 }
 - Input state : 
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32Coef | {1 2 3 4 5 6 7 8 9 10 11 12 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : zext_ln20 | {1 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_data_V | {5 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_keep_V | {5 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_strb_V | {5 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_user_V | {5 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_last_V | {5 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_id_V | {5 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_dest_V | {5 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmOutput_V_data_V | {}
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmOutput_V_keep_V | {}
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmOutput_V_strb_V | {}
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmOutput_V_user_V | {}
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmOutput_V_last_V | {}
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmOutput_V_id_V | {}
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmOutput_V_dest_V | {}
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_9 | {12 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_8 | {6 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_7 | {6 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_6 | {7 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_5 | {8 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_4 | {9 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_3 | {10 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_2 | {3 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_1 | {3 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_0 | {4 }
  - Chain level:
	State 1
		store_ln0 : 1
		n32XferCnt_load : 1
		icmp_ln22 : 2
		br_ln22 : 3
		an32Coef_load_8 : 1
	State 2
		an32Coef_load_9 : 1
	State 3
		store_ln32 : 1
		mul_ln35_8 : 1
		an32Coef_load_10 : 1
	State 4
		an32Coef_load_2 : 1
		store_ln32 : 1
		mul_ln35_9 : 1
	State 5
		an32Coef_load_3 : 1
		store_ln29 : 1
		mul_ln35_10 : 1
		br_ln293 : 1
		store_ln22 : 1
	State 6
		store_ln32 : 1
		mul_ln35_2 : 1
		an32Coef_load_4 : 1
	State 7
		store_ln32 : 1
		mul_ln35_3 : 1
		an32Coef_load_5 : 1
		add_ln35_7 : 1
	State 8
		store_ln32 : 1
		mul_ln35_4 : 1
		an32Coef_load_6 : 1
	State 9
		store_ln32 : 1
		mul_ln35_5 : 1
		an32Coef_load_7 : 1
	State 10
		an32Coef_load : 1
		store_ln32 : 1
		mul_ln35_6 : 1
		add_ln35_2 : 1
	State 11
		an32Coef_load_1 : 1
	State 12
		mul_ln35 : 1
	State 13
		add_ln35_5 : 1
		add_ln35_8 : 2
	State 14
	State 15
		add_ln35_3 : 1
		add_ln35_9 : 2
		write_ln304 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_307         |    3    |   165   |    50   |
|          |         grp_fu_323         |    3    |   165   |    50   |
|          |         grp_fu_368         |    3    |   165   |    50   |
|          |         grp_fu_393         |    3    |   165   |    50   |
|          |         grp_fu_409         |    3    |   165   |    50   |
|    mul   |         grp_fu_434         |    3    |   165   |    50   |
|          |         grp_fu_450         |    3    |   165   |    50   |
|          |         grp_fu_466         |    3    |   165   |    50   |
|          |         grp_fu_486         |    3    |   165   |    50   |
|          |         grp_fu_495         |    3    |   165   |    50   |
|          |         grp_fu_506         |    3    |   165   |    50   |
|----------|----------------------------|---------|---------|---------|
|          |     n32XferCnt_1_fu_329    |    0    |    0    |    38   |
|          |      add_ln35_6_fu_415     |    0    |    0    |    32   |
|          |      add_ln35_7_fu_419     |    0    |    0    |    32   |
|          |      add_ln35_1_fu_477     |    0    |    0    |    32   |
|          |      add_ln35_2_fu_481     |    0    |    0    |    32   |
|    add   |      add_ln35_4_fu_510     |    0    |    0    |    39   |
|          |      add_ln35_5_fu_514     |    0    |    0    |    32   |
|          |      add_ln35_8_fu_519     |    0    |    0    |    32   |
|          |       add_ln35_fu_524      |    0    |    0    |    39   |
|          |      add_ln35_3_fu_528     |    0    |    0    |    32   |
|          |      add_ln35_9_fu_533     |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln22_fu_287      |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|   read   | zext_ln20_read_read_fu_118 |    0    |    0    |    0    |
|          |      empty_read_fu_124     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  write_ln304_write_fu_142  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp_data_V_fu_334     |    0    |    0    |    0    |
|          |      tmp_keep_V_fu_338     |    0    |    0    |    0    |
|          |      tmp_strb_V_fu_342     |    0    |    0    |    0    |
|extractvalue|      tmp_user_V_fu_346     |    0    |    0    |    0    |
|          |      tmp_last_V_fu_350     |    0    |    0    |    0    |
|          |       tmp_id_V_fu_354      |    0    |    0    |    0    |
|          |      tmp_dest_V_fu_358     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    33   |   1815  |   939   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln35_2_reg_727    |   32   |
|     add_ln35_7_reg_677    |   32   |
|     add_ln35_8_reg_762    |   32   |
|  an32Coef_addr_10_reg_712 |    4   |
|  an32Coef_addr_1_reg_560  |    4   |
|  an32Coef_addr_2_reg_551  |    4   |
|  an32Coef_addr_3_reg_697  |    4   |
|  an32Coef_addr_4_reg_682  |    4   |
|  an32Coef_addr_5_reg_662  |    4   |
|  an32Coef_addr_6_reg_641  |    4   |
|  an32Coef_addr_7_reg_596  |    4   |
|  an32Coef_addr_8_reg_581  |    4   |
|  an32Coef_addr_9_reg_732  |    4   |
|   an32Coef_addr_reg_565   |    4   |
|  an32Coef_load_1_reg_747  |   32   |
|an32ShiftReg_0_load_reg_591|   32   |
|an32ShiftReg_1_load_reg_576|   32   |
|an32ShiftReg_2_load_reg_570|   32   |
|an32ShiftReg_3_load_reg_722|   32   |
|an32ShiftReg_4_load_reg_707|   32   |
|an32ShiftReg_5_load_reg_692|   32   |
|an32ShiftReg_6_load_reg_672|   32   |
|an32ShiftReg_7_load_reg_652|   32   |
|an32ShiftReg_8_load_reg_646|   32   |
|an32ShiftReg_9_load_reg_742|   32   |
|     icmp_ln22_reg_556     |    1   |
|    mul_ln35_10_reg_657    |   32   |
|     mul_ln35_1_reg_767    |   32   |
|     mul_ln35_2_reg_667    |   32   |
|     mul_ln35_3_reg_687    |   32   |
|     mul_ln35_4_reg_702    |   32   |
|     mul_ln35_5_reg_717    |   32   |
|     mul_ln35_6_reg_737    |   32   |
|     mul_ln35_7_reg_752    |   32   |
|     mul_ln35_8_reg_586    |   32   |
|     mul_ln35_9_reg_636    |   32   |
|      mul_ln35_reg_757     |   32   |
|  n32XferCnt_load_reg_546  |   31   |
|     n32XferCnt_reg_539    |   31   |
|          reg_271          |   32   |
|          reg_275          |   32   |
|     tmp_data_V_reg_601    |   32   |
|     tmp_dest_V_reg_631    |    1   |
|      tmp_id_V_reg_626     |    1   |
|     tmp_keep_V_reg_606    |    4   |
|     tmp_last_V_reg_621    |    1   |
|     tmp_strb_V_reg_611    |    4   |
|     tmp_user_V_reg_616    |    1   |
+---------------------------+--------+
|           Total           |  1015  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_175 |  p0  |  22  |   4  |   88   ||   113   |
|     grp_fu_307    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_323    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_368    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_393    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_409    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_434    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_450    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_466    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_495    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   664  ||  17.491 ||   194   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |  1815  |   939  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   194  |
|  Register |    -   |    -   |  1015  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |   17   |  2830  |  1133  |
+-----------+--------+--------+--------+--------+
