{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764715996015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764715996015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 17:53:15 2025 " "Processing started: Tue Dec 02 17:53:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764715996015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764715996015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_PF -c top_PF " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_PF -c top_PF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764715996015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1764715996380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_pf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_pf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_PF-arch_top " "Found design unit 1: top_PF-arch_top" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764715996777 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_PF " "Found entity 1: top_PF" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764715996777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764715996777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_pf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_pf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_PF-arch_rom_PF " "Found design unit 1: rom_PF-arch_rom_PF" {  } { { "rom_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/rom_PF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764715996780 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_PF " "Found entity 1: rom_PF" {  } { { "rom_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/rom_PF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764715996780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764715996780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_pf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_PF-arch_ram_PF " "Found design unit 1: ram_PF-arch_ram_PF" {  } { { "ram_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/ram_PF.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764715996780 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_PF " "Found entity 1: ram_PF" {  } { { "ram_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/ram_PF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764715996780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764715996780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OP16-arch_OP " "Found design unit 1: OP16-arch_OP" {  } { { "OP16.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/OP16.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764715996780 ""} { "Info" "ISGN_ENTITY_NAME" "1 OP16 " "Found entity 1: OP16" {  } { { "OP16.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/OP16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764715996780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764715996780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_system-arch_mem " "Found design unit 1: memory_system-arch_mem" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764715996780 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_system " "Found entity 1: memory_system" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764715996780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764715996780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_display-arch " "Found design unit 1: hex_display-arch" {  } { { "hex_display.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/hex_display.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764715996793 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/hex_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764715996793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764715996793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_PF " "Elaborating entity \"top_PF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764715996841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_00 top_PF.vhd(25) " "Verilog HDL or VHDL warning at top_PF.vhd(25): object \"port_out_00\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_01 top_PF.vhd(26) " "Verilog HDL or VHDL warning at top_PF.vhd(26): object \"port_out_01\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_02 top_PF.vhd(27) " "Verilog HDL or VHDL warning at top_PF.vhd(27): object \"port_out_02\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_03 top_PF.vhd(28) " "Verilog HDL or VHDL warning at top_PF.vhd(28): object \"port_out_03\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_04 top_PF.vhd(29) " "Verilog HDL or VHDL warning at top_PF.vhd(29): object \"port_out_04\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_05 top_PF.vhd(30) " "Verilog HDL or VHDL warning at top_PF.vhd(30): object \"port_out_05\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_06 top_PF.vhd(31) " "Verilog HDL or VHDL warning at top_PF.vhd(31): object \"port_out_06\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_07 top_PF.vhd(32) " "Verilog HDL or VHDL warning at top_PF.vhd(32): object \"port_out_07\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_08 top_PF.vhd(33) " "Verilog HDL or VHDL warning at top_PF.vhd(33): object \"port_out_08\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_09 top_PF.vhd(34) " "Verilog HDL or VHDL warning at top_PF.vhd(34): object \"port_out_09\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_0A top_PF.vhd(35) " "Verilog HDL or VHDL warning at top_PF.vhd(35): object \"port_out_0A\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_0B top_PF.vhd(36) " "Verilog HDL or VHDL warning at top_PF.vhd(36): object \"port_out_0B\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_0C top_PF.vhd(37) " "Verilog HDL or VHDL warning at top_PF.vhd(37): object \"port_out_0C\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_0D top_PF.vhd(38) " "Verilog HDL or VHDL warning at top_PF.vhd(38): object \"port_out_0D\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_0E top_PF.vhd(39) " "Verilog HDL or VHDL warning at top_PF.vhd(39): object \"port_out_0E\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_0F top_PF.vhd(40) " "Verilog HDL or VHDL warning at top_PF.vhd(40): object \"port_out_0F\" assigned a value but never read" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764715996841 "|top_PF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_system memory_system:u_mem " "Elaborating entity \"memory_system\" for hierarchy \"memory_system:u_mem\"" {  } { { "top_PF.vhd" "u_mem" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715996891 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_00 memory_system.vhd(38) " "VHDL Signal Declaration warning at memory_system.vhd(38): used explicit default value for signal \"port_in_00\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996893 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_01 memory_system.vhd(39) " "VHDL Signal Declaration warning at memory_system.vhd(39): used explicit default value for signal \"port_in_01\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996894 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_02 memory_system.vhd(40) " "VHDL Signal Declaration warning at memory_system.vhd(40): used explicit default value for signal \"port_in_02\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996894 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_03 memory_system.vhd(41) " "VHDL Signal Declaration warning at memory_system.vhd(41): used explicit default value for signal \"port_in_03\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996894 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_04 memory_system.vhd(42) " "VHDL Signal Declaration warning at memory_system.vhd(42): used explicit default value for signal \"port_in_04\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996894 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_05 memory_system.vhd(43) " "VHDL Signal Declaration warning at memory_system.vhd(43): used explicit default value for signal \"port_in_05\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996894 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_06 memory_system.vhd(44) " "VHDL Signal Declaration warning at memory_system.vhd(44): used explicit default value for signal \"port_in_06\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996894 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_07 memory_system.vhd(45) " "VHDL Signal Declaration warning at memory_system.vhd(45): used explicit default value for signal \"port_in_07\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996894 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_08 memory_system.vhd(46) " "VHDL Signal Declaration warning at memory_system.vhd(46): used explicit default value for signal \"port_in_08\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996894 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_09 memory_system.vhd(47) " "VHDL Signal Declaration warning at memory_system.vhd(47): used explicit default value for signal \"port_in_09\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996894 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_10 memory_system.vhd(48) " "VHDL Signal Declaration warning at memory_system.vhd(48): used explicit default value for signal \"port_in_10\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996895 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_11 memory_system.vhd(49) " "VHDL Signal Declaration warning at memory_system.vhd(49): used explicit default value for signal \"port_in_11\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996895 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_12 memory_system.vhd(50) " "VHDL Signal Declaration warning at memory_system.vhd(50): used explicit default value for signal \"port_in_12\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996895 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_13 memory_system.vhd(51) " "VHDL Signal Declaration warning at memory_system.vhd(51): used explicit default value for signal \"port_in_13\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996895 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_14 memory_system.vhd(52) " "VHDL Signal Declaration warning at memory_system.vhd(52): used explicit default value for signal \"port_in_14\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996895 "|top_PF|memory_system:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_15 memory_system.vhd(53) " "VHDL Signal Declaration warning at memory_system.vhd(53): used explicit default value for signal \"port_in_15\" because signal was never assigned a value" {  } { { "memory_system.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764715996895 "|top_PF|memory_system:u_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_PF memory_system:u_mem\|rom_PF:u_rom " "Elaborating entity \"rom_PF\" for hierarchy \"memory_system:u_mem\|rom_PF:u_rom\"" {  } { { "memory_system.vhd" "u_rom" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715996895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_PF memory_system:u_mem\|ram_PF:u_ram " "Elaborating entity \"ram_PF\" for hierarchy \"memory_system:u_mem\|ram_PF:u_ram\"" {  } { { "memory_system.vhd" "u_ram" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715996897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OP16 memory_system:u_mem\|OP16:u_op16 " "Elaborating entity \"OP16\" for hierarchy \"memory_system:u_mem\|OP16:u_op16\"" {  } { { "memory_system.vhd" "u_op16" { Text "C:/altera/13.1/VHDL/top_PF/memory_system.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715996897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:u_dsp " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:u_dsp\"" {  } { { "top_PF.vhd" "u_dsp" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715996904 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_system:u_mem\|ram_PF:u_ram\|RW_rtl_0 " "Inferred RAM node \"memory_system:u_mem\|ram_PF:u_ram\|RW_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1764715997125 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_system:u_mem\|ram_PF:u_ram\|RW_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_system:u_mem\|ram_PF:u_ram\|RW_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764715997173 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1764715997173 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1764715997173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_system:u_mem\|ram_PF:u_ram\|altsyncram:RW_rtl_0 " "Elaborated megafunction instantiation \"memory_system:u_mem\|ram_PF:u_ram\|altsyncram:RW_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_system:u_mem\|ram_PF:u_ram\|altsyncram:RW_rtl_0 " "Instantiated megafunction \"memory_system:u_mem\|ram_PF:u_ram\|altsyncram:RW_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764715997238 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764715997238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8bi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8bi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8bi1 " "Found entity 1: altsyncram_8bi1" {  } { { "db/altsyncram_8bi1.tdf" "" { Text "C:/altera/13.1/VHDL/top_PF/db/altsyncram_8bi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764715997284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764715997284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764715997742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764715998077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764715998077 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "top_PF.vhd" "" { Text "C:/altera/13.1/VHDL/top_PF/top_PF.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764715998140 "|top_PF|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1764715998140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764715998142 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764715998142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764715998142 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1764715998142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764715998142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764715998202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 17:53:18 2025 " "Processing ended: Tue Dec 02 17:53:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764715998202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764715998202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764715998202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764715998202 ""}
