//******************************************************************************
// Copyright (c) 2012 - 2019, The Regents of the University of California (Regents).
// All Rights Reserved. See LICENSE and LICENSE.SiFive for license details.
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
// BOOM Instruction Dispatcher
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------


package boom.exu

import chisel3._
import chisel3.util._
import freechips.rocketchip.config.Parameters
import boom.common.{IQT_MFP, MicroOp, O3PIPEVIEW_PRINTF, uopLD, _}
import boom.util._
import chisel3.internal.naming.chiselName


/**
  * LSC Dispatcher - contains both A and B queues and accesses the busy table at their end.
  */
class SliceDispatcher(implicit p: Parameters) extends Dispatcher {
  // Todo: These can probably be removed now. But we need the check somewhere else

  require(!boomParams.ibdaParams.get.branchIbda)

  // slice queues
  val a_queue = Module(new NaiveDispatchQueueCompactingShifting( DispatchQueueParams(
    numEntries = boomParams.loadSliceCore.get.numAqEntries,
    qName = "a_queue",
    deqWidth = boomParams.loadSliceCore.get.aDispatches,
    enqWidth = coreWidth))
  )
  val b_queue = Module(new NaiveDispatchQueueCompactingShifting( DispatchQueueParams(
    numEntries = boomParams.loadSliceCore.get.numBqEntries,
    qName = "b_queue",
    deqWidth = boomParams.loadSliceCore.get.bDispatches,
    enqWidth = coreWidth,
    stallOnUse = true))
  )
  a_queue.io.flush := io.flush.get
  b_queue.io.flush := io.flush.get
  a_queue.io.brinfo := io.brinfo.get
  b_queue.io.brinfo := io.brinfo.get

  a_queue.io.tsc_reg := io.tsc_reg
  b_queue.io.tsc_reg := io.tsc_reg

  val a_heads = WireInit(VecInit(a_queue.io.heads.map(_.bits)))
  val b_heads = WireInit(VecInit(b_queue.io.heads.map(_.bits)))

  //TODO: make this more fine-grained
  val a_ready = a_queue.io.enq_uops.map(_.ready).reduce(_ && _)
  val b_ready = b_queue.io.enq_uops.map(_.ready).reduce(_ && _)


  val queues_ready = a_ready && b_ready
  for (w <- 0 until coreWidth) {
    // TODO: check if it is possible to use only some of the ren_uops
    // only accept uops from rename if both queues are ready
    io.ren_uops(w).ready := queues_ready
    val uop = io.ren_uops(w).bits
    // check if b queue can actually process insn
    // TODO: Analyse: Is it necessary to add a guard protecting agains branches on B-Q? (In case of aliasing in IST)
    val can_use_b_alu = uop.fu_code_is(FUConstants.FU_ALU | FUConstants.FU_MUL | FUConstants.FU_DIV | (FUConstants.FU_BRU)) && !uop.is_br_or_jmp
    val use_b_queue = (uop.uopc === uopLD) || uop.uopc === uopSTA || (uop.is_lsc_b && can_use_b_alu)
    val use_a_queue = (uop.uopc =/= uopLD) && (!uop.is_lsc_b || !can_use_b_alu)

    // enqueue logic
    a_queue.io.enq_uops(w).valid := io.ren_uops(w).fire() && use_a_queue
    b_queue.io.enq_uops(w).valid := io.ren_uops(w).fire() && use_b_queue

    val uop_a = WireInit(uop)
    val uop_b = WireInit(uop)

    assert(!io.ren_uops(w).fire() || (a_queue.io.enq_uops(w).fire() || b_queue.io.enq_uops(w).fire()), "op from rename was swallowed")

    when(uop.uopc === uopSTA) {
      // In case of splitting stores. We need to put data generation in A (uopSTD) and
      //  address generation (uopSTA) in B. We X out the opposite lrs by assigning RT_X to the rtype
      uop_a.uopc := uopSTD
      uop_a.lrs1_rtype := RT_X

      uop_b.uopc := uopSTA
      uop_b.lrs2_rtype := RT_X
      // fsw and fsd fix - they need to go to a -> fp and b -> mem
      when(uop.iq_type === IQT_MFP) {
        uop_b.iq_type := IQT_MEM
        uop_b.lrs2_rtype := RT_X
        uop_a.iq_type := IQT_FP
        uop_a.uopc := uopSTA
        uop_a.lrs1_rtype := RT_X
      }
    }
    a_queue.io.enq_uops(w).bits := uop_a
    b_queue.io.enq_uops(w).bits := uop_b

    assert(!(io.ren_uops(w).fire() && use_b_queue && uop_b.is_br_or_jmp), "[Dispatcher] We are puttig a branch/jump on B-Q")

  }

  val load_spec_dst = RegNext(io.spec_ld_wakeup.get.bits)
  val load_spec_valid = RegNext(io.spec_ld_wakeup.get.valid) && !io.ld_miss.get
  // annotate heads with busy information
  for ((uop, idx) <- (a_heads ++ b_heads).zipWithIndex) {
    io.busy_req_uops.get(idx) := uop
    val busy_resp = io.busy_resps.get(idx)

    uop.prs1_busy := uop.lrs1_rtype === RT_FIX && busy_resp.prs1_busy
    uop.prs2_busy := uop.lrs2_rtype === RT_FIX && busy_resp.prs2_busy
    uop.prs3_busy := false.B

    //    assert(!(a_valid && busy_resp.prs1_busy && uop.lrs1_rtype === RT_FIX & uop.lrs1 === 0.U), "[rename] x0 is busy??")
    //    assert(!(a_valid && busy_resp.prs2_busy && uop.lrs2_rtype === RT_FIX & uop.lrs2 === 0.U), "[rename] x0 is busy??")
    if (usingFPU) {
      io.fp_busy_req_uops.get(idx) := uop
      val flt_busy_resp = io.fp_busy_resps.get(idx)
      // fp busy info
      when(uop.lrs1_rtype === RT_FLT) {
        uop.prs1_busy := flt_busy_resp.prs1_busy
      }
      when(uop.lrs2_rtype === RT_FLT) {
        uop.prs2_busy := flt_busy_resp.prs2_busy
      }
      uop.prs3_busy := uop.frs3_en && flt_busy_resp.prs3_busy
    }
    // load spec
    when(uop.lrs1_rtype === RT_FIX && load_spec_valid && uop.prs1 === load_spec_dst){
      uop.prs1_busy := false.B
    }
    when(uop.lrs2_rtype === RT_FIX && load_spec_valid && uop.prs2 === load_spec_dst){
      uop.prs2_busy := false.B
    }
  }

  // dispatch nothing by default
  for {dis_c <- io.dis_uops
       dis <- dis_c} {
    dis.valid := false.B
    dis.bits := DontCare
  }

  if(boomParams.unifiedIssueQueue){
    for(i <- 0 until boomParams.loadSliceCore.get.aDispatches){
      io.q2_heads.get(i).valid := a_queue.io.heads(i).valid
      io.q2_heads.get(i).bits := a_heads(i)
      a_queue.io.heads(i).ready := io.q2_heads.get(i).ready
    }

    for(i <- 0 until boomParams.loadSliceCore.get.bDispatches){
      io.q1_heads.get(i).valid := b_queue.io.heads(i).valid
      io.q1_heads.get(i).bits := b_heads(i)
      b_queue.io.heads(i).ready := io.q1_heads.get(i).ready
    }
  } else {
    //issue requirements
    require(issueParams(0).iqType == IQT_INT.litValue()) // INT
    require(issueParams(1).iqType == IQT_MEM.litValue()) // MEM

    require(issueParams(0).dispatchWidth == 2)
    require(issueParams(1).dispatchWidth == 2)

    if (usingFPU) {
      require(issueParams(2).iqType == IQT_FP.litValue()) // FP
      require(issueParams(2).dispatchWidth == 1)
    }
    require(boomParams.loadSliceCore.get.aDispatches == 1)
    require(boomParams.loadSliceCore.get.bDispatches == 1)

    // for now I'm just setting both dispatch ports to the same port - should work since they are never written to at the same time...
    val a_int_dispatch = io.dis_uops(LSC_DIS_INT_PORT_IDX)(LSC_DIS_A_PORT_IDX)
    val a_mem_dispatch = io.dis_uops(LSC_DIS_MEM_PORT_IDX)(LSC_DIS_A_PORT_IDX)
    val a_fp_dispatch = if (usingFPU) Some(io.dis_uops(LSC_DIS_FP_PORT_IDX)(LSC_DIS_A_PORT_IDX)) else None
    val b_int_dispatch = io.dis_uops(LSC_DIS_INT_PORT_IDX)(LSC_DIS_B_PORT_IDX)
    val b_mem_dispatch = io.dis_uops(LSC_DIS_MEM_PORT_IDX)(LSC_DIS_B_PORT_IDX)


    val a_issue_blocked = !a_mem_dispatch.ready || !a_int_dispatch.ready || a_fp_dispatch.map(!_.ready).getOrElse(false.B) // something from a is in a issue slot
    val b_issue_blocked = !b_mem_dispatch.ready || !b_int_dispatch.ready

    val a_head = a_heads(0)
    val b_head = b_heads(0)
    val a_valid = a_queue.io.heads(0).valid
    val b_valid = b_queue.io.heads(0).valid
    val a_deq = WireInit(false.B)
    a_queue.io.heads(0).ready := a_deq
    val b_deq = WireInit(false.B)
    b_queue.io.heads(0).ready := b_deq
    val a_head_mem = (a_head.iq_type & IQT_MEM) =/= 0.U
    val a_head_fp = (a_head.iq_type & IQT_FP) =/= 0.U
    val a_head_int = (a_head.iq_type & IQT_INT) =/= 0.U
    val b_head_mem = b_head.iq_type === IQT_MEM

    // this is handling the ready valid interface stricter than necessary to prevent errors
    // dispatch valid implies dispatch ready
    assert(!a_int_dispatch.valid || a_int_dispatch.ready)
    assert(!b_int_dispatch.valid || b_int_dispatch.ready)
    assert(!a_mem_dispatch.valid || a_mem_dispatch.ready)
    assert(!b_mem_dispatch.valid || b_mem_dispatch.ready)
    if (usingFPU) {
      assert(!a_fp_dispatch.get.valid || a_fp_dispatch.get.ready)
    }

    // dispatch implies dequeue
    assert(!a_int_dispatch.valid || a_deq)
    assert(!b_int_dispatch.valid || b_deq)
    assert(!a_mem_dispatch.valid || a_deq)
    assert(!b_mem_dispatch.valid || b_deq)
    if (usingFPU) {
      assert(!a_fp_dispatch.get.valid || a_deq)
    }

    // dequeue implies dispatch
    assert(!a_deq || (a_int_dispatch.valid || a_mem_dispatch.valid || a_fp_dispatch.map(_.valid).getOrElse(false.B)))
    assert(!b_deq || (b_int_dispatch.valid || b_mem_dispatch.valid))

    a_mem_dispatch.valid := false.B
    a_int_dispatch.valid := false.B
    b_mem_dispatch.valid := false.B
    b_int_dispatch.valid := false.B
    if (usingFPU) {
      a_fp_dispatch.get.valid := false.B
    }

    a_mem_dispatch.bits := a_head
    a_int_dispatch.bits := a_head
    b_mem_dispatch.bits := b_head
    b_int_dispatch.bits := b_head

    if (usingFPU) {
      a_fp_dispatch.get.bits := a_head
    }

    // put uops into issue queues
    when(a_valid && !a_issue_blocked) {
      a_deq := true.B
      when(a_head_mem) {
        a_mem_dispatch.valid := true.B
      }
      when(a_head_fp) {
        if (usingFPU) {
          a_fp_dispatch.get.valid := true.B
        }
      }
      when(a_head_int) {
        a_int_dispatch.valid := true.B
      }
    }
    when(b_valid && !b_issue_blocked) {
      b_deq := true.B
      when(b_head_mem) {
        b_mem_dispatch.valid := true.B
      }.otherwise {
        b_int_dispatch.valid := true.B
      }
    }
  }

  if(O3PIPEVIEW_PRINTF){ // dispatch is here because it does not happen driectly after rename anymore
    when(io.tsc_reg>=O3_START_CYCLE.U) {
      for (i <- 0 until boomParams.loadSliceCore.get.aDispatches) {
        when(a_queue.io.heads(i).fire()) {
          printf("%d; O3PipeView:dispatch: %d\n", a_queue.io.heads(i).bits.debug_events.fetch_seq, io.tsc_reg)
        }
      }
      for (i <- 0 until boomParams.loadSliceCore.get.bDispatches) {
        when(b_queue.io.heads(i).fire()) {
          printf("%d; O3PipeView:dispatch: %d\n", b_queue.io.heads(i).bits.debug_events.fetch_seq, io.tsc_reg)
        }
      }
    }
  }
}
