//day1 Adders
Half_adder(sum,carry,a,b);
input a,b;
output reg sum,carry;
always @(a or b)
begin
sum = a^b;
carry = a&b;
end
endmodule

//Testbench
module half_adder_tb;
reg A,B;
wire SUM,CARRY;
Half_adder dut (.a(A),.b(B),.sum(SUM),.carry(CARRY));
initial begin
A=1'b0;B=1'b0;
#10
A=1'b1;B=1'b0;
#10
A=1'b0;B=1'b1;
#10
A=1'b1;B=1'b1;
#10
$finish;
end
endmodule
