/* structural Verilog generated by lepton-netlist */
/* WARNING: This is a generated file, edits       */
/*          made here will be lost next time      */
/*          you run netlister!                    */

module \not found  (

      );

/* Port directions begin here */


/* Wires from the design */
wire GND ;
wire LVH ;
wire Vdd1 ;
wire i ;
wire m ;
wire p ;

/* continuous assignments */

/* Package instantiations */
model A1 (    );

CAPACITOR Cm (
    .\1  ( m ),
    .\2  ( GND )
    );

CAPACITOR Cp (
    .\1  ( p ),
    .\2  ( GND )
    );

PMOS_TRANSISTOR M1 (
    .B ( Vdd1 ),
    .D ( LVH ),
    .G ( LVH ),
    .S ( Vdd1 )
    );

RESISTOR Rb (
    .\1  ( GND ),
    .\2  ( LVH )
    );

RESISTOR Rlm (
    .\1  ( m ),
    .\2  ( GND )
    );

RESISTOR Rlp (
    .\1  ( p ),
    .\2  ( Vdd1 )
    );

RESISTOR Rt (
    .\1  ( p ),
    .\2  ( m )
    );

vpulse V1 (
    .\1  ( i ),
    .\2  ( GND )
    );

VOLTAGE_SOURCE Vdd (
    .\1  ( Vdd1 ),
    .\2  ( GND )
    );

LVD X1 (
    .\1  ( i ),
    .\2  ( GND ),
    .\3  ( LVH ),
    .\4  ( m ),
    .\5  ( p ),
    .\6  ( Vdd1 ),
    .\7  ( GND )
    );

endmodule
