==27598== Cachegrind, a cache and branch-prediction profiler
==27598== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27598== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27598== Command: ./mser .
==27598== 
--27598-- warning: L3 cache found, using its data for the LL simulation.
--27598-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27598-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27598== 
==27598== Process terminating with default action of signal 15 (SIGTERM)
==27598==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27598==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27598== 
==27598== I   refs:      2,053,388,393
==27598== I1  misses:            1,206
==27598== LLi misses:            1,202
==27598== I1  miss rate:          0.00%
==27598== LLi miss rate:          0.00%
==27598== 
==27598== D   refs:        839,010,601  (567,732,228 rd   + 271,278,373 wr)
==27598== D1  misses:        2,237,384  (    974,756 rd   +   1,262,628 wr)
==27598== LLd misses:        1,229,508  (    149,047 rd   +   1,080,461 wr)
==27598== D1  miss rate:           0.3% (        0.2%     +         0.5%  )
==27598== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27598== 
==27598== LL refs:           2,238,590  (    975,962 rd   +   1,262,628 wr)
==27598== LL misses:         1,230,710  (    150,249 rd   +   1,080,461 wr)
==27598== LL miss rate:            0.0% (        0.0%     +         0.4%  )
