module fsm_module ( 
    input clk,
    input reset,
    output reg [2:0] output_state
);

parameter STATE_A = 3'b000;
parameter STATE_B = 3'b001;
parameter STATE_C = 3'b011;
parameter STATE_D = 3'b010;

reg [2:0] current_state, next_state;

always @(posedge clk or posedge reset) begin
    if (reset) begin
        current_state <= STATE_A;
        next_state <= STATE_A;
    end else begin
        current_state <= next_state;
        case (current_state)
            STATE_A: begin
                next_state = STATE_B;
            end
            STATE_B: begin
                next_state = STATE_C;
            end
            STATE_C: begin
                next_state = STATE_D;
            end
            STATE_D: begin
                next_state = STATE_A;
            end
        endcase
    end
    case (current_state)
        STATE_A: begin
            output_state = STATE_A;
        end
        STATE_B: begin
            output_state = STATE_B;
        end
        STATE_C: begin
            output_state = STATE_C;
        end
        STATE_D: begin
            output_state = STATE_D;
        end
    endcase
end

endmodule