{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544636671529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544636671532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 15:44:31 2018 " "Processing started: Wed Dec 12 15:44:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544636671532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544636671532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off APS -c APS " "Command: quartus_map --read_settings_files=on --write_settings_files=off APS -c APS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544636671532 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544636672194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncefsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncefsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeBouncefsm-behav " "Found design unit 1: DeBouncefsm-behav" {  } { { "debouncefsm.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/debouncefsm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636672963 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeBouncefsm " "Found entity 1: DeBouncefsm" {  } { { "debouncefsm.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/debouncefsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636672963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636672963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/conversormorse/tabelamorsechar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/conversormorse/tabelamorsechar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TabelaMorseChar-TabelaMorseChar " "Found design unit 1: TabelaMorseChar-TabelaMorseChar" {  } { { "../ConversorMorse/TabelaMorseChar.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/ConversorMorse/TabelaMorseChar.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636672969 ""} { "Info" "ISGN_ENTITY_NAME" "1 TabelaMorseChar " "Found entity 1: TabelaMorseChar" {  } { { "../ConversorMorse/TabelaMorseChar.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/ConversorMorse/TabelaMorseChar.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636672969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636672969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/conversormorse/pacote.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/conversormorse/pacote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacote " "Found design unit 1: pacote" {  } { { "../ConversorMorse/pacote.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/ConversorMorse/pacote.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636672972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636672972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/conversormorse/conversorsinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/conversormorse/conversorsinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversorSinal-ConversorSinal " "Found design unit 1: ConversorSinal-ConversorSinal" {  } { { "../ConversorMorse/ConversorSinal.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/ConversorMorse/ConversorSinal.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636672978 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversorSinal " "Found entity 1: ConversorSinal" {  } { { "../ConversorMorse/ConversorSinal.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/ConversorMorse/ConversorSinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636672978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636672978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/conversormorse/conversormorse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/conversormorse/conversormorse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversorMorse-ConversorMorse " "Found design unit 1: ConversorMorse-ConversorMorse" {  } { { "../ConversorMorse/ConversorMorse.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/ConversorMorse/ConversorMorse.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636672991 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversorMorse " "Found entity 1: ConversorMorse" {  } { { "../ConversorMorse/ConversorMorse.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/ConversorMorse/ConversorMorse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636672991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636672991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-BEHAVIORAL " "Found design unit 1: VGA_SYNC-BEHAVIORAL" {  } { { "../VGA/VGA_SYNC.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA_SYNC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636672991 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../VGA/VGA_SYNC.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA_SYNC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636672991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636672991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/vga_libreria.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/vga_libreria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_LIBRERIA " "Found design unit 1: VGA_LIBRERIA" {  } { { "../VGA/VGA_LIBRERIA.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA_LIBRERIA.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-VGA " "Found design unit 1: VGA-VGA" {  } { { "../VGA/VGA.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673012 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "../VGA/VGA.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/text_line.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/text_line.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_line-Behavioral " "Found design unit 1: text_line-Behavioral" {  } { { "../VGA/text_line.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/text_line.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673019 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_line " "Found entity 1: text_line" {  } { { "../VGA/text_line.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/text_line.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/fqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/fqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FQDIVIDER-BEHAVIORAL " "Found design unit 1: FQDIVIDER-BEHAVIORAL" {  } { { "../VGA/FQDIVIDER.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/FQDIVIDER.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673019 ""} { "Info" "ISGN_ENTITY_NAME" "1 FQDIVIDER " "Found entity 1: FQDIVIDER" {  } { { "../VGA/FQDIVIDER.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/FQDIVIDER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/fontrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/fontrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fontROM-Behavioral " "Found design unit 1: fontROM-Behavioral" {  } { { "../VGA/fontROM.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/fontROM.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673032 ""} { "Info" "ISGN_ENTITY_NAME" "1 fontROM " "Found entity 1: fontROM" {  } { { "../VGA/fontROM.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/fontROM.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/commonpak.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/commonpak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commonPak " "Found design unit 1: commonPak" {  } { { "../VGA/commonPak.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/commonPak.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 commonPak-body " "Found design unit 2: commonPak-body" {  } { { "../VGA/commonPak.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/commonPak.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/blockramarbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/blockramarbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockRamArbiter-Behavioral " "Found design unit 1: blockRamArbiter-Behavioral" {  } { { "../VGA/BlockRamArbiter.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/BlockRamArbiter.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673039 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockRamArbiter " "Found entity 1: blockRamArbiter" {  } { { "../VGA/BlockRamArbiter.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/BlockRamArbiter.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/basicblockram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gusta/documents/mega/engdecomputacao/logica_rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/vga/basicblockram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basicBlockRAM-Behavioral " "Found design unit 1: basicBlockRAM-Behavioral" {  } { { "../VGA/basicBlockRAM.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/basicBlockRAM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673050 ""} { "Info" "ISGN_ENTITY_NAME" "1 basicBlockRAM " "Found entity 1: basicBlockRAM" {  } { { "../VGA/basicBlockRAM.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/basicBlockRAM.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mensagem.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mensagem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mensagem " "Found design unit 1: mensagem" {  } { { "mensagem.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/mensagem.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print_debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print_debug-print_debug " "Found design unit 1: print_debug-print_debug" {  } { { "print_debug.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/print_debug.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673059 ""} { "Info" "ISGN_ENTITY_NAME" "1 print_debug " "Found entity 1: print_debug" {  } { { "print_debug.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/print_debug.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morsecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file morsecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MorseCode-MorseCode " "Found design unit 1: MorseCode-MorseCode" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673069 ""} { "Info" "ISGN_ENTITY_NAME" "1 MorseCode " "Found entity 1: MorseCode" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meupacote.vhd 1 0 " "Found 1 design units, including 0 entities, in source file meupacote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 meupacote " "Found design unit 1: meupacote" {  } { { "meupacote.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/meupacote.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_Tx-arch " "Found design unit 1: debounce_Tx-arch" {  } { { "debounce_Tx.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/debounce_Tx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673099 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_Tx " "Found entity 1: debounce_Tx" {  } { { "debounce_Tx.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/debounce_Tx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEBOUNCE_PULSE-tratamento " "Found design unit 1: DEBOUNCE_PULSE-tratamento" {  } { { "DEBOUNCE_PULSE.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/DEBOUNCE_PULSE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673101 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEBOUNCE_PULSE " "Found entity 1: DEBOUNCE_PULSE" {  } { { "DEBOUNCE_PULSE.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/DEBOUNCE_PULSE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEBOUNCE-debounce " "Found design unit 1: DEBOUNCE-debounce" {  } { { "DEBOUNCE.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/DEBOUNCE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673109 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEBOUNCE " "Found entity 1: DEBOUNCE" {  } { { "DEBOUNCE.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/DEBOUNCE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 APS-MORSE_GENERATOR " "Found design unit 1: APS-MORSE_GENERATOR" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673113 ""} { "Info" "ISGN_ENTITY_NAME" "1 APS " "Found entity 1: APS" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file morse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MORSE_GEN-MORSE_GEN " "Found design unit 1: MORSE_GEN-MORSE_GEN" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673121 ""} { "Info" "ISGN_ENTITY_NAME" "1 MORSE_GEN " "Found entity 1: MORSE_GEN" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636673121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636673121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "APS " "Elaborating entity \"APS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544636673332 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button_db APS.vhd(201) " "VHDL Process Statement warning at APS.vhd(201): signal \"button_db\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t APS.vhd(201) " "VHDL Process Statement warning at APS.vhd(201): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pointer APS.vhd(201) " "VHDL Process Statement warning at APS.vhd(201): signal \"pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button_db APS.vhd(203) " "VHDL Process Statement warning at APS.vhd(203): signal \"button_db\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t APS.vhd(203) " "VHDL Process Statement warning at APS.vhd(203): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pointer APS.vhd(203) " "VHDL Process Statement warning at APS.vhd(203): signal \"pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button_db APS.vhd(205) " "VHDL Process Statement warning at APS.vhd(205): signal \"button_db\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t APS.vhd(205) " "VHDL Process Statement warning at APS.vhd(205): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pointer APS.vhd(205) " "VHDL Process Statement warning at APS.vhd(205): signal \"pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button_db APS.vhd(207) " "VHDL Process Statement warning at APS.vhd(207): signal \"button_db\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pointer APS.vhd(207) " "VHDL Process Statement warning at APS.vhd(207): signal \"pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_comm APS.vhd(209) " "VHDL Process Statement warning at APS.vhd(209): signal \"sw_comm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button_db APS.vhd(215) " "VHDL Process Statement warning at APS.vhd(215): signal \"button_db\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button_db APS.vhd(218) " "VHDL Process Statement warning at APS.vhd(218): signal \"button_db\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t APS.vhd(218) " "VHDL Process Statement warning at APS.vhd(218): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button_db APS.vhd(220) " "VHDL Process Statement warning at APS.vhd(220): signal \"button_db\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t APS.vhd(220) " "VHDL Process Statement warning at APS.vhd(220): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t APS.vhd(252) " "VHDL Process Statement warning at APS.vhd(252): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_comm APS.vhd(259) " "VHDL Process Statement warning at APS.vhd(259): signal \"sw_comm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "buzzer APS.vhd(193) " "VHDL Process Statement warning at APS.vhd(193): inferring latch(es) for signal or variable \"buzzer\", which holds its previous value in one or more paths through the process" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544636673372 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzzer APS.vhd(193) " "Inferred latch for \"buzzer\" at APS.vhd(193)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673409 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[39\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[39\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[39\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[39\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[39\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[39\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[39\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[39\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[39\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[39\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[39\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[39\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[39\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[39\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[39\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[39\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[38\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[38\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[38\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[38\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[38\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[38\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[38\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[38\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[38\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[38\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[38\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[38\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[38\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[38\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[38\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[38\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[37\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[37\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[37\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[37\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[37\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[37\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[37\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[37\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[37\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[37\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[37\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[37\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[37\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[37\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[37\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[37\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[36\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[36\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673442 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[36\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[36\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673449 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[36\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[36\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673449 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[36\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[36\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673449 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[36\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[36\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673449 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[36\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[36\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673449 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[36\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[36\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673449 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[36\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[36\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673449 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[35\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[35\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673450 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[35\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[35\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673450 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[35\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[35\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673450 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[35\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[35\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[35\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[35\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[35\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[35\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[35\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[35\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[35\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[35\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[34\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[34\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[34\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[34\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[34\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[34\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[34\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[34\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[34\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[34\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[34\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[34\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[34\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[34\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[34\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[34\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[33\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[33\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[33\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[33\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[33\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[33\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[33\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[33\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[33\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[33\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[33\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[33\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[33\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[33\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[33\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[33\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[32\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[32\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[32\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[32\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[32\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[32\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673451 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[32\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[32\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[32\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[32\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[32\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[32\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[32\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[32\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[32\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[32\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[31\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[31\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[31\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[31\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[31\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[31\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[31\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[31\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[31\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[31\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[31\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[31\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[31\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[31\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[31\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[31\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[30\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[30\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[30\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[30\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[30\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[30\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[30\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[30\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[30\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[30\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[30\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[30\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[30\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[30\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[30\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[30\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[29\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[29\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[29\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[29\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[29\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[29\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[29\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[29\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[29\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[29\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[29\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[29\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[29\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[29\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[29\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[29\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[28\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[28\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[28\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[28\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[28\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[28\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[28\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[28\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[28\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[28\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[28\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[28\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[28\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[28\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[28\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[28\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[27\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[27\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[27\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[27\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[27\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[27\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[27\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[27\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[27\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[27\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[27\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[27\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[27\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[27\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[27\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[27\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[26\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[26\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[26\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[26\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[26\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[26\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[26\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[26\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[26\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[26\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[26\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[26\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[26\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[26\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[26\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[26\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[25\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[25\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[25\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[25\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[25\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[25\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[25\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[25\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[25\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[25\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[25\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[25\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[25\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[25\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[25\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[25\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[24\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[24\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[24\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[24\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[24\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[24\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[24\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[24\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673459 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[24\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[24\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[24\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[24\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[24\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[24\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[24\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[24\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[23\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[23\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[23\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[23\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[23\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[23\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[23\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[23\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[23\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[23\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[23\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[23\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[23\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[23\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[23\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[23\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[22\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[22\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[22\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[22\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[22\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[22\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[22\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[22\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[22\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[22\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[22\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[22\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[22\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[22\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[22\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[22\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[21\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[21\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[21\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[21\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[21\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[21\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[21\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[21\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[21\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[21\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[21\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[21\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[21\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[21\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[21\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[21\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[20\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[20\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[20\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[20\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[20\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[20\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[20\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[20\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[20\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[20\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[20\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[20\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[20\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[20\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[20\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[20\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[19\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[19\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[19\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[19\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[19\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[19\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[19\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[19\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[19\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[19\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[19\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[19\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[19\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[19\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[19\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[19\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[18\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[18\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[18\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[18\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[18\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[18\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[18\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[18\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[18\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[18\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[18\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[18\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[18\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[18\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[18\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[18\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[17\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[17\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[17\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[17\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[17\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[17\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[17\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[17\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[17\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[17\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[17\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[17\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[17\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[17\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[17\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[17\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[16\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[16\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[16\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[16\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[16\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[16\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[16\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[16\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[16\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[16\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[16\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[16\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673469 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[16\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[16\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[16\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[16\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[15\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[15\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[15\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[15\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[15\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[15\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[15\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[15\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[15\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[15\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[15\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[15\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[15\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[15\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[15\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[15\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[14\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[14\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[14\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[14\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[14\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[14\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[14\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[14\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[14\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[14\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[14\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[14\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[14\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[14\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[14\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[14\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[13\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[13\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[13\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[13\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[13\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[13\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[13\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[13\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[13\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[13\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[13\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[13\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[13\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[13\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[13\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[13\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[12\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[12\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[12\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[12\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[12\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[12\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[12\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[12\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[12\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[12\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[12\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[12\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[12\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[12\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[12\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[12\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[11\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[11\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[11\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[11\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[11\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[11\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[11\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[11\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[11\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[11\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[11\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[11\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[11\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[11\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[11\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[11\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[10\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[10\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[10\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[10\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[10\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[10\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[10\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[10\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[10\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[10\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[10\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[10\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[10\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[10\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[10\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[10\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[9\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[9\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[9\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[9\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[9\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[9\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[9\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[9\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[9\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[9\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[9\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[9\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[9\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[9\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[9\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[9\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[8\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[8\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[8\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[8\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[8\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[8\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[8\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[8\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[8\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[8\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[8\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[8\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[8\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[8\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[8\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[8\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[7\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[7\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[7\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[7\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[7\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[7\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[7\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[7\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[7\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[7\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[7\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[7\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[7\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[7\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[7\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[7\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[6\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[6\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[6\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[6\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[6\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[6\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[6\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[6\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[6\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[6\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673479 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[6\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[6\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[6\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[6\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[6\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[6\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[5\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[5\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[5\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[5\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[5\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[5\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[5\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[5\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[5\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[5\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[5\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[5\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[5\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[5\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[5\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[5\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[4\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[4\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[4\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[4\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[4\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[4\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[4\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[4\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[4\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[4\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[4\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[4\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[4\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[4\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[4\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[4\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[3\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[3\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[3\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[3\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[3\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[3\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[3\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[3\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[3\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[3\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[3\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[3\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[3\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[3\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[3\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[3\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[2\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[2\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[2\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[2\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[2\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[2\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[2\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[2\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[2\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[2\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[2\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[2\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[2\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[2\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[2\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[2\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[1\]\[0\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[1\]\[0\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[1\]\[1\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[1\]\[1\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[1\]\[2\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[1\]\[2\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[1\]\[3\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[1\]\[3\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[1\]\[4\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[1\]\[4\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[1\]\[5\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[1\]\[5\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[1\]\[6\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[1\]\[6\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_ext2\[1\]\[7\] APS.vhd(114) " "Inferred latch for \"msg_ext2\[1\]\[7\]\" at APS.vhd(114)" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673489 "|APS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBOUNCE DEBOUNCE:db_button " "Elaborating entity \"DEBOUNCE\" for hierarchy \"DEBOUNCE:db_button\"" {  } { { "APS.vhd" "db_button" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBOUNCE_PULSE DEBOUNCE_PULSE:db_rst " "Elaborating entity \"DEBOUNCE_PULSE\" for hierarchy \"DEBOUNCE_PULSE:db_rst\"" {  } { { "APS.vhd" "db_rst" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673671 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button DEBOUNCE_PULSE.vhd(24) " "VHDL Process Statement warning at DEBOUNCE_PULSE.vhd(24): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEBOUNCE_PULSE.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/DEBOUNCE_PULSE.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673671 "|APS|DEBOUNCE_PULSE:db_rst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux DEBOUNCE_PULSE.vhd(25) " "VHDL Process Statement warning at DEBOUNCE_PULSE.vhd(25): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEBOUNCE_PULSE.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/DEBOUNCE_PULSE.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673671 "|APS|DEBOUNCE_PULSE:db_rst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MorseCode MorseCode:RxTx " "Elaborating entity \"MorseCode\" for hierarchy \"MorseCode:RxTx\"" {  } { { "APS.vhd" "RxTx" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673679 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TX MorseCode.vhd(123) " "VHDL Process Statement warning at MorseCode.vhd(123): inferring latch(es) for signal or variable \"TX\", which holds its previous value in one or more paths through the process" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "texto MorseCode.vhd(123) " "VHDL Process Statement warning at MorseCode.vhd(123): inferring latch(es) for signal or variable \"texto\", which holds its previous value in one or more paths through the process" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[4\]\[0\] MorseCode.vhd(123) " "Inferred latch for \"texto\[4\]\[0\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[4\]\[1\] MorseCode.vhd(123) " "Inferred latch for \"texto\[4\]\[1\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[4\]\[2\] MorseCode.vhd(123) " "Inferred latch for \"texto\[4\]\[2\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[4\]\[3\] MorseCode.vhd(123) " "Inferred latch for \"texto\[4\]\[3\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[4\]\[4\] MorseCode.vhd(123) " "Inferred latch for \"texto\[4\]\[4\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[4\]\[5\] MorseCode.vhd(123) " "Inferred latch for \"texto\[4\]\[5\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[4\]\[6\] MorseCode.vhd(123) " "Inferred latch for \"texto\[4\]\[6\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[4\]\[7\] MorseCode.vhd(123) " "Inferred latch for \"texto\[4\]\[7\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[3\]\[0\] MorseCode.vhd(123) " "Inferred latch for \"texto\[3\]\[0\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[3\]\[1\] MorseCode.vhd(123) " "Inferred latch for \"texto\[3\]\[1\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[3\]\[2\] MorseCode.vhd(123) " "Inferred latch for \"texto\[3\]\[2\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[3\]\[3\] MorseCode.vhd(123) " "Inferred latch for \"texto\[3\]\[3\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[3\]\[4\] MorseCode.vhd(123) " "Inferred latch for \"texto\[3\]\[4\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[3\]\[5\] MorseCode.vhd(123) " "Inferred latch for \"texto\[3\]\[5\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[3\]\[6\] MorseCode.vhd(123) " "Inferred latch for \"texto\[3\]\[6\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[3\]\[7\] MorseCode.vhd(123) " "Inferred latch for \"texto\[3\]\[7\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[2\]\[0\] MorseCode.vhd(123) " "Inferred latch for \"texto\[2\]\[0\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[2\]\[1\] MorseCode.vhd(123) " "Inferred latch for \"texto\[2\]\[1\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[2\]\[2\] MorseCode.vhd(123) " "Inferred latch for \"texto\[2\]\[2\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[2\]\[3\] MorseCode.vhd(123) " "Inferred latch for \"texto\[2\]\[3\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[2\]\[4\] MorseCode.vhd(123) " "Inferred latch for \"texto\[2\]\[4\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[2\]\[5\] MorseCode.vhd(123) " "Inferred latch for \"texto\[2\]\[5\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[2\]\[6\] MorseCode.vhd(123) " "Inferred latch for \"texto\[2\]\[6\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[2\]\[7\] MorseCode.vhd(123) " "Inferred latch for \"texto\[2\]\[7\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[1\]\[0\] MorseCode.vhd(123) " "Inferred latch for \"texto\[1\]\[0\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[1\]\[1\] MorseCode.vhd(123) " "Inferred latch for \"texto\[1\]\[1\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[1\]\[2\] MorseCode.vhd(123) " "Inferred latch for \"texto\[1\]\[2\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[1\]\[3\] MorseCode.vhd(123) " "Inferred latch for \"texto\[1\]\[3\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[1\]\[4\] MorseCode.vhd(123) " "Inferred latch for \"texto\[1\]\[4\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[1\]\[5\] MorseCode.vhd(123) " "Inferred latch for \"texto\[1\]\[5\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[1\]\[6\] MorseCode.vhd(123) " "Inferred latch for \"texto\[1\]\[6\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "texto\[1\]\[7\] MorseCode.vhd(123) " "Inferred latch for \"texto\[1\]\[7\]\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX MorseCode.vhd(123) " "Inferred latch for \"TX\" at MorseCode.vhd(123)" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673679 "|APS|MorseCode:RxTx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MORSE_GEN MorseCode:RxTx\|MORSE_GEN:RecivedMsg " "Elaborating entity \"MORSE_GEN\" for hierarchy \"MorseCode:RxTx\|MORSE_GEN:RecivedMsg\"" {  } { { "MorseCode.vhd" "RecivedMsg" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673679 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button_db MORSE_GEN.vhd(87) " "VHDL Process Statement warning at MORSE_GEN.vhd(87): signal \"button_db\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t MORSE_GEN.vhd(87) " "VHDL Process Statement warning at MORSE_GEN.vhd(87): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pointer MORSE_GEN.vhd(87) " "VHDL Process Statement warning at MORSE_GEN.vhd(87): signal \"pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button_db MORSE_GEN.vhd(89) " "VHDL Process Statement warning at MORSE_GEN.vhd(89): signal \"button_db\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t MORSE_GEN.vhd(89) " "VHDL Process Statement warning at MORSE_GEN.vhd(89): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pointer MORSE_GEN.vhd(89) " "VHDL Process Statement warning at MORSE_GEN.vhd(89): signal \"pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button_db MORSE_GEN.vhd(91) " "VHDL Process Statement warning at MORSE_GEN.vhd(91): signal \"button_db\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t MORSE_GEN.vhd(91) " "VHDL Process Statement warning at MORSE_GEN.vhd(91): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pointer MORSE_GEN.vhd(91) " "VHDL Process Statement warning at MORSE_GEN.vhd(91): signal \"pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button_db MORSE_GEN.vhd(93) " "VHDL Process Statement warning at MORSE_GEN.vhd(93): signal \"button_db\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pointer MORSE_GEN.vhd(93) " "VHDL Process Statement warning at MORSE_GEN.vhd(93): signal \"pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button_db MORSE_GEN.vhd(101) " "VHDL Process Statement warning at MORSE_GEN.vhd(101): signal \"button_db\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t MORSE_GEN.vhd(101) " "VHDL Process Statement warning at MORSE_GEN.vhd(101): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button_db MORSE_GEN.vhd(103) " "VHDL Process Statement warning at MORSE_GEN.vhd(103): signal \"button_db\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t MORSE_GEN.vhd(103) " "VHDL Process Statement warning at MORSE_GEN.vhd(103): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t MORSE_GEN.vhd(134) " "VHDL Process Statement warning at MORSE_GEN.vhd(134): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "msg_out MORSE_GEN.vhd(11) " "Using initial value X (don't care) for net \"msg_out\" at MORSE_GEN.vhd(11)" {  } { { "MORSE_GEN.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MORSE_GEN.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544636673689 "|APS|MorseCode:RxTx|MORSE_GEN:RecivedMsg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print_debug MorseCode:RxTx\|print_debug:texto_comp " "Elaborating entity \"print_debug\" for hierarchy \"MorseCode:RxTx\|print_debug:texto_comp\"" {  } { { "MorseCode.vhd" "texto_comp" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga\"" {  } { { "APS.vhd" "vga" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673699 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MSG_REC VGA.vhd(41) " "VHDL Signal Declaration warning at VGA.vhd(41): used explicit default value for signal \"MSG_REC\" because signal was never assigned a value" {  } { { "../VGA/VGA.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1544636673712 "|APS|VGA:vga"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MSG_ENV VGA.vhd(42) " "VHDL Signal Declaration warning at VGA.vhd(42): used explicit default value for signal \"MSG_ENV\" because signal was never assigned a value" {  } { { "../VGA/VGA.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1544636673712 "|APS|VGA:vga"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MSG_EXT VGA.vhd(43) " "VHDL Signal Declaration warning at VGA.vhd(43): used explicit default value for signal \"MSG_EXT\" because signal was never assigned a value" {  } { { "../VGA/VGA.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1544636673712 "|APS|VGA:vga"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MSG_EXT2 VGA.vhd(44) " "VHDL Signal Declaration warning at VGA.vhd(44): used explicit default value for signal \"MSG_EXT2\" because signal was never assigned a value" {  } { { "../VGA/VGA.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1544636673712 "|APS|VGA:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VIDEO_ON VGA.vhd(51) " "Verilog HDL or VHDL warning at VGA.vhd(51): object \"VIDEO_ON\" assigned a value but never read" {  } { { "../VGA/VGA.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544636673712 "|APS|VGA:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA:vga\|VGA_SYNC:vs1 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA:vga\|VGA_SYNC:vs1\"" {  } { { "../VGA/VGA.vhd" "vs1" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FQDIVIDER VGA:vga\|FQDIVIDER:fq1 " "Elaborating entity \"FQDIVIDER\" for hierarchy \"VGA:vga\|FQDIVIDER:fq1\"" {  } { { "../VGA/VGA.vhd" "fq1" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockRamArbiter VGA:vga\|blockRamArbiter:ba1 " "Elaborating entity \"blockRamArbiter\" for hierarchy \"VGA:vga\|blockRamArbiter:ba1\"" {  } { { "../VGA/VGA.vhd" "ba1" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fontROM VGA:vga\|blockRamArbiter:ba1\|fontROM:blockRam " "Elaborating entity \"fontROM\" for hierarchy \"VGA:vga\|blockRamArbiter:ba1\|fontROM:blockRam\"" {  } { { "../VGA/BlockRamArbiter.vhd" "blockRam" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/BlockRamArbiter.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_line VGA:vga\|text_line:tl0 " "Elaborating entity \"text_line\" for hierarchy \"VGA:vga\|text_line:tl0\"" {  } { { "../VGA/VGA.vhd" "tl0" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basicBlockRAM VGA:vga\|text_line:tl0\|basicBlockRAM:blockRam " "Elaborating entity \"basicBlockRAM\" for hierarchy \"VGA:vga\|text_line:tl0\|basicBlockRAM:blockRam\"" {  } { { "../VGA/text_line.vhd" "blockRam" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/text_line.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_line VGA:vga\|text_line:tl1 " "Elaborating entity \"text_line\" for hierarchy \"VGA:vga\|text_line:tl1\"" {  } { { "../VGA/VGA.vhd" "tl1" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basicBlockRAM VGA:vga\|text_line:tl1\|basicBlockRAM:blockRam " "Elaborating entity \"basicBlockRAM\" for hierarchy \"VGA:vga\|text_line:tl1\|basicBlockRAM:blockRam\"" {  } { { "../VGA/text_line.vhd" "blockRam" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/text_line.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_line VGA:vga\|text_line:tl3 " "Elaborating entity \"text_line\" for hierarchy \"VGA:vga\|text_line:tl3\"" {  } { { "../VGA/VGA.vhd" "tl3" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basicBlockRAM VGA:vga\|text_line:tl3\|basicBlockRAM:blockRam " "Elaborating entity \"basicBlockRAM\" for hierarchy \"VGA:vga\|text_line:tl3\|basicBlockRAM:blockRam\"" {  } { { "../VGA/text_line.vhd" "blockRam" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/text_line.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_line VGA:vga\|text_line:tl5 " "Elaborating entity \"text_line\" for hierarchy \"VGA:vga\|text_line:tl5\"" {  } { { "../VGA/VGA.vhd" "tl5" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/VGA.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basicBlockRAM VGA:vga\|text_line:tl5\|basicBlockRAM:blockRam " "Elaborating entity \"basicBlockRAM\" for hierarchy \"VGA:vga\|text_line:tl5\|basicBlockRAM:blockRam\"" {  } { { "../VGA/text_line.vhd" "blockRam" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/text_line.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorMorse ConversorMorse:cm " "Elaborating entity \"ConversorMorse\" for hierarchy \"ConversorMorse:cm\"" {  } { { "APS.vhd" "cm" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TabelaMorseChar ConversorMorse:cm\|TabelaMorseChar:tabelaMorse1 " "Elaborating entity \"TabelaMorseChar\" for hierarchy \"ConversorMorse:cm\|TabelaMorseChar:tabelaMorse1\"" {  } { { "../ConversorMorse/ConversorMorse.vhd" "tabelaMorse1" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/ConversorMorse/ConversorMorse.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorSinal ConversorMorse:cm\|ConversorSinal:conversor1 " "Elaborating entity \"ConversorSinal\" for hierarchy \"ConversorMorse:cm\|ConversorSinal:conversor1\"" {  } { { "../ConversorMorse/ConversorMorse.vhd" "conversor1" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/ConversorMorse/ConversorMorse.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636673839 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA:vga\|text_line:tl0\|basicBlockRAM:blockRam\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:vga\|text_line:tl0\|basicBlockRAM:blockRam\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 160 " "Parameter NUMWORDS_A set to 160" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/APS.ram0_basicBlockRAM_3bf52e1f.hdl.mif " "Parameter INIT_FILE set to db/APS.ram0_basicBlockRAM_3bf52e1f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA:vga\|text_line:tl1\|basicBlockRAM:blockRam\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:vga\|text_line:tl1\|basicBlockRAM:blockRam\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/APS.ram0_basicBlockRAM_a3a0e4b5.hdl.mif " "Parameter INIT_FILE set to db/APS.ram0_basicBlockRAM_a3a0e4b5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA:vga\|text_line:tl2\|basicBlockRAM:blockRam\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:vga\|text_line:tl2\|basicBlockRAM:blockRam\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/APS.ram0_basicBlockRAM_a3a0e4b5.hdl.mif " "Parameter INIT_FILE set to db/APS.ram0_basicBlockRAM_a3a0e4b5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA:vga\|text_line:tl3\|basicBlockRAM:blockRam\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:vga\|text_line:tl3\|basicBlockRAM:blockRam\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/APS.ram0_basicBlockRAM_bf644313.hdl.mif " "Parameter INIT_FILE set to db/APS.ram0_basicBlockRAM_bf644313.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA:vga\|text_line:tl4\|basicBlockRAM:blockRam\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:vga\|text_line:tl4\|basicBlockRAM:blockRam\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/APS.ram0_basicBlockRAM_bf644313.hdl.mif " "Parameter INIT_FILE set to db/APS.ram0_basicBlockRAM_bf644313.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA:vga\|text_line:tl5\|basicBlockRAM:blockRam\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:vga\|text_line:tl5\|basicBlockRAM:blockRam\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 544 " "Parameter NUMWORDS_A set to 544" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/APS.ram0_basicBlockRAM_bcd673fb.hdl.mif " "Parameter INIT_FILE set to db/APS.ram0_basicBlockRAM_bcd673fb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA:vga\|blockRamArbiter:ba1\|fontROM:blockRam\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:vga\|blockRamArbiter:ba1\|fontROM:blockRam\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/APS.ram0_fontROM_16852496.hdl.mif " "Parameter INIT_FILE set to db/APS.ram0_fontROM_16852496.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544636685659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1544636685659 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1544636685659 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "APS.vhd" "Mod0" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544636685662 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1544636685662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:vga\|text_line:tl0\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"VGA:vga\|text_line:tl0\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544636685749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:vga\|text_line:tl0\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"VGA:vga\|text_line:tl0\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 160 " "Parameter \"NUMWORDS_A\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/APS.ram0_basicBlockRAM_3bf52e1f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/APS.ram0_basicBlockRAM_3bf52e1f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685749 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544636685749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_36d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_36d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_36d1 " "Found entity 1: altsyncram_36d1" {  } { { "db/altsyncram_36d1.tdf" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/db/altsyncram_36d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636685842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636685842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:vga\|text_line:tl1\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"VGA:vga\|text_line:tl1\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544636685862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:vga\|text_line:tl1\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"VGA:vga\|text_line:tl1\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/APS.ram0_basicBlockRAM_a3a0e4b5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/APS.ram0_basicBlockRAM_a3a0e4b5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685862 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544636685862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06d1 " "Found entity 1: altsyncram_06d1" {  } { { "db/altsyncram_06d1.tdf" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/db/altsyncram_06d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636685949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636685949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:vga\|text_line:tl3\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"VGA:vga\|text_line:tl3\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544636685972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:vga\|text_line:tl3\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"VGA:vga\|text_line:tl3\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/APS.ram0_basicBlockRAM_bf644313.hdl.mif " "Parameter \"INIT_FILE\" = \"db/APS.ram0_basicBlockRAM_bf644313.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636685972 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544636685972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4d1 " "Found entity 1: altsyncram_n4d1" {  } { { "db/altsyncram_n4d1.tdf" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/db/altsyncram_n4d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636686061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636686061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:vga\|text_line:tl5\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"VGA:vga\|text_line:tl5\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544636686082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:vga\|text_line:tl5\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"VGA:vga\|text_line:tl5\|basicBlockRAM:blockRam\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 544 " "Parameter \"NUMWORDS_A\" = \"544\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/APS.ram0_basicBlockRAM_bcd673fb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/APS.ram0_basicBlockRAM_bcd673fb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686082 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544636686082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59d1 " "Found entity 1: altsyncram_59d1" {  } { { "db/altsyncram_59d1.tdf" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/db/altsyncram_59d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636686182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636686182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:vga\|blockRamArbiter:ba1\|fontROM:blockRam\|altsyncram:ROM_rtl_0 " "Elaborated megafunction instantiation \"VGA:vga\|blockRamArbiter:ba1\|fontROM:blockRam\|altsyncram:ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544636686199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:vga\|blockRamArbiter:ba1\|fontROM:blockRam\|altsyncram:ROM_rtl_0 " "Instantiated megafunction \"VGA:vga\|blockRamArbiter:ba1\|fontROM:blockRam\|altsyncram:ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/APS.ram0_fontROM_16852496.hdl.mif " "Parameter \"INIT_FILE\" = \"db/APS.ram0_fontROM_16852496.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686202 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544636686202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_af61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_af61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_af61 " "Found entity 1: altsyncram_af61" {  } { { "db/altsyncram_af61.tdf" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/db/altsyncram_af61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636686339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636686339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544636686382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 29 " "Parameter \"LPM_WIDTHN\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 29 " "Parameter \"LPM_WIDTHD\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636686382 ""}  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544636686382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/db/lpm_divide_nbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636686469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636686469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_lnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_lnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_lnh " "Found entity 1: sign_div_unsign_lnh" {  } { { "db/sign_div_unsign_lnh.tdf" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/db/sign_div_unsign_lnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636686493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636686493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l9f " "Found entity 1: alt_u_div_l9f" {  } { { "db/alt_u_div_l9f.tdf" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/db/alt_u_div_l9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636686580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636686580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636686699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636686699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544636686789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544636686789 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MorseCode:RxTx\|texto\[2\]\[6\] MorseCode:RxTx\|texto\[4\]\[6\] " "Duplicate LATCH primitive \"MorseCode:RxTx\|texto\[2\]\[6\]\" merged with LATCH primitive \"MorseCode:RxTx\|texto\[4\]\[6\]\"" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636687809 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MorseCode:RxTx\|texto\[1\]\[6\] MorseCode:RxTx\|texto\[4\]\[6\] " "Duplicate LATCH primitive \"MorseCode:RxTx\|texto\[1\]\[6\]\" merged with LATCH primitive \"MorseCode:RxTx\|texto\[4\]\[6\]\"" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636687809 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MorseCode:RxTx\|texto\[2\]\[0\] MorseCode:RxTx\|texto\[3\]\[0\] " "Duplicate LATCH primitive \"MorseCode:RxTx\|texto\[2\]\[0\]\" merged with LATCH primitive \"MorseCode:RxTx\|texto\[3\]\[0\]\"" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544636687809 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1544636687809 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1544636687852 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1544636687852 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R_VGA\[0\] GND " "Pin \"R_VGA\[0\]\" is stuck at GND" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544636692329 "|APS|R_VGA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_VGA\[0\] GND " "Pin \"G_VGA\[0\]\" is stuck at GND" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544636692329 "|APS|G_VGA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_VGA\[0\] GND " "Pin \"B_VGA\[0\]\" is stuck at GND" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544636692329 "|APS|B_VGA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_VGA\[1\] GND " "Pin \"B_VGA\[1\]\" is stuck at GND" {  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544636692329 "|APS|B_VGA[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544636692329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1544636693079 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "131 " "131 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1544636699959 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544636700759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544636700759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4352 " "Implemented 4352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544636701891 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544636701891 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4232 " "Implemented 4232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544636701891 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1544636701891 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544636701891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544636702042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 15:45:02 2018 " "Processing ended: Wed Dec 12 15:45:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544636702042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544636702042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544636702042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544636702042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544636704333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544636704333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 15:45:03 2018 " "Processing started: Wed Dec 12 15:45:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544636704333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544636704333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off APS -c APS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off APS -c APS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544636704333 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544636704480 ""}
{ "Info" "0" "" "Project  = APS" {  } {  } 0 0 "Project  = APS" 0 0 "Fitter" 0 0 1544636704480 ""}
{ "Info" "0" "" "Revision = APS" {  } {  } 0 0 "Revision = APS" 0 0 "Fitter" 0 0 1544636704480 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1544636704667 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "APS EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"APS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544636704719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544636704792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544636704792 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544636705309 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544636705331 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544636705692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544636705692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544636705692 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544636705692 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 0 { 0 ""} 0 7659 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544636705702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 0 { 0 ""} 0 7661 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544636705702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 0 { 0 ""} 0 7663 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544636705702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 0 { 0 ""} 0 7665 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544636705702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 0 { 0 ""} 0 7667 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544636705702 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544636705702 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544636705702 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1544636705712 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 64 " "No exact pin location assignment(s) for 2 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_seg " "Pin led_seg not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { led_seg } } } { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_seg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544636707092 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_VGA\[0\] " "Pin B_VGA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B_VGA[0] } } } { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_VGA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544636707092 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1544636707092 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "TimeQuest Timing Analyzer is analyzing 23 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1544636707809 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "APS.sdc " "Synopsys Design Constraints File file not found: 'APS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544636707811 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544636707819 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544636707862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544636707869 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544636707870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1544636708142 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MorseCode:RxTx\|pr_state.recieving " "Destination node MorseCode:RxTx\|pr_state.recieving" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MorseCode:RxTx|pr_state.recieving } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 0 { 0 ""} 0 1415 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1544636708142 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1544636708142 ""}  } { { "APS.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/APS.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 0 { 0 ""} 0 7648 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544636708142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "Automatically promoted node VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1544636708142 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:vga\|FQDIVIDER:fq1\|TEMPORAL~0 " "Destination node VGA:vga\|FQDIVIDER:fq1\|TEMPORAL~0" {  } { { "../VGA/FQDIVIDER.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/FQDIVIDER.vhd" 19 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA:vga|FQDIVIDER:fq1|TEMPORAL~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 0 { 0 ""} 0 6764 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1544636708142 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1544636708142 ""}  } { { "../VGA/FQDIVIDER.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/VGA/FQDIVIDER.vhd" 19 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA:vga|FQDIVIDER:fq1|TEMPORAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 0 { 0 ""} 0 762 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544636708142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MorseCode:RxTx\|texto~0  " "Automatically promoted node MorseCode:RxTx\|texto~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1544636708142 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MorseCode:RxTx\|Selector10~1 " "Destination node MorseCode:RxTx\|Selector10~1" {  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 125 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MorseCode:RxTx|Selector10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 0 { 0 ""} 0 2803 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1544636708142 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1544636708142 ""}  } { { "MorseCode.vhd" "" { Text "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/MorseCode.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MorseCode:RxTx|texto~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 0 { 0 ""} 0 2802 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544636708142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544636708932 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544636708942 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544636708942 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544636708952 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544636708959 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544636708962 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544636708962 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544636708971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544636709199 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1544636709212 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544636709212 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1544636709233 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1544636709233 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544636709233 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 18 15 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544636709233 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544636709233 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544636709233 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544636709233 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544636709233 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 15 28 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544636709233 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 32 15 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544636709233 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544636709233 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1544636709233 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544636709233 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544636709681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544636711319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544636713439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544636713479 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544636723862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544636723862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544636724812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1544636729299 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544636729299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544636733322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1544636733322 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544636733322 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.88 " "Total time spent on timing analysis during the Fitter is 4.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1544636733459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544636733532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544636734492 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544636734542 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544636735282 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544636736412 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/output_files/APS.fit.smsg " "Generated suppressed messages file C:/Users/gusta/Documents/MEGA/EngdeComputacao/Logica_Rec/ultimo_morse_code_fpga-master/morse_code_fpga-master/GERACAO CODIGO MORSE/output_files/APS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544636738713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5028 " "Peak virtual memory: 5028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544636740112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 15:45:40 2018 " "Processing ended: Wed Dec 12 15:45:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544636740112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544636740112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544636740112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544636740112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544636742092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544636742092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 15:45:41 2018 " "Processing started: Wed Dec 12 15:45:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544636742092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544636742092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off APS -c APS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off APS -c APS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544636742092 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544636743353 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544636743423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544636744052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 15:45:44 2018 " "Processing ended: Wed Dec 12 15:45:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544636744052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544636744052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544636744052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544636744052 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544636744782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544636746292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544636746292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 15:45:45 2018 " "Processing started: Wed Dec 12 15:45:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544636746292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544636746292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta APS -c APS " "Command: quartus_sta APS -c APS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544636746297 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1544636746452 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544636746862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544636746949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544636746949 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "TimeQuest Timing Analyzer is analyzing 23 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1544636747439 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "APS.sdc " "Synopsys Design Constraints File file not found: 'APS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1544636747542 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1544636747549 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MorseCode:RxTx\|pr_state.comm_request MorseCode:RxTx\|pr_state.comm_request " "create_clock -period 1.000 -name MorseCode:RxTx\|pr_state.comm_request MorseCode:RxTx\|pr_state.comm_request" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544636747563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544636747563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MorseCode:RxTx\|pr_state.transmiting MorseCode:RxTx\|pr_state.transmiting " "create_clock -period 1.000 -name MorseCode:RxTx\|pr_state.transmiting MorseCode:RxTx\|pr_state.transmiting" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544636747563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pr_state.communication pr_state.communication " "create_clock -period 1.000 -name pr_state.communication pr_state.communication" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544636747563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:vga\|FQDIVIDER:fq1\|TEMPORAL VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " "create_clock -period 1.000 -name VGA:vga\|FQDIVIDER:fq1\|TEMPORAL VGA:vga\|FQDIVIDER:fq1\|TEMPORAL" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544636747563 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544636747563 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1544636747732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544636747732 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1544636747732 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1544636747759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544636748222 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544636748222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.302 " "Worst-case setup slack is -14.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.302           -8573.285 clk  " "  -14.302           -8573.285 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.719             -67.723 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "   -3.719             -67.723 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.970              -2.970 MorseCode:RxTx\|pr_state.transmiting  " "   -2.970              -2.970 MorseCode:RxTx\|pr_state.transmiting " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.748              -2.748 pr_state.communication  " "   -2.748              -2.748 pr_state.communication " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.503             -22.184 MorseCode:RxTx\|pr_state.comm_request  " "   -1.503             -22.184 MorseCode:RxTx\|pr_state.comm_request " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636748259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.771 " "Worst-case hold slack is -0.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771              -6.055 MorseCode:RxTx\|pr_state.comm_request  " "   -0.771              -6.055 MorseCode:RxTx\|pr_state.comm_request " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.087 clk  " "   -0.057              -0.087 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "    0.361               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.529               0.000 pr_state.communication  " "    2.529               0.000 pr_state.communication " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.712               0.000 MorseCode:RxTx\|pr_state.transmiting  " "    2.712               0.000 MorseCode:RxTx\|pr_state.transmiting " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636748352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.855 " "Worst-case recovery slack is -1.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.855             -96.200 clk  " "   -1.855             -96.200 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454              -7.588 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "   -0.454              -7.588 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636748399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.794 " "Worst-case removal slack is 0.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "    0.794               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 clk  " "    1.227               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636748439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1500.480 clk  " "   -3.000           -1500.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "   -1.000             -28.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 MorseCode:RxTx\|pr_state.transmiting  " "    0.412               0.000 MorseCode:RxTx\|pr_state.transmiting " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 MorseCode:RxTx\|pr_state.comm_request  " "    0.423               0.000 MorseCode:RxTx\|pr_state.comm_request " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 pr_state.communication  " "    0.433               0.000 pr_state.communication " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636748471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636748471 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1544636749107 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1544636749151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1544636750259 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750582 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544636750691 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544636750691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.590 " "Worst-case setup slack is -12.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.590           -7550.871 clk  " "  -12.590           -7550.871 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.247             -58.256 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "   -3.247             -58.256 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.630              -2.630 MorseCode:RxTx\|pr_state.transmiting  " "   -2.630              -2.630 MorseCode:RxTx\|pr_state.transmiting " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.412              -2.412 pr_state.communication  " "   -2.412              -2.412 pr_state.communication " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.344             -19.716 MorseCode:RxTx\|pr_state.comm_request  " "   -1.344             -19.716 MorseCode:RxTx\|pr_state.comm_request " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636750719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.640 " "Worst-case hold slack is -0.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640              -4.612 MorseCode:RxTx\|pr_state.comm_request  " "   -0.640              -4.612 MorseCode:RxTx\|pr_state.comm_request " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060              -0.104 clk  " "   -0.060              -0.104 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "    0.321               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.328               0.000 pr_state.communication  " "    2.328               0.000 pr_state.communication " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.496               0.000 MorseCode:RxTx\|pr_state.transmiting  " "    2.496               0.000 MorseCode:RxTx\|pr_state.transmiting " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636750762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.550 " "Worst-case recovery slack is -1.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550             -78.941 clk  " "   -1.550             -78.941 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -5.546 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "   -0.347              -5.546 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636750792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.762 " "Worst-case removal slack is 0.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "    0.762               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.135               0.000 clk  " "    1.135               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636750812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1500.480 clk  " "   -3.000           -1500.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "   -1.000             -28.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 MorseCode:RxTx\|pr_state.comm_request  " "    0.405               0.000 MorseCode:RxTx\|pr_state.comm_request " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 MorseCode:RxTx\|pr_state.transmiting  " "    0.423               0.000 MorseCode:RxTx\|pr_state.transmiting " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 pr_state.communication  " "    0.456               0.000 pr_state.communication " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636750839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636750839 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1544636751639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544636751939 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544636751962 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544636751962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.727 " "Worst-case setup slack is -7.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636751979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636751979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.727           -4368.592 clk  " "   -7.727           -4368.592 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636751979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.646             -26.046 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "   -1.646             -26.046 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636751979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.263              -1.263 MorseCode:RxTx\|pr_state.transmiting  " "   -1.263              -1.263 MorseCode:RxTx\|pr_state.transmiting " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636751979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.152              -1.152 pr_state.communication  " "   -1.152              -1.152 pr_state.communication " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636751979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.354              -2.866 MorseCode:RxTx\|pr_state.comm_request  " "   -0.354              -2.866 MorseCode:RxTx\|pr_state.comm_request " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636751979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636751979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.521 " "Worst-case hold slack is -0.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -4.645 MorseCode:RxTx\|pr_state.comm_request  " "   -0.521              -4.645 MorseCode:RxTx\|pr_state.comm_request " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275              -3.049 clk  " "   -0.275              -3.049 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "    0.192               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.447               0.000 pr_state.communication  " "    1.447               0.000 pr_state.communication " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.548               0.000 MorseCode:RxTx\|pr_state.transmiting  " "    1.548               0.000 MorseCode:RxTx\|pr_state.transmiting " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636752039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.717 " "Worst-case recovery slack is -0.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717             -29.756 clk  " "   -0.717             -29.756 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "    0.147               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636752069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.408 " "Worst-case removal slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "    0.408               0.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 clk  " "    0.595               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636752102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1565.027 clk  " "   -3.000           -1565.027 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL  " "   -1.000             -28.000 VGA:vga\|FQDIVIDER:fq1\|TEMPORAL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 MorseCode:RxTx\|pr_state.comm_request  " "    0.443               0.000 MorseCode:RxTx\|pr_state.comm_request " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 pr_state.communication  " "    0.451               0.000 pr_state.communication " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 MorseCode:RxTx\|pr_state.transmiting  " "    0.454               0.000 MorseCode:RxTx\|pr_state.transmiting " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544636752121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544636752121 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544636753329 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544636753329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544636753659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 15:45:53 2018 " "Processing ended: Wed Dec 12 15:45:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544636753659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544636753659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544636753659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544636753659 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus II Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544636754521 ""}
