
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.378920                       # Number of seconds simulated
sim_ticks                                2378920124500                       # Number of ticks simulated
final_tick                               2378920124500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 469443                       # Simulator instruction rate (inst/s)
host_op_rate                                   773047                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2233532754                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669520                       # Number of bytes of host memory used
host_seconds                                  1065.09                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           97824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       533324000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          533421824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        97824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    531970784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       531970784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16666375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16669432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16624087                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16624087                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              41121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          224187435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             224228556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         41121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            41121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       223618598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            223618598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       223618598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             41121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         224187435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            447847154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16669432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16624087                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16669432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16624087                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1066843072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534534016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               533421824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            531970784                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8271967                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1041588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1042036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1041964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1042008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1041618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1041555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1041553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1041838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1042303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1042300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522036                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2378897262500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16669432                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16624087                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16669422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2008320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    797.371479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   616.142550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.347124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       236015     11.75%     11.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        61078      3.04%     14.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        67523      3.36%     18.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        71009      3.54%     21.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        95019      4.73%     26.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        49009      2.44%     28.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        63506      3.16%     32.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        92377      4.60%     36.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1272784     63.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2008320                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.965947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.878637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.048956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       521470    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.176294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516845     99.11%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              778      0.15%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3825      0.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521474                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 246920550250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            559472231500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83347115000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14812.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33562.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       448.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       224.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    224.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    223.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15304900                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7708297                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.29                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      71452.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7172458440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3812252070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             59503781820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21796605900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         112610038320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         146624159760                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           8788839840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    294259651140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     93193587360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     289949799150                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1037737976040                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            436.222284                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2034406477250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   9795475750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   47813856000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1146430578500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 242687301250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  286890360750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 645302552250                       # Time in different power states
system.mem_ctrls_1.actEnergy               7166946360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3809322330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             59515898400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21801324780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         112346357760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         146265321960                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           8783168640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    293984676870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     92613497280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     290616667995                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1036928025375                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            435.881813                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2035161859250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   9781443000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   47701806000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1149350365250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 241176690500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  286210741250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 644699078500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2378920124500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4757840249                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4757840249                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          16690842                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4092.422556                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254979618                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16694938                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.272870                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        8173448500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4092.422556                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         2959                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1103393162                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1103393162                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157117412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157117412                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97862206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97862206                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     254979618                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254979618                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254979618                       # number of overall hits
system.cpu.dcache.overall_hits::total       254979618                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        96983                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         96983                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16597955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16597955                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16694938                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16694938                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16694938                       # number of overall misses
system.cpu.dcache.overall_misses::total      16694938                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  24913574500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24913574500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1422509803500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1422509803500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1447423378000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1447423378000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1447423378000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1447423378000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674556                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674556                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674556                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674556                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000617                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000617                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.145011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.145011                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.061452                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061452                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.061452                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061452                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 256885.995484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 256885.995484                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85703.919760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85703.919760                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 86698.338023                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86698.338023                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 86698.338023                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86698.338023                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     16670629                       # number of writebacks
system.cpu.dcache.writebacks::total          16670629                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        96983                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        96983                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16597955                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16597955                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16694938                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16694938                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16694938                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16694938                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  24816591500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24816591500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1405911848500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1405911848500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1430728440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1430728440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1430728440000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1430728440000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.145011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.145011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.061452                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061452                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.061452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061452                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 255885.995484                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 255885.995484                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84703.919760                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84703.919760                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 85698.338023                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85698.338023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 85698.338023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85698.338023                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             70752                       # number of replacements
system.cpu.icache.tags.tagsinuse          1306.486999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675280891                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72766                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9280.170560                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1306.486999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.637933                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.637933                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2014                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1935                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.983398                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2701487394                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2701487394                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    675280891                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675280891                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675280891                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675280891                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675280891                       # number of overall hits
system.cpu.icache.overall_hits::total       675280891                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        72766                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72766                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        72766                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72766                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        72766                       # number of overall misses
system.cpu.icache.overall_misses::total         72766                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1236665000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1236665000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1236665000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1236665000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1236665000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1236665000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000108                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000108                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000108                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000108                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000108                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000108                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16995.093863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16995.093863                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 16995.093863                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16995.093863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 16995.093863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16995.093863                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        70752                       # number of writebacks
system.cpu.icache.writebacks::total             70752                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        72766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72766                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        72766                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72766                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        72766                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72766                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1163899000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1163899000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1163899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1163899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1163899000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1163899000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000108                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000108                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000108                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000108                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15995.093863                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15995.093863                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15995.093863                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15995.093863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15995.093863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15995.093863                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  16638790                       # number of replacements
system.l2.tags.tagsinuse                 32656.448642                       # Cycle average of tags in use
system.l2.tags.total_refs                    16857382                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16671558                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.011146                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               10760778000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      210.299788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        242.744977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32203.403878                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.006418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.007408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.982770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996596                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          958                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31708                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 150788750                       # Number of tag accesses
system.l2.tags.data_accesses                150788750                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     16670629                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16670629                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        70752                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            70752                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              10283                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10283                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           69709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              69709                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          18280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18280                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 69709                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 28563                       # number of demand (read+write) hits
system.l2.demand_hits::total                    98272                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                69709                       # number of overall hits
system.l2.overall_hits::cpu.data                28563                       # number of overall hits
system.l2.overall_hits::total                   98272                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16587672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16587672                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3057                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3057                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        78703                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           78703                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3057                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16666375                       # number of demand (read+write) misses
system.l2.demand_misses::total               16669432                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3057                       # number of overall misses
system.l2.overall_misses::cpu.data           16666375                       # number of overall misses
system.l2.overall_misses::total              16669432                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1380906944500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1380906944500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    322805500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    322805500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  24479176500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24479176500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     322805500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1405386121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1405708926500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    322805500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1405386121000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1405708926500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16670629                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16670629                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        70752                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        70752                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16597955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16597955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        72766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          72766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        96983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         96983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             72766                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16694938                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16767704                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            72766                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16694938                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16767704                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999380                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.042011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.042011                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.811513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.811513                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.042011                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.998289                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994139                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.042011                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.998289                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994139                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83248.990244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83248.990244                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 105595.518482                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105595.518482                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 311032.317701                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 311032.317701                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 105595.518482                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84324.642941                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84328.543798                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 105595.518482                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84324.642941                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84328.543798                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks             16624087                       # number of writebacks
system.l2.writebacks::total                  16624087                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          358                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           358                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16587672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16587672                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3057                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3057                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        78703                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        78703                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16666375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16669432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16666375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16669432                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1215030224500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1215030224500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    292235500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    292235500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  23692146500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  23692146500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    292235500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1238722371000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1239014606500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    292235500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1238722371000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1239014606500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999380                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999380                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.042011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.042011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.811513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.811513                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.042011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.998289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.042011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.998289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994139                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73248.990244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73248.990244                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 95595.518482                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95595.518482                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 301032.317701                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 301032.317701                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 95595.518482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74324.642941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74328.543798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 95595.518482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74324.642941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74328.543798                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      33304018                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     16634586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              81760                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16624087                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10499                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16587672                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16587672                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81760                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49973450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     49973450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49973450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1065392608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1065392608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1065392608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16669432                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16669432    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16669432                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66552206500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54438615500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     33529298                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16761594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4562                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4562                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2378920124500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            169749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33294716                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        70752                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           34916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16597955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16597955                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         72766                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        96983                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       216284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50080718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              50297002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4592576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1067698144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1072290720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16638790                       # Total snoops (count)
system.tol2bus.snoopTraffic                 531970784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33406494                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000137                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011685                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33401932     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4562      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33406494                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25135339500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          72766000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16694938000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
