
---------- Begin Simulation Statistics ----------
final_tick                                 7933512500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60080                       # Simulator instruction rate (inst/s)
host_mem_usage                                 810432                       # Number of bytes of host memory used
host_op_rate                                   113990                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   166.45                       # Real time elapsed on the host
host_tick_rate                               47664295                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007934                       # Number of seconds simulated
sim_ticks                                  7933512500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11541664                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6967745                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.586703                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.586703                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    480260                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   264394                       # number of floating regfile writes
system.cpu.idleCycles                         1496720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               200849                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2400731                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.444750                       # Inst execution rate
system.cpu.iew.exec_refs                      4674740                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1733994                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  905731                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3177202                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1489                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             16044                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1906322                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24729049                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2940746                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            301246                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22923880                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6184                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                426911                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 173753                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                436126                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3837                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       149534                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          51315                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25642855                       # num instructions consuming a value
system.cpu.iew.wb_count                      22712673                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.634138                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16261118                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.431439                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22820224                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32865325                       # number of integer regfile reads
system.cpu.int_regfile_writes                18092724                       # number of integer regfile writes
system.cpu.ipc                               0.630238                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.630238                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            379862      1.64%      1.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17906600     77.10%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14117      0.06%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6365      0.03%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               18198      0.08%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3735      0.02%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                35723      0.15%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   30      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                23005      0.10%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60459      0.26%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3941      0.02%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              10      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              78      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               7      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             10      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2882391     12.41%     91.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1571420      6.77%     98.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          124693      0.54%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         194386      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23225126                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  515583                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1000936                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       465429                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             753980                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      312956                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013475                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  244339     78.07%     78.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      8      0.00%     78.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    765      0.24%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    379      0.12%     78.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   147      0.05%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   44      0.01%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16895      5.40%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19531      6.24%     90.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             23501      7.51%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7347      2.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22642637                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           60162700                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22247244                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29734597                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24723735                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23225126                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5314                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5755935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             30122                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3320                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6342377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14370306                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616189                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.223519                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7862469     54.71%     54.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1208052      8.41%     63.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1136495      7.91%     71.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1114668      7.76%     78.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              946945      6.59%     85.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              788532      5.49%     90.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              712265      4.96%     95.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              410990      2.86%     98.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              189890      1.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14370306                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.463735                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            154275                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           215679                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3177202                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1906322                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10098573                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         15867026                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          126486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22688                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53568                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          723                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       377440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          152                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       756210                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            152                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3039512                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2305381                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            201978                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1258023                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1125221                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             89.443595                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  169902                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                318                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          173495                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              58298                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           115197                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        28386                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         5667889                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            166415                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13535867                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.401692                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.370480                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8289199     61.24%     61.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1441282     10.65%     71.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          748052      5.53%     77.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1095792      8.10%     85.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          430759      3.18%     88.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          244285      1.80%     90.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          172759      1.28%     91.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          142575      1.05%     92.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          971164      7.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13535867                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        971164                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3955656                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3955656                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3974330                       # number of overall hits
system.cpu.dcache.overall_hits::total         3974330                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       143810                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         143810                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       144889                       # number of overall misses
system.cpu.dcache.overall_misses::total        144889                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3762720994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3762720994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3762720994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3762720994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4099466                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4099466                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4119219                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4119219                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035080                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035080                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035174                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035174                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26164.529546                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26164.529546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25969.680197                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25969.680197                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48643                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          580                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.292869                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          145                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        64498                       # number of writebacks
system.cpu.dcache.writebacks::total             64498                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54596                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54596                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        89214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        89214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        89821                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        89821                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2176528995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2176528995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2202462495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2202462495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021762                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021762                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021805                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021805                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24396.720190                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24396.720190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24520.574198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24520.574198                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89144                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2569176                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2569176                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       121119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        121119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2802258000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2802258000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2690295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2690295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23136.403042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23136.403042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        53757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        67362                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        67362                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1250608000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1250608000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18565.482023                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18565.482023                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22691                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22691                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    960462994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    960462994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42327.927108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42327.927108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          839                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          839                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21852                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21852                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    925920995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    925920995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015507                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015507                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42372.368433                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42372.368433                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18674                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18674                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1079                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1079                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19753                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19753                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.054625                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.054625                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          607                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          607                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25933500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25933500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.030730                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030730                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42724.052718                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42724.052718                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.844039                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4064303                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             89656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.332192                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.844039                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995789                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995789                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8328094                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8328094                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7410026                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2669019                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3909270                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                208238                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 173753                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1121686                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 37375                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               26195818                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                162666                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2939615                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1734387                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         12663                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1958                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7781759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       14336597                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3039512                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1353421                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6363862                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  421152                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          3                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1813                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         12088                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          193                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2249471                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                109880                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           14370306                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.901015                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.132311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9956776     69.29%     69.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   219894      1.53%     70.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   274337      1.91%     72.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   280270      1.95%     74.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   386655      2.69%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   343033      2.39%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   270327      1.88%     81.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   287063      2.00%     83.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2351951     16.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14370306                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.191562                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.903547                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1942333                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1942333                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1942333                       # number of overall hits
system.cpu.icache.overall_hits::total         1942333                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       307132                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         307132                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       307132                       # number of overall misses
system.cpu.icache.overall_misses::total        307132                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4834197996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4834197996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4834197996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4834197996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2249465                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2249465                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2249465                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2249465                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.136536                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.136536                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.136536                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.136536                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15739.805673                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15739.805673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15739.805673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15739.805673                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5416                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               158                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.278481                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       288286                       # number of writebacks
system.cpu.icache.writebacks::total            288286                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        18173                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18173                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        18173                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18173                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       288959                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       288959                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       288959                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       288959                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4279264499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4279264499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4279264499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4279264499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.128457                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.128457                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.128457                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.128457                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14809.244561                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14809.244561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14809.244561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14809.244561                       # average overall mshr miss latency
system.cpu.icache.replacements                 288286                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1942333                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1942333                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       307132                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        307132                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4834197996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4834197996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2249465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2249465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.136536                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.136536                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15739.805673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15739.805673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        18173                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18173                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       288959                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       288959                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4279264499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4279264499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.128457                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.128457                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14809.244561                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14809.244561                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.540890                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2231291                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            288958                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.721852                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.540890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995197                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995197                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          275                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4787888                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4787888                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2251856                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         32160                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      216882                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  824633                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1300                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3837                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 497256                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6075                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7933512500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 173753                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7553324                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1554328                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4740                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3954470                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1129691                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               25688726                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13414                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 165319                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16951                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 914227                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28580621                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    63340335                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 37708464                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    560665                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7121139                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     113                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  84                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    732148                       # count of insts added to the skid buffer
system.cpu.rob.reads                         37152042                       # The number of ROB reads
system.cpu.rob.writes                        50120562                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               276244                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                71312                       # number of demand (read+write) hits
system.l2.demand_hits::total                   347556                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              276244                       # number of overall hits
system.l2.overall_hits::.cpu.data               71312                       # number of overall hits
system.l2.overall_hits::total                  347556                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12536                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18344                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30880                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12536                       # number of overall misses
system.l2.overall_misses::.cpu.data             18344                       # number of overall misses
system.l2.overall_misses::total                 30880                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    917873500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1304824000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2222697500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    917873500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1304824000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2222697500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           288780                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            89656                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               378436                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          288780                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           89656                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              378436                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.043410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.204604                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081599                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.043410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.204604                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081599                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73219.009253                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71130.832970                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71978.545984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73219.009253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71130.832970                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71978.545984                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9941                       # number of writebacks
system.l2.writebacks::total                      9941                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30880                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30880                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    790004500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1117560000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1907564500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    790004500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1117560000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1907564500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.043410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.204604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081599                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.043410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.204604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081599                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63018.865667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60922.372438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61773.461788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63018.865667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60922.372438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61773.461788                       # average overall mshr miss latency
system.l2.replacements                          22786                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        64498                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            64498                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        64498                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        64498                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       288203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           288203                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       288203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       288203                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              165                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  165                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          165                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              165                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10466                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10466                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11261                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11261                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    780272000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     780272000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.518295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.518295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69289.761122                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69289.761122                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11261                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11261                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    665169750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    665169750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.518295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59068.444188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59068.444188                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         276244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             276244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12536                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12536                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    917873500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    917873500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       288780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         288780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.043410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73219.009253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73219.009253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12536                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12536                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    790004500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    790004500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.043410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63018.865667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63018.865667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         60846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             60846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7083                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7083                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    524552000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    524552000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        67929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         67929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.104271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74057.885077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74057.885077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    452390250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    452390250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.104271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63869.864464                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63869.864464                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7921.493287                       # Cycle average of tags in use
system.l2.tags.total_refs                      755903                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30978                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.401285                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.748847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3632.752770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4265.991671                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.443451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.520751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966979                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5332                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6078426                       # Number of tag accesses
system.l2.tags.data_accesses                  6078426                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      9941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000951013500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          599                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          599                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               72740                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9320                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       30880                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9941                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30880                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9941                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     41                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.89                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30880                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9941                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.442404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.373014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.508047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           595     99.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.50%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           599                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.542571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.518420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.913174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              438     73.12%     73.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.34%     74.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              142     23.71%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           599                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1976320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               636224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    249.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7932898000                       # Total gap between requests
system.mem_ctrls.avgGap                     194333.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       802304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1171392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       634176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 101128472.413700744510                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 147651119.223672986031                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 79936345.975379765034                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12536                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18344                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         9941                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    376311750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    512605250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 179856394250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30018.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27944.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18092384.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       802304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1174016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1976320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       802304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       802304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       636224                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       636224                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12536                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18344                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          30880                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9941                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9941                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    101128472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    147981868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        249110340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    101128472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    101128472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     80194491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        80194491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     80194491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    101128472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    147981868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       329304832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                30839                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9909                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1995                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          793                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          618                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          744                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               310685750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             154195000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          888917000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10074.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28824.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23017                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6086                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           61.42                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11639                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   223.997251                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   142.644086                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   255.892571                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5032     43.23%     43.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3395     29.17%     72.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1141      9.80%     82.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          604      5.19%     87.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          349      3.00%     90.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          245      2.10%     92.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          148      1.27%     93.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           97      0.83%     94.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          628      5.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11639                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1973696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             634176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              248.779592                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               79.936346                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.57                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        41676180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22140030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      114532740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      24711480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 625703520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2162373090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1225523040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4216660080                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.499771                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3164195000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    264680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4504637500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41469120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22029975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      105657720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27013500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 625703520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2270281500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1134652800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4226808135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.778909                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2927691250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    264680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4741141250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19619                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9941                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12747                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11261                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11261                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19619                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        84448                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        84448                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84448                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2612544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2612544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2612544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30880                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30880    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               30880                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23333000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38600000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            356887                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74439                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       288286                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37491                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             165                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            165                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21727                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        288959                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        67929                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       866024                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       268786                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1134810                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     36932160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9865856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               46798016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           22965                       # Total snoops (count)
system.tol2bus.snoopTraffic                    647680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           401566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002189                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046735                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 400687     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    879      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             401566                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7933512500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          730889000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         433524824                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         134620891                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
