
Hello_World2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c8f8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000308  0800ca88  0800ca88  0000da88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd90  0800cd90  0000e088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cd90  0800cd90  0000dd90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cd98  0800cd98  0000e088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cd98  0800cd98  0000dd98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cd9c  0800cd9c  0000dd9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  0800cda0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e088  2**0
                  CONTENTS
 10 .bss          00000a20  20000088  20000088  0000e088  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000aa8  20000aa8  0000e088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e088  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015b1c  00000000  00000000  0000e0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b79  00000000  00000000  00023bd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001298  00000000  00000000  00027750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e1e  00000000  00000000  000289e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024d83  00000000  00000000  00029806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019064  00000000  00000000  0004e589  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce3df  00000000  00000000  000675ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001359cc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000058dc  00000000  00000000  00135a10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000044  00000000  00000000  0013b2ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ca70 	.word	0x0800ca70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800ca70 	.word	0x0800ca70

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b80:	f000 b988 	b.w	8000e94 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f806 	bl	8000b9c <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	9d08      	ldr	r5, [sp, #32]
 8000ba2:	468e      	mov	lr, r1
 8000ba4:	4604      	mov	r4, r0
 8000ba6:	4688      	mov	r8, r1
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d14a      	bne.n	8000c42 <__udivmoddi4+0xa6>
 8000bac:	428a      	cmp	r2, r1
 8000bae:	4617      	mov	r7, r2
 8000bb0:	d962      	bls.n	8000c78 <__udivmoddi4+0xdc>
 8000bb2:	fab2 f682 	clz	r6, r2
 8000bb6:	b14e      	cbz	r6, 8000bcc <__udivmoddi4+0x30>
 8000bb8:	f1c6 0320 	rsb	r3, r6, #32
 8000bbc:	fa01 f806 	lsl.w	r8, r1, r6
 8000bc0:	fa20 f303 	lsr.w	r3, r0, r3
 8000bc4:	40b7      	lsls	r7, r6
 8000bc6:	ea43 0808 	orr.w	r8, r3, r8
 8000bca:	40b4      	lsls	r4, r6
 8000bcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bd0:	fa1f fc87 	uxth.w	ip, r7
 8000bd4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bd8:	0c23      	lsrs	r3, r4, #16
 8000bda:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bde:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000be2:	fb01 f20c 	mul.w	r2, r1, ip
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d909      	bls.n	8000bfe <__udivmoddi4+0x62>
 8000bea:	18fb      	adds	r3, r7, r3
 8000bec:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bf0:	f080 80ea 	bcs.w	8000dc8 <__udivmoddi4+0x22c>
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	f240 80e7 	bls.w	8000dc8 <__udivmoddi4+0x22c>
 8000bfa:	3902      	subs	r1, #2
 8000bfc:	443b      	add	r3, r7
 8000bfe:	1a9a      	subs	r2, r3, r2
 8000c00:	b2a3      	uxth	r3, r4
 8000c02:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c06:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c0e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c12:	459c      	cmp	ip, r3
 8000c14:	d909      	bls.n	8000c2a <__udivmoddi4+0x8e>
 8000c16:	18fb      	adds	r3, r7, r3
 8000c18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c1c:	f080 80d6 	bcs.w	8000dcc <__udivmoddi4+0x230>
 8000c20:	459c      	cmp	ip, r3
 8000c22:	f240 80d3 	bls.w	8000dcc <__udivmoddi4+0x230>
 8000c26:	443b      	add	r3, r7
 8000c28:	3802      	subs	r0, #2
 8000c2a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c2e:	eba3 030c 	sub.w	r3, r3, ip
 8000c32:	2100      	movs	r1, #0
 8000c34:	b11d      	cbz	r5, 8000c3e <__udivmoddi4+0xa2>
 8000c36:	40f3      	lsrs	r3, r6
 8000c38:	2200      	movs	r2, #0
 8000c3a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	428b      	cmp	r3, r1
 8000c44:	d905      	bls.n	8000c52 <__udivmoddi4+0xb6>
 8000c46:	b10d      	cbz	r5, 8000c4c <__udivmoddi4+0xb0>
 8000c48:	e9c5 0100 	strd	r0, r1, [r5]
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	4608      	mov	r0, r1
 8000c50:	e7f5      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000c52:	fab3 f183 	clz	r1, r3
 8000c56:	2900      	cmp	r1, #0
 8000c58:	d146      	bne.n	8000ce8 <__udivmoddi4+0x14c>
 8000c5a:	4573      	cmp	r3, lr
 8000c5c:	d302      	bcc.n	8000c64 <__udivmoddi4+0xc8>
 8000c5e:	4282      	cmp	r2, r0
 8000c60:	f200 8105 	bhi.w	8000e6e <__udivmoddi4+0x2d2>
 8000c64:	1a84      	subs	r4, r0, r2
 8000c66:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c6a:	2001      	movs	r0, #1
 8000c6c:	4690      	mov	r8, r2
 8000c6e:	2d00      	cmp	r5, #0
 8000c70:	d0e5      	beq.n	8000c3e <__udivmoddi4+0xa2>
 8000c72:	e9c5 4800 	strd	r4, r8, [r5]
 8000c76:	e7e2      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	f000 8090 	beq.w	8000d9e <__udivmoddi4+0x202>
 8000c7e:	fab2 f682 	clz	r6, r2
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f040 80a4 	bne.w	8000dd0 <__udivmoddi4+0x234>
 8000c88:	1a8a      	subs	r2, r1, r2
 8000c8a:	0c03      	lsrs	r3, r0, #16
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	b280      	uxth	r0, r0
 8000c92:	b2bc      	uxth	r4, r7
 8000c94:	2101      	movs	r1, #1
 8000c96:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c9a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ca2:	fb04 f20c 	mul.w	r2, r4, ip
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d907      	bls.n	8000cba <__udivmoddi4+0x11e>
 8000caa:	18fb      	adds	r3, r7, r3
 8000cac:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cb0:	d202      	bcs.n	8000cb8 <__udivmoddi4+0x11c>
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	f200 80e0 	bhi.w	8000e78 <__udivmoddi4+0x2dc>
 8000cb8:	46c4      	mov	ip, r8
 8000cba:	1a9b      	subs	r3, r3, r2
 8000cbc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cc0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cc4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cc8:	fb02 f404 	mul.w	r4, r2, r4
 8000ccc:	429c      	cmp	r4, r3
 8000cce:	d907      	bls.n	8000ce0 <__udivmoddi4+0x144>
 8000cd0:	18fb      	adds	r3, r7, r3
 8000cd2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cd6:	d202      	bcs.n	8000cde <__udivmoddi4+0x142>
 8000cd8:	429c      	cmp	r4, r3
 8000cda:	f200 80ca 	bhi.w	8000e72 <__udivmoddi4+0x2d6>
 8000cde:	4602      	mov	r2, r0
 8000ce0:	1b1b      	subs	r3, r3, r4
 8000ce2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ce6:	e7a5      	b.n	8000c34 <__udivmoddi4+0x98>
 8000ce8:	f1c1 0620 	rsb	r6, r1, #32
 8000cec:	408b      	lsls	r3, r1
 8000cee:	fa22 f706 	lsr.w	r7, r2, r6
 8000cf2:	431f      	orrs	r7, r3
 8000cf4:	fa0e f401 	lsl.w	r4, lr, r1
 8000cf8:	fa20 f306 	lsr.w	r3, r0, r6
 8000cfc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d00:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d04:	4323      	orrs	r3, r4
 8000d06:	fa00 f801 	lsl.w	r8, r0, r1
 8000d0a:	fa1f fc87 	uxth.w	ip, r7
 8000d0e:	fbbe f0f9 	udiv	r0, lr, r9
 8000d12:	0c1c      	lsrs	r4, r3, #16
 8000d14:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d18:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d1c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	fa02 f201 	lsl.w	r2, r2, r1
 8000d26:	d909      	bls.n	8000d3c <__udivmoddi4+0x1a0>
 8000d28:	193c      	adds	r4, r7, r4
 8000d2a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d2e:	f080 809c 	bcs.w	8000e6a <__udivmoddi4+0x2ce>
 8000d32:	45a6      	cmp	lr, r4
 8000d34:	f240 8099 	bls.w	8000e6a <__udivmoddi4+0x2ce>
 8000d38:	3802      	subs	r0, #2
 8000d3a:	443c      	add	r4, r7
 8000d3c:	eba4 040e 	sub.w	r4, r4, lr
 8000d40:	fa1f fe83 	uxth.w	lr, r3
 8000d44:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d48:	fb09 4413 	mls	r4, r9, r3, r4
 8000d4c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d50:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d54:	45a4      	cmp	ip, r4
 8000d56:	d908      	bls.n	8000d6a <__udivmoddi4+0x1ce>
 8000d58:	193c      	adds	r4, r7, r4
 8000d5a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d5e:	f080 8082 	bcs.w	8000e66 <__udivmoddi4+0x2ca>
 8000d62:	45a4      	cmp	ip, r4
 8000d64:	d97f      	bls.n	8000e66 <__udivmoddi4+0x2ca>
 8000d66:	3b02      	subs	r3, #2
 8000d68:	443c      	add	r4, r7
 8000d6a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d6e:	eba4 040c 	sub.w	r4, r4, ip
 8000d72:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d76:	4564      	cmp	r4, ip
 8000d78:	4673      	mov	r3, lr
 8000d7a:	46e1      	mov	r9, ip
 8000d7c:	d362      	bcc.n	8000e44 <__udivmoddi4+0x2a8>
 8000d7e:	d05f      	beq.n	8000e40 <__udivmoddi4+0x2a4>
 8000d80:	b15d      	cbz	r5, 8000d9a <__udivmoddi4+0x1fe>
 8000d82:	ebb8 0203 	subs.w	r2, r8, r3
 8000d86:	eb64 0409 	sbc.w	r4, r4, r9
 8000d8a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d8e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d92:	431e      	orrs	r6, r3
 8000d94:	40cc      	lsrs	r4, r1
 8000d96:	e9c5 6400 	strd	r6, r4, [r5]
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	e74f      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000d9e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000da2:	0c01      	lsrs	r1, r0, #16
 8000da4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000da8:	b280      	uxth	r0, r0
 8000daa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dae:	463b      	mov	r3, r7
 8000db0:	4638      	mov	r0, r7
 8000db2:	463c      	mov	r4, r7
 8000db4:	46b8      	mov	r8, r7
 8000db6:	46be      	mov	lr, r7
 8000db8:	2620      	movs	r6, #32
 8000dba:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dbe:	eba2 0208 	sub.w	r2, r2, r8
 8000dc2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dc6:	e766      	b.n	8000c96 <__udivmoddi4+0xfa>
 8000dc8:	4601      	mov	r1, r0
 8000dca:	e718      	b.n	8000bfe <__udivmoddi4+0x62>
 8000dcc:	4610      	mov	r0, r2
 8000dce:	e72c      	b.n	8000c2a <__udivmoddi4+0x8e>
 8000dd0:	f1c6 0220 	rsb	r2, r6, #32
 8000dd4:	fa2e f302 	lsr.w	r3, lr, r2
 8000dd8:	40b7      	lsls	r7, r6
 8000dda:	40b1      	lsls	r1, r6
 8000ddc:	fa20 f202 	lsr.w	r2, r0, r2
 8000de0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000de4:	430a      	orrs	r2, r1
 8000de6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dea:	b2bc      	uxth	r4, r7
 8000dec:	fb0e 3318 	mls	r3, lr, r8, r3
 8000df0:	0c11      	lsrs	r1, r2, #16
 8000df2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df6:	fb08 f904 	mul.w	r9, r8, r4
 8000dfa:	40b0      	lsls	r0, r6
 8000dfc:	4589      	cmp	r9, r1
 8000dfe:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e02:	b280      	uxth	r0, r0
 8000e04:	d93e      	bls.n	8000e84 <__udivmoddi4+0x2e8>
 8000e06:	1879      	adds	r1, r7, r1
 8000e08:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e0c:	d201      	bcs.n	8000e12 <__udivmoddi4+0x276>
 8000e0e:	4589      	cmp	r9, r1
 8000e10:	d81f      	bhi.n	8000e52 <__udivmoddi4+0x2b6>
 8000e12:	eba1 0109 	sub.w	r1, r1, r9
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fb09 f804 	mul.w	r8, r9, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	b292      	uxth	r2, r2
 8000e24:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e28:	4542      	cmp	r2, r8
 8000e2a:	d229      	bcs.n	8000e80 <__udivmoddi4+0x2e4>
 8000e2c:	18ba      	adds	r2, r7, r2
 8000e2e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e32:	d2c4      	bcs.n	8000dbe <__udivmoddi4+0x222>
 8000e34:	4542      	cmp	r2, r8
 8000e36:	d2c2      	bcs.n	8000dbe <__udivmoddi4+0x222>
 8000e38:	f1a9 0102 	sub.w	r1, r9, #2
 8000e3c:	443a      	add	r2, r7
 8000e3e:	e7be      	b.n	8000dbe <__udivmoddi4+0x222>
 8000e40:	45f0      	cmp	r8, lr
 8000e42:	d29d      	bcs.n	8000d80 <__udivmoddi4+0x1e4>
 8000e44:	ebbe 0302 	subs.w	r3, lr, r2
 8000e48:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e4c:	3801      	subs	r0, #1
 8000e4e:	46e1      	mov	r9, ip
 8000e50:	e796      	b.n	8000d80 <__udivmoddi4+0x1e4>
 8000e52:	eba7 0909 	sub.w	r9, r7, r9
 8000e56:	4449      	add	r1, r9
 8000e58:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e5c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e60:	fb09 f804 	mul.w	r8, r9, r4
 8000e64:	e7db      	b.n	8000e1e <__udivmoddi4+0x282>
 8000e66:	4673      	mov	r3, lr
 8000e68:	e77f      	b.n	8000d6a <__udivmoddi4+0x1ce>
 8000e6a:	4650      	mov	r0, sl
 8000e6c:	e766      	b.n	8000d3c <__udivmoddi4+0x1a0>
 8000e6e:	4608      	mov	r0, r1
 8000e70:	e6fd      	b.n	8000c6e <__udivmoddi4+0xd2>
 8000e72:	443b      	add	r3, r7
 8000e74:	3a02      	subs	r2, #2
 8000e76:	e733      	b.n	8000ce0 <__udivmoddi4+0x144>
 8000e78:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e7c:	443b      	add	r3, r7
 8000e7e:	e71c      	b.n	8000cba <__udivmoddi4+0x11e>
 8000e80:	4649      	mov	r1, r9
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x222>
 8000e84:	eba1 0109 	sub.w	r1, r1, r9
 8000e88:	46c4      	mov	ip, r8
 8000e8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e8e:	fb09 f804 	mul.w	r8, r9, r4
 8000e92:	e7c4      	b.n	8000e1e <__udivmoddi4+0x282>

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ea0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000ea4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000ea8:	f003 0301 	and.w	r3, r3, #1
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d013      	beq.n	8000ed8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000eb0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000eb4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000eb8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d00b      	beq.n	8000ed8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000ec0:	e000      	b.n	8000ec4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000ec2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000ec4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d0f9      	beq.n	8000ec2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000ece:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	b2d2      	uxtb	r2, r2
 8000ed6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000ed8:	687b      	ldr	r3, [r7, #4]
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	370c      	adds	r7, #12
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
	...

08000ee8 <i2c_wr>:

struct cs4x_drv {
	struct cs4x_cfg cfg;
};

HAL_StatusTypeDef i2c_wr(uint8_t *buf, uint8_t Nbytes) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af02      	add	r7, sp, #8
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef rc;
	rc = HAL_I2C_Master_Transmit(&hi2c1, DACADDR, buf, Nbytes, HAL_MAX_DELAY);
 8000ef4:	78fb      	ldrb	r3, [r7, #3]
 8000ef6:	b29b      	uxth	r3, r3
 8000ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8000efc:	9200      	str	r2, [sp, #0]
 8000efe:	687a      	ldr	r2, [r7, #4]
 8000f00:	2194      	movs	r1, #148	@ 0x94
 8000f02:	4805      	ldr	r0, [pc, #20]	@ (8000f18 <i2c_wr+0x30>)
 8000f04:	f003 fe32 	bl	8004b6c <HAL_I2C_Master_Transmit>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	73fb      	strb	r3, [r7, #15]
	return rc;
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	200000a4 	.word	0x200000a4

08000f1c <i2c_rd>:

HAL_StatusTypeDef i2c_rd(uint8_t *buf, uint8_t Nbytes) {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af02      	add	r7, sp, #8
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	460b      	mov	r3, r1
 8000f26:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef rc;
	rc = HAL_I2C_Master_Receive(&hi2c1, DACADDR, buf, Nbytes, HAL_MAX_DELAY);
 8000f28:	78fb      	ldrb	r3, [r7, #3]
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f30:	9200      	str	r2, [sp, #0]
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	2194      	movs	r1, #148	@ 0x94
 8000f36:	4805      	ldr	r0, [pc, #20]	@ (8000f4c <i2c_rd+0x30>)
 8000f38:	f003 ff16 	bl	8004d68 <HAL_I2C_Master_Receive>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	73fb      	strb	r3, [r7, #15]
	return rc;
 8000f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3710      	adds	r7, #16
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	200000a4 	.word	0x200000a4

08000f50 <cs4x_rd>:
// read a dac register
static int cs4x_rd(struct cs4x_drv *dac, uint8_t reg, uint8_t * val) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	460b      	mov	r3, r1
 8000f5a:	607a      	str	r2, [r7, #4]
 8000f5c:	72fb      	strb	r3, [r7, #11]
	uint8_t buf[1] = { reg };
 8000f5e:	7afb      	ldrb	r3, [r7, #11]
 8000f60:	743b      	strb	r3, [r7, #16]
	int rc;
	rc = i2c_wr(buf, 1);
 8000f62:	f107 0310 	add.w	r3, r7, #16
 8000f66:	2101      	movs	r1, #1
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff ffbd 	bl	8000ee8 <i2c_wr>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	617b      	str	r3, [r7, #20]
	if (rc != 0) {
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <cs4x_rd+0x2c>
		return rc;
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	e010      	b.n	8000f9e <cs4x_rd+0x4e>
	}
	rc = i2c_rd(buf, 1);
 8000f7c:	f107 0310 	add.w	r3, r7, #16
 8000f80:	2101      	movs	r1, #1
 8000f82:	4618      	mov	r0, r3
 8000f84:	f7ff ffca 	bl	8000f1c <i2c_rd>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	617b      	str	r3, [r7, #20]
	if (rc != 0) {
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <cs4x_rd+0x46>
		return rc;
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	e003      	b.n	8000f9e <cs4x_rd+0x4e>
	}
	*val = buf[0];
 8000f96:	7c3a      	ldrb	r2, [r7, #16]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	701a      	strb	r2, [r3, #0]
	return 0;
 8000f9c:	2300      	movs	r3, #0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3718      	adds	r7, #24
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <cs4x_wr>:

// write a dac register
static int cs4x_wr(struct cs4x_drv *dac, uint8_t reg, uint8_t val) {
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b084      	sub	sp, #16
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
 8000fae:	460b      	mov	r3, r1
 8000fb0:	70fb      	strb	r3, [r7, #3]
 8000fb2:	4613      	mov	r3, r2
 8000fb4:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[2] = { reg, val };
 8000fb6:	78fb      	ldrb	r3, [r7, #3]
 8000fb8:	733b      	strb	r3, [r7, #12]
 8000fba:	78bb      	ldrb	r3, [r7, #2]
 8000fbc:	737b      	strb	r3, [r7, #13]
	return i2c_wr(buf, 2);
 8000fbe:	f107 030c 	add.w	r3, r7, #12
 8000fc2:	2102      	movs	r1, #2
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff ff8f 	bl	8000ee8 <i2c_wr>
 8000fca:	4603      	mov	r3, r0
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3710      	adds	r7, #16
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <cs4x_rmw>:

// read/modify/write a register
static int cs4x_rmw(struct cs4x_drv *dac, uint8_t reg, uint8_t mask, uint8_t val) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	4608      	mov	r0, r1
 8000fde:	4611      	mov	r1, r2
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	70fb      	strb	r3, [r7, #3]
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	70bb      	strb	r3, [r7, #2]
 8000fea:	4613      	mov	r3, r2
 8000fec:	707b      	strb	r3, [r7, #1]
	uint8_t x;
	int rc;
	rc = cs4x_rd(dac, reg, &x);
 8000fee:	f107 020b 	add.w	r2, r7, #11
 8000ff2:	78fb      	ldrb	r3, [r7, #3]
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f7ff ffaa 	bl	8000f50 <cs4x_rd>
 8000ffc:	60f8      	str	r0, [r7, #12]
	if (rc != 0) {
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <cs4x_rmw+0x34>
		return rc;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	e018      	b.n	800103a <cs4x_rmw+0x66>
	}
	x &= ~mask;
 8001008:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800100c:	43db      	mvns	r3, r3
 800100e:	b25a      	sxtb	r2, r3
 8001010:	7afb      	ldrb	r3, [r7, #11]
 8001012:	b25b      	sxtb	r3, r3
 8001014:	4013      	ands	r3, r2
 8001016:	b25b      	sxtb	r3, r3
 8001018:	b2db      	uxtb	r3, r3
 800101a:	72fb      	strb	r3, [r7, #11]
	x |= val & mask;
 800101c:	787a      	ldrb	r2, [r7, #1]
 800101e:	78bb      	ldrb	r3, [r7, #2]
 8001020:	4013      	ands	r3, r2
 8001022:	b2da      	uxtb	r2, r3
 8001024:	7afb      	ldrb	r3, [r7, #11]
 8001026:	4313      	orrs	r3, r2
 8001028:	b2db      	uxtb	r3, r3
 800102a:	72fb      	strb	r3, [r7, #11]
	return cs4x_wr(dac, reg, x);
 800102c:	7afa      	ldrb	r2, [r7, #11]
 800102e:	78fb      	ldrb	r3, [r7, #3]
 8001030:	4619      	mov	r1, r3
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f7ff ffb7 	bl	8000fa6 <cs4x_wr>
 8001038:	4603      	mov	r3, r0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <cs4x_set>:

// set bits in a register
static int cs4x_set(struct cs4x_drv *dac, uint8_t reg, uint8_t bits) {
 8001042:	b580      	push	{r7, lr}
 8001044:	b082      	sub	sp, #8
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
 800104a:	460b      	mov	r3, r1
 800104c:	70fb      	strb	r3, [r7, #3]
 800104e:	4613      	mov	r3, r2
 8001050:	70bb      	strb	r3, [r7, #2]
	return cs4x_rmw(dac, reg, bits, 0xff);
 8001052:	78ba      	ldrb	r2, [r7, #2]
 8001054:	78f9      	ldrb	r1, [r7, #3]
 8001056:	23ff      	movs	r3, #255	@ 0xff
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff ffbb 	bl	8000fd4 <cs4x_rmw>
 800105e:	4603      	mov	r3, r0
}
 8001060:	4618      	mov	r0, r3
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <cs4x_clr>:

// clear bits in a register
static int cs4x_clr(struct cs4x_drv *dac, uint8_t reg, uint8_t bits) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	460b      	mov	r3, r1
 8001072:	70fb      	strb	r3, [r7, #3]
 8001074:	4613      	mov	r3, r2
 8001076:	70bb      	strb	r3, [r7, #2]
	return cs4x_rmw(dac, reg, bits, 0);
 8001078:	78ba      	ldrb	r2, [r7, #2]
 800107a:	78f9      	ldrb	r1, [r7, #3]
 800107c:	2300      	movs	r3, #0
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ffa8 	bl	8000fd4 <cs4x_rmw>
 8001084:	4603      	mov	r3, r0
}
 8001086:	4618      	mov	r0, r3
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <cs4x_id>:

//-----------------------------------------------------------------------------

// read and verify the device id
static int cs4x_id(struct cs4x_drv *dac) {
 800108e:	b580      	push	{r7, lr}
 8001090:	b084      	sub	sp, #16
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
	uint8_t id;
	int rc;
	rc = cs4x_rd(dac, CS43L22_REG_ID, &id);
 8001096:	f107 030b 	add.w	r3, r7, #11
 800109a:	461a      	mov	r2, r3
 800109c:	2101      	movs	r1, #1
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f7ff ff56 	bl	8000f50 <cs4x_rd>
 80010a4:	60f8      	str	r0, [r7, #12]
	if (rc != 0) {
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <cs4x_id+0x22>
		return rc;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	e008      	b.n	80010c2 <cs4x_id+0x34>
	}
	if ((id & 0xf8) != 0xe0) {
 80010b0:	7afb      	ldrb	r3, [r7, #11]
 80010b2:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80010b6:	2be0      	cmp	r3, #224	@ 0xe0
 80010b8:	d002      	beq.n	80010c0 <cs4x_id+0x32>
		return -1;
 80010ba:	f04f 33ff 	mov.w	r3, #4294967295
 80010be:	e000      	b.n	80010c2 <cs4x_id+0x34>
	}
	return 0;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <cs4x_output>:

//-----------------------------------------------------------------------------

// set the output device
int cs4x_output(struct cs4x_drv *dac, unsigned int out) {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	6039      	str	r1, [r7, #0]
	const uint8_t ctrl[DAC_OUTPUT_MAX] = { 0xff, 0xfa, 0xaf, 0xaa, 0x05 };
 80010d6:	4a12      	ldr	r2, [pc, #72]	@ (8001120 <cs4x_output+0x54>)
 80010d8:	f107 030c 	add.w	r3, r7, #12
 80010dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010e0:	6018      	str	r0, [r3, #0]
 80010e2:	3304      	adds	r3, #4
 80010e4:	7019      	strb	r1, [r3, #0]
	int rc;
	if (out >= DAC_OUTPUT_MAX) {
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	2b04      	cmp	r3, #4
 80010ea:	d901      	bls.n	80010f0 <cs4x_output+0x24>
		out = DAC_OUTPUT_OFF;
 80010ec:	2300      	movs	r3, #0
 80010ee:	603b      	str	r3, [r7, #0]
	}
	rc = cs4x_wr(dac, CS43L22_REG_Power_Ctl_2, ctrl[out]);
 80010f0:	f107 020c 	add.w	r2, r7, #12
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	4413      	add	r3, r2
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	2104      	movs	r1, #4
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff ff51 	bl	8000fa6 <cs4x_wr>
 8001104:	6178      	str	r0, [r7, #20]
	if (rc != 0) {
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <cs4x_output+0x44>
		return rc;
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	e003      	b.n	8001118 <cs4x_output+0x4c>
	}
	dac->cfg.out = out;
 8001110:	683a      	ldr	r2, [r7, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	605a      	str	r2, [r3, #4]
	return 0;
 8001116:	2300      	movs	r3, #0
}
 8001118:	4618      	mov	r0, r3
 800111a:	3718      	adds	r7, #24
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	0800ca88 	.word	0x0800ca88

08001124 <cs4x_master_volume>:
// volume controls
// Map 0..255 to the control value for a volume register.
// 0 is minium volume (or mute), 255 is maximum volume.

// set the master volume
int cs4x_master_volume(struct cs4x_drv *dac, uint8_t vol) {
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	460b      	mov	r3, r1
 800112e:	70fb      	strb	r3, [r7, #3]
	uint32_t x;
	int rc;
	x = (((281 - 52) << 16) / 255) * vol + (52 << 16);
 8001130:	78fb      	ldrb	r3, [r7, #3]
 8001132:	f24e 52e5 	movw	r2, #58853	@ 0xe5e5
 8001136:	fb02 f303 	mul.w	r3, r2, r3
 800113a:	f503 1350 	add.w	r3, r3, #3407872	@ 0x340000
 800113e:	60fb      	str	r3, [r7, #12]
	x >>= 16;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	0c1b      	lsrs	r3, r3, #16
 8001144:	60fb      	str	r3, [r7, #12]
	x &= 255;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	b2db      	uxtb	r3, r3
 800114a:	60fb      	str	r3, [r7, #12]
	rc = cs4x_wr(dac, CS43L22_REG_Master_A_Vol, x);
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	b2db      	uxtb	r3, r3
 8001150:	461a      	mov	r2, r3
 8001152:	2120      	movs	r1, #32
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f7ff ff26 	bl	8000fa6 <cs4x_wr>
 800115a:	60b8      	str	r0, [r7, #8]
	rc |= cs4x_wr(dac, CS43L22_REG_Master_B_Vol, x);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	b2db      	uxtb	r3, r3
 8001160:	461a      	mov	r2, r3
 8001162:	2121      	movs	r1, #33	@ 0x21
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff ff1e 	bl	8000fa6 <cs4x_wr>
 800116a:	4602      	mov	r2, r0
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	4313      	orrs	r3, r2
 8001170:	60bb      	str	r3, [r7, #8]
	return rc;
 8001172:	68bb      	ldr	r3, [r7, #8]
}
 8001174:	4618      	mov	r0, r3
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <cs4x_speaker_volume>:
	rc |= cs4x_wr(dac, CS43L22_REG_Headphone_B_Volume, x);
	return rc;
}

// set the speaker volume
int cs4x_speaker_volume(struct cs4x_drv *dac, uint8_t vol) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	460b      	mov	r3, r1
 8001186:	70fb      	strb	r3, [r7, #3]
	uint32_t x;
	int rc;
	if (vol == 0) {
 8001188:	78fb      	ldrb	r3, [r7, #3]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d102      	bne.n	8001194 <cs4x_speaker_volume+0x18>
		x = 1;		// muted
 800118e:	2301      	movs	r3, #1
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	e00e      	b.n	80011b2 <cs4x_speaker_volume+0x36>
	} else {
		x = (((257 - 64) << 16) / 255) * (vol - 1) + (64 << 16);
 8001194:	78fb      	ldrb	r3, [r7, #3]
 8001196:	3b01      	subs	r3, #1
 8001198:	f24c 12c1 	movw	r2, #49601	@ 0xc1c1
 800119c:	fb02 f303 	mul.w	r3, r2, r3
 80011a0:	f503 0380 	add.w	r3, r3, #4194304	@ 0x400000
 80011a4:	60fb      	str	r3, [r7, #12]
		x >>= 16;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	0c1b      	lsrs	r3, r3, #16
 80011aa:	60fb      	str	r3, [r7, #12]
		x &= 255;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	60fb      	str	r3, [r7, #12]
	}
	rc = cs4x_wr(dac, CS43L22_REG_Speaker_A_Volume, x);
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	461a      	mov	r2, r3
 80011b8:	2124      	movs	r1, #36	@ 0x24
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	f7ff fef3 	bl	8000fa6 <cs4x_wr>
 80011c0:	60b8      	str	r0, [r7, #8]
	rc |= cs4x_wr(dac, CS43L22_REG_Speaker_B_Volume, x);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	461a      	mov	r2, r3
 80011c8:	2125      	movs	r1, #37	@ 0x25
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f7ff feeb 	bl	8000fa6 <cs4x_wr>
 80011d0:	4602      	mov	r2, r0
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	60bb      	str	r3, [r7, #8]
	return rc;
 80011d8:	68bb      	ldr	r3, [r7, #8]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <cs4x_pcm_volume>:

// set the pcm volume
int cs4x_pcm_volume(struct cs4x_drv *dac, uint8_t vol) {
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b084      	sub	sp, #16
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
 80011ea:	460b      	mov	r3, r1
 80011ec:	70fb      	strb	r3, [r7, #3]
	uint32_t x;
	int rc;
	if (vol == 0) {
 80011ee:	78fb      	ldrb	r3, [r7, #3]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d102      	bne.n	80011fa <cs4x_pcm_volume+0x18>
		x = 0x80;	// muted
 80011f4:	2380      	movs	r3, #128	@ 0x80
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	e010      	b.n	800121c <cs4x_pcm_volume+0x3a>
	} else {
		x = (((281 - 25) << 16) / (255 - 1)) * (vol - 1) + (25 << 16);
 80011fa:	78fb      	ldrb	r3, [r7, #3]
 80011fc:	1e5a      	subs	r2, r3, #1
 80011fe:	4613      	mov	r3, r2
 8001200:	01db      	lsls	r3, r3, #7
 8001202:	4413      	add	r3, r2
 8001204:	01db      	lsls	r3, r3, #7
 8001206:	4413      	add	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	f503 13c8 	add.w	r3, r3, #1638400	@ 0x190000
 800120e:	60fb      	str	r3, [r7, #12]
		x >>= 16;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	0c1b      	lsrs	r3, r3, #16
 8001214:	60fb      	str	r3, [r7, #12]
		x &= 255;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	b2db      	uxtb	r3, r3
 800121a:	60fb      	str	r3, [r7, #12]
	}
	rc = cs4x_wr(dac, CS43L22_REG_PCMA_Vol, x);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	b2db      	uxtb	r3, r3
 8001220:	461a      	mov	r2, r3
 8001222:	211a      	movs	r1, #26
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f7ff febe 	bl	8000fa6 <cs4x_wr>
 800122a:	60b8      	str	r0, [r7, #8]
	rc |= cs4x_wr(dac, CS43L22_REG_PCMB_Vol, x);
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	b2db      	uxtb	r3, r3
 8001230:	461a      	mov	r2, r3
 8001232:	211b      	movs	r1, #27
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f7ff feb6 	bl	8000fa6 <cs4x_wr>
 800123a:	4602      	mov	r2, r0
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	4313      	orrs	r3, r2
 8001240:	60bb      	str	r3, [r7, #8]
	return rc;
 8001242:	68bb      	ldr	r3, [r7, #8]
}
 8001244:	4618      	mov	r0, r3
 8001246:	3710      	adds	r7, #16
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <cs4x_init>:
	return rc;
}

//-----------------------------------------------------------------------------

int cs4x_init(struct cs4x_drv *dac, struct cs4x_cfg *cfg) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
	int rc;

	memset(dac, 0, sizeof(struct cs4x_drv));
 8001256:	2208      	movs	r2, #8
 8001258:	2100      	movs	r1, #0
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f009 ff10 	bl	800b080 <memset>
	dac->cfg = *cfg;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	683a      	ldr	r2, [r7, #0]
 8001264:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001268:	e883 0003 	stmia.w	r3, {r0, r1}

	// 4.9 Recommended Power-Up Sequence (1,2)
	// reset the dac
	// DAC Reset is active low, so pull the pin high.
	HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 800126c:	2200      	movs	r2, #0
 800126e:	2110      	movs	r1, #16
 8001270:	4856      	ldr	r0, [pc, #344]	@ (80013cc <cs4x_init+0x180>)
 8001272:	f001 f9cf 	bl	8002614 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_SET);
 8001276:	2201      	movs	r2, #1
 8001278:	2110      	movs	r1, #16
 800127a:	4854      	ldr	r0, [pc, #336]	@ (80013cc <cs4x_init+0x180>)
 800127c:	f001 f9ca 	bl	8002614 <HAL_GPIO_WritePin>

	rc = cs4x_id(dac);
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f7ff ff04 	bl	800108e <cs4x_id>
 8001286:	60f8      	str	r0, [r7, #12]
	if (rc != 0) {
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d004      	beq.n	8001298 <cs4x_init+0x4c>
		printf("cs4x bad device id %d\r\n", rc);
 800128e:	68f9      	ldr	r1, [r7, #12]
 8001290:	484f      	ldr	r0, [pc, #316]	@ (80013d0 <cs4x_init+0x184>)
 8001292:	f009 fdad 	bl	800adf0 <iprintf>
		goto exit;
 8001296:	e094      	b.n	80013c2 <cs4x_init+0x176>
	}
	// 4.9 Recommended Power-Up Sequence (4)
	// 4.11 Required Initialization Settings
	rc |= cs4x_wr(dac, 0, 0x99);
 8001298:	2299      	movs	r2, #153	@ 0x99
 800129a:	2100      	movs	r1, #0
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff fe82 	bl	8000fa6 <cs4x_wr>
 80012a2:	4602      	mov	r2, r0
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	60fb      	str	r3, [r7, #12]
	rc |= cs4x_wr(dac, 0x47, 0x80);
 80012aa:	2280      	movs	r2, #128	@ 0x80
 80012ac:	2147      	movs	r1, #71	@ 0x47
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f7ff fe79 	bl	8000fa6 <cs4x_wr>
 80012b4:	4602      	mov	r2, r0
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	60fb      	str	r3, [r7, #12]
	rc |= cs4x_set(dac, 0x32, 1 << 7);
 80012bc:	2280      	movs	r2, #128	@ 0x80
 80012be:	2132      	movs	r1, #50	@ 0x32
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f7ff febe 	bl	8001042 <cs4x_set>
 80012c6:	4602      	mov	r2, r0
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	60fb      	str	r3, [r7, #12]
	rc |= cs4x_clr(dac, 0x32, 1 << 7);
 80012ce:	2280      	movs	r2, #128	@ 0x80
 80012d0:	2132      	movs	r1, #50	@ 0x32
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f7ff fec8 	bl	8001068 <cs4x_clr>
 80012d8:	4602      	mov	r2, r0
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	4313      	orrs	r3, r2
 80012de:	60fb      	str	r3, [r7, #12]
	rc |= cs4x_wr(dac, 0, 0);
 80012e0:	2200      	movs	r2, #0
 80012e2:	2100      	movs	r1, #0
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f7ff fe5e 	bl	8000fa6 <cs4x_wr>
 80012ea:	4602      	mov	r2, r0
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	4313      	orrs	r3, r2
 80012f0:	60fb      	str	r3, [r7, #12]

	// set the output to AUTO
	rc |= cs4x_output(dac, DAC_OUTPUT_AUTO);
 80012f2:	2104      	movs	r1, #4
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f7ff fee9 	bl	80010cc <cs4x_output>
 80012fa:	4602      	mov	r2, r0
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4313      	orrs	r3, r2
 8001300:	60fb      	str	r3, [r7, #12]
	// Clock configuration: Auto detection
	rc |= cs4x_wr(dac, CS43L22_REG_Clocking_Ctl, 0x81);
 8001302:	2281      	movs	r2, #129	@ 0x81
 8001304:	2105      	movs	r1, #5
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff fe4d 	bl	8000fa6 <cs4x_wr>
 800130c:	4602      	mov	r2, r0
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	4313      	orrs	r3, r2
 8001312:	60fb      	str	r3, [r7, #12]
	// Set the Slave Mode and the audio Standard
	rc |= cs4x_wr(dac, CS43L22_REG_Interface_Ctl_1, 0x04);
 8001314:	2204      	movs	r2, #4
 8001316:	2106      	movs	r1, #6
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f7ff fe44 	bl	8000fa6 <cs4x_wr>
 800131e:	4602      	mov	r2, r0
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	4313      	orrs	r3, r2
 8001324:	60fb      	str	r3, [r7, #12]

	// Set the Master volume
	rc |= cs4x_master_volume(dac, 169);
 8001326:	21a9      	movs	r1, #169	@ 0xa9
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff fefb 	bl	8001124 <cs4x_master_volume>
 800132e:	4602      	mov	r2, r0
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4313      	orrs	r3, r2
 8001334:	60fb      	str	r3, [r7, #12]

	// If the Speaker is enabled, set the Mono mode and volume attenuation level
	if (dac->cfg.out != DAC_OUTPUT_OFF && dac->cfg.out != DAC_OUTPUT_HEADPHONE) {
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d014      	beq.n	8001368 <cs4x_init+0x11c>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	2b02      	cmp	r3, #2
 8001344:	d010      	beq.n	8001368 <cs4x_init+0x11c>
		// Set the Speaker Mono mode
		rc |= cs4x_wr(dac, CS43L22_REG_Playback_Ctl_2, 0x06);
 8001346:	2206      	movs	r2, #6
 8001348:	210f      	movs	r1, #15
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f7ff fe2b 	bl	8000fa6 <cs4x_wr>
 8001350:	4602      	mov	r2, r0
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	4313      	orrs	r3, r2
 8001356:	60fb      	str	r3, [r7, #12]
		rc |= cs4x_speaker_volume(dac, 0xff);
 8001358:	21ff      	movs	r1, #255	@ 0xff
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff ff0e 	bl	800117c <cs4x_speaker_volume>
 8001360:	4602      	mov	r2, r0
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	4313      	orrs	r3, r2
 8001366:	60fb      	str	r3, [r7, #12]
	// off the I2S peripheral MCLK clock (which is the operating clock for Codec).
	// If this delay is not inserted, then the codec will not shut down properly and
	// it results in high noise after shut down.

	// Disable the analog soft ramp
	rc |= cs4x_rmw(dac, CS43L22_REG_Analog_ZC_and_SR_Settings, 0x0f, 0x00);
 8001368:	2300      	movs	r3, #0
 800136a:	220f      	movs	r2, #15
 800136c:	210a      	movs	r1, #10
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f7ff fe30 	bl	8000fd4 <cs4x_rmw>
 8001374:	4602      	mov	r2, r0
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	4313      	orrs	r3, r2
 800137a:	60fb      	str	r3, [r7, #12]
	// Disable the digital soft ramp
	rc |= cs4x_wr(dac, CS43L22_REG_Misc_Ctl, 0x04);
 800137c:	2204      	movs	r2, #4
 800137e:	210e      	movs	r1, #14
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff fe10 	bl	8000fa6 <cs4x_wr>
 8001386:	4602      	mov	r2, r0
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	4313      	orrs	r3, r2
 800138c:	60fb      	str	r3, [r7, #12]
	// Disable the limiter attack level
	rc |= cs4x_wr(dac, CS43L22_REG_Limit_Ctl_1_Thresholds, 0x00);
 800138e:	2200      	movs	r2, #0
 8001390:	2127      	movs	r1, #39	@ 0x27
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff fe07 	bl	8000fa6 <cs4x_wr>
 8001398:	4602      	mov	r2, r0
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	4313      	orrs	r3, r2
 800139e:	60fb      	str	r3, [r7, #12]
	// Adjust Bass and Treble levels
	rc |= cs4x_wr(dac, CS43L22_REG_Tone_Ctl, 0x0f);
 80013a0:	220f      	movs	r2, #15
 80013a2:	211f      	movs	r1, #31
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff fdfe 	bl	8000fa6 <cs4x_wr>
 80013aa:	4602      	mov	r2, r0
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	60fb      	str	r3, [r7, #12]
	// Adjust PCM volume level
	rc |= cs4x_pcm_volume(dac, 241);
 80013b2:	21f1      	movs	r1, #241	@ 0xf1
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f7ff ff14 	bl	80011e2 <cs4x_pcm_volume>
 80013ba:	4602      	mov	r2, r0
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	4313      	orrs	r3, r2
 80013c0:	60fb      	str	r3, [r7, #12]

 exit:
	return rc;
 80013c2:	68fb      	ldr	r3, [r7, #12]
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3710      	adds	r7, #16
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40020c00 	.word	0x40020c00
 80013d0:	0800ca90 	.word	0x0800ca90
 80013d4:	00000000 	.word	0x00000000

080013d8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80013d8:	b5b0      	push	{r4, r5, r7, lr}
 80013da:	f5ad 4d00 	sub.w	sp, sp, #32768	@ 0x8000
 80013de:	b090      	sub	sp, #64	@ 0x40
 80013e0:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80013e2:	f000 fdd3 	bl	8001f8c <HAL_Init>
	uint8_t buf[12];

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80013e6:	f000 f96d 	bl	80016c4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80013ea:	f000 fa67 	bl	80018bc <MX_GPIO_Init>
	MX_I2C1_Init();
 80013ee:	f000 f9d3 	bl	8001798 <MX_I2C1_Init>
	MX_I2S3_Init();
 80013f2:	f000 f9ff 	bl	80017f4 <MX_I2S3_Init>
	MX_SPI1_Init();
 80013f6:	f000 fa2b 	bl	8001850 <MX_SPI1_Init>
	MX_USB_HOST_Init();
 80013fa:	f009 f86f 	bl	800a4dc <MX_USB_HOST_Init>
	/* USER CODE BEGIN 2 */
	// EXT DAC INTIIALIZATION
	struct cs4x_cfg cfgdac;
	cfgdac.adr = DACADDR;
 80013fe:	2394      	movs	r3, #148	@ 0x94
 8001400:	f507 4200 	add.w	r2, r7, #32768	@ 0x8000
 8001404:	f102 020c 	add.w	r2, r2, #12
 8001408:	7013      	strb	r3, [r2, #0]
	cfgdac.out = DAC_OUTPUT_HEADPHONE;
 800140a:	2302      	movs	r3, #2
 800140c:	f507 4200 	add.w	r2, r7, #32768	@ 0x8000
 8001410:	f102 0210 	add.w	r2, r2, #16
 8001414:	6013      	str	r3, [r2, #0]
	struct cs4x_drv dac;
	int rc = cs4x_init(&dac, &cfgdac);
 8001416:	f507 4200 	add.w	r2, r7, #32768	@ 0x8000
 800141a:	f102 020c 	add.w	r2, r2, #12
 800141e:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 8001422:	f103 0304 	add.w	r3, r3, #4
 8001426:	4611      	mov	r1, r2
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff ff0f 	bl	800124c <cs4x_init>
 800142e:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 8001432:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001436:	6018      	str	r0, [r3, #0]
	printf("CS4X init returned %d", rc);
 8001438:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 800143c:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001440:	6819      	ldr	r1, [r3, #0]
 8001442:	4895      	ldr	r0, [pc, #596]	@ (8001698 <main+0x2c0>)
 8001444:	f009 fcd4 	bl	800adf0 <iprintf>
	//rc = cs4x_start(&dac);
	//printf("CS4X start returned %d", rc);

	printf("Hello world \r\n");
 8001448:	4894      	ldr	r0, [pc, #592]	@ (800169c <main+0x2c4>)
 800144a:	f009 fd39 	bl	800aec0 <puts>
	HAL_Delay(1);
 800144e:	2001      	movs	r0, #1
 8001450:	f000 fe0e 	bl	8002070 <HAL_Delay>

	HAL_StatusTypeDef res;
	int16_t signal[16384]; //was 46876
	int nsamples = sizeof(signal) / sizeof(signal[0]);
 8001454:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001458:	f507 4200 	add.w	r2, r7, #32768	@ 0x8000
 800145c:	f102 022c 	add.w	r2, r2, #44	@ 0x2c
 8001460:	6013      	str	r3, [r2, #0]

	int i = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	f507 4200 	add.w	r2, r7, #32768	@ 0x8000
 8001468:	f102 0234 	add.w	r2, r2, #52	@ 0x34
 800146c:	6013      	str	r3, [r2, #0]
	while (i < nsamples) {
 800146e:	e07a      	b.n	8001566 <main+0x18e>
		double t = ((double) i / 2.0) / ((double) nsamples);
 8001470:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 8001474:	f103 0334 	add.w	r3, r3, #52	@ 0x34
 8001478:	6818      	ldr	r0, [r3, #0]
 800147a:	f7ff f84b 	bl	8000514 <__aeabi_i2d>
 800147e:	f04f 0200 	mov.w	r2, #0
 8001482:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001486:	f7ff f9d9 	bl	800083c <__aeabi_ddiv>
 800148a:	4602      	mov	r2, r0
 800148c:	460b      	mov	r3, r1
 800148e:	4614      	mov	r4, r2
 8001490:	461d      	mov	r5, r3
 8001492:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 8001496:	f103 032c 	add.w	r3, r3, #44	@ 0x2c
 800149a:	6818      	ldr	r0, [r3, #0]
 800149c:	f7ff f83a 	bl	8000514 <__aeabi_i2d>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	4620      	mov	r0, r4
 80014a6:	4629      	mov	r1, r5
 80014a8:	f7ff f9c8 	bl	800083c <__aeabi_ddiv>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	f507 4100 	add.w	r1, r7, #32768	@ 0x8000
 80014b4:	f101 0120 	add.w	r1, r1, #32
 80014b8:	e9c1 2300 	strd	r2, r3, [r1]
		signal[i] = 32768 * sin(100.0 * TAU * t); // left
 80014bc:	a374      	add	r3, pc, #464	@ (adr r3, 8001690 <main+0x2b8>)
 80014be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c2:	f507 4100 	add.w	r1, r7, #32768	@ 0x8000
 80014c6:	f101 0120 	add.w	r1, r1, #32
 80014ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80014ce:	f7ff f88b 	bl	80005e8 <__aeabi_dmul>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	ec43 2b17 	vmov	d7, r2, r3
 80014da:	eeb0 0a47 	vmov.f32	s0, s14
 80014de:	eef0 0a67 	vmov.f32	s1, s15
 80014e2:	f00a faa1 	bl	800ba28 <sin>
 80014e6:	ec51 0b10 	vmov	r0, r1, d0
 80014ea:	f04f 0200 	mov.w	r2, #0
 80014ee:	4b6c      	ldr	r3, [pc, #432]	@ (80016a0 <main+0x2c8>)
 80014f0:	f7ff f87a 	bl	80005e8 <__aeabi_dmul>
 80014f4:	4602      	mov	r2, r0
 80014f6:	460b      	mov	r3, r1
 80014f8:	4610      	mov	r0, r2
 80014fa:	4619      	mov	r1, r3
 80014fc:	f7ff fb0e 	bl	8000b1c <__aeabi_d2iz>
 8001500:	4603      	mov	r3, r0
 8001502:	b21a      	sxth	r2, r3
 8001504:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001508:	4619      	mov	r1, r3
 800150a:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 800150e:	f103 0334 	add.w	r3, r3, #52	@ 0x34
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	440b      	add	r3, r1
 8001518:	f823 2c34 	strh.w	r2, [r3, #-52]
		signal[i + 1] = signal[i]; // right
 800151c:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 8001520:	f103 0334 	add.w	r3, r3, #52	@ 0x34
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	1c5a      	adds	r2, r3, #1
 8001528:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800152c:	4619      	mov	r1, r3
 800152e:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 8001532:	f103 0334 	add.w	r3, r3, #52	@ 0x34
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	440b      	add	r3, r1
 800153c:	f933 1c34 	ldrsh.w	r1, [r3, #-52]
 8001540:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001544:	4618      	mov	r0, r3
 8001546:	0053      	lsls	r3, r2, #1
 8001548:	4403      	add	r3, r0
 800154a:	460a      	mov	r2, r1
 800154c:	f823 2c34 	strh.w	r2, [r3, #-52]
		i += 2;
 8001550:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 8001554:	f103 0334 	add.w	r3, r3, #52	@ 0x34
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	3302      	adds	r3, #2
 800155c:	f507 4200 	add.w	r2, r7, #32768	@ 0x8000
 8001560:	f102 0234 	add.w	r2, r2, #52	@ 0x34
 8001564:	6013      	str	r3, [r2, #0]
	while (i < nsamples) {
 8001566:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 800156a:	f103 0334 	add.w	r3, r3, #52	@ 0x34
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 8001574:	f103 032c 	add.w	r3, r3, #44	@ 0x2c
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	429a      	cmp	r2, r3
 800157c:	f6ff af78 	blt.w	8001470 <main+0x98>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		MX_USB_HOST_Process();
 8001580:	f008 ffd2 	bl	800a528 <MX_USB_HOST_Process>

		/* USER CODE BEGIN 3 */
		HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
 8001584:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001588:	4846      	ldr	r0, [pc, #280]	@ (80016a4 <main+0x2cc>)
 800158a:	f001 f85c 	bl	8002646 <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 800158e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001592:	f000 fd6d 	bl	8002070 <HAL_Delay>
		printf("In loop \r\n");
 8001596:	4844      	ldr	r0, [pc, #272]	@ (80016a8 <main+0x2d0>)
 8001598:	f009 fc92 	bl	800aec0 <puts>

		// Tell CL we want to read ID register
		buf[0] = 0x01; // ID register
 800159c:	2301      	movs	r3, #1
 800159e:	f507 4200 	add.w	r2, r7, #32768	@ 0x8000
 80015a2:	f102 0214 	add.w	r2, r2, #20
 80015a6:	7013      	strb	r3, [r2, #0]
		res = HAL_I2C_Master_Transmit(&hi2c1, DACADDR, buf, 1,
 80015a8:	f507 4200 	add.w	r2, r7, #32768	@ 0x8000
 80015ac:	f102 0214 	add.w	r2, r2, #20
 80015b0:	f04f 33ff 	mov.w	r3, #4294967295
 80015b4:	9300      	str	r3, [sp, #0]
 80015b6:	2301      	movs	r3, #1
 80015b8:	2194      	movs	r1, #148	@ 0x94
 80015ba:	483c      	ldr	r0, [pc, #240]	@ (80016ac <main+0x2d4>)
 80015bc:	f003 fad6 	bl	8004b6c <HAL_I2C_Master_Transmit>
 80015c0:	4603      	mov	r3, r0
 80015c2:	f507 4200 	add.w	r2, r7, #32768	@ 0x8000
 80015c6:	f102 022b 	add.w	r2, r2, #43	@ 0x2b
 80015ca:	7013      	strb	r3, [r2, #0]
		HAL_MAX_DELAY);
		if (res != HAL_OK) {
 80015cc:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 80015d0:	f103 032b 	add.w	r3, r3, #43	@ 0x2b
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d009      	beq.n	80015ee <main+0x216>
			printf("I2C1 - Master Transmit ERROR, res = %d!\r\n", res);
 80015da:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 80015de:	f103 032b 	add.w	r3, r3, #43	@ 0x2b
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	4619      	mov	r1, r3
 80015e6:	4832      	ldr	r0, [pc, #200]	@ (80016b0 <main+0x2d8>)
 80015e8:	f009 fc02 	bl	800adf0 <iprintf>
 80015ec:	e02b      	b.n	8001646 <main+0x26e>
			//break;
		} else {
			// Read back data from CL ID register
			res = HAL_I2C_Master_Receive(&hi2c1, DACADDR, buf, 1,
 80015ee:	f507 4200 	add.w	r2, r7, #32768	@ 0x8000
 80015f2:	f102 0214 	add.w	r2, r2, #20
 80015f6:	f04f 33ff 	mov.w	r3, #4294967295
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	2301      	movs	r3, #1
 80015fe:	2194      	movs	r1, #148	@ 0x94
 8001600:	482a      	ldr	r0, [pc, #168]	@ (80016ac <main+0x2d4>)
 8001602:	f003 fbb1 	bl	8004d68 <HAL_I2C_Master_Receive>
 8001606:	4603      	mov	r3, r0
 8001608:	f507 4200 	add.w	r2, r7, #32768	@ 0x8000
 800160c:	f102 022b 	add.w	r2, r2, #43	@ 0x2b
 8001610:	7013      	strb	r3, [r2, #0]
			HAL_MAX_DELAY);
			if (res != HAL_OK) {
 8001612:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 8001616:	f103 032b 	add.w	r3, r3, #43	@ 0x2b
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d009      	beq.n	8001634 <main+0x25c>
				printf("I2C1 - Master Receive ERROR, res = %d!\r\n", res);
 8001620:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 8001624:	f103 032b 	add.w	r3, r3, #43	@ 0x2b
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	4619      	mov	r1, r3
 800162c:	4821      	ldr	r0, [pc, #132]	@ (80016b4 <main+0x2dc>)
 800162e:	f009 fbdf 	bl	800adf0 <iprintf>
 8001632:	e008      	b.n	8001646 <main+0x26e>
				//break;
			} else {
				printf("Received %d \r\n", buf[0]);
 8001634:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 8001638:	f103 0314 	add.w	r3, r3, #20
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	4619      	mov	r1, r3
 8001640:	481d      	ldr	r0, [pc, #116]	@ (80016b8 <main+0x2e0>)
 8001642:	f009 fbd5 	bl	800adf0 <iprintf>

			}
		}

		// Attempt to transmit audio data to DAC
		res = HAL_I2S_Transmit(&hi2s3, (uint16_t*) signal, nsamples,HAL_MAX_DELAY);
 8001646:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 800164a:	f103 032c 	add.w	r3, r3, #44	@ 0x2c
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	b29a      	uxth	r2, r3
 8001652:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001656:	3934      	subs	r1, #52	@ 0x34
 8001658:	f04f 33ff 	mov.w	r3, #4294967295
 800165c:	4817      	ldr	r0, [pc, #92]	@ (80016bc <main+0x2e4>)
 800165e:	f004 fa7b 	bl	8005b58 <HAL_I2S_Transmit>
 8001662:	4603      	mov	r3, r0
 8001664:	f507 4200 	add.w	r2, r7, #32768	@ 0x8000
 8001668:	f102 022b 	add.w	r2, r2, #43	@ 0x2b
 800166c:	7013      	strb	r3, [r2, #0]
		if (res != HAL_OK) {
 800166e:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 8001672:	f103 032b 	add.w	r3, r3, #43	@ 0x2b
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d081      	beq.n	8001580 <main+0x1a8>
			printf("I2S - ERROR, res = %d!\r\n", res);
 800167c:	f507 4300 	add.w	r3, r7, #32768	@ 0x8000
 8001680:	f103 032b 	add.w	r3, r3, #43	@ 0x2b
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	4619      	mov	r1, r3
 8001688:	480d      	ldr	r0, [pc, #52]	@ (80016c0 <main+0x2e8>)
 800168a:	f009 fbb1 	bl	800adf0 <iprintf>
		MX_USB_HOST_Process();
 800168e:	e777      	b.n	8001580 <main+0x1a8>
 8001690:	59d5433b 	.word	0x59d5433b
 8001694:	4083a28c 	.word	0x4083a28c
 8001698:	0800caa8 	.word	0x0800caa8
 800169c:	0800cac0 	.word	0x0800cac0
 80016a0:	40e00000 	.word	0x40e00000
 80016a4:	40020c00 	.word	0x40020c00
 80016a8:	0800cad0 	.word	0x0800cad0
 80016ac:	200000a4 	.word	0x200000a4
 80016b0:	0800cadc 	.word	0x0800cadc
 80016b4:	0800cb08 	.word	0x0800cb08
 80016b8:	0800cb34 	.word	0x0800cb34
 80016bc:	200000f8 	.word	0x200000f8
 80016c0:	0800cb44 	.word	0x0800cb44

080016c4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b094      	sub	sp, #80	@ 0x50
 80016c8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80016ca:	f107 0320 	add.w	r3, r7, #32
 80016ce:	2230      	movs	r2, #48	@ 0x30
 80016d0:	2100      	movs	r1, #0
 80016d2:	4618      	mov	r0, r3
 80016d4:	f009 fcd4 	bl	800b080 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	609a      	str	r2, [r3, #8]
 80016e4:	60da      	str	r2, [r3, #12]
 80016e6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80016e8:	2300      	movs	r3, #0
 80016ea:	60bb      	str	r3, [r7, #8]
 80016ec:	4b28      	ldr	r3, [pc, #160]	@ (8001790 <SystemClock_Config+0xcc>)
 80016ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f0:	4a27      	ldr	r2, [pc, #156]	@ (8001790 <SystemClock_Config+0xcc>)
 80016f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80016f8:	4b25      	ldr	r3, [pc, #148]	@ (8001790 <SystemClock_Config+0xcc>)
 80016fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001700:	60bb      	str	r3, [r7, #8]
 8001702:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001704:	2300      	movs	r3, #0
 8001706:	607b      	str	r3, [r7, #4]
 8001708:	4b22      	ldr	r3, [pc, #136]	@ (8001794 <SystemClock_Config+0xd0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a21      	ldr	r2, [pc, #132]	@ (8001794 <SystemClock_Config+0xd0>)
 800170e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001712:	6013      	str	r3, [r2, #0]
 8001714:	4b1f      	ldr	r3, [pc, #124]	@ (8001794 <SystemClock_Config+0xd0>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800171c:	607b      	str	r3, [r7, #4]
 800171e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001720:	2301      	movs	r3, #1
 8001722:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001724:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001728:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800172a:	2302      	movs	r3, #2
 800172c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800172e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001732:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001734:	2308      	movs	r3, #8
 8001736:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001738:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800173c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800173e:	2302      	movs	r3, #2
 8001740:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001742:	2307      	movs	r3, #7
 8001744:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001746:	f107 0320 	add.w	r3, r7, #32
 800174a:	4618      	mov	r0, r3
 800174c:	f004 fe8a 	bl	8006464 <HAL_RCC_OscConfig>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <SystemClock_Config+0x96>
		Error_Handler();
 8001756:	f000 f9d9 	bl	8001b0c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800175a:	230f      	movs	r3, #15
 800175c:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800175e:	2302      	movs	r3, #2
 8001760:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001762:	2300      	movs	r3, #0
 8001764:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001766:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800176a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800176c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001770:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001772:	f107 030c 	add.w	r3, r7, #12
 8001776:	2105      	movs	r1, #5
 8001778:	4618      	mov	r0, r3
 800177a:	f005 f8eb 	bl	8006954 <HAL_RCC_ClockConfig>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <SystemClock_Config+0xc4>
		Error_Handler();
 8001784:	f000 f9c2 	bl	8001b0c <Error_Handler>
	}
}
 8001788:	bf00      	nop
 800178a:	3750      	adds	r7, #80	@ 0x50
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40023800 	.word	0x40023800
 8001794:	40007000 	.word	0x40007000

08001798 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800179c:	4b12      	ldr	r3, [pc, #72]	@ (80017e8 <MX_I2C1_Init+0x50>)
 800179e:	4a13      	ldr	r2, [pc, #76]	@ (80017ec <MX_I2C1_Init+0x54>)
 80017a0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 80017a2:	4b11      	ldr	r3, [pc, #68]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017a4:	4a12      	ldr	r2, [pc, #72]	@ (80017f0 <MX_I2C1_Init+0x58>)
 80017a6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017a8:	4b0f      	ldr	r3, [pc, #60]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80017ae:	4b0e      	ldr	r3, [pc, #56]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017b4:	4b0c      	ldr	r3, [pc, #48]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017ba:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017bc:	4b0a      	ldr	r3, [pc, #40]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017be:	2200      	movs	r2, #0
 80017c0:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80017c2:	4b09      	ldr	r3, [pc, #36]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017c8:	4b07      	ldr	r3, [pc, #28]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017ce:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80017d4:	4804      	ldr	r0, [pc, #16]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017d6:	f003 f885 	bl	80048e4 <HAL_I2C_Init>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_I2C1_Init+0x4c>
		Error_Handler();
 80017e0:	f000 f994 	bl	8001b0c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	200000a4 	.word	0x200000a4
 80017ec:	40005400 	.word	0x40005400
 80017f0:	000186a0 	.word	0x000186a0

080017f4 <MX_I2S3_Init>:
/**
 * @brief I2S3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S3_Init(void) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	/* USER CODE END I2S3_Init 0 */

	/* USER CODE BEGIN I2S3_Init 1 */

	/* USER CODE END I2S3_Init 1 */
	hi2s3.Instance = SPI3;
 80017f8:	4b13      	ldr	r3, [pc, #76]	@ (8001848 <MX_I2S3_Init+0x54>)
 80017fa:	4a14      	ldr	r2, [pc, #80]	@ (800184c <MX_I2S3_Init+0x58>)
 80017fc:	601a      	str	r2, [r3, #0]
	hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80017fe:	4b12      	ldr	r3, [pc, #72]	@ (8001848 <MX_I2S3_Init+0x54>)
 8001800:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001804:	605a      	str	r2, [r3, #4]
	hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001806:	4b10      	ldr	r3, [pc, #64]	@ (8001848 <MX_I2S3_Init+0x54>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
	hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800180c:	4b0e      	ldr	r3, [pc, #56]	@ (8001848 <MX_I2S3_Init+0x54>)
 800180e:	2200      	movs	r2, #0
 8001810:	60da      	str	r2, [r3, #12]
	hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001812:	4b0d      	ldr	r3, [pc, #52]	@ (8001848 <MX_I2S3_Init+0x54>)
 8001814:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001818:	611a      	str	r2, [r3, #16]
	hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800181a:	4b0b      	ldr	r3, [pc, #44]	@ (8001848 <MX_I2S3_Init+0x54>)
 800181c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001820:	615a      	str	r2, [r3, #20]
	hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001822:	4b09      	ldr	r3, [pc, #36]	@ (8001848 <MX_I2S3_Init+0x54>)
 8001824:	2200      	movs	r2, #0
 8001826:	619a      	str	r2, [r3, #24]
	hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001828:	4b07      	ldr	r3, [pc, #28]	@ (8001848 <MX_I2S3_Init+0x54>)
 800182a:	2200      	movs	r2, #0
 800182c:	61da      	str	r2, [r3, #28]
	hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800182e:	4b06      	ldr	r3, [pc, #24]	@ (8001848 <MX_I2S3_Init+0x54>)
 8001830:	2200      	movs	r2, #0
 8001832:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s3) != HAL_OK) {
 8001834:	4804      	ldr	r0, [pc, #16]	@ (8001848 <MX_I2S3_Init+0x54>)
 8001836:	f004 f84f 	bl	80058d8 <HAL_I2S_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_I2S3_Init+0x50>
		Error_Handler();
 8001840:	f000 f964 	bl	8001b0c <Error_Handler>
	}
	/* USER CODE BEGIN I2S3_Init 2 */

	/* USER CODE END I2S3_Init 2 */

}
 8001844:	bf00      	nop
 8001846:	bd80      	pop	{r7, pc}
 8001848:	200000f8 	.word	0x200000f8
 800184c:	40003c00 	.word	0x40003c00

08001850 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001854:	4b17      	ldr	r3, [pc, #92]	@ (80018b4 <MX_SPI1_Init+0x64>)
 8001856:	4a18      	ldr	r2, [pc, #96]	@ (80018b8 <MX_SPI1_Init+0x68>)
 8001858:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800185a:	4b16      	ldr	r3, [pc, #88]	@ (80018b4 <MX_SPI1_Init+0x64>)
 800185c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001860:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001862:	4b14      	ldr	r3, [pc, #80]	@ (80018b4 <MX_SPI1_Init+0x64>)
 8001864:	2200      	movs	r2, #0
 8001866:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001868:	4b12      	ldr	r3, [pc, #72]	@ (80018b4 <MX_SPI1_Init+0x64>)
 800186a:	2200      	movs	r2, #0
 800186c:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800186e:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <MX_SPI1_Init+0x64>)
 8001870:	2200      	movs	r2, #0
 8001872:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001874:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <MX_SPI1_Init+0x64>)
 8001876:	2200      	movs	r2, #0
 8001878:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800187a:	4b0e      	ldr	r3, [pc, #56]	@ (80018b4 <MX_SPI1_Init+0x64>)
 800187c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001880:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001882:	4b0c      	ldr	r3, [pc, #48]	@ (80018b4 <MX_SPI1_Init+0x64>)
 8001884:	2200      	movs	r2, #0
 8001886:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001888:	4b0a      	ldr	r3, [pc, #40]	@ (80018b4 <MX_SPI1_Init+0x64>)
 800188a:	2200      	movs	r2, #0
 800188c:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800188e:	4b09      	ldr	r3, [pc, #36]	@ (80018b4 <MX_SPI1_Init+0x64>)
 8001890:	2200      	movs	r2, #0
 8001892:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001894:	4b07      	ldr	r3, [pc, #28]	@ (80018b4 <MX_SPI1_Init+0x64>)
 8001896:	2200      	movs	r2, #0
 8001898:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 800189a:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <MX_SPI1_Init+0x64>)
 800189c:	220a      	movs	r2, #10
 800189e:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80018a0:	4804      	ldr	r0, [pc, #16]	@ (80018b4 <MX_SPI1_Init+0x64>)
 80018a2:	f005 fba5 	bl	8006ff0 <HAL_SPI_Init>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_SPI1_Init+0x60>
		Error_Handler();
 80018ac:	f000 f92e 	bl	8001b0c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80018b0:	bf00      	nop
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20000140 	.word	0x20000140
 80018b8:	40013000 	.word	0x40013000

080018bc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80018bc:	b580      	push	{r7, lr}
 80018be:	b08c      	sub	sp, #48	@ 0x30
 80018c0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80018c2:	f107 031c 	add.w	r3, r7, #28
 80018c6:	2200      	movs	r2, #0
 80018c8:	601a      	str	r2, [r3, #0]
 80018ca:	605a      	str	r2, [r3, #4]
 80018cc:	609a      	str	r2, [r3, #8]
 80018ce:	60da      	str	r2, [r3, #12]
 80018d0:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	61bb      	str	r3, [r7, #24]
 80018d6:	4b79      	ldr	r3, [pc, #484]	@ (8001abc <MX_GPIO_Init+0x200>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	4a78      	ldr	r2, [pc, #480]	@ (8001abc <MX_GPIO_Init+0x200>)
 80018dc:	f043 0310 	orr.w	r3, r3, #16
 80018e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018e2:	4b76      	ldr	r3, [pc, #472]	@ (8001abc <MX_GPIO_Init+0x200>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e6:	f003 0310 	and.w	r3, r3, #16
 80018ea:	61bb      	str	r3, [r7, #24]
 80018ec:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	617b      	str	r3, [r7, #20]
 80018f2:	4b72      	ldr	r3, [pc, #456]	@ (8001abc <MX_GPIO_Init+0x200>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f6:	4a71      	ldr	r2, [pc, #452]	@ (8001abc <MX_GPIO_Init+0x200>)
 80018f8:	f043 0304 	orr.w	r3, r3, #4
 80018fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018fe:	4b6f      	ldr	r3, [pc, #444]	@ (8001abc <MX_GPIO_Init+0x200>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001902:	f003 0304 	and.w	r3, r3, #4
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800190a:	2300      	movs	r3, #0
 800190c:	613b      	str	r3, [r7, #16]
 800190e:	4b6b      	ldr	r3, [pc, #428]	@ (8001abc <MX_GPIO_Init+0x200>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	4a6a      	ldr	r2, [pc, #424]	@ (8001abc <MX_GPIO_Init+0x200>)
 8001914:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001918:	6313      	str	r3, [r2, #48]	@ 0x30
 800191a:	4b68      	ldr	r3, [pc, #416]	@ (8001abc <MX_GPIO_Init+0x200>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001922:	613b      	str	r3, [r7, #16]
 8001924:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	4b64      	ldr	r3, [pc, #400]	@ (8001abc <MX_GPIO_Init+0x200>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192e:	4a63      	ldr	r2, [pc, #396]	@ (8001abc <MX_GPIO_Init+0x200>)
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	6313      	str	r3, [r2, #48]	@ 0x30
 8001936:	4b61      	ldr	r3, [pc, #388]	@ (8001abc <MX_GPIO_Init+0x200>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	4b5d      	ldr	r3, [pc, #372]	@ (8001abc <MX_GPIO_Init+0x200>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194a:	4a5c      	ldr	r2, [pc, #368]	@ (8001abc <MX_GPIO_Init+0x200>)
 800194c:	f043 0302 	orr.w	r3, r3, #2
 8001950:	6313      	str	r3, [r2, #48]	@ 0x30
 8001952:	4b5a      	ldr	r3, [pc, #360]	@ (8001abc <MX_GPIO_Init+0x200>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	607b      	str	r3, [r7, #4]
 8001962:	4b56      	ldr	r3, [pc, #344]	@ (8001abc <MX_GPIO_Init+0x200>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	4a55      	ldr	r2, [pc, #340]	@ (8001abc <MX_GPIO_Init+0x200>)
 8001968:	f043 0308 	orr.w	r3, r3, #8
 800196c:	6313      	str	r3, [r2, #48]	@ 0x30
 800196e:	4b53      	ldr	r3, [pc, #332]	@ (8001abc <MX_GPIO_Init+0x200>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	f003 0308 	and.w	r3, r3, #8
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800197a:	2200      	movs	r2, #0
 800197c:	2108      	movs	r1, #8
 800197e:	4850      	ldr	r0, [pc, #320]	@ (8001ac0 <MX_GPIO_Init+0x204>)
 8001980:	f000 fe48 	bl	8002614 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port,
 8001984:	2201      	movs	r2, #1
 8001986:	2101      	movs	r1, #1
 8001988:	484e      	ldr	r0, [pc, #312]	@ (8001ac4 <MX_GPIO_Init+0x208>)
 800198a:	f000 fe43 	bl	8002614 <HAL_GPIO_WritePin>
	OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 800198e:	2200      	movs	r2, #0
 8001990:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001994:	484c      	ldr	r0, [pc, #304]	@ (8001ac8 <MX_GPIO_Init+0x20c>)
 8001996:	f000 fe3d 	bl	8002614 <HAL_GPIO_WritePin>
	LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : CS_I2C_SPI_Pin */
	GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800199a:	2308      	movs	r3, #8
 800199c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800199e:	2301      	movs	r3, #1
 80019a0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a2:	2300      	movs	r3, #0
 80019a4:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a6:	2300      	movs	r3, #0
 80019a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80019aa:	f107 031c 	add.w	r3, r7, #28
 80019ae:	4619      	mov	r1, r3
 80019b0:	4843      	ldr	r0, [pc, #268]	@ (8001ac0 <MX_GPIO_Init+0x204>)
 80019b2:	f000 fc93 	bl	80022dc <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80019b6:	2301      	movs	r3, #1
 80019b8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ba:	2301      	movs	r3, #1
 80019bc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c2:	2300      	movs	r3, #0
 80019c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80019c6:	f107 031c 	add.w	r3, r7, #28
 80019ca:	4619      	mov	r1, r3
 80019cc:	483d      	ldr	r0, [pc, #244]	@ (8001ac4 <MX_GPIO_Init+0x208>)
 80019ce:	f000 fc85 	bl	80022dc <HAL_GPIO_Init>

	/*Configure GPIO pin : PDM_OUT_Pin */
	GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80019d2:	2308      	movs	r3, #8
 80019d4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d6:	2302      	movs	r3, #2
 80019d8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019de:	2300      	movs	r3, #0
 80019e0:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019e2:	2305      	movs	r3, #5
 80019e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80019e6:	f107 031c 	add.w	r3, r7, #28
 80019ea:	4619      	mov	r1, r3
 80019ec:	4835      	ldr	r0, [pc, #212]	@ (8001ac4 <MX_GPIO_Init+0x208>)
 80019ee:	f000 fc75 	bl	80022dc <HAL_GPIO_Init>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80019f2:	2301      	movs	r3, #1
 80019f4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80019f6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80019fa:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a00:	f107 031c 	add.w	r3, r7, #28
 8001a04:	4619      	mov	r1, r3
 8001a06:	4831      	ldr	r0, [pc, #196]	@ (8001acc <MX_GPIO_Init+0x210>)
 8001a08:	f000 fc68 	bl	80022dc <HAL_GPIO_Init>

	/*Configure GPIO pin : BOOT1_Pin */
	GPIO_InitStruct.Pin = BOOT1_Pin;
 8001a0c:	2304      	movs	r3, #4
 8001a0e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a10:	2300      	movs	r3, #0
 8001a12:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a14:	2300      	movs	r3, #0
 8001a16:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001a18:	f107 031c 	add.w	r3, r7, #28
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	482c      	ldr	r0, [pc, #176]	@ (8001ad0 <MX_GPIO_Init+0x214>)
 8001a20:	f000 fc5c 	bl	80022dc <HAL_GPIO_Init>

	/*Configure GPIO pin : CLK_IN_Pin */
	GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001a24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a28:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a32:	2300      	movs	r3, #0
 8001a34:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a36:	2305      	movs	r3, #5
 8001a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001a3a:	f107 031c 	add.w	r3, r7, #28
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4823      	ldr	r0, [pc, #140]	@ (8001ad0 <MX_GPIO_Init+0x214>)
 8001a42:	f000 fc4b 	bl	80022dc <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
	GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin;
 8001a46:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001a4a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a54:	2300      	movs	r3, #0
 8001a56:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a58:	f107 031c 	add.w	r3, r7, #28
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	481a      	ldr	r0, [pc, #104]	@ (8001ac8 <MX_GPIO_Init+0x20c>)
 8001a60:	f000 fc3c 	bl	80022dc <HAL_GPIO_Init>

	/*Configure GPIO pin : Audio_RST_Pin */
	GPIO_InitStruct.Pin = Audio_RST_Pin;
 8001a64:	2310      	movs	r3, #16
 8001a66:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a70:	2300      	movs	r3, #0
 8001a72:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8001a74:	f107 031c 	add.w	r3, r7, #28
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4813      	ldr	r0, [pc, #76]	@ (8001ac8 <MX_GPIO_Init+0x20c>)
 8001a7c:	f000 fc2e 	bl	80022dc <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001a80:	2320      	movs	r3, #32
 8001a82:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a84:	2300      	movs	r3, #0
 8001a86:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001a8c:	f107 031c 	add.w	r3, r7, #28
 8001a90:	4619      	mov	r1, r3
 8001a92:	480d      	ldr	r0, [pc, #52]	@ (8001ac8 <MX_GPIO_Init+0x20c>)
 8001a94:	f000 fc22 	bl	80022dc <HAL_GPIO_Init>

	/*Configure GPIO pin : MEMS_INT2_Pin */
	GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a9c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001aa0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001aa6:	f107 031c 	add.w	r3, r7, #28
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4804      	ldr	r0, [pc, #16]	@ (8001ac0 <MX_GPIO_Init+0x204>)
 8001aae:	f000 fc15 	bl	80022dc <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001ab2:	bf00      	nop
 8001ab4:	3730      	adds	r7, #48	@ 0x30
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	40020800 	.word	0x40020800
 8001ac8:	40020c00 	.word	0x40020c00
 8001acc:	40020000 	.word	0x40020000
 8001ad0:	40020400 	.word	0x40020400

08001ad4 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]
 8001ae4:	e009      	b.n	8001afa <_write+0x26>
		ITM_SendChar(*ptr++);
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	1c5a      	adds	r2, r3, #1
 8001aea:	60ba      	str	r2, [r7, #8]
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff f9d2 	bl	8000e98 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	3301      	adds	r3, #1
 8001af8:	617b      	str	r3, [r7, #20]
 8001afa:	697a      	ldr	r2, [r7, #20]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	dbf1      	blt.n	8001ae6 <_write+0x12>
	}
	return len;
 8001b02:	687b      	ldr	r3, [r7, #4]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3718      	adds	r7, #24
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b10:	b672      	cpsid	i
}
 8001b12:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
		printf("Error\r\n");
 8001b14:	4801      	ldr	r0, [pc, #4]	@ (8001b1c <Error_Handler+0x10>)
 8001b16:	f009 f9d3 	bl	800aec0 <puts>
 8001b1a:	e7fb      	b.n	8001b14 <Error_Handler+0x8>
 8001b1c:	0800cb60 	.word	0x0800cb60

08001b20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b26:	2300      	movs	r3, #0
 8001b28:	607b      	str	r3, [r7, #4]
 8001b2a:	4b10      	ldr	r3, [pc, #64]	@ (8001b6c <HAL_MspInit+0x4c>)
 8001b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2e:	4a0f      	ldr	r2, [pc, #60]	@ (8001b6c <HAL_MspInit+0x4c>)
 8001b30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b36:	4b0d      	ldr	r3, [pc, #52]	@ (8001b6c <HAL_MspInit+0x4c>)
 8001b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b3e:	607b      	str	r3, [r7, #4]
 8001b40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	603b      	str	r3, [r7, #0]
 8001b46:	4b09      	ldr	r3, [pc, #36]	@ (8001b6c <HAL_MspInit+0x4c>)
 8001b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4a:	4a08      	ldr	r2, [pc, #32]	@ (8001b6c <HAL_MspInit+0x4c>)
 8001b4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b52:	4b06      	ldr	r3, [pc, #24]	@ (8001b6c <HAL_MspInit+0x4c>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b5a:	603b      	str	r3, [r7, #0]
 8001b5c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b5e:	2007      	movs	r0, #7
 8001b60:	f000 fb7a 	bl	8002258 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b64:	bf00      	nop
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40023800 	.word	0x40023800

08001b70 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08a      	sub	sp, #40	@ 0x28
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b78:	f107 0314 	add.w	r3, r7, #20
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	609a      	str	r2, [r3, #8]
 8001b84:	60da      	str	r2, [r3, #12]
 8001b86:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a19      	ldr	r2, [pc, #100]	@ (8001bf4 <HAL_I2C_MspInit+0x84>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d12c      	bne.n	8001bec <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	613b      	str	r3, [r7, #16]
 8001b96:	4b18      	ldr	r3, [pc, #96]	@ (8001bf8 <HAL_I2C_MspInit+0x88>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	4a17      	ldr	r2, [pc, #92]	@ (8001bf8 <HAL_I2C_MspInit+0x88>)
 8001b9c:	f043 0302 	orr.w	r3, r3, #2
 8001ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba2:	4b15      	ldr	r3, [pc, #84]	@ (8001bf8 <HAL_I2C_MspInit+0x88>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	613b      	str	r3, [r7, #16]
 8001bac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001bae:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bb4:	2312      	movs	r3, #18
 8001bb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001bc0:	2304      	movs	r3, #4
 8001bc2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	4619      	mov	r1, r3
 8001bca:	480c      	ldr	r0, [pc, #48]	@ (8001bfc <HAL_I2C_MspInit+0x8c>)
 8001bcc:	f000 fb86 	bl	80022dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	4b08      	ldr	r3, [pc, #32]	@ (8001bf8 <HAL_I2C_MspInit+0x88>)
 8001bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd8:	4a07      	ldr	r2, [pc, #28]	@ (8001bf8 <HAL_I2C_MspInit+0x88>)
 8001bda:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bde:	6413      	str	r3, [r2, #64]	@ 0x40
 8001be0:	4b05      	ldr	r3, [pc, #20]	@ (8001bf8 <HAL_I2C_MspInit+0x88>)
 8001be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001bec:	bf00      	nop
 8001bee:	3728      	adds	r7, #40	@ 0x28
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40005400 	.word	0x40005400
 8001bf8:	40023800 	.word	0x40023800
 8001bfc:	40020400 	.word	0x40020400

08001c00 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b08e      	sub	sp, #56	@ 0x38
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	605a      	str	r2, [r3, #4]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	60da      	str	r2, [r3, #12]
 8001c16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c18:	f107 0314 	add.w	r3, r7, #20
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a31      	ldr	r2, [pc, #196]	@ (8001cf0 <HAL_I2S_MspInit+0xf0>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d15a      	bne.n	8001ce6 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001c30:	2301      	movs	r3, #1
 8001c32:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001c34:	23c0      	movs	r3, #192	@ 0xc0
 8001c36:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001c38:	2302      	movs	r3, #2
 8001c3a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	4618      	mov	r0, r3
 8001c42:	f005 f893 	bl	8006d6c <HAL_RCCEx_PeriphCLKConfig>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001c4c:	f7ff ff5e 	bl	8001b0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001c50:	2300      	movs	r3, #0
 8001c52:	613b      	str	r3, [r7, #16]
 8001c54:	4b27      	ldr	r3, [pc, #156]	@ (8001cf4 <HAL_I2S_MspInit+0xf4>)
 8001c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c58:	4a26      	ldr	r2, [pc, #152]	@ (8001cf4 <HAL_I2S_MspInit+0xf4>)
 8001c5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c60:	4b24      	ldr	r3, [pc, #144]	@ (8001cf4 <HAL_I2S_MspInit+0xf4>)
 8001c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c68:	613b      	str	r3, [r7, #16]
 8001c6a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	4b20      	ldr	r3, [pc, #128]	@ (8001cf4 <HAL_I2S_MspInit+0xf4>)
 8001c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c74:	4a1f      	ldr	r2, [pc, #124]	@ (8001cf4 <HAL_I2S_MspInit+0xf4>)
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf4 <HAL_I2S_MspInit+0xf4>)
 8001c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c80:	f003 0301 	and.w	r3, r3, #1
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	4b19      	ldr	r3, [pc, #100]	@ (8001cf4 <HAL_I2S_MspInit+0xf4>)
 8001c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c90:	4a18      	ldr	r2, [pc, #96]	@ (8001cf4 <HAL_I2S_MspInit+0xf4>)
 8001c92:	f043 0304 	orr.w	r3, r3, #4
 8001c96:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c98:	4b16      	ldr	r3, [pc, #88]	@ (8001cf4 <HAL_I2S_MspInit+0xf4>)
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9c:	f003 0304 	and.w	r3, r3, #4
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001ca4:	2310      	movs	r3, #16
 8001ca6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca8:	2302      	movs	r3, #2
 8001caa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cac:	2300      	movs	r3, #0
 8001cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cb4:	2306      	movs	r3, #6
 8001cb6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001cb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	480e      	ldr	r0, [pc, #56]	@ (8001cf8 <HAL_I2S_MspInit+0xf8>)
 8001cc0:	f000 fb0c 	bl	80022dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001cc4:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001cc8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cd6:	2306      	movs	r3, #6
 8001cd8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4806      	ldr	r0, [pc, #24]	@ (8001cfc <HAL_I2S_MspInit+0xfc>)
 8001ce2:	f000 fafb 	bl	80022dc <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001ce6:	bf00      	nop
 8001ce8:	3738      	adds	r7, #56	@ 0x38
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40003c00 	.word	0x40003c00
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	40020000 	.word	0x40020000
 8001cfc:	40020800 	.word	0x40020800

08001d00 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b08a      	sub	sp, #40	@ 0x28
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d08:	f107 0314 	add.w	r3, r7, #20
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
 8001d12:	609a      	str	r2, [r3, #8]
 8001d14:	60da      	str	r2, [r3, #12]
 8001d16:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a19      	ldr	r2, [pc, #100]	@ (8001d84 <HAL_SPI_MspInit+0x84>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d12b      	bne.n	8001d7a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	613b      	str	r3, [r7, #16]
 8001d26:	4b18      	ldr	r3, [pc, #96]	@ (8001d88 <HAL_SPI_MspInit+0x88>)
 8001d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2a:	4a17      	ldr	r2, [pc, #92]	@ (8001d88 <HAL_SPI_MspInit+0x88>)
 8001d2c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d32:	4b15      	ldr	r3, [pc, #84]	@ (8001d88 <HAL_SPI_MspInit+0x88>)
 8001d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d3a:	613b      	str	r3, [r7, #16]
 8001d3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	4b11      	ldr	r3, [pc, #68]	@ (8001d88 <HAL_SPI_MspInit+0x88>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d46:	4a10      	ldr	r2, [pc, #64]	@ (8001d88 <HAL_SPI_MspInit+0x88>)
 8001d48:	f043 0301 	orr.w	r3, r3, #1
 8001d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d88 <HAL_SPI_MspInit+0x88>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001d5a:	23e0      	movs	r3, #224	@ 0xe0
 8001d5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d66:	2300      	movs	r3, #0
 8001d68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d6a:	2305      	movs	r3, #5
 8001d6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d6e:	f107 0314 	add.w	r3, r7, #20
 8001d72:	4619      	mov	r1, r3
 8001d74:	4805      	ldr	r0, [pc, #20]	@ (8001d8c <HAL_SPI_MspInit+0x8c>)
 8001d76:	f000 fab1 	bl	80022dc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001d7a:	bf00      	nop
 8001d7c:	3728      	adds	r7, #40	@ 0x28
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40013000 	.word	0x40013000
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	40020000 	.word	0x40020000

08001d90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d94:	bf00      	nop
 8001d96:	e7fd      	b.n	8001d94 <NMI_Handler+0x4>

08001d98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d9c:	bf00      	nop
 8001d9e:	e7fd      	b.n	8001d9c <HardFault_Handler+0x4>

08001da0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001da4:	bf00      	nop
 8001da6:	e7fd      	b.n	8001da4 <MemManage_Handler+0x4>

08001da8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dac:	bf00      	nop
 8001dae:	e7fd      	b.n	8001dac <BusFault_Handler+0x4>

08001db0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db4:	bf00      	nop
 8001db6:	e7fd      	b.n	8001db4 <UsageFault_Handler+0x4>

08001db8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dd8:	bf00      	nop
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001de6:	f000 f923 	bl	8002030 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
	...

08001df0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001df4:	4802      	ldr	r0, [pc, #8]	@ (8001e00 <OTG_FS_IRQHandler+0x10>)
 8001df6:	f000 ff21 	bl	8002c3c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	2000057c 	.word	0x2000057c

08001e04 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e10:	2300      	movs	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]
 8001e14:	e00a      	b.n	8001e2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e16:	f3af 8000 	nop.w
 8001e1a:	4601      	mov	r1, r0
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	1c5a      	adds	r2, r3, #1
 8001e20:	60ba      	str	r2, [r7, #8]
 8001e22:	b2ca      	uxtb	r2, r1
 8001e24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	3301      	adds	r3, #1
 8001e2a:	617b      	str	r3, [r7, #20]
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	dbf0      	blt.n	8001e16 <_read+0x12>
  }

  return len;
 8001e34:	687b      	ldr	r3, [r7, #4]
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3718      	adds	r7, #24
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <_close>:
  }
  return len;
}

int _close(int file)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	b083      	sub	sp, #12
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b083      	sub	sp, #12
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
 8001e5e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e66:	605a      	str	r2, [r3, #4]
  return 0;
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr

08001e76 <_isatty>:

int _isatty(int file)
{
 8001e76:	b480      	push	{r7}
 8001e78:	b083      	sub	sp, #12
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e7e:	2301      	movs	r3, #1
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3714      	adds	r7, #20
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
	...

08001ea8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001eb0:	4a14      	ldr	r2, [pc, #80]	@ (8001f04 <_sbrk+0x5c>)
 8001eb2:	4b15      	ldr	r3, [pc, #84]	@ (8001f08 <_sbrk+0x60>)
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ebc:	4b13      	ldr	r3, [pc, #76]	@ (8001f0c <_sbrk+0x64>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d102      	bne.n	8001eca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ec4:	4b11      	ldr	r3, [pc, #68]	@ (8001f0c <_sbrk+0x64>)
 8001ec6:	4a12      	ldr	r2, [pc, #72]	@ (8001f10 <_sbrk+0x68>)
 8001ec8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eca:	4b10      	ldr	r3, [pc, #64]	@ (8001f0c <_sbrk+0x64>)
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d207      	bcs.n	8001ee8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ed8:	f009 f930 	bl	800b13c <__errno>
 8001edc:	4603      	mov	r3, r0
 8001ede:	220c      	movs	r2, #12
 8001ee0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ee6:	e009      	b.n	8001efc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ee8:	4b08      	ldr	r3, [pc, #32]	@ (8001f0c <_sbrk+0x64>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eee:	4b07      	ldr	r3, [pc, #28]	@ (8001f0c <_sbrk+0x64>)
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	4a05      	ldr	r2, [pc, #20]	@ (8001f0c <_sbrk+0x64>)
 8001ef8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001efa:	68fb      	ldr	r3, [r7, #12]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3718      	adds	r7, #24
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	20020000 	.word	0x20020000
 8001f08:	00000400 	.word	0x00000400
 8001f0c:	20000198 	.word	0x20000198
 8001f10:	20000aa8 	.word	0x20000aa8

08001f14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f18:	4b06      	ldr	r3, [pc, #24]	@ (8001f34 <SystemInit+0x20>)
 8001f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f1e:	4a05      	ldr	r2, [pc, #20]	@ (8001f34 <SystemInit+0x20>)
 8001f20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f70 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f3c:	f7ff ffea 	bl	8001f14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f40:	480c      	ldr	r0, [pc, #48]	@ (8001f74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f42:	490d      	ldr	r1, [pc, #52]	@ (8001f78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f44:	4a0d      	ldr	r2, [pc, #52]	@ (8001f7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f48:	e002      	b.n	8001f50 <LoopCopyDataInit>

08001f4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f4e:	3304      	adds	r3, #4

08001f50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f54:	d3f9      	bcc.n	8001f4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f56:	4a0a      	ldr	r2, [pc, #40]	@ (8001f80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f58:	4c0a      	ldr	r4, [pc, #40]	@ (8001f84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f5c:	e001      	b.n	8001f62 <LoopFillZerobss>

08001f5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f60:	3204      	adds	r2, #4

08001f62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f64:	d3fb      	bcc.n	8001f5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f66:	f009 f8ef 	bl	800b148 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f6a:	f7ff fa35 	bl	80013d8 <main>
  bx  lr    
 8001f6e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f78:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001f7c:	0800cda0 	.word	0x0800cda0
  ldr r2, =_sbss
 8001f80:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001f84:	20000aa8 	.word	0x20000aa8

08001f88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f88:	e7fe      	b.n	8001f88 <ADC_IRQHandler>
	...

08001f8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f90:	4b0e      	ldr	r3, [pc, #56]	@ (8001fcc <HAL_Init+0x40>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a0d      	ldr	r2, [pc, #52]	@ (8001fcc <HAL_Init+0x40>)
 8001f96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fcc <HAL_Init+0x40>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a0a      	ldr	r2, [pc, #40]	@ (8001fcc <HAL_Init+0x40>)
 8001fa2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fa6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fa8:	4b08      	ldr	r3, [pc, #32]	@ (8001fcc <HAL_Init+0x40>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a07      	ldr	r2, [pc, #28]	@ (8001fcc <HAL_Init+0x40>)
 8001fae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fb4:	2003      	movs	r0, #3
 8001fb6:	f000 f94f 	bl	8002258 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fba:	2000      	movs	r0, #0
 8001fbc:	f000 f808 	bl	8001fd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fc0:	f7ff fdae 	bl	8001b20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40023c00 	.word	0x40023c00

08001fd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fd8:	4b12      	ldr	r3, [pc, #72]	@ (8002024 <HAL_InitTick+0x54>)
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	4b12      	ldr	r3, [pc, #72]	@ (8002028 <HAL_InitTick+0x58>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fe6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f000 f967 	bl	80022c2 <HAL_SYSTICK_Config>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e00e      	b.n	800201c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2b0f      	cmp	r3, #15
 8002002:	d80a      	bhi.n	800201a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002004:	2200      	movs	r2, #0
 8002006:	6879      	ldr	r1, [r7, #4]
 8002008:	f04f 30ff 	mov.w	r0, #4294967295
 800200c:	f000 f92f 	bl	800226e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002010:	4a06      	ldr	r2, [pc, #24]	@ (800202c <HAL_InitTick+0x5c>)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002016:	2300      	movs	r3, #0
 8002018:	e000      	b.n	800201c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
}
 800201c:	4618      	mov	r0, r3
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	20000000 	.word	0x20000000
 8002028:	20000008 	.word	0x20000008
 800202c:	20000004 	.word	0x20000004

08002030 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002034:	4b06      	ldr	r3, [pc, #24]	@ (8002050 <HAL_IncTick+0x20>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	461a      	mov	r2, r3
 800203a:	4b06      	ldr	r3, [pc, #24]	@ (8002054 <HAL_IncTick+0x24>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4413      	add	r3, r2
 8002040:	4a04      	ldr	r2, [pc, #16]	@ (8002054 <HAL_IncTick+0x24>)
 8002042:	6013      	str	r3, [r2, #0]
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	20000008 	.word	0x20000008
 8002054:	2000019c 	.word	0x2000019c

08002058 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  return uwTick;
 800205c:	4b03      	ldr	r3, [pc, #12]	@ (800206c <HAL_GetTick+0x14>)
 800205e:	681b      	ldr	r3, [r3, #0]
}
 8002060:	4618      	mov	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	2000019c 	.word	0x2000019c

08002070 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002078:	f7ff ffee 	bl	8002058 <HAL_GetTick>
 800207c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002088:	d005      	beq.n	8002096 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800208a:	4b0a      	ldr	r3, [pc, #40]	@ (80020b4 <HAL_Delay+0x44>)
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	461a      	mov	r2, r3
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	4413      	add	r3, r2
 8002094:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002096:	bf00      	nop
 8002098:	f7ff ffde 	bl	8002058 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d8f7      	bhi.n	8002098 <HAL_Delay+0x28>
  {
  }
}
 80020a8:	bf00      	nop
 80020aa:	bf00      	nop
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20000008 	.word	0x20000008

080020b8 <__NVIC_SetPriorityGrouping>:
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f003 0307 	and.w	r3, r3, #7
 80020c6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c8:	4b0c      	ldr	r3, [pc, #48]	@ (80020fc <__NVIC_SetPriorityGrouping+0x44>)
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ce:	68ba      	ldr	r2, [r7, #8]
 80020d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020d4:	4013      	ands	r3, r2
 80020d6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ea:	4a04      	ldr	r2, [pc, #16]	@ (80020fc <__NVIC_SetPriorityGrouping+0x44>)
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	60d3      	str	r3, [r2, #12]
}
 80020f0:	bf00      	nop
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <__NVIC_GetPriorityGrouping>:
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002104:	4b04      	ldr	r3, [pc, #16]	@ (8002118 <__NVIC_GetPriorityGrouping+0x18>)
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	0a1b      	lsrs	r3, r3, #8
 800210a:	f003 0307 	and.w	r3, r3, #7
}
 800210e:	4618      	mov	r0, r3
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr
 8002118:	e000ed00 	.word	0xe000ed00

0800211c <__NVIC_EnableIRQ>:
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212a:	2b00      	cmp	r3, #0
 800212c:	db0b      	blt.n	8002146 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800212e:	79fb      	ldrb	r3, [r7, #7]
 8002130:	f003 021f 	and.w	r2, r3, #31
 8002134:	4907      	ldr	r1, [pc, #28]	@ (8002154 <__NVIC_EnableIRQ+0x38>)
 8002136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213a:	095b      	lsrs	r3, r3, #5
 800213c:	2001      	movs	r0, #1
 800213e:	fa00 f202 	lsl.w	r2, r0, r2
 8002142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002146:	bf00      	nop
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	e000e100 	.word	0xe000e100

08002158 <__NVIC_SetPriority>:
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	4603      	mov	r3, r0
 8002160:	6039      	str	r1, [r7, #0]
 8002162:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002168:	2b00      	cmp	r3, #0
 800216a:	db0a      	blt.n	8002182 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	b2da      	uxtb	r2, r3
 8002170:	490c      	ldr	r1, [pc, #48]	@ (80021a4 <__NVIC_SetPriority+0x4c>)
 8002172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002176:	0112      	lsls	r2, r2, #4
 8002178:	b2d2      	uxtb	r2, r2
 800217a:	440b      	add	r3, r1
 800217c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002180:	e00a      	b.n	8002198 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	b2da      	uxtb	r2, r3
 8002186:	4908      	ldr	r1, [pc, #32]	@ (80021a8 <__NVIC_SetPriority+0x50>)
 8002188:	79fb      	ldrb	r3, [r7, #7]
 800218a:	f003 030f 	and.w	r3, r3, #15
 800218e:	3b04      	subs	r3, #4
 8002190:	0112      	lsls	r2, r2, #4
 8002192:	b2d2      	uxtb	r2, r2
 8002194:	440b      	add	r3, r1
 8002196:	761a      	strb	r2, [r3, #24]
}
 8002198:	bf00      	nop
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	e000e100 	.word	0xe000e100
 80021a8:	e000ed00 	.word	0xe000ed00

080021ac <NVIC_EncodePriority>:
{
 80021ac:	b480      	push	{r7}
 80021ae:	b089      	sub	sp, #36	@ 0x24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f003 0307 	and.w	r3, r3, #7
 80021be:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	f1c3 0307 	rsb	r3, r3, #7
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	bf28      	it	cs
 80021ca:	2304      	movcs	r3, #4
 80021cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	3304      	adds	r3, #4
 80021d2:	2b06      	cmp	r3, #6
 80021d4:	d902      	bls.n	80021dc <NVIC_EncodePriority+0x30>
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	3b03      	subs	r3, #3
 80021da:	e000      	b.n	80021de <NVIC_EncodePriority+0x32>
 80021dc:	2300      	movs	r3, #0
 80021de:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e0:	f04f 32ff 	mov.w	r2, #4294967295
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ea:	43da      	mvns	r2, r3
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	401a      	ands	r2, r3
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021f4:	f04f 31ff 	mov.w	r1, #4294967295
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	fa01 f303 	lsl.w	r3, r1, r3
 80021fe:	43d9      	mvns	r1, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002204:	4313      	orrs	r3, r2
}
 8002206:	4618      	mov	r0, r3
 8002208:	3724      	adds	r7, #36	@ 0x24
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
	...

08002214 <SysTick_Config>:
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	3b01      	subs	r3, #1
 8002220:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002224:	d301      	bcc.n	800222a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002226:	2301      	movs	r3, #1
 8002228:	e00f      	b.n	800224a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800222a:	4a0a      	ldr	r2, [pc, #40]	@ (8002254 <SysTick_Config+0x40>)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3b01      	subs	r3, #1
 8002230:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002232:	210f      	movs	r1, #15
 8002234:	f04f 30ff 	mov.w	r0, #4294967295
 8002238:	f7ff ff8e 	bl	8002158 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800223c:	4b05      	ldr	r3, [pc, #20]	@ (8002254 <SysTick_Config+0x40>)
 800223e:	2200      	movs	r2, #0
 8002240:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002242:	4b04      	ldr	r3, [pc, #16]	@ (8002254 <SysTick_Config+0x40>)
 8002244:	2207      	movs	r2, #7
 8002246:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	e000e010 	.word	0xe000e010

08002258 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f7ff ff29 	bl	80020b8 <__NVIC_SetPriorityGrouping>
}
 8002266:	bf00      	nop
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800226e:	b580      	push	{r7, lr}
 8002270:	b086      	sub	sp, #24
 8002272:	af00      	add	r7, sp, #0
 8002274:	4603      	mov	r3, r0
 8002276:	60b9      	str	r1, [r7, #8]
 8002278:	607a      	str	r2, [r7, #4]
 800227a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800227c:	2300      	movs	r3, #0
 800227e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002280:	f7ff ff3e 	bl	8002100 <__NVIC_GetPriorityGrouping>
 8002284:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	68b9      	ldr	r1, [r7, #8]
 800228a:	6978      	ldr	r0, [r7, #20]
 800228c:	f7ff ff8e 	bl	80021ac <NVIC_EncodePriority>
 8002290:	4602      	mov	r2, r0
 8002292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002296:	4611      	mov	r1, r2
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff ff5d 	bl	8002158 <__NVIC_SetPriority>
}
 800229e:	bf00      	nop
 80022a0:	3718      	adds	r7, #24
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b082      	sub	sp, #8
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	4603      	mov	r3, r0
 80022ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f7ff ff31 	bl	800211c <__NVIC_EnableIRQ>
}
 80022ba:	bf00      	nop
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b082      	sub	sp, #8
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f7ff ffa2 	bl	8002214 <SysTick_Config>
 80022d0:	4603      	mov	r3, r0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
	...

080022dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022dc:	b480      	push	{r7}
 80022de:	b089      	sub	sp, #36	@ 0x24
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022e6:	2300      	movs	r3, #0
 80022e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022ea:	2300      	movs	r3, #0
 80022ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022ee:	2300      	movs	r3, #0
 80022f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022f2:	2300      	movs	r3, #0
 80022f4:	61fb      	str	r3, [r7, #28]
 80022f6:	e16b      	b.n	80025d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022f8:	2201      	movs	r2, #1
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	697a      	ldr	r2, [r7, #20]
 8002308:	4013      	ands	r3, r2
 800230a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	429a      	cmp	r2, r3
 8002312:	f040 815a 	bne.w	80025ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f003 0303 	and.w	r3, r3, #3
 800231e:	2b01      	cmp	r3, #1
 8002320:	d005      	beq.n	800232e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800232a:	2b02      	cmp	r3, #2
 800232c:	d130      	bne.n	8002390 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	2203      	movs	r2, #3
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	43db      	mvns	r3, r3
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	4013      	ands	r3, r2
 8002344:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	68da      	ldr	r2, [r3, #12]
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	69ba      	ldr	r2, [r7, #24]
 8002354:	4313      	orrs	r3, r2
 8002356:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	69ba      	ldr	r2, [r7, #24]
 800235c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002364:	2201      	movs	r2, #1
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	43db      	mvns	r3, r3
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	4013      	ands	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	091b      	lsrs	r3, r3, #4
 800237a:	f003 0201 	and.w	r2, r3, #1
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	4313      	orrs	r3, r2
 8002388:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f003 0303 	and.w	r3, r3, #3
 8002398:	2b03      	cmp	r3, #3
 800239a:	d017      	beq.n	80023cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	2203      	movs	r2, #3
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4013      	ands	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	689a      	ldr	r2, [r3, #8]
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f003 0303 	and.w	r3, r3, #3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d123      	bne.n	8002420 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	08da      	lsrs	r2, r3, #3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3208      	adds	r2, #8
 80023e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	f003 0307 	and.w	r3, r3, #7
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	220f      	movs	r2, #15
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	43db      	mvns	r3, r3
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	4013      	ands	r3, r2
 80023fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	691a      	ldr	r2, [r3, #16]
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	69ba      	ldr	r2, [r7, #24]
 800240e:	4313      	orrs	r3, r2
 8002410:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	08da      	lsrs	r2, r3, #3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3208      	adds	r2, #8
 800241a:	69b9      	ldr	r1, [r7, #24]
 800241c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	2203      	movs	r2, #3
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	43db      	mvns	r3, r3
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	4013      	ands	r3, r2
 8002436:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f003 0203 	and.w	r2, r3, #3
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	4313      	orrs	r3, r2
 800244c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800245c:	2b00      	cmp	r3, #0
 800245e:	f000 80b4 	beq.w	80025ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002462:	2300      	movs	r3, #0
 8002464:	60fb      	str	r3, [r7, #12]
 8002466:	4b60      	ldr	r3, [pc, #384]	@ (80025e8 <HAL_GPIO_Init+0x30c>)
 8002468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800246a:	4a5f      	ldr	r2, [pc, #380]	@ (80025e8 <HAL_GPIO_Init+0x30c>)
 800246c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002470:	6453      	str	r3, [r2, #68]	@ 0x44
 8002472:	4b5d      	ldr	r3, [pc, #372]	@ (80025e8 <HAL_GPIO_Init+0x30c>)
 8002474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002476:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800247e:	4a5b      	ldr	r2, [pc, #364]	@ (80025ec <HAL_GPIO_Init+0x310>)
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	089b      	lsrs	r3, r3, #2
 8002484:	3302      	adds	r3, #2
 8002486:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800248a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	f003 0303 	and.w	r3, r3, #3
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	220f      	movs	r2, #15
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43db      	mvns	r3, r3
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	4013      	ands	r3, r2
 80024a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a52      	ldr	r2, [pc, #328]	@ (80025f0 <HAL_GPIO_Init+0x314>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d02b      	beq.n	8002502 <HAL_GPIO_Init+0x226>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a51      	ldr	r2, [pc, #324]	@ (80025f4 <HAL_GPIO_Init+0x318>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d025      	beq.n	80024fe <HAL_GPIO_Init+0x222>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a50      	ldr	r2, [pc, #320]	@ (80025f8 <HAL_GPIO_Init+0x31c>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d01f      	beq.n	80024fa <HAL_GPIO_Init+0x21e>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a4f      	ldr	r2, [pc, #316]	@ (80025fc <HAL_GPIO_Init+0x320>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d019      	beq.n	80024f6 <HAL_GPIO_Init+0x21a>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a4e      	ldr	r2, [pc, #312]	@ (8002600 <HAL_GPIO_Init+0x324>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d013      	beq.n	80024f2 <HAL_GPIO_Init+0x216>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a4d      	ldr	r2, [pc, #308]	@ (8002604 <HAL_GPIO_Init+0x328>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d00d      	beq.n	80024ee <HAL_GPIO_Init+0x212>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a4c      	ldr	r2, [pc, #304]	@ (8002608 <HAL_GPIO_Init+0x32c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d007      	beq.n	80024ea <HAL_GPIO_Init+0x20e>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a4b      	ldr	r2, [pc, #300]	@ (800260c <HAL_GPIO_Init+0x330>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d101      	bne.n	80024e6 <HAL_GPIO_Init+0x20a>
 80024e2:	2307      	movs	r3, #7
 80024e4:	e00e      	b.n	8002504 <HAL_GPIO_Init+0x228>
 80024e6:	2308      	movs	r3, #8
 80024e8:	e00c      	b.n	8002504 <HAL_GPIO_Init+0x228>
 80024ea:	2306      	movs	r3, #6
 80024ec:	e00a      	b.n	8002504 <HAL_GPIO_Init+0x228>
 80024ee:	2305      	movs	r3, #5
 80024f0:	e008      	b.n	8002504 <HAL_GPIO_Init+0x228>
 80024f2:	2304      	movs	r3, #4
 80024f4:	e006      	b.n	8002504 <HAL_GPIO_Init+0x228>
 80024f6:	2303      	movs	r3, #3
 80024f8:	e004      	b.n	8002504 <HAL_GPIO_Init+0x228>
 80024fa:	2302      	movs	r3, #2
 80024fc:	e002      	b.n	8002504 <HAL_GPIO_Init+0x228>
 80024fe:	2301      	movs	r3, #1
 8002500:	e000      	b.n	8002504 <HAL_GPIO_Init+0x228>
 8002502:	2300      	movs	r3, #0
 8002504:	69fa      	ldr	r2, [r7, #28]
 8002506:	f002 0203 	and.w	r2, r2, #3
 800250a:	0092      	lsls	r2, r2, #2
 800250c:	4093      	lsls	r3, r2
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	4313      	orrs	r3, r2
 8002512:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002514:	4935      	ldr	r1, [pc, #212]	@ (80025ec <HAL_GPIO_Init+0x310>)
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	089b      	lsrs	r3, r3, #2
 800251a:	3302      	adds	r3, #2
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002522:	4b3b      	ldr	r3, [pc, #236]	@ (8002610 <HAL_GPIO_Init+0x334>)
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	43db      	mvns	r3, r3
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	4013      	ands	r3, r2
 8002530:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d003      	beq.n	8002546 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	4313      	orrs	r3, r2
 8002544:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002546:	4a32      	ldr	r2, [pc, #200]	@ (8002610 <HAL_GPIO_Init+0x334>)
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800254c:	4b30      	ldr	r3, [pc, #192]	@ (8002610 <HAL_GPIO_Init+0x334>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	43db      	mvns	r3, r3
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	4013      	ands	r3, r2
 800255a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d003      	beq.n	8002570 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	4313      	orrs	r3, r2
 800256e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002570:	4a27      	ldr	r2, [pc, #156]	@ (8002610 <HAL_GPIO_Init+0x334>)
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002576:	4b26      	ldr	r3, [pc, #152]	@ (8002610 <HAL_GPIO_Init+0x334>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	43db      	mvns	r3, r3
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	4013      	ands	r3, r2
 8002584:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d003      	beq.n	800259a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002592:	69ba      	ldr	r2, [r7, #24]
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	4313      	orrs	r3, r2
 8002598:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800259a:	4a1d      	ldr	r2, [pc, #116]	@ (8002610 <HAL_GPIO_Init+0x334>)
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002610 <HAL_GPIO_Init+0x334>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	43db      	mvns	r3, r3
 80025aa:	69ba      	ldr	r2, [r7, #24]
 80025ac:	4013      	ands	r3, r2
 80025ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d003      	beq.n	80025c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025c4:	4a12      	ldr	r2, [pc, #72]	@ (8002610 <HAL_GPIO_Init+0x334>)
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	3301      	adds	r3, #1
 80025ce:	61fb      	str	r3, [r7, #28]
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	2b0f      	cmp	r3, #15
 80025d4:	f67f ae90 	bls.w	80022f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025d8:	bf00      	nop
 80025da:	bf00      	nop
 80025dc:	3724      	adds	r7, #36	@ 0x24
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	40023800 	.word	0x40023800
 80025ec:	40013800 	.word	0x40013800
 80025f0:	40020000 	.word	0x40020000
 80025f4:	40020400 	.word	0x40020400
 80025f8:	40020800 	.word	0x40020800
 80025fc:	40020c00 	.word	0x40020c00
 8002600:	40021000 	.word	0x40021000
 8002604:	40021400 	.word	0x40021400
 8002608:	40021800 	.word	0x40021800
 800260c:	40021c00 	.word	0x40021c00
 8002610:	40013c00 	.word	0x40013c00

08002614 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	460b      	mov	r3, r1
 800261e:	807b      	strh	r3, [r7, #2]
 8002620:	4613      	mov	r3, r2
 8002622:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002624:	787b      	ldrb	r3, [r7, #1]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d003      	beq.n	8002632 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800262a:	887a      	ldrh	r2, [r7, #2]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002630:	e003      	b.n	800263a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002632:	887b      	ldrh	r3, [r7, #2]
 8002634:	041a      	lsls	r2, r3, #16
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	619a      	str	r2, [r3, #24]
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002646:	b480      	push	{r7}
 8002648:	b085      	sub	sp, #20
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
 800264e:	460b      	mov	r3, r1
 8002650:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002658:	887a      	ldrh	r2, [r7, #2]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	4013      	ands	r3, r2
 800265e:	041a      	lsls	r2, r3, #16
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	43d9      	mvns	r1, r3
 8002664:	887b      	ldrh	r3, [r7, #2]
 8002666:	400b      	ands	r3, r1
 8002668:	431a      	orrs	r2, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	619a      	str	r2, [r3, #24]
}
 800266e:	bf00      	nop
 8002670:	3714      	adds	r7, #20
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b086      	sub	sp, #24
 800267e:	af02      	add	r7, sp, #8
 8002680:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d101      	bne.n	800268c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e059      	b.n	8002740 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b00      	cmp	r3, #0
 800269c:	d106      	bne.n	80026ac <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f007 ff76 	bl	800a598 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2203      	movs	r2, #3
 80026b0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026ba:	d102      	bne.n	80026c2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f004 fd90 	bl	80071ec <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6818      	ldr	r0, [r3, #0]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	7c1a      	ldrb	r2, [r3, #16]
 80026d4:	f88d 2000 	strb.w	r2, [sp]
 80026d8:	3304      	adds	r3, #4
 80026da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026dc:	f004 fd11 	bl	8007102 <USB_CoreInit>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d005      	beq.n	80026f2 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2202      	movs	r2, #2
 80026ea:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e026      	b.n	8002740 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2101      	movs	r1, #1
 80026f8:	4618      	mov	r0, r3
 80026fa:	f004 fd88 	bl	800720e <USB_SetCurrentMode>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d005      	beq.n	8002710 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2202      	movs	r2, #2
 8002708:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e017      	b.n	8002740 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6818      	ldr	r0, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	7c1a      	ldrb	r2, [r3, #16]
 8002718:	f88d 2000 	strb.w	r2, [sp]
 800271c:	3304      	adds	r3, #4
 800271e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002720:	f004 ff2a 	bl	8007578 <USB_HostInit>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d005      	beq.n	8002736 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2202      	movs	r2, #2
 800272e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e004      	b.n	8002740 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2201      	movs	r2, #1
 800273a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	3710      	adds	r7, #16
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002748:	b590      	push	{r4, r7, lr}
 800274a:	b08b      	sub	sp, #44	@ 0x2c
 800274c:	af04      	add	r7, sp, #16
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	4608      	mov	r0, r1
 8002752:	4611      	mov	r1, r2
 8002754:	461a      	mov	r2, r3
 8002756:	4603      	mov	r3, r0
 8002758:	70fb      	strb	r3, [r7, #3]
 800275a:	460b      	mov	r3, r1
 800275c:	70bb      	strb	r3, [r7, #2]
 800275e:	4613      	mov	r3, r2
 8002760:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002762:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002764:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800276c:	2b01      	cmp	r3, #1
 800276e:	d101      	bne.n	8002774 <HAL_HCD_HC_Init+0x2c>
 8002770:	2302      	movs	r3, #2
 8002772:	e09d      	b.n	80028b0 <HAL_HCD_HC_Init+0x168>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2201      	movs	r2, #1
 8002778:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800277c:	78fa      	ldrb	r2, [r7, #3]
 800277e:	6879      	ldr	r1, [r7, #4]
 8002780:	4613      	mov	r3, r2
 8002782:	011b      	lsls	r3, r3, #4
 8002784:	1a9b      	subs	r3, r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	440b      	add	r3, r1
 800278a:	3319      	adds	r3, #25
 800278c:	2200      	movs	r2, #0
 800278e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002790:	78fa      	ldrb	r2, [r7, #3]
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	4613      	mov	r3, r2
 8002796:	011b      	lsls	r3, r3, #4
 8002798:	1a9b      	subs	r3, r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	3314      	adds	r3, #20
 80027a0:	787a      	ldrb	r2, [r7, #1]
 80027a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80027a4:	78fa      	ldrb	r2, [r7, #3]
 80027a6:	6879      	ldr	r1, [r7, #4]
 80027a8:	4613      	mov	r3, r2
 80027aa:	011b      	lsls	r3, r3, #4
 80027ac:	1a9b      	subs	r3, r3, r2
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	440b      	add	r3, r1
 80027b2:	3315      	adds	r3, #21
 80027b4:	78fa      	ldrb	r2, [r7, #3]
 80027b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80027b8:	78fa      	ldrb	r2, [r7, #3]
 80027ba:	6879      	ldr	r1, [r7, #4]
 80027bc:	4613      	mov	r3, r2
 80027be:	011b      	lsls	r3, r3, #4
 80027c0:	1a9b      	subs	r3, r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	440b      	add	r3, r1
 80027c6:	3326      	adds	r3, #38	@ 0x26
 80027c8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80027cc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80027ce:	78fa      	ldrb	r2, [r7, #3]
 80027d0:	78bb      	ldrb	r3, [r7, #2]
 80027d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027d6:	b2d8      	uxtb	r0, r3
 80027d8:	6879      	ldr	r1, [r7, #4]
 80027da:	4613      	mov	r3, r2
 80027dc:	011b      	lsls	r3, r3, #4
 80027de:	1a9b      	subs	r3, r3, r2
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	440b      	add	r3, r1
 80027e4:	3316      	adds	r3, #22
 80027e6:	4602      	mov	r2, r0
 80027e8:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80027ea:	78fb      	ldrb	r3, [r7, #3]
 80027ec:	4619      	mov	r1, r3
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 fbc8 	bl	8002f84 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80027f4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	da0a      	bge.n	8002812 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80027fc:	78fa      	ldrb	r2, [r7, #3]
 80027fe:	6879      	ldr	r1, [r7, #4]
 8002800:	4613      	mov	r3, r2
 8002802:	011b      	lsls	r3, r3, #4
 8002804:	1a9b      	subs	r3, r3, r2
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	440b      	add	r3, r1
 800280a:	3317      	adds	r3, #23
 800280c:	2201      	movs	r2, #1
 800280e:	701a      	strb	r2, [r3, #0]
 8002810:	e009      	b.n	8002826 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002812:	78fa      	ldrb	r2, [r7, #3]
 8002814:	6879      	ldr	r1, [r7, #4]
 8002816:	4613      	mov	r3, r2
 8002818:	011b      	lsls	r3, r3, #4
 800281a:	1a9b      	subs	r3, r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	440b      	add	r3, r1
 8002820:	3317      	adds	r3, #23
 8002822:	2200      	movs	r2, #0
 8002824:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f005 f808 	bl	8007840 <USB_GetHostSpeed>
 8002830:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002832:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002836:	2b01      	cmp	r3, #1
 8002838:	d10b      	bne.n	8002852 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800283a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800283e:	2b01      	cmp	r3, #1
 8002840:	d107      	bne.n	8002852 <HAL_HCD_HC_Init+0x10a>
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d104      	bne.n	8002852 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	2bbc      	cmp	r3, #188	@ 0xbc
 800284c:	d901      	bls.n	8002852 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800284e:	23bc      	movs	r3, #188	@ 0xbc
 8002850:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002852:	78fa      	ldrb	r2, [r7, #3]
 8002854:	6879      	ldr	r1, [r7, #4]
 8002856:	4613      	mov	r3, r2
 8002858:	011b      	lsls	r3, r3, #4
 800285a:	1a9b      	subs	r3, r3, r2
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	440b      	add	r3, r1
 8002860:	3318      	adds	r3, #24
 8002862:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002866:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002868:	78fa      	ldrb	r2, [r7, #3]
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	b298      	uxth	r0, r3
 800286e:	6879      	ldr	r1, [r7, #4]
 8002870:	4613      	mov	r3, r2
 8002872:	011b      	lsls	r3, r3, #4
 8002874:	1a9b      	subs	r3, r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	440b      	add	r3, r1
 800287a:	3328      	adds	r3, #40	@ 0x28
 800287c:	4602      	mov	r2, r0
 800287e:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6818      	ldr	r0, [r3, #0]
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	b29b      	uxth	r3, r3
 8002888:	787c      	ldrb	r4, [r7, #1]
 800288a:	78ba      	ldrb	r2, [r7, #2]
 800288c:	78f9      	ldrb	r1, [r7, #3]
 800288e:	9302      	str	r3, [sp, #8]
 8002890:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002894:	9301      	str	r3, [sp, #4]
 8002896:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800289a:	9300      	str	r3, [sp, #0]
 800289c:	4623      	mov	r3, r4
 800289e:	f004 fff7 	bl	8007890 <USB_HC_Init>
 80028a2:	4603      	mov	r3, r0
 80028a4:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80028ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	371c      	adds	r7, #28
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd90      	pop	{r4, r7, pc}

080028b8 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	460b      	mov	r3, r1
 80028c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80028c4:	2300      	movs	r3, #0
 80028c6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d101      	bne.n	80028d6 <HAL_HCD_HC_Halt+0x1e>
 80028d2:	2302      	movs	r3, #2
 80028d4:	e00f      	b.n	80028f6 <HAL_HCD_HC_Halt+0x3e>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2201      	movs	r2, #1
 80028da:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	78fa      	ldrb	r2, [r7, #3]
 80028e4:	4611      	mov	r1, r2
 80028e6:	4618      	mov	r0, r3
 80028e8:	f005 fb89 	bl	8007ffe <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80028f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
	...

08002900 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	4608      	mov	r0, r1
 800290a:	4611      	mov	r1, r2
 800290c:	461a      	mov	r2, r3
 800290e:	4603      	mov	r3, r0
 8002910:	70fb      	strb	r3, [r7, #3]
 8002912:	460b      	mov	r3, r1
 8002914:	70bb      	strb	r3, [r7, #2]
 8002916:	4613      	mov	r3, r2
 8002918:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800291a:	78fa      	ldrb	r2, [r7, #3]
 800291c:	6879      	ldr	r1, [r7, #4]
 800291e:	4613      	mov	r3, r2
 8002920:	011b      	lsls	r3, r3, #4
 8002922:	1a9b      	subs	r3, r3, r2
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	440b      	add	r3, r1
 8002928:	3317      	adds	r3, #23
 800292a:	78ba      	ldrb	r2, [r7, #2]
 800292c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800292e:	78fa      	ldrb	r2, [r7, #3]
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	4613      	mov	r3, r2
 8002934:	011b      	lsls	r3, r3, #4
 8002936:	1a9b      	subs	r3, r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	440b      	add	r3, r1
 800293c:	3326      	adds	r3, #38	@ 0x26
 800293e:	787a      	ldrb	r2, [r7, #1]
 8002940:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002942:	7c3b      	ldrb	r3, [r7, #16]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d114      	bne.n	8002972 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002948:	78fa      	ldrb	r2, [r7, #3]
 800294a:	6879      	ldr	r1, [r7, #4]
 800294c:	4613      	mov	r3, r2
 800294e:	011b      	lsls	r3, r3, #4
 8002950:	1a9b      	subs	r3, r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	440b      	add	r3, r1
 8002956:	332a      	adds	r3, #42	@ 0x2a
 8002958:	2203      	movs	r2, #3
 800295a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800295c:	78fa      	ldrb	r2, [r7, #3]
 800295e:	6879      	ldr	r1, [r7, #4]
 8002960:	4613      	mov	r3, r2
 8002962:	011b      	lsls	r3, r3, #4
 8002964:	1a9b      	subs	r3, r3, r2
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	440b      	add	r3, r1
 800296a:	3319      	adds	r3, #25
 800296c:	7f3a      	ldrb	r2, [r7, #28]
 800296e:	701a      	strb	r2, [r3, #0]
 8002970:	e009      	b.n	8002986 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002972:	78fa      	ldrb	r2, [r7, #3]
 8002974:	6879      	ldr	r1, [r7, #4]
 8002976:	4613      	mov	r3, r2
 8002978:	011b      	lsls	r3, r3, #4
 800297a:	1a9b      	subs	r3, r3, r2
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	440b      	add	r3, r1
 8002980:	332a      	adds	r3, #42	@ 0x2a
 8002982:	2202      	movs	r2, #2
 8002984:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002986:	787b      	ldrb	r3, [r7, #1]
 8002988:	2b03      	cmp	r3, #3
 800298a:	f200 8102 	bhi.w	8002b92 <HAL_HCD_HC_SubmitRequest+0x292>
 800298e:	a201      	add	r2, pc, #4	@ (adr r2, 8002994 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002994:	080029a5 	.word	0x080029a5
 8002998:	08002b7d 	.word	0x08002b7d
 800299c:	08002a69 	.word	0x08002a69
 80029a0:	08002af3 	.word	0x08002af3
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80029a4:	7c3b      	ldrb	r3, [r7, #16]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	f040 80f5 	bne.w	8002b96 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80029ac:	78bb      	ldrb	r3, [r7, #2]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d12d      	bne.n	8002a0e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80029b2:	8b3b      	ldrh	r3, [r7, #24]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d109      	bne.n	80029cc <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80029b8:	78fa      	ldrb	r2, [r7, #3]
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	4613      	mov	r3, r2
 80029be:	011b      	lsls	r3, r3, #4
 80029c0:	1a9b      	subs	r3, r3, r2
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	440b      	add	r3, r1
 80029c6:	333d      	adds	r3, #61	@ 0x3d
 80029c8:	2201      	movs	r2, #1
 80029ca:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	1a9b      	subs	r3, r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	440b      	add	r3, r1
 80029da:	333d      	adds	r3, #61	@ 0x3d
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d10a      	bne.n	80029f8 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80029e2:	78fa      	ldrb	r2, [r7, #3]
 80029e4:	6879      	ldr	r1, [r7, #4]
 80029e6:	4613      	mov	r3, r2
 80029e8:	011b      	lsls	r3, r3, #4
 80029ea:	1a9b      	subs	r3, r3, r2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	440b      	add	r3, r1
 80029f0:	332a      	adds	r3, #42	@ 0x2a
 80029f2:	2200      	movs	r2, #0
 80029f4:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80029f6:	e0ce      	b.n	8002b96 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80029f8:	78fa      	ldrb	r2, [r7, #3]
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	4613      	mov	r3, r2
 80029fe:	011b      	lsls	r3, r3, #4
 8002a00:	1a9b      	subs	r3, r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	440b      	add	r3, r1
 8002a06:	332a      	adds	r3, #42	@ 0x2a
 8002a08:	2202      	movs	r2, #2
 8002a0a:	701a      	strb	r2, [r3, #0]
      break;
 8002a0c:	e0c3      	b.n	8002b96 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002a0e:	78fa      	ldrb	r2, [r7, #3]
 8002a10:	6879      	ldr	r1, [r7, #4]
 8002a12:	4613      	mov	r3, r2
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	1a9b      	subs	r3, r3, r2
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	440b      	add	r3, r1
 8002a1c:	331a      	adds	r3, #26
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	f040 80b8 	bne.w	8002b96 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002a26:	78fa      	ldrb	r2, [r7, #3]
 8002a28:	6879      	ldr	r1, [r7, #4]
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	011b      	lsls	r3, r3, #4
 8002a2e:	1a9b      	subs	r3, r3, r2
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	440b      	add	r3, r1
 8002a34:	333c      	adds	r3, #60	@ 0x3c
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10a      	bne.n	8002a52 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002a3c:	78fa      	ldrb	r2, [r7, #3]
 8002a3e:	6879      	ldr	r1, [r7, #4]
 8002a40:	4613      	mov	r3, r2
 8002a42:	011b      	lsls	r3, r3, #4
 8002a44:	1a9b      	subs	r3, r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	440b      	add	r3, r1
 8002a4a:	332a      	adds	r3, #42	@ 0x2a
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	701a      	strb	r2, [r3, #0]
      break;
 8002a50:	e0a1      	b.n	8002b96 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002a52:	78fa      	ldrb	r2, [r7, #3]
 8002a54:	6879      	ldr	r1, [r7, #4]
 8002a56:	4613      	mov	r3, r2
 8002a58:	011b      	lsls	r3, r3, #4
 8002a5a:	1a9b      	subs	r3, r3, r2
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	440b      	add	r3, r1
 8002a60:	332a      	adds	r3, #42	@ 0x2a
 8002a62:	2202      	movs	r2, #2
 8002a64:	701a      	strb	r2, [r3, #0]
      break;
 8002a66:	e096      	b.n	8002b96 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002a68:	78bb      	ldrb	r3, [r7, #2]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d120      	bne.n	8002ab0 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002a6e:	78fa      	ldrb	r2, [r7, #3]
 8002a70:	6879      	ldr	r1, [r7, #4]
 8002a72:	4613      	mov	r3, r2
 8002a74:	011b      	lsls	r3, r3, #4
 8002a76:	1a9b      	subs	r3, r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	440b      	add	r3, r1
 8002a7c:	333d      	adds	r3, #61	@ 0x3d
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10a      	bne.n	8002a9a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002a84:	78fa      	ldrb	r2, [r7, #3]
 8002a86:	6879      	ldr	r1, [r7, #4]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	011b      	lsls	r3, r3, #4
 8002a8c:	1a9b      	subs	r3, r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	440b      	add	r3, r1
 8002a92:	332a      	adds	r3, #42	@ 0x2a
 8002a94:	2200      	movs	r2, #0
 8002a96:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002a98:	e07e      	b.n	8002b98 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002a9a:	78fa      	ldrb	r2, [r7, #3]
 8002a9c:	6879      	ldr	r1, [r7, #4]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	011b      	lsls	r3, r3, #4
 8002aa2:	1a9b      	subs	r3, r3, r2
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	440b      	add	r3, r1
 8002aa8:	332a      	adds	r3, #42	@ 0x2a
 8002aaa:	2202      	movs	r2, #2
 8002aac:	701a      	strb	r2, [r3, #0]
      break;
 8002aae:	e073      	b.n	8002b98 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002ab0:	78fa      	ldrb	r2, [r7, #3]
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	1a9b      	subs	r3, r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	440b      	add	r3, r1
 8002abe:	333c      	adds	r3, #60	@ 0x3c
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d10a      	bne.n	8002adc <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ac6:	78fa      	ldrb	r2, [r7, #3]
 8002ac8:	6879      	ldr	r1, [r7, #4]
 8002aca:	4613      	mov	r3, r2
 8002acc:	011b      	lsls	r3, r3, #4
 8002ace:	1a9b      	subs	r3, r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	440b      	add	r3, r1
 8002ad4:	332a      	adds	r3, #42	@ 0x2a
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	701a      	strb	r2, [r3, #0]
      break;
 8002ada:	e05d      	b.n	8002b98 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002adc:	78fa      	ldrb	r2, [r7, #3]
 8002ade:	6879      	ldr	r1, [r7, #4]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	011b      	lsls	r3, r3, #4
 8002ae4:	1a9b      	subs	r3, r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	440b      	add	r3, r1
 8002aea:	332a      	adds	r3, #42	@ 0x2a
 8002aec:	2202      	movs	r2, #2
 8002aee:	701a      	strb	r2, [r3, #0]
      break;
 8002af0:	e052      	b.n	8002b98 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002af2:	78bb      	ldrb	r3, [r7, #2]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d120      	bne.n	8002b3a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002af8:	78fa      	ldrb	r2, [r7, #3]
 8002afa:	6879      	ldr	r1, [r7, #4]
 8002afc:	4613      	mov	r3, r2
 8002afe:	011b      	lsls	r3, r3, #4
 8002b00:	1a9b      	subs	r3, r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	440b      	add	r3, r1
 8002b06:	333d      	adds	r3, #61	@ 0x3d
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d10a      	bne.n	8002b24 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b0e:	78fa      	ldrb	r2, [r7, #3]
 8002b10:	6879      	ldr	r1, [r7, #4]
 8002b12:	4613      	mov	r3, r2
 8002b14:	011b      	lsls	r3, r3, #4
 8002b16:	1a9b      	subs	r3, r3, r2
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	440b      	add	r3, r1
 8002b1c:	332a      	adds	r3, #42	@ 0x2a
 8002b1e:	2200      	movs	r2, #0
 8002b20:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002b22:	e039      	b.n	8002b98 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002b24:	78fa      	ldrb	r2, [r7, #3]
 8002b26:	6879      	ldr	r1, [r7, #4]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	011b      	lsls	r3, r3, #4
 8002b2c:	1a9b      	subs	r3, r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	332a      	adds	r3, #42	@ 0x2a
 8002b34:	2202      	movs	r2, #2
 8002b36:	701a      	strb	r2, [r3, #0]
      break;
 8002b38:	e02e      	b.n	8002b98 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002b3a:	78fa      	ldrb	r2, [r7, #3]
 8002b3c:	6879      	ldr	r1, [r7, #4]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	011b      	lsls	r3, r3, #4
 8002b42:	1a9b      	subs	r3, r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	440b      	add	r3, r1
 8002b48:	333c      	adds	r3, #60	@ 0x3c
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10a      	bne.n	8002b66 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b50:	78fa      	ldrb	r2, [r7, #3]
 8002b52:	6879      	ldr	r1, [r7, #4]
 8002b54:	4613      	mov	r3, r2
 8002b56:	011b      	lsls	r3, r3, #4
 8002b58:	1a9b      	subs	r3, r3, r2
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	440b      	add	r3, r1
 8002b5e:	332a      	adds	r3, #42	@ 0x2a
 8002b60:	2200      	movs	r2, #0
 8002b62:	701a      	strb	r2, [r3, #0]
      break;
 8002b64:	e018      	b.n	8002b98 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002b66:	78fa      	ldrb	r2, [r7, #3]
 8002b68:	6879      	ldr	r1, [r7, #4]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	011b      	lsls	r3, r3, #4
 8002b6e:	1a9b      	subs	r3, r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	440b      	add	r3, r1
 8002b74:	332a      	adds	r3, #42	@ 0x2a
 8002b76:	2202      	movs	r2, #2
 8002b78:	701a      	strb	r2, [r3, #0]
      break;
 8002b7a:	e00d      	b.n	8002b98 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b7c:	78fa      	ldrb	r2, [r7, #3]
 8002b7e:	6879      	ldr	r1, [r7, #4]
 8002b80:	4613      	mov	r3, r2
 8002b82:	011b      	lsls	r3, r3, #4
 8002b84:	1a9b      	subs	r3, r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	440b      	add	r3, r1
 8002b8a:	332a      	adds	r3, #42	@ 0x2a
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	701a      	strb	r2, [r3, #0]
      break;
 8002b90:	e002      	b.n	8002b98 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002b92:	bf00      	nop
 8002b94:	e000      	b.n	8002b98 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8002b96:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002b98:	78fa      	ldrb	r2, [r7, #3]
 8002b9a:	6879      	ldr	r1, [r7, #4]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	1a9b      	subs	r3, r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	332c      	adds	r3, #44	@ 0x2c
 8002ba8:	697a      	ldr	r2, [r7, #20]
 8002baa:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002bac:	78fa      	ldrb	r2, [r7, #3]
 8002bae:	8b39      	ldrh	r1, [r7, #24]
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	011b      	lsls	r3, r3, #4
 8002bb6:	1a9b      	subs	r3, r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4403      	add	r3, r0
 8002bbc:	3334      	adds	r3, #52	@ 0x34
 8002bbe:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002bc0:	78fa      	ldrb	r2, [r7, #3]
 8002bc2:	6879      	ldr	r1, [r7, #4]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	011b      	lsls	r3, r3, #4
 8002bc8:	1a9b      	subs	r3, r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	440b      	add	r3, r1
 8002bce:	334c      	adds	r3, #76	@ 0x4c
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002bd4:	78fa      	ldrb	r2, [r7, #3]
 8002bd6:	6879      	ldr	r1, [r7, #4]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	011b      	lsls	r3, r3, #4
 8002bdc:	1a9b      	subs	r3, r3, r2
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	440b      	add	r3, r1
 8002be2:	3338      	adds	r3, #56	@ 0x38
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002be8:	78fa      	ldrb	r2, [r7, #3]
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	4613      	mov	r3, r2
 8002bee:	011b      	lsls	r3, r3, #4
 8002bf0:	1a9b      	subs	r3, r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	440b      	add	r3, r1
 8002bf6:	3315      	adds	r3, #21
 8002bf8:	78fa      	ldrb	r2, [r7, #3]
 8002bfa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002bfc:	78fa      	ldrb	r2, [r7, #3]
 8002bfe:	6879      	ldr	r1, [r7, #4]
 8002c00:	4613      	mov	r3, r2
 8002c02:	011b      	lsls	r3, r3, #4
 8002c04:	1a9b      	subs	r3, r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	440b      	add	r3, r1
 8002c0a:	334d      	adds	r3, #77	@ 0x4d
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6818      	ldr	r0, [r3, #0]
 8002c14:	78fa      	ldrb	r2, [r7, #3]
 8002c16:	4613      	mov	r3, r2
 8002c18:	011b      	lsls	r3, r3, #4
 8002c1a:	1a9b      	subs	r3, r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	3310      	adds	r3, #16
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	4413      	add	r3, r2
 8002c24:	1d19      	adds	r1, r3, #4
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	799b      	ldrb	r3, [r3, #6]
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	f004 ff5c 	bl	8007ae8 <USB_HC_StartXfer>
 8002c30:	4603      	mov	r3, r0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop

08002c3c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b086      	sub	sp, #24
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f004 fc51 	bl	80074fa <USB_GetMode>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	f040 80fb 	bne.w	8002e56 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f004 fc14 	bl	8007492 <USB_ReadInterrupts>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f000 80f1 	beq.w	8002e54 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f004 fc0b 	bl	8007492 <USB_ReadInterrupts>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c86:	d104      	bne.n	8002c92 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002c90:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f004 fbfb 	bl	8007492 <USB_ReadInterrupts>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ca2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ca6:	d104      	bne.n	8002cb2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002cb0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f004 fbeb 	bl	8007492 <USB_ReadInterrupts>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002cc2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002cc6:	d104      	bne.n	8002cd2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002cd0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f004 fbdb 	bl	8007492 <USB_ReadInterrupts>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d103      	bne.n	8002cee <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2202      	movs	r2, #2
 8002cec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f004 fbcd 	bl	8007492 <USB_ReadInterrupts>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d02:	d120      	bne.n	8002d46 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002d0c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d113      	bne.n	8002d46 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002d1e:	2110      	movs	r1, #16
 8002d20:	6938      	ldr	r0, [r7, #16]
 8002d22:	f004 fac0 	bl	80072a6 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002d26:	6938      	ldr	r0, [r7, #16]
 8002d28:	f004 faef 	bl	800730a <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	7a5b      	ldrb	r3, [r3, #9]
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d105      	bne.n	8002d40 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2101      	movs	r1, #1
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f004 fce0 	bl	8007700 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f007 fca7 	bl	800a694 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f004 fba1 	bl	8007492 <USB_ReadInterrupts>
 8002d50:	4603      	mov	r3, r0
 8002d52:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d5a:	d102      	bne.n	8002d62 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f001 fd4d 	bl	80047fc <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f004 fb93 	bl	8007492 <USB_ReadInterrupts>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	f003 0308 	and.w	r3, r3, #8
 8002d72:	2b08      	cmp	r3, #8
 8002d74:	d106      	bne.n	8002d84 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f007 fc70 	bl	800a65c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2208      	movs	r2, #8
 8002d82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f004 fb82 	bl	8007492 <USB_ReadInterrupts>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002d98:	d139      	bne.n	8002e0e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f005 f91c 	bl	8007fdc <USB_HC_ReadInterrupt>
 8002da4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002da6:	2300      	movs	r3, #0
 8002da8:	617b      	str	r3, [r7, #20]
 8002daa:	e025      	b.n	8002df8 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	f003 030f 	and.w	r3, r3, #15
 8002db2:	68ba      	ldr	r2, [r7, #8]
 8002db4:	fa22 f303 	lsr.w	r3, r2, r3
 8002db8:	f003 0301 	and.w	r3, r3, #1
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d018      	beq.n	8002df2 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	015a      	lsls	r2, r3, #5
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002dd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002dd6:	d106      	bne.n	8002de6 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	4619      	mov	r1, r3
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f000 f905 	bl	8002fee <HCD_HC_IN_IRQHandler>
 8002de4:	e005      	b.n	8002df2 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	4619      	mov	r1, r3
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f000 ff67 	bl	8003cc0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	3301      	adds	r3, #1
 8002df6:	617b      	str	r3, [r7, #20]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	795b      	ldrb	r3, [r3, #5]
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d3d3      	bcc.n	8002dac <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4618      	mov	r0, r3
 8002e14:	f004 fb3d 	bl	8007492 <USB_ReadInterrupts>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	f003 0310 	and.w	r3, r3, #16
 8002e1e:	2b10      	cmp	r3, #16
 8002e20:	d101      	bne.n	8002e26 <HAL_HCD_IRQHandler+0x1ea>
 8002e22:	2301      	movs	r3, #1
 8002e24:	e000      	b.n	8002e28 <HAL_HCD_IRQHandler+0x1ec>
 8002e26:	2300      	movs	r3, #0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d014      	beq.n	8002e56 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	699a      	ldr	r2, [r3, #24]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f022 0210 	bic.w	r2, r2, #16
 8002e3a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f001 fbfe 	bl	800463e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	699a      	ldr	r2, [r3, #24]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f042 0210 	orr.w	r2, r2, #16
 8002e50:	619a      	str	r2, [r3, #24]
 8002e52:	e000      	b.n	8002e56 <HAL_HCD_IRQHandler+0x21a>
      return;
 8002e54:	bf00      	nop
    }
  }
}
 8002e56:	3718      	adds	r7, #24
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d101      	bne.n	8002e72 <HAL_HCD_Start+0x16>
 8002e6e:	2302      	movs	r3, #2
 8002e70:	e013      	b.n	8002e9a <HAL_HCD_Start+0x3e>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2201      	movs	r2, #1
 8002e76:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2101      	movs	r1, #1
 8002e80:	4618      	mov	r0, r3
 8002e82:	f004 fca4 	bl	80077ce <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f004 f99d 	bl	80071ca <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b082      	sub	sp, #8
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d101      	bne.n	8002eb8 <HAL_HCD_Stop+0x16>
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	e00d      	b.n	8002ed4 <HAL_HCD_Stop+0x32>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f005 f9f7 	bl	80082b8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002ed2:	2300      	movs	r3, #0
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3708      	adds	r7, #8
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f004 fc46 	bl	800777a <USB_ResetPort>
 8002eee:	4603      	mov	r3, r0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3708      	adds	r7, #8
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	460b      	mov	r3, r1
 8002f02:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002f04:	78fa      	ldrb	r2, [r7, #3]
 8002f06:	6879      	ldr	r1, [r7, #4]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	011b      	lsls	r3, r3, #4
 8002f0c:	1a9b      	subs	r3, r3, r2
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	440b      	add	r3, r1
 8002f12:	334c      	adds	r3, #76	@ 0x4c
 8002f14:	781b      	ldrb	r3, [r3, #0]
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
 8002f2a:	460b      	mov	r3, r1
 8002f2c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002f2e:	78fa      	ldrb	r2, [r7, #3]
 8002f30:	6879      	ldr	r1, [r7, #4]
 8002f32:	4613      	mov	r3, r2
 8002f34:	011b      	lsls	r3, r3, #4
 8002f36:	1a9b      	subs	r3, r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	440b      	add	r3, r1
 8002f3c:	3338      	adds	r3, #56	@ 0x38
 8002f3e:	681b      	ldr	r3, [r3, #0]
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f004 fc88 	bl	800786e <USB_GetCurrentFrame>
 8002f5e:	4603      	mov	r3, r0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f004 fc63 	bl	8007840 <USB_GetHostSpeed>
 8002f7a:	4603      	mov	r3, r0
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002f90:	78fa      	ldrb	r2, [r7, #3]
 8002f92:	6879      	ldr	r1, [r7, #4]
 8002f94:	4613      	mov	r3, r2
 8002f96:	011b      	lsls	r3, r3, #4
 8002f98:	1a9b      	subs	r3, r3, r2
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	440b      	add	r3, r1
 8002f9e:	331a      	adds	r3, #26
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002fa4:	78fa      	ldrb	r2, [r7, #3]
 8002fa6:	6879      	ldr	r1, [r7, #4]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	011b      	lsls	r3, r3, #4
 8002fac:	1a9b      	subs	r3, r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	440b      	add	r3, r1
 8002fb2:	331b      	adds	r3, #27
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002fb8:	78fa      	ldrb	r2, [r7, #3]
 8002fba:	6879      	ldr	r1, [r7, #4]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	011b      	lsls	r3, r3, #4
 8002fc0:	1a9b      	subs	r3, r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	440b      	add	r3, r1
 8002fc6:	3325      	adds	r3, #37	@ 0x25
 8002fc8:	2200      	movs	r2, #0
 8002fca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002fcc:	78fa      	ldrb	r2, [r7, #3]
 8002fce:	6879      	ldr	r1, [r7, #4]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	011b      	lsls	r3, r3, #4
 8002fd4:	1a9b      	subs	r3, r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	440b      	add	r3, r1
 8002fda:	3324      	adds	r3, #36	@ 0x24
 8002fdc:	2200      	movs	r2, #0
 8002fde:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	370c      	adds	r7, #12
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr

08002fee <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b086      	sub	sp, #24
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	78fa      	ldrb	r2, [r7, #3]
 800300a:	4611      	mov	r1, r2
 800300c:	4618      	mov	r0, r3
 800300e:	f004 fa53 	bl	80074b8 <USB_ReadChInterrupts>
 8003012:	4603      	mov	r3, r0
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	2b04      	cmp	r3, #4
 800301a:	d11a      	bne.n	8003052 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800301c:	78fb      	ldrb	r3, [r7, #3]
 800301e:	015a      	lsls	r2, r3, #5
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	4413      	add	r3, r2
 8003024:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003028:	461a      	mov	r2, r3
 800302a:	2304      	movs	r3, #4
 800302c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800302e:	78fa      	ldrb	r2, [r7, #3]
 8003030:	6879      	ldr	r1, [r7, #4]
 8003032:	4613      	mov	r3, r2
 8003034:	011b      	lsls	r3, r3, #4
 8003036:	1a9b      	subs	r3, r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	440b      	add	r3, r1
 800303c:	334d      	adds	r3, #77	@ 0x4d
 800303e:	2207      	movs	r2, #7
 8003040:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	78fa      	ldrb	r2, [r7, #3]
 8003048:	4611      	mov	r1, r2
 800304a:	4618      	mov	r0, r3
 800304c:	f004 ffd7 	bl	8007ffe <USB_HC_Halt>
 8003050:	e09e      	b.n	8003190 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	78fa      	ldrb	r2, [r7, #3]
 8003058:	4611      	mov	r1, r2
 800305a:	4618      	mov	r0, r3
 800305c:	f004 fa2c 	bl	80074b8 <USB_ReadChInterrupts>
 8003060:	4603      	mov	r3, r0
 8003062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003066:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800306a:	d11b      	bne.n	80030a4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800306c:	78fb      	ldrb	r3, [r7, #3]
 800306e:	015a      	lsls	r2, r3, #5
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	4413      	add	r3, r2
 8003074:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003078:	461a      	mov	r2, r3
 800307a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800307e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003080:	78fa      	ldrb	r2, [r7, #3]
 8003082:	6879      	ldr	r1, [r7, #4]
 8003084:	4613      	mov	r3, r2
 8003086:	011b      	lsls	r3, r3, #4
 8003088:	1a9b      	subs	r3, r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	440b      	add	r3, r1
 800308e:	334d      	adds	r3, #77	@ 0x4d
 8003090:	2208      	movs	r2, #8
 8003092:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	78fa      	ldrb	r2, [r7, #3]
 800309a:	4611      	mov	r1, r2
 800309c:	4618      	mov	r0, r3
 800309e:	f004 ffae 	bl	8007ffe <USB_HC_Halt>
 80030a2:	e075      	b.n	8003190 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	78fa      	ldrb	r2, [r7, #3]
 80030aa:	4611      	mov	r1, r2
 80030ac:	4618      	mov	r0, r3
 80030ae:	f004 fa03 	bl	80074b8 <USB_ReadChInterrupts>
 80030b2:	4603      	mov	r3, r0
 80030b4:	f003 0308 	and.w	r3, r3, #8
 80030b8:	2b08      	cmp	r3, #8
 80030ba:	d11a      	bne.n	80030f2 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80030bc:	78fb      	ldrb	r3, [r7, #3]
 80030be:	015a      	lsls	r2, r3, #5
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	4413      	add	r3, r2
 80030c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030c8:	461a      	mov	r2, r3
 80030ca:	2308      	movs	r3, #8
 80030cc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80030ce:	78fa      	ldrb	r2, [r7, #3]
 80030d0:	6879      	ldr	r1, [r7, #4]
 80030d2:	4613      	mov	r3, r2
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	1a9b      	subs	r3, r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	440b      	add	r3, r1
 80030dc:	334d      	adds	r3, #77	@ 0x4d
 80030de:	2206      	movs	r2, #6
 80030e0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	78fa      	ldrb	r2, [r7, #3]
 80030e8:	4611      	mov	r1, r2
 80030ea:	4618      	mov	r0, r3
 80030ec:	f004 ff87 	bl	8007ffe <USB_HC_Halt>
 80030f0:	e04e      	b.n	8003190 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	78fa      	ldrb	r2, [r7, #3]
 80030f8:	4611      	mov	r1, r2
 80030fa:	4618      	mov	r0, r3
 80030fc:	f004 f9dc 	bl	80074b8 <USB_ReadChInterrupts>
 8003100:	4603      	mov	r3, r0
 8003102:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003106:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800310a:	d11b      	bne.n	8003144 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800310c:	78fb      	ldrb	r3, [r7, #3]
 800310e:	015a      	lsls	r2, r3, #5
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	4413      	add	r3, r2
 8003114:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003118:	461a      	mov	r2, r3
 800311a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800311e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003120:	78fa      	ldrb	r2, [r7, #3]
 8003122:	6879      	ldr	r1, [r7, #4]
 8003124:	4613      	mov	r3, r2
 8003126:	011b      	lsls	r3, r3, #4
 8003128:	1a9b      	subs	r3, r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	440b      	add	r3, r1
 800312e:	334d      	adds	r3, #77	@ 0x4d
 8003130:	2209      	movs	r2, #9
 8003132:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	78fa      	ldrb	r2, [r7, #3]
 800313a:	4611      	mov	r1, r2
 800313c:	4618      	mov	r0, r3
 800313e:	f004 ff5e 	bl	8007ffe <USB_HC_Halt>
 8003142:	e025      	b.n	8003190 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	78fa      	ldrb	r2, [r7, #3]
 800314a:	4611      	mov	r1, r2
 800314c:	4618      	mov	r0, r3
 800314e:	f004 f9b3 	bl	80074b8 <USB_ReadChInterrupts>
 8003152:	4603      	mov	r3, r0
 8003154:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003158:	2b80      	cmp	r3, #128	@ 0x80
 800315a:	d119      	bne.n	8003190 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800315c:	78fb      	ldrb	r3, [r7, #3]
 800315e:	015a      	lsls	r2, r3, #5
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	4413      	add	r3, r2
 8003164:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003168:	461a      	mov	r2, r3
 800316a:	2380      	movs	r3, #128	@ 0x80
 800316c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800316e:	78fa      	ldrb	r2, [r7, #3]
 8003170:	6879      	ldr	r1, [r7, #4]
 8003172:	4613      	mov	r3, r2
 8003174:	011b      	lsls	r3, r3, #4
 8003176:	1a9b      	subs	r3, r3, r2
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	440b      	add	r3, r1
 800317c:	334d      	adds	r3, #77	@ 0x4d
 800317e:	2207      	movs	r2, #7
 8003180:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	78fa      	ldrb	r2, [r7, #3]
 8003188:	4611      	mov	r1, r2
 800318a:	4618      	mov	r0, r3
 800318c:	f004 ff37 	bl	8007ffe <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	78fa      	ldrb	r2, [r7, #3]
 8003196:	4611      	mov	r1, r2
 8003198:	4618      	mov	r0, r3
 800319a:	f004 f98d 	bl	80074b8 <USB_ReadChInterrupts>
 800319e:	4603      	mov	r3, r0
 80031a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031a8:	d112      	bne.n	80031d0 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	78fa      	ldrb	r2, [r7, #3]
 80031b0:	4611      	mov	r1, r2
 80031b2:	4618      	mov	r0, r3
 80031b4:	f004 ff23 	bl	8007ffe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80031b8:	78fb      	ldrb	r3, [r7, #3]
 80031ba:	015a      	lsls	r2, r3, #5
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	4413      	add	r3, r2
 80031c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031c4:	461a      	mov	r2, r3
 80031c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80031ca:	6093      	str	r3, [r2, #8]
 80031cc:	f000 bd75 	b.w	8003cba <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	78fa      	ldrb	r2, [r7, #3]
 80031d6:	4611      	mov	r1, r2
 80031d8:	4618      	mov	r0, r3
 80031da:	f004 f96d 	bl	80074b8 <USB_ReadChInterrupts>
 80031de:	4603      	mov	r3, r0
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	f040 8128 	bne.w	800343a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80031ea:	78fb      	ldrb	r3, [r7, #3]
 80031ec:	015a      	lsls	r2, r3, #5
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	4413      	add	r3, r2
 80031f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031f6:	461a      	mov	r2, r3
 80031f8:	2320      	movs	r3, #32
 80031fa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80031fc:	78fa      	ldrb	r2, [r7, #3]
 80031fe:	6879      	ldr	r1, [r7, #4]
 8003200:	4613      	mov	r3, r2
 8003202:	011b      	lsls	r3, r3, #4
 8003204:	1a9b      	subs	r3, r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	440b      	add	r3, r1
 800320a:	331b      	adds	r3, #27
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d119      	bne.n	8003246 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003212:	78fa      	ldrb	r2, [r7, #3]
 8003214:	6879      	ldr	r1, [r7, #4]
 8003216:	4613      	mov	r3, r2
 8003218:	011b      	lsls	r3, r3, #4
 800321a:	1a9b      	subs	r3, r3, r2
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	440b      	add	r3, r1
 8003220:	331b      	adds	r3, #27
 8003222:	2200      	movs	r2, #0
 8003224:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003226:	78fb      	ldrb	r3, [r7, #3]
 8003228:	015a      	lsls	r2, r3, #5
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	4413      	add	r3, r2
 800322e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	78fa      	ldrb	r2, [r7, #3]
 8003236:	0151      	lsls	r1, r2, #5
 8003238:	693a      	ldr	r2, [r7, #16]
 800323a:	440a      	add	r2, r1
 800323c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003240:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003244:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	799b      	ldrb	r3, [r3, #6]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d01b      	beq.n	8003286 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800324e:	78fa      	ldrb	r2, [r7, #3]
 8003250:	6879      	ldr	r1, [r7, #4]
 8003252:	4613      	mov	r3, r2
 8003254:	011b      	lsls	r3, r3, #4
 8003256:	1a9b      	subs	r3, r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	440b      	add	r3, r1
 800325c:	3330      	adds	r3, #48	@ 0x30
 800325e:	6819      	ldr	r1, [r3, #0]
 8003260:	78fb      	ldrb	r3, [r7, #3]
 8003262:	015a      	lsls	r2, r3, #5
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	4413      	add	r3, r2
 8003268:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800326c:	691b      	ldr	r3, [r3, #16]
 800326e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003272:	78fa      	ldrb	r2, [r7, #3]
 8003274:	1ac9      	subs	r1, r1, r3
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	4613      	mov	r3, r2
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	1a9b      	subs	r3, r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4403      	add	r3, r0
 8003282:	3338      	adds	r3, #56	@ 0x38
 8003284:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003286:	78fa      	ldrb	r2, [r7, #3]
 8003288:	6879      	ldr	r1, [r7, #4]
 800328a:	4613      	mov	r3, r2
 800328c:	011b      	lsls	r3, r3, #4
 800328e:	1a9b      	subs	r3, r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	440b      	add	r3, r1
 8003294:	334d      	adds	r3, #77	@ 0x4d
 8003296:	2201      	movs	r2, #1
 8003298:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800329a:	78fa      	ldrb	r2, [r7, #3]
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	4613      	mov	r3, r2
 80032a0:	011b      	lsls	r3, r3, #4
 80032a2:	1a9b      	subs	r3, r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	440b      	add	r3, r1
 80032a8:	3344      	adds	r3, #68	@ 0x44
 80032aa:	2200      	movs	r2, #0
 80032ac:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80032ae:	78fb      	ldrb	r3, [r7, #3]
 80032b0:	015a      	lsls	r2, r3, #5
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	4413      	add	r3, r2
 80032b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032ba:	461a      	mov	r2, r3
 80032bc:	2301      	movs	r3, #1
 80032be:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80032c0:	78fa      	ldrb	r2, [r7, #3]
 80032c2:	6879      	ldr	r1, [r7, #4]
 80032c4:	4613      	mov	r3, r2
 80032c6:	011b      	lsls	r3, r3, #4
 80032c8:	1a9b      	subs	r3, r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	440b      	add	r3, r1
 80032ce:	3326      	adds	r3, #38	@ 0x26
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00a      	beq.n	80032ec <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80032d6:	78fa      	ldrb	r2, [r7, #3]
 80032d8:	6879      	ldr	r1, [r7, #4]
 80032da:	4613      	mov	r3, r2
 80032dc:	011b      	lsls	r3, r3, #4
 80032de:	1a9b      	subs	r3, r3, r2
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	440b      	add	r3, r1
 80032e4:	3326      	adds	r3, #38	@ 0x26
 80032e6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d110      	bne.n	800330e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	78fa      	ldrb	r2, [r7, #3]
 80032f2:	4611      	mov	r1, r2
 80032f4:	4618      	mov	r0, r3
 80032f6:	f004 fe82 	bl	8007ffe <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80032fa:	78fb      	ldrb	r3, [r7, #3]
 80032fc:	015a      	lsls	r2, r3, #5
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	4413      	add	r3, r2
 8003302:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003306:	461a      	mov	r2, r3
 8003308:	2310      	movs	r3, #16
 800330a:	6093      	str	r3, [r2, #8]
 800330c:	e03d      	b.n	800338a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800330e:	78fa      	ldrb	r2, [r7, #3]
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	4613      	mov	r3, r2
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	1a9b      	subs	r3, r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	440b      	add	r3, r1
 800331c:	3326      	adds	r3, #38	@ 0x26
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b03      	cmp	r3, #3
 8003322:	d00a      	beq.n	800333a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003324:	78fa      	ldrb	r2, [r7, #3]
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	4613      	mov	r3, r2
 800332a:	011b      	lsls	r3, r3, #4
 800332c:	1a9b      	subs	r3, r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	3326      	adds	r3, #38	@ 0x26
 8003334:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003336:	2b01      	cmp	r3, #1
 8003338:	d127      	bne.n	800338a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800333a:	78fb      	ldrb	r3, [r7, #3]
 800333c:	015a      	lsls	r2, r3, #5
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	4413      	add	r3, r2
 8003342:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	78fa      	ldrb	r2, [r7, #3]
 800334a:	0151      	lsls	r1, r2, #5
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	440a      	add	r2, r1
 8003350:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003354:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003358:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800335a:	78fa      	ldrb	r2, [r7, #3]
 800335c:	6879      	ldr	r1, [r7, #4]
 800335e:	4613      	mov	r3, r2
 8003360:	011b      	lsls	r3, r3, #4
 8003362:	1a9b      	subs	r3, r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	440b      	add	r3, r1
 8003368:	334c      	adds	r3, #76	@ 0x4c
 800336a:	2201      	movs	r2, #1
 800336c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800336e:	78fa      	ldrb	r2, [r7, #3]
 8003370:	6879      	ldr	r1, [r7, #4]
 8003372:	4613      	mov	r3, r2
 8003374:	011b      	lsls	r3, r3, #4
 8003376:	1a9b      	subs	r3, r3, r2
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	440b      	add	r3, r1
 800337c:	334c      	adds	r3, #76	@ 0x4c
 800337e:	781a      	ldrb	r2, [r3, #0]
 8003380:	78fb      	ldrb	r3, [r7, #3]
 8003382:	4619      	mov	r1, r3
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f007 f993 	bl	800a6b0 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	799b      	ldrb	r3, [r3, #6]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d13b      	bne.n	800340a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003392:	78fa      	ldrb	r2, [r7, #3]
 8003394:	6879      	ldr	r1, [r7, #4]
 8003396:	4613      	mov	r3, r2
 8003398:	011b      	lsls	r3, r3, #4
 800339a:	1a9b      	subs	r3, r3, r2
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	440b      	add	r3, r1
 80033a0:	3338      	adds	r3, #56	@ 0x38
 80033a2:	6819      	ldr	r1, [r3, #0]
 80033a4:	78fa      	ldrb	r2, [r7, #3]
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	4613      	mov	r3, r2
 80033aa:	011b      	lsls	r3, r3, #4
 80033ac:	1a9b      	subs	r3, r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	4403      	add	r3, r0
 80033b2:	3328      	adds	r3, #40	@ 0x28
 80033b4:	881b      	ldrh	r3, [r3, #0]
 80033b6:	440b      	add	r3, r1
 80033b8:	1e59      	subs	r1, r3, #1
 80033ba:	78fa      	ldrb	r2, [r7, #3]
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	4613      	mov	r3, r2
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	1a9b      	subs	r3, r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	4403      	add	r3, r0
 80033c8:	3328      	adds	r3, #40	@ 0x28
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80033d0:	f003 0301 	and.w	r3, r3, #1
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	f000 8470 	beq.w	8003cba <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80033da:	78fa      	ldrb	r2, [r7, #3]
 80033dc:	6879      	ldr	r1, [r7, #4]
 80033de:	4613      	mov	r3, r2
 80033e0:	011b      	lsls	r3, r3, #4
 80033e2:	1a9b      	subs	r3, r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	440b      	add	r3, r1
 80033e8:	333c      	adds	r3, #60	@ 0x3c
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	78fa      	ldrb	r2, [r7, #3]
 80033ee:	f083 0301 	eor.w	r3, r3, #1
 80033f2:	b2d8      	uxtb	r0, r3
 80033f4:	6879      	ldr	r1, [r7, #4]
 80033f6:	4613      	mov	r3, r2
 80033f8:	011b      	lsls	r3, r3, #4
 80033fa:	1a9b      	subs	r3, r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	440b      	add	r3, r1
 8003400:	333c      	adds	r3, #60	@ 0x3c
 8003402:	4602      	mov	r2, r0
 8003404:	701a      	strb	r2, [r3, #0]
 8003406:	f000 bc58 	b.w	8003cba <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800340a:	78fa      	ldrb	r2, [r7, #3]
 800340c:	6879      	ldr	r1, [r7, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	1a9b      	subs	r3, r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	440b      	add	r3, r1
 8003418:	333c      	adds	r3, #60	@ 0x3c
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	78fa      	ldrb	r2, [r7, #3]
 800341e:	f083 0301 	eor.w	r3, r3, #1
 8003422:	b2d8      	uxtb	r0, r3
 8003424:	6879      	ldr	r1, [r7, #4]
 8003426:	4613      	mov	r3, r2
 8003428:	011b      	lsls	r3, r3, #4
 800342a:	1a9b      	subs	r3, r3, r2
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	440b      	add	r3, r1
 8003430:	333c      	adds	r3, #60	@ 0x3c
 8003432:	4602      	mov	r2, r0
 8003434:	701a      	strb	r2, [r3, #0]
 8003436:	f000 bc40 	b.w	8003cba <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	78fa      	ldrb	r2, [r7, #3]
 8003440:	4611      	mov	r1, r2
 8003442:	4618      	mov	r0, r3
 8003444:	f004 f838 	bl	80074b8 <USB_ReadChInterrupts>
 8003448:	4603      	mov	r3, r0
 800344a:	f003 0320 	and.w	r3, r3, #32
 800344e:	2b20      	cmp	r3, #32
 8003450:	d131      	bne.n	80034b6 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003452:	78fb      	ldrb	r3, [r7, #3]
 8003454:	015a      	lsls	r2, r3, #5
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	4413      	add	r3, r2
 800345a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800345e:	461a      	mov	r2, r3
 8003460:	2320      	movs	r3, #32
 8003462:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003464:	78fa      	ldrb	r2, [r7, #3]
 8003466:	6879      	ldr	r1, [r7, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	1a9b      	subs	r3, r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	331a      	adds	r3, #26
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	2b01      	cmp	r3, #1
 8003478:	f040 841f 	bne.w	8003cba <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 800347c:	78fa      	ldrb	r2, [r7, #3]
 800347e:	6879      	ldr	r1, [r7, #4]
 8003480:	4613      	mov	r3, r2
 8003482:	011b      	lsls	r3, r3, #4
 8003484:	1a9b      	subs	r3, r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	440b      	add	r3, r1
 800348a:	331b      	adds	r3, #27
 800348c:	2201      	movs	r2, #1
 800348e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003490:	78fa      	ldrb	r2, [r7, #3]
 8003492:	6879      	ldr	r1, [r7, #4]
 8003494:	4613      	mov	r3, r2
 8003496:	011b      	lsls	r3, r3, #4
 8003498:	1a9b      	subs	r3, r3, r2
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	440b      	add	r3, r1
 800349e:	334d      	adds	r3, #77	@ 0x4d
 80034a0:	2203      	movs	r2, #3
 80034a2:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	78fa      	ldrb	r2, [r7, #3]
 80034aa:	4611      	mov	r1, r2
 80034ac:	4618      	mov	r0, r3
 80034ae:	f004 fda6 	bl	8007ffe <USB_HC_Halt>
 80034b2:	f000 bc02 	b.w	8003cba <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	78fa      	ldrb	r2, [r7, #3]
 80034bc:	4611      	mov	r1, r2
 80034be:	4618      	mov	r0, r3
 80034c0:	f003 fffa 	bl	80074b8 <USB_ReadChInterrupts>
 80034c4:	4603      	mov	r3, r0
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	f040 8305 	bne.w	8003ada <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80034d0:	78fb      	ldrb	r3, [r7, #3]
 80034d2:	015a      	lsls	r2, r3, #5
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	4413      	add	r3, r2
 80034d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034dc:	461a      	mov	r2, r3
 80034de:	2302      	movs	r3, #2
 80034e0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80034e2:	78fa      	ldrb	r2, [r7, #3]
 80034e4:	6879      	ldr	r1, [r7, #4]
 80034e6:	4613      	mov	r3, r2
 80034e8:	011b      	lsls	r3, r3, #4
 80034ea:	1a9b      	subs	r3, r3, r2
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	440b      	add	r3, r1
 80034f0:	334d      	adds	r3, #77	@ 0x4d
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d114      	bne.n	8003522 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034f8:	78fa      	ldrb	r2, [r7, #3]
 80034fa:	6879      	ldr	r1, [r7, #4]
 80034fc:	4613      	mov	r3, r2
 80034fe:	011b      	lsls	r3, r3, #4
 8003500:	1a9b      	subs	r3, r3, r2
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	440b      	add	r3, r1
 8003506:	334d      	adds	r3, #77	@ 0x4d
 8003508:	2202      	movs	r2, #2
 800350a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800350c:	78fa      	ldrb	r2, [r7, #3]
 800350e:	6879      	ldr	r1, [r7, #4]
 8003510:	4613      	mov	r3, r2
 8003512:	011b      	lsls	r3, r3, #4
 8003514:	1a9b      	subs	r3, r3, r2
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	440b      	add	r3, r1
 800351a:	334c      	adds	r3, #76	@ 0x4c
 800351c:	2201      	movs	r2, #1
 800351e:	701a      	strb	r2, [r3, #0]
 8003520:	e2cc      	b.n	8003abc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003522:	78fa      	ldrb	r2, [r7, #3]
 8003524:	6879      	ldr	r1, [r7, #4]
 8003526:	4613      	mov	r3, r2
 8003528:	011b      	lsls	r3, r3, #4
 800352a:	1a9b      	subs	r3, r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	440b      	add	r3, r1
 8003530:	334d      	adds	r3, #77	@ 0x4d
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	2b06      	cmp	r3, #6
 8003536:	d114      	bne.n	8003562 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003538:	78fa      	ldrb	r2, [r7, #3]
 800353a:	6879      	ldr	r1, [r7, #4]
 800353c:	4613      	mov	r3, r2
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	1a9b      	subs	r3, r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	440b      	add	r3, r1
 8003546:	334d      	adds	r3, #77	@ 0x4d
 8003548:	2202      	movs	r2, #2
 800354a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800354c:	78fa      	ldrb	r2, [r7, #3]
 800354e:	6879      	ldr	r1, [r7, #4]
 8003550:	4613      	mov	r3, r2
 8003552:	011b      	lsls	r3, r3, #4
 8003554:	1a9b      	subs	r3, r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	440b      	add	r3, r1
 800355a:	334c      	adds	r3, #76	@ 0x4c
 800355c:	2205      	movs	r2, #5
 800355e:	701a      	strb	r2, [r3, #0]
 8003560:	e2ac      	b.n	8003abc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003562:	78fa      	ldrb	r2, [r7, #3]
 8003564:	6879      	ldr	r1, [r7, #4]
 8003566:	4613      	mov	r3, r2
 8003568:	011b      	lsls	r3, r3, #4
 800356a:	1a9b      	subs	r3, r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	440b      	add	r3, r1
 8003570:	334d      	adds	r3, #77	@ 0x4d
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	2b07      	cmp	r3, #7
 8003576:	d00b      	beq.n	8003590 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003578:	78fa      	ldrb	r2, [r7, #3]
 800357a:	6879      	ldr	r1, [r7, #4]
 800357c:	4613      	mov	r3, r2
 800357e:	011b      	lsls	r3, r3, #4
 8003580:	1a9b      	subs	r3, r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	440b      	add	r3, r1
 8003586:	334d      	adds	r3, #77	@ 0x4d
 8003588:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800358a:	2b09      	cmp	r3, #9
 800358c:	f040 80a6 	bne.w	80036dc <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003590:	78fa      	ldrb	r2, [r7, #3]
 8003592:	6879      	ldr	r1, [r7, #4]
 8003594:	4613      	mov	r3, r2
 8003596:	011b      	lsls	r3, r3, #4
 8003598:	1a9b      	subs	r3, r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	440b      	add	r3, r1
 800359e:	334d      	adds	r3, #77	@ 0x4d
 80035a0:	2202      	movs	r2, #2
 80035a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80035a4:	78fa      	ldrb	r2, [r7, #3]
 80035a6:	6879      	ldr	r1, [r7, #4]
 80035a8:	4613      	mov	r3, r2
 80035aa:	011b      	lsls	r3, r3, #4
 80035ac:	1a9b      	subs	r3, r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	440b      	add	r3, r1
 80035b2:	3344      	adds	r3, #68	@ 0x44
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	1c59      	adds	r1, r3, #1
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	4613      	mov	r3, r2
 80035bc:	011b      	lsls	r3, r3, #4
 80035be:	1a9b      	subs	r3, r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	4403      	add	r3, r0
 80035c4:	3344      	adds	r3, #68	@ 0x44
 80035c6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80035c8:	78fa      	ldrb	r2, [r7, #3]
 80035ca:	6879      	ldr	r1, [r7, #4]
 80035cc:	4613      	mov	r3, r2
 80035ce:	011b      	lsls	r3, r3, #4
 80035d0:	1a9b      	subs	r3, r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	440b      	add	r3, r1
 80035d6:	3344      	adds	r3, #68	@ 0x44
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d943      	bls.n	8003666 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80035de:	78fa      	ldrb	r2, [r7, #3]
 80035e0:	6879      	ldr	r1, [r7, #4]
 80035e2:	4613      	mov	r3, r2
 80035e4:	011b      	lsls	r3, r3, #4
 80035e6:	1a9b      	subs	r3, r3, r2
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	440b      	add	r3, r1
 80035ec:	3344      	adds	r3, #68	@ 0x44
 80035ee:	2200      	movs	r2, #0
 80035f0:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80035f2:	78fa      	ldrb	r2, [r7, #3]
 80035f4:	6879      	ldr	r1, [r7, #4]
 80035f6:	4613      	mov	r3, r2
 80035f8:	011b      	lsls	r3, r3, #4
 80035fa:	1a9b      	subs	r3, r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	440b      	add	r3, r1
 8003600:	331a      	adds	r3, #26
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d123      	bne.n	8003650 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003608:	78fa      	ldrb	r2, [r7, #3]
 800360a:	6879      	ldr	r1, [r7, #4]
 800360c:	4613      	mov	r3, r2
 800360e:	011b      	lsls	r3, r3, #4
 8003610:	1a9b      	subs	r3, r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	440b      	add	r3, r1
 8003616:	331b      	adds	r3, #27
 8003618:	2200      	movs	r2, #0
 800361a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800361c:	78fa      	ldrb	r2, [r7, #3]
 800361e:	6879      	ldr	r1, [r7, #4]
 8003620:	4613      	mov	r3, r2
 8003622:	011b      	lsls	r3, r3, #4
 8003624:	1a9b      	subs	r3, r3, r2
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	440b      	add	r3, r1
 800362a:	331c      	adds	r3, #28
 800362c:	2200      	movs	r2, #0
 800362e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003630:	78fb      	ldrb	r3, [r7, #3]
 8003632:	015a      	lsls	r2, r3, #5
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	4413      	add	r3, r2
 8003638:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	78fa      	ldrb	r2, [r7, #3]
 8003640:	0151      	lsls	r1, r2, #5
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	440a      	add	r2, r1
 8003646:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800364a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800364e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003650:	78fa      	ldrb	r2, [r7, #3]
 8003652:	6879      	ldr	r1, [r7, #4]
 8003654:	4613      	mov	r3, r2
 8003656:	011b      	lsls	r3, r3, #4
 8003658:	1a9b      	subs	r3, r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	440b      	add	r3, r1
 800365e:	334c      	adds	r3, #76	@ 0x4c
 8003660:	2204      	movs	r2, #4
 8003662:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003664:	e229      	b.n	8003aba <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003666:	78fa      	ldrb	r2, [r7, #3]
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	4613      	mov	r3, r2
 800366c:	011b      	lsls	r3, r3, #4
 800366e:	1a9b      	subs	r3, r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	440b      	add	r3, r1
 8003674:	334c      	adds	r3, #76	@ 0x4c
 8003676:	2202      	movs	r2, #2
 8003678:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800367a:	78fa      	ldrb	r2, [r7, #3]
 800367c:	6879      	ldr	r1, [r7, #4]
 800367e:	4613      	mov	r3, r2
 8003680:	011b      	lsls	r3, r3, #4
 8003682:	1a9b      	subs	r3, r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	440b      	add	r3, r1
 8003688:	3326      	adds	r3, #38	@ 0x26
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00b      	beq.n	80036a8 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003690:	78fa      	ldrb	r2, [r7, #3]
 8003692:	6879      	ldr	r1, [r7, #4]
 8003694:	4613      	mov	r3, r2
 8003696:	011b      	lsls	r3, r3, #4
 8003698:	1a9b      	subs	r3, r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	440b      	add	r3, r1
 800369e:	3326      	adds	r3, #38	@ 0x26
 80036a0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	f040 8209 	bne.w	8003aba <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80036a8:	78fb      	ldrb	r3, [r7, #3]
 80036aa:	015a      	lsls	r2, r3, #5
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	4413      	add	r3, r2
 80036b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80036be:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80036c6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80036c8:	78fb      	ldrb	r3, [r7, #3]
 80036ca:	015a      	lsls	r2, r3, #5
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	4413      	add	r3, r2
 80036d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036d4:	461a      	mov	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80036da:	e1ee      	b.n	8003aba <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80036dc:	78fa      	ldrb	r2, [r7, #3]
 80036de:	6879      	ldr	r1, [r7, #4]
 80036e0:	4613      	mov	r3, r2
 80036e2:	011b      	lsls	r3, r3, #4
 80036e4:	1a9b      	subs	r3, r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	440b      	add	r3, r1
 80036ea:	334d      	adds	r3, #77	@ 0x4d
 80036ec:	781b      	ldrb	r3, [r3, #0]
 80036ee:	2b05      	cmp	r3, #5
 80036f0:	f040 80c8 	bne.w	8003884 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80036f4:	78fa      	ldrb	r2, [r7, #3]
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	4613      	mov	r3, r2
 80036fa:	011b      	lsls	r3, r3, #4
 80036fc:	1a9b      	subs	r3, r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	440b      	add	r3, r1
 8003702:	334d      	adds	r3, #77	@ 0x4d
 8003704:	2202      	movs	r2, #2
 8003706:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003708:	78fa      	ldrb	r2, [r7, #3]
 800370a:	6879      	ldr	r1, [r7, #4]
 800370c:	4613      	mov	r3, r2
 800370e:	011b      	lsls	r3, r3, #4
 8003710:	1a9b      	subs	r3, r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	331b      	adds	r3, #27
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	2b01      	cmp	r3, #1
 800371c:	f040 81ce 	bne.w	8003abc <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003720:	78fa      	ldrb	r2, [r7, #3]
 8003722:	6879      	ldr	r1, [r7, #4]
 8003724:	4613      	mov	r3, r2
 8003726:	011b      	lsls	r3, r3, #4
 8003728:	1a9b      	subs	r3, r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	3326      	adds	r3, #38	@ 0x26
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	2b03      	cmp	r3, #3
 8003734:	d16b      	bne.n	800380e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003736:	78fa      	ldrb	r2, [r7, #3]
 8003738:	6879      	ldr	r1, [r7, #4]
 800373a:	4613      	mov	r3, r2
 800373c:	011b      	lsls	r3, r3, #4
 800373e:	1a9b      	subs	r3, r3, r2
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	440b      	add	r3, r1
 8003744:	3348      	adds	r3, #72	@ 0x48
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	1c59      	adds	r1, r3, #1
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	4613      	mov	r3, r2
 800374e:	011b      	lsls	r3, r3, #4
 8003750:	1a9b      	subs	r3, r3, r2
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	4403      	add	r3, r0
 8003756:	3348      	adds	r3, #72	@ 0x48
 8003758:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800375a:	78fa      	ldrb	r2, [r7, #3]
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	4613      	mov	r3, r2
 8003760:	011b      	lsls	r3, r3, #4
 8003762:	1a9b      	subs	r3, r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	440b      	add	r3, r1
 8003768:	3348      	adds	r3, #72	@ 0x48
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2b02      	cmp	r3, #2
 800376e:	d943      	bls.n	80037f8 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003770:	78fa      	ldrb	r2, [r7, #3]
 8003772:	6879      	ldr	r1, [r7, #4]
 8003774:	4613      	mov	r3, r2
 8003776:	011b      	lsls	r3, r3, #4
 8003778:	1a9b      	subs	r3, r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	3348      	adds	r3, #72	@ 0x48
 8003780:	2200      	movs	r2, #0
 8003782:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003784:	78fa      	ldrb	r2, [r7, #3]
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	4613      	mov	r3, r2
 800378a:	011b      	lsls	r3, r3, #4
 800378c:	1a9b      	subs	r3, r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	440b      	add	r3, r1
 8003792:	331b      	adds	r3, #27
 8003794:	2200      	movs	r2, #0
 8003796:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003798:	78fa      	ldrb	r2, [r7, #3]
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	4613      	mov	r3, r2
 800379e:	011b      	lsls	r3, r3, #4
 80037a0:	1a9b      	subs	r3, r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	3344      	adds	r3, #68	@ 0x44
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d809      	bhi.n	80037c2 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80037ae:	78fa      	ldrb	r2, [r7, #3]
 80037b0:	6879      	ldr	r1, [r7, #4]
 80037b2:	4613      	mov	r3, r2
 80037b4:	011b      	lsls	r3, r3, #4
 80037b6:	1a9b      	subs	r3, r3, r2
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	440b      	add	r3, r1
 80037bc:	331c      	adds	r3, #28
 80037be:	2201      	movs	r2, #1
 80037c0:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80037c2:	78fb      	ldrb	r3, [r7, #3]
 80037c4:	015a      	lsls	r2, r3, #5
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	4413      	add	r3, r2
 80037ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	78fa      	ldrb	r2, [r7, #3]
 80037d2:	0151      	lsls	r1, r2, #5
 80037d4:	693a      	ldr	r2, [r7, #16]
 80037d6:	440a      	add	r2, r1
 80037d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80037dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037e0:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80037e2:	78fa      	ldrb	r2, [r7, #3]
 80037e4:	6879      	ldr	r1, [r7, #4]
 80037e6:	4613      	mov	r3, r2
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	1a9b      	subs	r3, r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	440b      	add	r3, r1
 80037f0:	334c      	adds	r3, #76	@ 0x4c
 80037f2:	2204      	movs	r2, #4
 80037f4:	701a      	strb	r2, [r3, #0]
 80037f6:	e014      	b.n	8003822 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80037f8:	78fa      	ldrb	r2, [r7, #3]
 80037fa:	6879      	ldr	r1, [r7, #4]
 80037fc:	4613      	mov	r3, r2
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	1a9b      	subs	r3, r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	334c      	adds	r3, #76	@ 0x4c
 8003808:	2202      	movs	r2, #2
 800380a:	701a      	strb	r2, [r3, #0]
 800380c:	e009      	b.n	8003822 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800380e:	78fa      	ldrb	r2, [r7, #3]
 8003810:	6879      	ldr	r1, [r7, #4]
 8003812:	4613      	mov	r3, r2
 8003814:	011b      	lsls	r3, r3, #4
 8003816:	1a9b      	subs	r3, r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	440b      	add	r3, r1
 800381c:	334c      	adds	r3, #76	@ 0x4c
 800381e:	2202      	movs	r2, #2
 8003820:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003822:	78fa      	ldrb	r2, [r7, #3]
 8003824:	6879      	ldr	r1, [r7, #4]
 8003826:	4613      	mov	r3, r2
 8003828:	011b      	lsls	r3, r3, #4
 800382a:	1a9b      	subs	r3, r3, r2
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	440b      	add	r3, r1
 8003830:	3326      	adds	r3, #38	@ 0x26
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00b      	beq.n	8003850 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003838:	78fa      	ldrb	r2, [r7, #3]
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	4613      	mov	r3, r2
 800383e:	011b      	lsls	r3, r3, #4
 8003840:	1a9b      	subs	r3, r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	440b      	add	r3, r1
 8003846:	3326      	adds	r3, #38	@ 0x26
 8003848:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800384a:	2b02      	cmp	r3, #2
 800384c:	f040 8136 	bne.w	8003abc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003850:	78fb      	ldrb	r3, [r7, #3]
 8003852:	015a      	lsls	r2, r3, #5
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	4413      	add	r3, r2
 8003858:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003866:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800386e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003870:	78fb      	ldrb	r3, [r7, #3]
 8003872:	015a      	lsls	r2, r3, #5
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	4413      	add	r3, r2
 8003878:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800387c:	461a      	mov	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6013      	str	r3, [r2, #0]
 8003882:	e11b      	b.n	8003abc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003884:	78fa      	ldrb	r2, [r7, #3]
 8003886:	6879      	ldr	r1, [r7, #4]
 8003888:	4613      	mov	r3, r2
 800388a:	011b      	lsls	r3, r3, #4
 800388c:	1a9b      	subs	r3, r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	440b      	add	r3, r1
 8003892:	334d      	adds	r3, #77	@ 0x4d
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	2b03      	cmp	r3, #3
 8003898:	f040 8081 	bne.w	800399e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800389c:	78fa      	ldrb	r2, [r7, #3]
 800389e:	6879      	ldr	r1, [r7, #4]
 80038a0:	4613      	mov	r3, r2
 80038a2:	011b      	lsls	r3, r3, #4
 80038a4:	1a9b      	subs	r3, r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	440b      	add	r3, r1
 80038aa:	334d      	adds	r3, #77	@ 0x4d
 80038ac:	2202      	movs	r2, #2
 80038ae:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80038b0:	78fa      	ldrb	r2, [r7, #3]
 80038b2:	6879      	ldr	r1, [r7, #4]
 80038b4:	4613      	mov	r3, r2
 80038b6:	011b      	lsls	r3, r3, #4
 80038b8:	1a9b      	subs	r3, r3, r2
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	440b      	add	r3, r1
 80038be:	331b      	adds	r3, #27
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	f040 80fa 	bne.w	8003abc <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80038c8:	78fa      	ldrb	r2, [r7, #3]
 80038ca:	6879      	ldr	r1, [r7, #4]
 80038cc:	4613      	mov	r3, r2
 80038ce:	011b      	lsls	r3, r3, #4
 80038d0:	1a9b      	subs	r3, r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	440b      	add	r3, r1
 80038d6:	334c      	adds	r3, #76	@ 0x4c
 80038d8:	2202      	movs	r2, #2
 80038da:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80038dc:	78fb      	ldrb	r3, [r7, #3]
 80038de:	015a      	lsls	r2, r3, #5
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	4413      	add	r3, r2
 80038e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	78fa      	ldrb	r2, [r7, #3]
 80038ec:	0151      	lsls	r1, r2, #5
 80038ee:	693a      	ldr	r2, [r7, #16]
 80038f0:	440a      	add	r2, r1
 80038f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80038f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038fa:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80038fc:	78fb      	ldrb	r3, [r7, #3]
 80038fe:	015a      	lsls	r2, r3, #5
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	4413      	add	r3, r2
 8003904:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	78fa      	ldrb	r2, [r7, #3]
 800390c:	0151      	lsls	r1, r2, #5
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	440a      	add	r2, r1
 8003912:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003916:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800391a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800391c:	78fb      	ldrb	r3, [r7, #3]
 800391e:	015a      	lsls	r2, r3, #5
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	4413      	add	r3, r2
 8003924:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	78fa      	ldrb	r2, [r7, #3]
 800392c:	0151      	lsls	r1, r2, #5
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	440a      	add	r2, r1
 8003932:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003936:	f023 0320 	bic.w	r3, r3, #32
 800393a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800393c:	78fa      	ldrb	r2, [r7, #3]
 800393e:	6879      	ldr	r1, [r7, #4]
 8003940:	4613      	mov	r3, r2
 8003942:	011b      	lsls	r3, r3, #4
 8003944:	1a9b      	subs	r3, r3, r2
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	440b      	add	r3, r1
 800394a:	3326      	adds	r3, #38	@ 0x26
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00b      	beq.n	800396a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003952:	78fa      	ldrb	r2, [r7, #3]
 8003954:	6879      	ldr	r1, [r7, #4]
 8003956:	4613      	mov	r3, r2
 8003958:	011b      	lsls	r3, r3, #4
 800395a:	1a9b      	subs	r3, r3, r2
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	440b      	add	r3, r1
 8003960:	3326      	adds	r3, #38	@ 0x26
 8003962:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003964:	2b02      	cmp	r3, #2
 8003966:	f040 80a9 	bne.w	8003abc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800396a:	78fb      	ldrb	r3, [r7, #3]
 800396c:	015a      	lsls	r2, r3, #5
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	4413      	add	r3, r2
 8003972:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003980:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003988:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800398a:	78fb      	ldrb	r3, [r7, #3]
 800398c:	015a      	lsls	r2, r3, #5
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	4413      	add	r3, r2
 8003992:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003996:	461a      	mov	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6013      	str	r3, [r2, #0]
 800399c:	e08e      	b.n	8003abc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800399e:	78fa      	ldrb	r2, [r7, #3]
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	4613      	mov	r3, r2
 80039a4:	011b      	lsls	r3, r3, #4
 80039a6:	1a9b      	subs	r3, r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	440b      	add	r3, r1
 80039ac:	334d      	adds	r3, #77	@ 0x4d
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d143      	bne.n	8003a3c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80039b4:	78fa      	ldrb	r2, [r7, #3]
 80039b6:	6879      	ldr	r1, [r7, #4]
 80039b8:	4613      	mov	r3, r2
 80039ba:	011b      	lsls	r3, r3, #4
 80039bc:	1a9b      	subs	r3, r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	440b      	add	r3, r1
 80039c2:	334d      	adds	r3, #77	@ 0x4d
 80039c4:	2202      	movs	r2, #2
 80039c6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80039c8:	78fa      	ldrb	r2, [r7, #3]
 80039ca:	6879      	ldr	r1, [r7, #4]
 80039cc:	4613      	mov	r3, r2
 80039ce:	011b      	lsls	r3, r3, #4
 80039d0:	1a9b      	subs	r3, r3, r2
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	440b      	add	r3, r1
 80039d6:	334c      	adds	r3, #76	@ 0x4c
 80039d8:	2202      	movs	r2, #2
 80039da:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80039dc:	78fa      	ldrb	r2, [r7, #3]
 80039de:	6879      	ldr	r1, [r7, #4]
 80039e0:	4613      	mov	r3, r2
 80039e2:	011b      	lsls	r3, r3, #4
 80039e4:	1a9b      	subs	r3, r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	3326      	adds	r3, #38	@ 0x26
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00a      	beq.n	8003a08 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80039f2:	78fa      	ldrb	r2, [r7, #3]
 80039f4:	6879      	ldr	r1, [r7, #4]
 80039f6:	4613      	mov	r3, r2
 80039f8:	011b      	lsls	r3, r3, #4
 80039fa:	1a9b      	subs	r3, r3, r2
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	440b      	add	r3, r1
 8003a00:	3326      	adds	r3, #38	@ 0x26
 8003a02:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d159      	bne.n	8003abc <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003a08:	78fb      	ldrb	r3, [r7, #3]
 8003a0a:	015a      	lsls	r2, r3, #5
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	4413      	add	r3, r2
 8003a10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003a1e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003a26:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003a28:	78fb      	ldrb	r3, [r7, #3]
 8003a2a:	015a      	lsls	r2, r3, #5
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	4413      	add	r3, r2
 8003a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a34:	461a      	mov	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6013      	str	r3, [r2, #0]
 8003a3a:	e03f      	b.n	8003abc <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003a3c:	78fa      	ldrb	r2, [r7, #3]
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	4613      	mov	r3, r2
 8003a42:	011b      	lsls	r3, r3, #4
 8003a44:	1a9b      	subs	r3, r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	334d      	adds	r3, #77	@ 0x4d
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	2b08      	cmp	r3, #8
 8003a50:	d126      	bne.n	8003aa0 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a52:	78fa      	ldrb	r2, [r7, #3]
 8003a54:	6879      	ldr	r1, [r7, #4]
 8003a56:	4613      	mov	r3, r2
 8003a58:	011b      	lsls	r3, r3, #4
 8003a5a:	1a9b      	subs	r3, r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	440b      	add	r3, r1
 8003a60:	334d      	adds	r3, #77	@ 0x4d
 8003a62:	2202      	movs	r2, #2
 8003a64:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003a66:	78fa      	ldrb	r2, [r7, #3]
 8003a68:	6879      	ldr	r1, [r7, #4]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	1a9b      	subs	r3, r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	440b      	add	r3, r1
 8003a74:	3344      	adds	r3, #68	@ 0x44
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	1c59      	adds	r1, r3, #1
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	011b      	lsls	r3, r3, #4
 8003a80:	1a9b      	subs	r3, r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4403      	add	r3, r0
 8003a86:	3344      	adds	r3, #68	@ 0x44
 8003a88:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003a8a:	78fa      	ldrb	r2, [r7, #3]
 8003a8c:	6879      	ldr	r1, [r7, #4]
 8003a8e:	4613      	mov	r3, r2
 8003a90:	011b      	lsls	r3, r3, #4
 8003a92:	1a9b      	subs	r3, r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	440b      	add	r3, r1
 8003a98:	334c      	adds	r3, #76	@ 0x4c
 8003a9a:	2204      	movs	r2, #4
 8003a9c:	701a      	strb	r2, [r3, #0]
 8003a9e:	e00d      	b.n	8003abc <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003aa0:	78fa      	ldrb	r2, [r7, #3]
 8003aa2:	6879      	ldr	r1, [r7, #4]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	011b      	lsls	r3, r3, #4
 8003aa8:	1a9b      	subs	r3, r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	440b      	add	r3, r1
 8003aae:	334d      	adds	r3, #77	@ 0x4d
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	f000 8100 	beq.w	8003cb8 <HCD_HC_IN_IRQHandler+0xcca>
 8003ab8:	e000      	b.n	8003abc <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003aba:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003abc:	78fa      	ldrb	r2, [r7, #3]
 8003abe:	6879      	ldr	r1, [r7, #4]
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	011b      	lsls	r3, r3, #4
 8003ac4:	1a9b      	subs	r3, r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	440b      	add	r3, r1
 8003aca:	334c      	adds	r3, #76	@ 0x4c
 8003acc:	781a      	ldrb	r2, [r3, #0]
 8003ace:	78fb      	ldrb	r3, [r7, #3]
 8003ad0:	4619      	mov	r1, r3
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f006 fdec 	bl	800a6b0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003ad8:	e0ef      	b.n	8003cba <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	78fa      	ldrb	r2, [r7, #3]
 8003ae0:	4611      	mov	r1, r2
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f003 fce8 	bl	80074b8 <USB_ReadChInterrupts>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aee:	2b40      	cmp	r3, #64	@ 0x40
 8003af0:	d12f      	bne.n	8003b52 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003af2:	78fb      	ldrb	r3, [r7, #3]
 8003af4:	015a      	lsls	r2, r3, #5
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	4413      	add	r3, r2
 8003afa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003afe:	461a      	mov	r2, r3
 8003b00:	2340      	movs	r3, #64	@ 0x40
 8003b02:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003b04:	78fa      	ldrb	r2, [r7, #3]
 8003b06:	6879      	ldr	r1, [r7, #4]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	011b      	lsls	r3, r3, #4
 8003b0c:	1a9b      	subs	r3, r3, r2
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	440b      	add	r3, r1
 8003b12:	334d      	adds	r3, #77	@ 0x4d
 8003b14:	2205      	movs	r2, #5
 8003b16:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003b18:	78fa      	ldrb	r2, [r7, #3]
 8003b1a:	6879      	ldr	r1, [r7, #4]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	011b      	lsls	r3, r3, #4
 8003b20:	1a9b      	subs	r3, r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	440b      	add	r3, r1
 8003b26:	331a      	adds	r3, #26
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d109      	bne.n	8003b42 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003b2e:	78fa      	ldrb	r2, [r7, #3]
 8003b30:	6879      	ldr	r1, [r7, #4]
 8003b32:	4613      	mov	r3, r2
 8003b34:	011b      	lsls	r3, r3, #4
 8003b36:	1a9b      	subs	r3, r3, r2
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	440b      	add	r3, r1
 8003b3c:	3344      	adds	r3, #68	@ 0x44
 8003b3e:	2200      	movs	r2, #0
 8003b40:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	78fa      	ldrb	r2, [r7, #3]
 8003b48:	4611      	mov	r1, r2
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f004 fa57 	bl	8007ffe <USB_HC_Halt>
 8003b50:	e0b3      	b.n	8003cba <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	78fa      	ldrb	r2, [r7, #3]
 8003b58:	4611      	mov	r1, r2
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f003 fcac 	bl	80074b8 <USB_ReadChInterrupts>
 8003b60:	4603      	mov	r3, r0
 8003b62:	f003 0310 	and.w	r3, r3, #16
 8003b66:	2b10      	cmp	r3, #16
 8003b68:	f040 80a7 	bne.w	8003cba <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003b6c:	78fa      	ldrb	r2, [r7, #3]
 8003b6e:	6879      	ldr	r1, [r7, #4]
 8003b70:	4613      	mov	r3, r2
 8003b72:	011b      	lsls	r3, r3, #4
 8003b74:	1a9b      	subs	r3, r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	440b      	add	r3, r1
 8003b7a:	3326      	adds	r3, #38	@ 0x26
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	2b03      	cmp	r3, #3
 8003b80:	d11b      	bne.n	8003bba <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003b82:	78fa      	ldrb	r2, [r7, #3]
 8003b84:	6879      	ldr	r1, [r7, #4]
 8003b86:	4613      	mov	r3, r2
 8003b88:	011b      	lsls	r3, r3, #4
 8003b8a:	1a9b      	subs	r3, r3, r2
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	440b      	add	r3, r1
 8003b90:	3344      	adds	r3, #68	@ 0x44
 8003b92:	2200      	movs	r2, #0
 8003b94:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003b96:	78fa      	ldrb	r2, [r7, #3]
 8003b98:	6879      	ldr	r1, [r7, #4]
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	011b      	lsls	r3, r3, #4
 8003b9e:	1a9b      	subs	r3, r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	440b      	add	r3, r1
 8003ba4:	334d      	adds	r3, #77	@ 0x4d
 8003ba6:	2204      	movs	r2, #4
 8003ba8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	78fa      	ldrb	r2, [r7, #3]
 8003bb0:	4611      	mov	r1, r2
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f004 fa23 	bl	8007ffe <USB_HC_Halt>
 8003bb8:	e03f      	b.n	8003c3a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003bba:	78fa      	ldrb	r2, [r7, #3]
 8003bbc:	6879      	ldr	r1, [r7, #4]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	011b      	lsls	r3, r3, #4
 8003bc2:	1a9b      	subs	r3, r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	440b      	add	r3, r1
 8003bc8:	3326      	adds	r3, #38	@ 0x26
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00a      	beq.n	8003be6 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003bd0:	78fa      	ldrb	r2, [r7, #3]
 8003bd2:	6879      	ldr	r1, [r7, #4]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	011b      	lsls	r3, r3, #4
 8003bd8:	1a9b      	subs	r3, r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	440b      	add	r3, r1
 8003bde:	3326      	adds	r3, #38	@ 0x26
 8003be0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d129      	bne.n	8003c3a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003be6:	78fa      	ldrb	r2, [r7, #3]
 8003be8:	6879      	ldr	r1, [r7, #4]
 8003bea:	4613      	mov	r3, r2
 8003bec:	011b      	lsls	r3, r3, #4
 8003bee:	1a9b      	subs	r3, r3, r2
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	440b      	add	r3, r1
 8003bf4:	3344      	adds	r3, #68	@ 0x44
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	799b      	ldrb	r3, [r3, #6]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00a      	beq.n	8003c18 <HCD_HC_IN_IRQHandler+0xc2a>
 8003c02:	78fa      	ldrb	r2, [r7, #3]
 8003c04:	6879      	ldr	r1, [r7, #4]
 8003c06:	4613      	mov	r3, r2
 8003c08:	011b      	lsls	r3, r3, #4
 8003c0a:	1a9b      	subs	r3, r3, r2
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	440b      	add	r3, r1
 8003c10:	331b      	adds	r3, #27
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d110      	bne.n	8003c3a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003c18:	78fa      	ldrb	r2, [r7, #3]
 8003c1a:	6879      	ldr	r1, [r7, #4]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	011b      	lsls	r3, r3, #4
 8003c20:	1a9b      	subs	r3, r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	440b      	add	r3, r1
 8003c26:	334d      	adds	r3, #77	@ 0x4d
 8003c28:	2204      	movs	r2, #4
 8003c2a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	78fa      	ldrb	r2, [r7, #3]
 8003c32:	4611      	mov	r1, r2
 8003c34:	4618      	mov	r0, r3
 8003c36:	f004 f9e2 	bl	8007ffe <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003c3a:	78fa      	ldrb	r2, [r7, #3]
 8003c3c:	6879      	ldr	r1, [r7, #4]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	1a9b      	subs	r3, r3, r2
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	440b      	add	r3, r1
 8003c48:	331b      	adds	r3, #27
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d129      	bne.n	8003ca4 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003c50:	78fa      	ldrb	r2, [r7, #3]
 8003c52:	6879      	ldr	r1, [r7, #4]
 8003c54:	4613      	mov	r3, r2
 8003c56:	011b      	lsls	r3, r3, #4
 8003c58:	1a9b      	subs	r3, r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	440b      	add	r3, r1
 8003c5e:	331b      	adds	r3, #27
 8003c60:	2200      	movs	r2, #0
 8003c62:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003c64:	78fb      	ldrb	r3, [r7, #3]
 8003c66:	015a      	lsls	r2, r3, #5
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	78fa      	ldrb	r2, [r7, #3]
 8003c74:	0151      	lsls	r1, r2, #5
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	440a      	add	r2, r1
 8003c7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003c7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c82:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003c84:	78fb      	ldrb	r3, [r7, #3]
 8003c86:	015a      	lsls	r2, r3, #5
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	4413      	add	r3, r2
 8003c8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	78fa      	ldrb	r2, [r7, #3]
 8003c94:	0151      	lsls	r1, r2, #5
 8003c96:	693a      	ldr	r2, [r7, #16]
 8003c98:	440a      	add	r2, r1
 8003c9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003c9e:	f043 0320 	orr.w	r3, r3, #32
 8003ca2:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003ca4:	78fb      	ldrb	r3, [r7, #3]
 8003ca6:	015a      	lsls	r2, r3, #5
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	4413      	add	r3, r2
 8003cac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	2310      	movs	r3, #16
 8003cb4:	6093      	str	r3, [r2, #8]
 8003cb6:	e000      	b.n	8003cba <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003cb8:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003cba:	3718      	adds	r7, #24
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b086      	sub	sp, #24
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	460b      	mov	r3, r1
 8003cca:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	78fa      	ldrb	r2, [r7, #3]
 8003cdc:	4611      	mov	r1, r2
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f003 fbea 	bl	80074b8 <USB_ReadChInterrupts>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	f003 0304 	and.w	r3, r3, #4
 8003cea:	2b04      	cmp	r3, #4
 8003cec:	d11b      	bne.n	8003d26 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003cee:	78fb      	ldrb	r3, [r7, #3]
 8003cf0:	015a      	lsls	r2, r3, #5
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	4413      	add	r3, r2
 8003cf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	2304      	movs	r3, #4
 8003cfe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003d00:	78fa      	ldrb	r2, [r7, #3]
 8003d02:	6879      	ldr	r1, [r7, #4]
 8003d04:	4613      	mov	r3, r2
 8003d06:	011b      	lsls	r3, r3, #4
 8003d08:	1a9b      	subs	r3, r3, r2
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	440b      	add	r3, r1
 8003d0e:	334d      	adds	r3, #77	@ 0x4d
 8003d10:	2207      	movs	r2, #7
 8003d12:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	78fa      	ldrb	r2, [r7, #3]
 8003d1a:	4611      	mov	r1, r2
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f004 f96e 	bl	8007ffe <USB_HC_Halt>
 8003d22:	f000 bc89 	b.w	8004638 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	78fa      	ldrb	r2, [r7, #3]
 8003d2c:	4611      	mov	r1, r2
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f003 fbc2 	bl	80074b8 <USB_ReadChInterrupts>
 8003d34:	4603      	mov	r3, r0
 8003d36:	f003 0320 	and.w	r3, r3, #32
 8003d3a:	2b20      	cmp	r3, #32
 8003d3c:	f040 8082 	bne.w	8003e44 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003d40:	78fb      	ldrb	r3, [r7, #3]
 8003d42:	015a      	lsls	r2, r3, #5
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	4413      	add	r3, r2
 8003d48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	2320      	movs	r3, #32
 8003d50:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003d52:	78fa      	ldrb	r2, [r7, #3]
 8003d54:	6879      	ldr	r1, [r7, #4]
 8003d56:	4613      	mov	r3, r2
 8003d58:	011b      	lsls	r3, r3, #4
 8003d5a:	1a9b      	subs	r3, r3, r2
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	440b      	add	r3, r1
 8003d60:	3319      	adds	r3, #25
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d124      	bne.n	8003db2 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003d68:	78fa      	ldrb	r2, [r7, #3]
 8003d6a:	6879      	ldr	r1, [r7, #4]
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	011b      	lsls	r3, r3, #4
 8003d70:	1a9b      	subs	r3, r3, r2
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	440b      	add	r3, r1
 8003d76:	3319      	adds	r3, #25
 8003d78:	2200      	movs	r2, #0
 8003d7a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d7c:	78fa      	ldrb	r2, [r7, #3]
 8003d7e:	6879      	ldr	r1, [r7, #4]
 8003d80:	4613      	mov	r3, r2
 8003d82:	011b      	lsls	r3, r3, #4
 8003d84:	1a9b      	subs	r3, r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	440b      	add	r3, r1
 8003d8a:	334c      	adds	r3, #76	@ 0x4c
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003d90:	78fa      	ldrb	r2, [r7, #3]
 8003d92:	6879      	ldr	r1, [r7, #4]
 8003d94:	4613      	mov	r3, r2
 8003d96:	011b      	lsls	r3, r3, #4
 8003d98:	1a9b      	subs	r3, r3, r2
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	440b      	add	r3, r1
 8003d9e:	334d      	adds	r3, #77	@ 0x4d
 8003da0:	2203      	movs	r2, #3
 8003da2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	78fa      	ldrb	r2, [r7, #3]
 8003daa:	4611      	mov	r1, r2
 8003dac:	4618      	mov	r0, r3
 8003dae:	f004 f926 	bl	8007ffe <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003db2:	78fa      	ldrb	r2, [r7, #3]
 8003db4:	6879      	ldr	r1, [r7, #4]
 8003db6:	4613      	mov	r3, r2
 8003db8:	011b      	lsls	r3, r3, #4
 8003dba:	1a9b      	subs	r3, r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	440b      	add	r3, r1
 8003dc0:	331a      	adds	r3, #26
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	f040 8437 	bne.w	8004638 <HCD_HC_OUT_IRQHandler+0x978>
 8003dca:	78fa      	ldrb	r2, [r7, #3]
 8003dcc:	6879      	ldr	r1, [r7, #4]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	011b      	lsls	r3, r3, #4
 8003dd2:	1a9b      	subs	r3, r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	440b      	add	r3, r1
 8003dd8:	331b      	adds	r3, #27
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	f040 842b 	bne.w	8004638 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8003de2:	78fa      	ldrb	r2, [r7, #3]
 8003de4:	6879      	ldr	r1, [r7, #4]
 8003de6:	4613      	mov	r3, r2
 8003de8:	011b      	lsls	r3, r3, #4
 8003dea:	1a9b      	subs	r3, r3, r2
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	440b      	add	r3, r1
 8003df0:	3326      	adds	r3, #38	@ 0x26
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d009      	beq.n	8003e0c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003df8:	78fa      	ldrb	r2, [r7, #3]
 8003dfa:	6879      	ldr	r1, [r7, #4]
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	011b      	lsls	r3, r3, #4
 8003e00:	1a9b      	subs	r3, r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	440b      	add	r3, r1
 8003e06:	331b      	adds	r3, #27
 8003e08:	2201      	movs	r2, #1
 8003e0a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003e0c:	78fa      	ldrb	r2, [r7, #3]
 8003e0e:	6879      	ldr	r1, [r7, #4]
 8003e10:	4613      	mov	r3, r2
 8003e12:	011b      	lsls	r3, r3, #4
 8003e14:	1a9b      	subs	r3, r3, r2
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	440b      	add	r3, r1
 8003e1a:	334d      	adds	r3, #77	@ 0x4d
 8003e1c:	2203      	movs	r2, #3
 8003e1e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	78fa      	ldrb	r2, [r7, #3]
 8003e26:	4611      	mov	r1, r2
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f004 f8e8 	bl	8007ffe <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003e2e:	78fa      	ldrb	r2, [r7, #3]
 8003e30:	6879      	ldr	r1, [r7, #4]
 8003e32:	4613      	mov	r3, r2
 8003e34:	011b      	lsls	r3, r3, #4
 8003e36:	1a9b      	subs	r3, r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	440b      	add	r3, r1
 8003e3c:	3344      	adds	r3, #68	@ 0x44
 8003e3e:	2200      	movs	r2, #0
 8003e40:	601a      	str	r2, [r3, #0]
 8003e42:	e3f9      	b.n	8004638 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	78fa      	ldrb	r2, [r7, #3]
 8003e4a:	4611      	mov	r1, r2
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f003 fb33 	bl	80074b8 <USB_ReadChInterrupts>
 8003e52:	4603      	mov	r3, r0
 8003e54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e5c:	d111      	bne.n	8003e82 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003e5e:	78fb      	ldrb	r3, [r7, #3]
 8003e60:	015a      	lsls	r2, r3, #5
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	4413      	add	r3, r2
 8003e66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e70:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	78fa      	ldrb	r2, [r7, #3]
 8003e78:	4611      	mov	r1, r2
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f004 f8bf 	bl	8007ffe <USB_HC_Halt>
 8003e80:	e3da      	b.n	8004638 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	78fa      	ldrb	r2, [r7, #3]
 8003e88:	4611      	mov	r1, r2
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f003 fb14 	bl	80074b8 <USB_ReadChInterrupts>
 8003e90:	4603      	mov	r3, r0
 8003e92:	f003 0301 	and.w	r3, r3, #1
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d168      	bne.n	8003f6c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003e9a:	78fa      	ldrb	r2, [r7, #3]
 8003e9c:	6879      	ldr	r1, [r7, #4]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	011b      	lsls	r3, r3, #4
 8003ea2:	1a9b      	subs	r3, r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	440b      	add	r3, r1
 8003ea8:	3344      	adds	r3, #68	@ 0x44
 8003eaa:	2200      	movs	r2, #0
 8003eac:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	78fa      	ldrb	r2, [r7, #3]
 8003eb4:	4611      	mov	r1, r2
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f003 fafe 	bl	80074b8 <USB_ReadChInterrupts>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ec2:	2b40      	cmp	r3, #64	@ 0x40
 8003ec4:	d112      	bne.n	8003eec <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003ec6:	78fa      	ldrb	r2, [r7, #3]
 8003ec8:	6879      	ldr	r1, [r7, #4]
 8003eca:	4613      	mov	r3, r2
 8003ecc:	011b      	lsls	r3, r3, #4
 8003ece:	1a9b      	subs	r3, r3, r2
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	440b      	add	r3, r1
 8003ed4:	3319      	adds	r3, #25
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003eda:	78fb      	ldrb	r3, [r7, #3]
 8003edc:	015a      	lsls	r2, r3, #5
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	4413      	add	r3, r2
 8003ee2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	2340      	movs	r3, #64	@ 0x40
 8003eea:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003eec:	78fa      	ldrb	r2, [r7, #3]
 8003eee:	6879      	ldr	r1, [r7, #4]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	011b      	lsls	r3, r3, #4
 8003ef4:	1a9b      	subs	r3, r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	440b      	add	r3, r1
 8003efa:	331b      	adds	r3, #27
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d019      	beq.n	8003f36 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003f02:	78fa      	ldrb	r2, [r7, #3]
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	4613      	mov	r3, r2
 8003f08:	011b      	lsls	r3, r3, #4
 8003f0a:	1a9b      	subs	r3, r3, r2
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	440b      	add	r3, r1
 8003f10:	331b      	adds	r3, #27
 8003f12:	2200      	movs	r2, #0
 8003f14:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003f16:	78fb      	ldrb	r3, [r7, #3]
 8003f18:	015a      	lsls	r2, r3, #5
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	4413      	add	r3, r2
 8003f1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	78fa      	ldrb	r2, [r7, #3]
 8003f26:	0151      	lsls	r1, r2, #5
 8003f28:	693a      	ldr	r2, [r7, #16]
 8003f2a:	440a      	add	r2, r1
 8003f2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003f30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f34:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003f36:	78fb      	ldrb	r3, [r7, #3]
 8003f38:	015a      	lsls	r2, r3, #5
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	4413      	add	r3, r2
 8003f3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f42:	461a      	mov	r2, r3
 8003f44:	2301      	movs	r3, #1
 8003f46:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003f48:	78fa      	ldrb	r2, [r7, #3]
 8003f4a:	6879      	ldr	r1, [r7, #4]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	011b      	lsls	r3, r3, #4
 8003f50:	1a9b      	subs	r3, r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	440b      	add	r3, r1
 8003f56:	334d      	adds	r3, #77	@ 0x4d
 8003f58:	2201      	movs	r2, #1
 8003f5a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	78fa      	ldrb	r2, [r7, #3]
 8003f62:	4611      	mov	r1, r2
 8003f64:	4618      	mov	r0, r3
 8003f66:	f004 f84a 	bl	8007ffe <USB_HC_Halt>
 8003f6a:	e365      	b.n	8004638 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	78fa      	ldrb	r2, [r7, #3]
 8003f72:	4611      	mov	r1, r2
 8003f74:	4618      	mov	r0, r3
 8003f76:	f003 fa9f 	bl	80074b8 <USB_ReadChInterrupts>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f80:	2b40      	cmp	r3, #64	@ 0x40
 8003f82:	d139      	bne.n	8003ff8 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003f84:	78fa      	ldrb	r2, [r7, #3]
 8003f86:	6879      	ldr	r1, [r7, #4]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	011b      	lsls	r3, r3, #4
 8003f8c:	1a9b      	subs	r3, r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	440b      	add	r3, r1
 8003f92:	334d      	adds	r3, #77	@ 0x4d
 8003f94:	2205      	movs	r2, #5
 8003f96:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003f98:	78fa      	ldrb	r2, [r7, #3]
 8003f9a:	6879      	ldr	r1, [r7, #4]
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	011b      	lsls	r3, r3, #4
 8003fa0:	1a9b      	subs	r3, r3, r2
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	440b      	add	r3, r1
 8003fa6:	331a      	adds	r3, #26
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d109      	bne.n	8003fc2 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003fae:	78fa      	ldrb	r2, [r7, #3]
 8003fb0:	6879      	ldr	r1, [r7, #4]
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	011b      	lsls	r3, r3, #4
 8003fb6:	1a9b      	subs	r3, r3, r2
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	440b      	add	r3, r1
 8003fbc:	3319      	adds	r3, #25
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003fc2:	78fa      	ldrb	r2, [r7, #3]
 8003fc4:	6879      	ldr	r1, [r7, #4]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	011b      	lsls	r3, r3, #4
 8003fca:	1a9b      	subs	r3, r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	440b      	add	r3, r1
 8003fd0:	3344      	adds	r3, #68	@ 0x44
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	78fa      	ldrb	r2, [r7, #3]
 8003fdc:	4611      	mov	r1, r2
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f004 f80d 	bl	8007ffe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003fe4:	78fb      	ldrb	r3, [r7, #3]
 8003fe6:	015a      	lsls	r2, r3, #5
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	4413      	add	r3, r2
 8003fec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	2340      	movs	r3, #64	@ 0x40
 8003ff4:	6093      	str	r3, [r2, #8]
 8003ff6:	e31f      	b.n	8004638 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	78fa      	ldrb	r2, [r7, #3]
 8003ffe:	4611      	mov	r1, r2
 8004000:	4618      	mov	r0, r3
 8004002:	f003 fa59 	bl	80074b8 <USB_ReadChInterrupts>
 8004006:	4603      	mov	r3, r0
 8004008:	f003 0308 	and.w	r3, r3, #8
 800400c:	2b08      	cmp	r3, #8
 800400e:	d11a      	bne.n	8004046 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004010:	78fb      	ldrb	r3, [r7, #3]
 8004012:	015a      	lsls	r2, r3, #5
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	4413      	add	r3, r2
 8004018:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800401c:	461a      	mov	r2, r3
 800401e:	2308      	movs	r3, #8
 8004020:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004022:	78fa      	ldrb	r2, [r7, #3]
 8004024:	6879      	ldr	r1, [r7, #4]
 8004026:	4613      	mov	r3, r2
 8004028:	011b      	lsls	r3, r3, #4
 800402a:	1a9b      	subs	r3, r3, r2
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	440b      	add	r3, r1
 8004030:	334d      	adds	r3, #77	@ 0x4d
 8004032:	2206      	movs	r2, #6
 8004034:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	78fa      	ldrb	r2, [r7, #3]
 800403c:	4611      	mov	r1, r2
 800403e:	4618      	mov	r0, r3
 8004040:	f003 ffdd 	bl	8007ffe <USB_HC_Halt>
 8004044:	e2f8      	b.n	8004638 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	78fa      	ldrb	r2, [r7, #3]
 800404c:	4611      	mov	r1, r2
 800404e:	4618      	mov	r0, r3
 8004050:	f003 fa32 	bl	80074b8 <USB_ReadChInterrupts>
 8004054:	4603      	mov	r3, r0
 8004056:	f003 0310 	and.w	r3, r3, #16
 800405a:	2b10      	cmp	r3, #16
 800405c:	d144      	bne.n	80040e8 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800405e:	78fa      	ldrb	r2, [r7, #3]
 8004060:	6879      	ldr	r1, [r7, #4]
 8004062:	4613      	mov	r3, r2
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	1a9b      	subs	r3, r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	440b      	add	r3, r1
 800406c:	3344      	adds	r3, #68	@ 0x44
 800406e:	2200      	movs	r2, #0
 8004070:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004072:	78fa      	ldrb	r2, [r7, #3]
 8004074:	6879      	ldr	r1, [r7, #4]
 8004076:	4613      	mov	r3, r2
 8004078:	011b      	lsls	r3, r3, #4
 800407a:	1a9b      	subs	r3, r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	440b      	add	r3, r1
 8004080:	334d      	adds	r3, #77	@ 0x4d
 8004082:	2204      	movs	r2, #4
 8004084:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004086:	78fa      	ldrb	r2, [r7, #3]
 8004088:	6879      	ldr	r1, [r7, #4]
 800408a:	4613      	mov	r3, r2
 800408c:	011b      	lsls	r3, r3, #4
 800408e:	1a9b      	subs	r3, r3, r2
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	440b      	add	r3, r1
 8004094:	3319      	adds	r3, #25
 8004096:	781b      	ldrb	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d114      	bne.n	80040c6 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800409c:	78fa      	ldrb	r2, [r7, #3]
 800409e:	6879      	ldr	r1, [r7, #4]
 80040a0:	4613      	mov	r3, r2
 80040a2:	011b      	lsls	r3, r3, #4
 80040a4:	1a9b      	subs	r3, r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	440b      	add	r3, r1
 80040aa:	3318      	adds	r3, #24
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d109      	bne.n	80040c6 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80040b2:	78fa      	ldrb	r2, [r7, #3]
 80040b4:	6879      	ldr	r1, [r7, #4]
 80040b6:	4613      	mov	r3, r2
 80040b8:	011b      	lsls	r3, r3, #4
 80040ba:	1a9b      	subs	r3, r3, r2
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	440b      	add	r3, r1
 80040c0:	3319      	adds	r3, #25
 80040c2:	2201      	movs	r2, #1
 80040c4:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	78fa      	ldrb	r2, [r7, #3]
 80040cc:	4611      	mov	r1, r2
 80040ce:	4618      	mov	r0, r3
 80040d0:	f003 ff95 	bl	8007ffe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80040d4:	78fb      	ldrb	r3, [r7, #3]
 80040d6:	015a      	lsls	r2, r3, #5
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	4413      	add	r3, r2
 80040dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040e0:	461a      	mov	r2, r3
 80040e2:	2310      	movs	r3, #16
 80040e4:	6093      	str	r3, [r2, #8]
 80040e6:	e2a7      	b.n	8004638 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	78fa      	ldrb	r2, [r7, #3]
 80040ee:	4611      	mov	r1, r2
 80040f0:	4618      	mov	r0, r3
 80040f2:	f003 f9e1 	bl	80074b8 <USB_ReadChInterrupts>
 80040f6:	4603      	mov	r3, r0
 80040f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040fc:	2b80      	cmp	r3, #128	@ 0x80
 80040fe:	f040 8083 	bne.w	8004208 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	799b      	ldrb	r3, [r3, #6]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d111      	bne.n	800412e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800410a:	78fa      	ldrb	r2, [r7, #3]
 800410c:	6879      	ldr	r1, [r7, #4]
 800410e:	4613      	mov	r3, r2
 8004110:	011b      	lsls	r3, r3, #4
 8004112:	1a9b      	subs	r3, r3, r2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	440b      	add	r3, r1
 8004118:	334d      	adds	r3, #77	@ 0x4d
 800411a:	2207      	movs	r2, #7
 800411c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	78fa      	ldrb	r2, [r7, #3]
 8004124:	4611      	mov	r1, r2
 8004126:	4618      	mov	r0, r3
 8004128:	f003 ff69 	bl	8007ffe <USB_HC_Halt>
 800412c:	e062      	b.n	80041f4 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800412e:	78fa      	ldrb	r2, [r7, #3]
 8004130:	6879      	ldr	r1, [r7, #4]
 8004132:	4613      	mov	r3, r2
 8004134:	011b      	lsls	r3, r3, #4
 8004136:	1a9b      	subs	r3, r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	440b      	add	r3, r1
 800413c:	3344      	adds	r3, #68	@ 0x44
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	1c59      	adds	r1, r3, #1
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	4613      	mov	r3, r2
 8004146:	011b      	lsls	r3, r3, #4
 8004148:	1a9b      	subs	r3, r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	4403      	add	r3, r0
 800414e:	3344      	adds	r3, #68	@ 0x44
 8004150:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004152:	78fa      	ldrb	r2, [r7, #3]
 8004154:	6879      	ldr	r1, [r7, #4]
 8004156:	4613      	mov	r3, r2
 8004158:	011b      	lsls	r3, r3, #4
 800415a:	1a9b      	subs	r3, r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	440b      	add	r3, r1
 8004160:	3344      	adds	r3, #68	@ 0x44
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2b02      	cmp	r3, #2
 8004166:	d922      	bls.n	80041ae <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004168:	78fa      	ldrb	r2, [r7, #3]
 800416a:	6879      	ldr	r1, [r7, #4]
 800416c:	4613      	mov	r3, r2
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	1a9b      	subs	r3, r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	440b      	add	r3, r1
 8004176:	3344      	adds	r3, #68	@ 0x44
 8004178:	2200      	movs	r2, #0
 800417a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800417c:	78fa      	ldrb	r2, [r7, #3]
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	4613      	mov	r3, r2
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	1a9b      	subs	r3, r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	440b      	add	r3, r1
 800418a:	334c      	adds	r3, #76	@ 0x4c
 800418c:	2204      	movs	r2, #4
 800418e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004190:	78fa      	ldrb	r2, [r7, #3]
 8004192:	6879      	ldr	r1, [r7, #4]
 8004194:	4613      	mov	r3, r2
 8004196:	011b      	lsls	r3, r3, #4
 8004198:	1a9b      	subs	r3, r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	440b      	add	r3, r1
 800419e:	334c      	adds	r3, #76	@ 0x4c
 80041a0:	781a      	ldrb	r2, [r3, #0]
 80041a2:	78fb      	ldrb	r3, [r7, #3]
 80041a4:	4619      	mov	r1, r3
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f006 fa82 	bl	800a6b0 <HAL_HCD_HC_NotifyURBChange_Callback>
 80041ac:	e022      	b.n	80041f4 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80041ae:	78fa      	ldrb	r2, [r7, #3]
 80041b0:	6879      	ldr	r1, [r7, #4]
 80041b2:	4613      	mov	r3, r2
 80041b4:	011b      	lsls	r3, r3, #4
 80041b6:	1a9b      	subs	r3, r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	440b      	add	r3, r1
 80041bc:	334c      	adds	r3, #76	@ 0x4c
 80041be:	2202      	movs	r2, #2
 80041c0:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80041c2:	78fb      	ldrb	r3, [r7, #3]
 80041c4:	015a      	lsls	r2, r3, #5
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	4413      	add	r3, r2
 80041ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80041d8:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80041e0:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80041e2:	78fb      	ldrb	r3, [r7, #3]
 80041e4:	015a      	lsls	r2, r3, #5
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	4413      	add	r3, r2
 80041ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041ee:	461a      	mov	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80041f4:	78fb      	ldrb	r3, [r7, #3]
 80041f6:	015a      	lsls	r2, r3, #5
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	4413      	add	r3, r2
 80041fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004200:	461a      	mov	r2, r3
 8004202:	2380      	movs	r3, #128	@ 0x80
 8004204:	6093      	str	r3, [r2, #8]
 8004206:	e217      	b.n	8004638 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	78fa      	ldrb	r2, [r7, #3]
 800420e:	4611      	mov	r1, r2
 8004210:	4618      	mov	r0, r3
 8004212:	f003 f951 	bl	80074b8 <USB_ReadChInterrupts>
 8004216:	4603      	mov	r3, r0
 8004218:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800421c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004220:	d11b      	bne.n	800425a <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004222:	78fa      	ldrb	r2, [r7, #3]
 8004224:	6879      	ldr	r1, [r7, #4]
 8004226:	4613      	mov	r3, r2
 8004228:	011b      	lsls	r3, r3, #4
 800422a:	1a9b      	subs	r3, r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	440b      	add	r3, r1
 8004230:	334d      	adds	r3, #77	@ 0x4d
 8004232:	2209      	movs	r2, #9
 8004234:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	78fa      	ldrb	r2, [r7, #3]
 800423c:	4611      	mov	r1, r2
 800423e:	4618      	mov	r0, r3
 8004240:	f003 fedd 	bl	8007ffe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004244:	78fb      	ldrb	r3, [r7, #3]
 8004246:	015a      	lsls	r2, r3, #5
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	4413      	add	r3, r2
 800424c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004250:	461a      	mov	r2, r3
 8004252:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004256:	6093      	str	r3, [r2, #8]
 8004258:	e1ee      	b.n	8004638 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	78fa      	ldrb	r2, [r7, #3]
 8004260:	4611      	mov	r1, r2
 8004262:	4618      	mov	r0, r3
 8004264:	f003 f928 	bl	80074b8 <USB_ReadChInterrupts>
 8004268:	4603      	mov	r3, r0
 800426a:	f003 0302 	and.w	r3, r3, #2
 800426e:	2b02      	cmp	r3, #2
 8004270:	f040 81df 	bne.w	8004632 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004274:	78fb      	ldrb	r3, [r7, #3]
 8004276:	015a      	lsls	r2, r3, #5
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	4413      	add	r3, r2
 800427c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004280:	461a      	mov	r2, r3
 8004282:	2302      	movs	r3, #2
 8004284:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004286:	78fa      	ldrb	r2, [r7, #3]
 8004288:	6879      	ldr	r1, [r7, #4]
 800428a:	4613      	mov	r3, r2
 800428c:	011b      	lsls	r3, r3, #4
 800428e:	1a9b      	subs	r3, r3, r2
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	440b      	add	r3, r1
 8004294:	334d      	adds	r3, #77	@ 0x4d
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	2b01      	cmp	r3, #1
 800429a:	f040 8093 	bne.w	80043c4 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800429e:	78fa      	ldrb	r2, [r7, #3]
 80042a0:	6879      	ldr	r1, [r7, #4]
 80042a2:	4613      	mov	r3, r2
 80042a4:	011b      	lsls	r3, r3, #4
 80042a6:	1a9b      	subs	r3, r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	440b      	add	r3, r1
 80042ac:	334d      	adds	r3, #77	@ 0x4d
 80042ae:	2202      	movs	r2, #2
 80042b0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80042b2:	78fa      	ldrb	r2, [r7, #3]
 80042b4:	6879      	ldr	r1, [r7, #4]
 80042b6:	4613      	mov	r3, r2
 80042b8:	011b      	lsls	r3, r3, #4
 80042ba:	1a9b      	subs	r3, r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	440b      	add	r3, r1
 80042c0:	334c      	adds	r3, #76	@ 0x4c
 80042c2:	2201      	movs	r2, #1
 80042c4:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80042c6:	78fa      	ldrb	r2, [r7, #3]
 80042c8:	6879      	ldr	r1, [r7, #4]
 80042ca:	4613      	mov	r3, r2
 80042cc:	011b      	lsls	r3, r3, #4
 80042ce:	1a9b      	subs	r3, r3, r2
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	440b      	add	r3, r1
 80042d4:	3326      	adds	r3, #38	@ 0x26
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d00b      	beq.n	80042f4 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80042dc:	78fa      	ldrb	r2, [r7, #3]
 80042de:	6879      	ldr	r1, [r7, #4]
 80042e0:	4613      	mov	r3, r2
 80042e2:	011b      	lsls	r3, r3, #4
 80042e4:	1a9b      	subs	r3, r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	440b      	add	r3, r1
 80042ea:	3326      	adds	r3, #38	@ 0x26
 80042ec:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80042ee:	2b03      	cmp	r3, #3
 80042f0:	f040 8190 	bne.w	8004614 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	799b      	ldrb	r3, [r3, #6]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d115      	bne.n	8004328 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80042fc:	78fa      	ldrb	r2, [r7, #3]
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	4613      	mov	r3, r2
 8004302:	011b      	lsls	r3, r3, #4
 8004304:	1a9b      	subs	r3, r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	333d      	adds	r3, #61	@ 0x3d
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	78fa      	ldrb	r2, [r7, #3]
 8004310:	f083 0301 	eor.w	r3, r3, #1
 8004314:	b2d8      	uxtb	r0, r3
 8004316:	6879      	ldr	r1, [r7, #4]
 8004318:	4613      	mov	r3, r2
 800431a:	011b      	lsls	r3, r3, #4
 800431c:	1a9b      	subs	r3, r3, r2
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	440b      	add	r3, r1
 8004322:	333d      	adds	r3, #61	@ 0x3d
 8004324:	4602      	mov	r2, r0
 8004326:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	799b      	ldrb	r3, [r3, #6]
 800432c:	2b01      	cmp	r3, #1
 800432e:	f040 8171 	bne.w	8004614 <HCD_HC_OUT_IRQHandler+0x954>
 8004332:	78fa      	ldrb	r2, [r7, #3]
 8004334:	6879      	ldr	r1, [r7, #4]
 8004336:	4613      	mov	r3, r2
 8004338:	011b      	lsls	r3, r3, #4
 800433a:	1a9b      	subs	r3, r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	440b      	add	r3, r1
 8004340:	3334      	adds	r3, #52	@ 0x34
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	f000 8165 	beq.w	8004614 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800434a:	78fa      	ldrb	r2, [r7, #3]
 800434c:	6879      	ldr	r1, [r7, #4]
 800434e:	4613      	mov	r3, r2
 8004350:	011b      	lsls	r3, r3, #4
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	440b      	add	r3, r1
 8004358:	3334      	adds	r3, #52	@ 0x34
 800435a:	6819      	ldr	r1, [r3, #0]
 800435c:	78fa      	ldrb	r2, [r7, #3]
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	4613      	mov	r3, r2
 8004362:	011b      	lsls	r3, r3, #4
 8004364:	1a9b      	subs	r3, r3, r2
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	4403      	add	r3, r0
 800436a:	3328      	adds	r3, #40	@ 0x28
 800436c:	881b      	ldrh	r3, [r3, #0]
 800436e:	440b      	add	r3, r1
 8004370:	1e59      	subs	r1, r3, #1
 8004372:	78fa      	ldrb	r2, [r7, #3]
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	4613      	mov	r3, r2
 8004378:	011b      	lsls	r3, r3, #4
 800437a:	1a9b      	subs	r3, r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	4403      	add	r3, r0
 8004380:	3328      	adds	r3, #40	@ 0x28
 8004382:	881b      	ldrh	r3, [r3, #0]
 8004384:	fbb1 f3f3 	udiv	r3, r1, r3
 8004388:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	2b00      	cmp	r3, #0
 8004392:	f000 813f 	beq.w	8004614 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004396:	78fa      	ldrb	r2, [r7, #3]
 8004398:	6879      	ldr	r1, [r7, #4]
 800439a:	4613      	mov	r3, r2
 800439c:	011b      	lsls	r3, r3, #4
 800439e:	1a9b      	subs	r3, r3, r2
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	440b      	add	r3, r1
 80043a4:	333d      	adds	r3, #61	@ 0x3d
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	78fa      	ldrb	r2, [r7, #3]
 80043aa:	f083 0301 	eor.w	r3, r3, #1
 80043ae:	b2d8      	uxtb	r0, r3
 80043b0:	6879      	ldr	r1, [r7, #4]
 80043b2:	4613      	mov	r3, r2
 80043b4:	011b      	lsls	r3, r3, #4
 80043b6:	1a9b      	subs	r3, r3, r2
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	440b      	add	r3, r1
 80043bc:	333d      	adds	r3, #61	@ 0x3d
 80043be:	4602      	mov	r2, r0
 80043c0:	701a      	strb	r2, [r3, #0]
 80043c2:	e127      	b.n	8004614 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80043c4:	78fa      	ldrb	r2, [r7, #3]
 80043c6:	6879      	ldr	r1, [r7, #4]
 80043c8:	4613      	mov	r3, r2
 80043ca:	011b      	lsls	r3, r3, #4
 80043cc:	1a9b      	subs	r3, r3, r2
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	440b      	add	r3, r1
 80043d2:	334d      	adds	r3, #77	@ 0x4d
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	2b03      	cmp	r3, #3
 80043d8:	d120      	bne.n	800441c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80043da:	78fa      	ldrb	r2, [r7, #3]
 80043dc:	6879      	ldr	r1, [r7, #4]
 80043de:	4613      	mov	r3, r2
 80043e0:	011b      	lsls	r3, r3, #4
 80043e2:	1a9b      	subs	r3, r3, r2
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	440b      	add	r3, r1
 80043e8:	334d      	adds	r3, #77	@ 0x4d
 80043ea:	2202      	movs	r2, #2
 80043ec:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80043ee:	78fa      	ldrb	r2, [r7, #3]
 80043f0:	6879      	ldr	r1, [r7, #4]
 80043f2:	4613      	mov	r3, r2
 80043f4:	011b      	lsls	r3, r3, #4
 80043f6:	1a9b      	subs	r3, r3, r2
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	440b      	add	r3, r1
 80043fc:	331b      	adds	r3, #27
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	2b01      	cmp	r3, #1
 8004402:	f040 8107 	bne.w	8004614 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004406:	78fa      	ldrb	r2, [r7, #3]
 8004408:	6879      	ldr	r1, [r7, #4]
 800440a:	4613      	mov	r3, r2
 800440c:	011b      	lsls	r3, r3, #4
 800440e:	1a9b      	subs	r3, r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	440b      	add	r3, r1
 8004414:	334c      	adds	r3, #76	@ 0x4c
 8004416:	2202      	movs	r2, #2
 8004418:	701a      	strb	r2, [r3, #0]
 800441a:	e0fb      	b.n	8004614 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800441c:	78fa      	ldrb	r2, [r7, #3]
 800441e:	6879      	ldr	r1, [r7, #4]
 8004420:	4613      	mov	r3, r2
 8004422:	011b      	lsls	r3, r3, #4
 8004424:	1a9b      	subs	r3, r3, r2
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	440b      	add	r3, r1
 800442a:	334d      	adds	r3, #77	@ 0x4d
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	2b04      	cmp	r3, #4
 8004430:	d13a      	bne.n	80044a8 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004432:	78fa      	ldrb	r2, [r7, #3]
 8004434:	6879      	ldr	r1, [r7, #4]
 8004436:	4613      	mov	r3, r2
 8004438:	011b      	lsls	r3, r3, #4
 800443a:	1a9b      	subs	r3, r3, r2
 800443c:	009b      	lsls	r3, r3, #2
 800443e:	440b      	add	r3, r1
 8004440:	334d      	adds	r3, #77	@ 0x4d
 8004442:	2202      	movs	r2, #2
 8004444:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004446:	78fa      	ldrb	r2, [r7, #3]
 8004448:	6879      	ldr	r1, [r7, #4]
 800444a:	4613      	mov	r3, r2
 800444c:	011b      	lsls	r3, r3, #4
 800444e:	1a9b      	subs	r3, r3, r2
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	440b      	add	r3, r1
 8004454:	334c      	adds	r3, #76	@ 0x4c
 8004456:	2202      	movs	r2, #2
 8004458:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800445a:	78fa      	ldrb	r2, [r7, #3]
 800445c:	6879      	ldr	r1, [r7, #4]
 800445e:	4613      	mov	r3, r2
 8004460:	011b      	lsls	r3, r3, #4
 8004462:	1a9b      	subs	r3, r3, r2
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	440b      	add	r3, r1
 8004468:	331b      	adds	r3, #27
 800446a:	781b      	ldrb	r3, [r3, #0]
 800446c:	2b01      	cmp	r3, #1
 800446e:	f040 80d1 	bne.w	8004614 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004472:	78fa      	ldrb	r2, [r7, #3]
 8004474:	6879      	ldr	r1, [r7, #4]
 8004476:	4613      	mov	r3, r2
 8004478:	011b      	lsls	r3, r3, #4
 800447a:	1a9b      	subs	r3, r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	440b      	add	r3, r1
 8004480:	331b      	adds	r3, #27
 8004482:	2200      	movs	r2, #0
 8004484:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004486:	78fb      	ldrb	r3, [r7, #3]
 8004488:	015a      	lsls	r2, r3, #5
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	4413      	add	r3, r2
 800448e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	78fa      	ldrb	r2, [r7, #3]
 8004496:	0151      	lsls	r1, r2, #5
 8004498:	693a      	ldr	r2, [r7, #16]
 800449a:	440a      	add	r2, r1
 800449c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80044a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044a4:	6053      	str	r3, [r2, #4]
 80044a6:	e0b5      	b.n	8004614 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80044a8:	78fa      	ldrb	r2, [r7, #3]
 80044aa:	6879      	ldr	r1, [r7, #4]
 80044ac:	4613      	mov	r3, r2
 80044ae:	011b      	lsls	r3, r3, #4
 80044b0:	1a9b      	subs	r3, r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	440b      	add	r3, r1
 80044b6:	334d      	adds	r3, #77	@ 0x4d
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	2b05      	cmp	r3, #5
 80044bc:	d114      	bne.n	80044e8 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80044be:	78fa      	ldrb	r2, [r7, #3]
 80044c0:	6879      	ldr	r1, [r7, #4]
 80044c2:	4613      	mov	r3, r2
 80044c4:	011b      	lsls	r3, r3, #4
 80044c6:	1a9b      	subs	r3, r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	440b      	add	r3, r1
 80044cc:	334d      	adds	r3, #77	@ 0x4d
 80044ce:	2202      	movs	r2, #2
 80044d0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80044d2:	78fa      	ldrb	r2, [r7, #3]
 80044d4:	6879      	ldr	r1, [r7, #4]
 80044d6:	4613      	mov	r3, r2
 80044d8:	011b      	lsls	r3, r3, #4
 80044da:	1a9b      	subs	r3, r3, r2
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	440b      	add	r3, r1
 80044e0:	334c      	adds	r3, #76	@ 0x4c
 80044e2:	2202      	movs	r2, #2
 80044e4:	701a      	strb	r2, [r3, #0]
 80044e6:	e095      	b.n	8004614 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80044e8:	78fa      	ldrb	r2, [r7, #3]
 80044ea:	6879      	ldr	r1, [r7, #4]
 80044ec:	4613      	mov	r3, r2
 80044ee:	011b      	lsls	r3, r3, #4
 80044f0:	1a9b      	subs	r3, r3, r2
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	440b      	add	r3, r1
 80044f6:	334d      	adds	r3, #77	@ 0x4d
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	2b06      	cmp	r3, #6
 80044fc:	d114      	bne.n	8004528 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80044fe:	78fa      	ldrb	r2, [r7, #3]
 8004500:	6879      	ldr	r1, [r7, #4]
 8004502:	4613      	mov	r3, r2
 8004504:	011b      	lsls	r3, r3, #4
 8004506:	1a9b      	subs	r3, r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	440b      	add	r3, r1
 800450c:	334d      	adds	r3, #77	@ 0x4d
 800450e:	2202      	movs	r2, #2
 8004510:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004512:	78fa      	ldrb	r2, [r7, #3]
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	4613      	mov	r3, r2
 8004518:	011b      	lsls	r3, r3, #4
 800451a:	1a9b      	subs	r3, r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	440b      	add	r3, r1
 8004520:	334c      	adds	r3, #76	@ 0x4c
 8004522:	2205      	movs	r2, #5
 8004524:	701a      	strb	r2, [r3, #0]
 8004526:	e075      	b.n	8004614 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004528:	78fa      	ldrb	r2, [r7, #3]
 800452a:	6879      	ldr	r1, [r7, #4]
 800452c:	4613      	mov	r3, r2
 800452e:	011b      	lsls	r3, r3, #4
 8004530:	1a9b      	subs	r3, r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	440b      	add	r3, r1
 8004536:	334d      	adds	r3, #77	@ 0x4d
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	2b07      	cmp	r3, #7
 800453c:	d00a      	beq.n	8004554 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800453e:	78fa      	ldrb	r2, [r7, #3]
 8004540:	6879      	ldr	r1, [r7, #4]
 8004542:	4613      	mov	r3, r2
 8004544:	011b      	lsls	r3, r3, #4
 8004546:	1a9b      	subs	r3, r3, r2
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	440b      	add	r3, r1
 800454c:	334d      	adds	r3, #77	@ 0x4d
 800454e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004550:	2b09      	cmp	r3, #9
 8004552:	d170      	bne.n	8004636 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004554:	78fa      	ldrb	r2, [r7, #3]
 8004556:	6879      	ldr	r1, [r7, #4]
 8004558:	4613      	mov	r3, r2
 800455a:	011b      	lsls	r3, r3, #4
 800455c:	1a9b      	subs	r3, r3, r2
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	440b      	add	r3, r1
 8004562:	334d      	adds	r3, #77	@ 0x4d
 8004564:	2202      	movs	r2, #2
 8004566:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004568:	78fa      	ldrb	r2, [r7, #3]
 800456a:	6879      	ldr	r1, [r7, #4]
 800456c:	4613      	mov	r3, r2
 800456e:	011b      	lsls	r3, r3, #4
 8004570:	1a9b      	subs	r3, r3, r2
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	440b      	add	r3, r1
 8004576:	3344      	adds	r3, #68	@ 0x44
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	1c59      	adds	r1, r3, #1
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	4613      	mov	r3, r2
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	1a9b      	subs	r3, r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	4403      	add	r3, r0
 8004588:	3344      	adds	r3, #68	@ 0x44
 800458a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800458c:	78fa      	ldrb	r2, [r7, #3]
 800458e:	6879      	ldr	r1, [r7, #4]
 8004590:	4613      	mov	r3, r2
 8004592:	011b      	lsls	r3, r3, #4
 8004594:	1a9b      	subs	r3, r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	440b      	add	r3, r1
 800459a:	3344      	adds	r3, #68	@ 0x44
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	2b02      	cmp	r3, #2
 80045a0:	d914      	bls.n	80045cc <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80045a2:	78fa      	ldrb	r2, [r7, #3]
 80045a4:	6879      	ldr	r1, [r7, #4]
 80045a6:	4613      	mov	r3, r2
 80045a8:	011b      	lsls	r3, r3, #4
 80045aa:	1a9b      	subs	r3, r3, r2
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	440b      	add	r3, r1
 80045b0:	3344      	adds	r3, #68	@ 0x44
 80045b2:	2200      	movs	r2, #0
 80045b4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80045b6:	78fa      	ldrb	r2, [r7, #3]
 80045b8:	6879      	ldr	r1, [r7, #4]
 80045ba:	4613      	mov	r3, r2
 80045bc:	011b      	lsls	r3, r3, #4
 80045be:	1a9b      	subs	r3, r3, r2
 80045c0:	009b      	lsls	r3, r3, #2
 80045c2:	440b      	add	r3, r1
 80045c4:	334c      	adds	r3, #76	@ 0x4c
 80045c6:	2204      	movs	r2, #4
 80045c8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80045ca:	e022      	b.n	8004612 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80045cc:	78fa      	ldrb	r2, [r7, #3]
 80045ce:	6879      	ldr	r1, [r7, #4]
 80045d0:	4613      	mov	r3, r2
 80045d2:	011b      	lsls	r3, r3, #4
 80045d4:	1a9b      	subs	r3, r3, r2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	440b      	add	r3, r1
 80045da:	334c      	adds	r3, #76	@ 0x4c
 80045dc:	2202      	movs	r2, #2
 80045de:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80045e0:	78fb      	ldrb	r3, [r7, #3]
 80045e2:	015a      	lsls	r2, r3, #5
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	4413      	add	r3, r2
 80045e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80045f6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80045fe:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004600:	78fb      	ldrb	r3, [r7, #3]
 8004602:	015a      	lsls	r2, r3, #5
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	4413      	add	r3, r2
 8004608:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800460c:	461a      	mov	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004612:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004614:	78fa      	ldrb	r2, [r7, #3]
 8004616:	6879      	ldr	r1, [r7, #4]
 8004618:	4613      	mov	r3, r2
 800461a:	011b      	lsls	r3, r3, #4
 800461c:	1a9b      	subs	r3, r3, r2
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	440b      	add	r3, r1
 8004622:	334c      	adds	r3, #76	@ 0x4c
 8004624:	781a      	ldrb	r2, [r3, #0]
 8004626:	78fb      	ldrb	r3, [r7, #3]
 8004628:	4619      	mov	r1, r3
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f006 f840 	bl	800a6b0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004630:	e002      	b.n	8004638 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004632:	bf00      	nop
 8004634:	e000      	b.n	8004638 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004636:	bf00      	nop
  }
}
 8004638:	3718      	adds	r7, #24
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}

0800463e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b08a      	sub	sp, #40	@ 0x28
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800464c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800464e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6a1b      	ldr	r3, [r3, #32]
 8004656:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	f003 030f 	and.w	r3, r3, #15
 800465e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	0c5b      	lsrs	r3, r3, #17
 8004664:	f003 030f 	and.w	r3, r3, #15
 8004668:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	091b      	lsrs	r3, r3, #4
 800466e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004672:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	2b02      	cmp	r3, #2
 8004678:	d004      	beq.n	8004684 <HCD_RXQLVL_IRQHandler+0x46>
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	2b05      	cmp	r3, #5
 800467e:	f000 80b6 	beq.w	80047ee <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004682:	e0b7      	b.n	80047f4 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	2b00      	cmp	r3, #0
 8004688:	f000 80b3 	beq.w	80047f2 <HCD_RXQLVL_IRQHandler+0x1b4>
 800468c:	6879      	ldr	r1, [r7, #4]
 800468e:	69ba      	ldr	r2, [r7, #24]
 8004690:	4613      	mov	r3, r2
 8004692:	011b      	lsls	r3, r3, #4
 8004694:	1a9b      	subs	r3, r3, r2
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	440b      	add	r3, r1
 800469a:	332c      	adds	r3, #44	@ 0x2c
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	f000 80a7 	beq.w	80047f2 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80046a4:	6879      	ldr	r1, [r7, #4]
 80046a6:	69ba      	ldr	r2, [r7, #24]
 80046a8:	4613      	mov	r3, r2
 80046aa:	011b      	lsls	r3, r3, #4
 80046ac:	1a9b      	subs	r3, r3, r2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	440b      	add	r3, r1
 80046b2:	3338      	adds	r3, #56	@ 0x38
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	18d1      	adds	r1, r2, r3
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	4613      	mov	r3, r2
 80046c0:	011b      	lsls	r3, r3, #4
 80046c2:	1a9b      	subs	r3, r3, r2
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	4403      	add	r3, r0
 80046c8:	3334      	adds	r3, #52	@ 0x34
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4299      	cmp	r1, r3
 80046ce:	f200 8083 	bhi.w	80047d8 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6818      	ldr	r0, [r3, #0]
 80046d6:	6879      	ldr	r1, [r7, #4]
 80046d8:	69ba      	ldr	r2, [r7, #24]
 80046da:	4613      	mov	r3, r2
 80046dc:	011b      	lsls	r3, r3, #4
 80046de:	1a9b      	subs	r3, r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	440b      	add	r3, r1
 80046e4:	332c      	adds	r3, #44	@ 0x2c
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	693a      	ldr	r2, [r7, #16]
 80046ea:	b292      	uxth	r2, r2
 80046ec:	4619      	mov	r1, r3
 80046ee:	f002 fe78 	bl	80073e2 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80046f2:	6879      	ldr	r1, [r7, #4]
 80046f4:	69ba      	ldr	r2, [r7, #24]
 80046f6:	4613      	mov	r3, r2
 80046f8:	011b      	lsls	r3, r3, #4
 80046fa:	1a9b      	subs	r3, r3, r2
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	440b      	add	r3, r1
 8004700:	332c      	adds	r3, #44	@ 0x2c
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	18d1      	adds	r1, r2, r3
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	69ba      	ldr	r2, [r7, #24]
 800470c:	4613      	mov	r3, r2
 800470e:	011b      	lsls	r3, r3, #4
 8004710:	1a9b      	subs	r3, r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	4403      	add	r3, r0
 8004716:	332c      	adds	r3, #44	@ 0x2c
 8004718:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800471a:	6879      	ldr	r1, [r7, #4]
 800471c:	69ba      	ldr	r2, [r7, #24]
 800471e:	4613      	mov	r3, r2
 8004720:	011b      	lsls	r3, r3, #4
 8004722:	1a9b      	subs	r3, r3, r2
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	440b      	add	r3, r1
 8004728:	3338      	adds	r3, #56	@ 0x38
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	18d1      	adds	r1, r2, r3
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	69ba      	ldr	r2, [r7, #24]
 8004734:	4613      	mov	r3, r2
 8004736:	011b      	lsls	r3, r3, #4
 8004738:	1a9b      	subs	r3, r3, r2
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	4403      	add	r3, r0
 800473e:	3338      	adds	r3, #56	@ 0x38
 8004740:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	015a      	lsls	r2, r3, #5
 8004746:	6a3b      	ldr	r3, [r7, #32]
 8004748:	4413      	add	r3, r2
 800474a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	0cdb      	lsrs	r3, r3, #19
 8004752:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004756:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004758:	6879      	ldr	r1, [r7, #4]
 800475a:	69ba      	ldr	r2, [r7, #24]
 800475c:	4613      	mov	r3, r2
 800475e:	011b      	lsls	r3, r3, #4
 8004760:	1a9b      	subs	r3, r3, r2
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	440b      	add	r3, r1
 8004766:	3328      	adds	r3, #40	@ 0x28
 8004768:	881b      	ldrh	r3, [r3, #0]
 800476a:	461a      	mov	r2, r3
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	4293      	cmp	r3, r2
 8004770:	d13f      	bne.n	80047f2 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d03c      	beq.n	80047f2 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	015a      	lsls	r2, r3, #5
 800477c:	6a3b      	ldr	r3, [r7, #32]
 800477e:	4413      	add	r3, r2
 8004780:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800478e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004796:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	015a      	lsls	r2, r3, #5
 800479c:	6a3b      	ldr	r3, [r7, #32]
 800479e:	4413      	add	r3, r2
 80047a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047a4:	461a      	mov	r2, r3
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80047aa:	6879      	ldr	r1, [r7, #4]
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	4613      	mov	r3, r2
 80047b0:	011b      	lsls	r3, r3, #4
 80047b2:	1a9b      	subs	r3, r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	440b      	add	r3, r1
 80047b8:	333c      	adds	r3, #60	@ 0x3c
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	f083 0301 	eor.w	r3, r3, #1
 80047c0:	b2d8      	uxtb	r0, r3
 80047c2:	6879      	ldr	r1, [r7, #4]
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	4613      	mov	r3, r2
 80047c8:	011b      	lsls	r3, r3, #4
 80047ca:	1a9b      	subs	r3, r3, r2
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	440b      	add	r3, r1
 80047d0:	333c      	adds	r3, #60	@ 0x3c
 80047d2:	4602      	mov	r2, r0
 80047d4:	701a      	strb	r2, [r3, #0]
      break;
 80047d6:	e00c      	b.n	80047f2 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80047d8:	6879      	ldr	r1, [r7, #4]
 80047da:	69ba      	ldr	r2, [r7, #24]
 80047dc:	4613      	mov	r3, r2
 80047de:	011b      	lsls	r3, r3, #4
 80047e0:	1a9b      	subs	r3, r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	334c      	adds	r3, #76	@ 0x4c
 80047e8:	2204      	movs	r2, #4
 80047ea:	701a      	strb	r2, [r3, #0]
      break;
 80047ec:	e001      	b.n	80047f2 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80047ee:	bf00      	nop
 80047f0:	e000      	b.n	80047f4 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80047f2:	bf00      	nop
  }
}
 80047f4:	bf00      	nop
 80047f6:	3728      	adds	r7, #40	@ 0x28
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b086      	sub	sp, #24
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004828:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b02      	cmp	r3, #2
 8004832:	d10b      	bne.n	800484c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b01      	cmp	r3, #1
 800483c:	d102      	bne.n	8004844 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f005 ff1a 	bl	800a678 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	f043 0302 	orr.w	r3, r3, #2
 800484a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f003 0308 	and.w	r3, r3, #8
 8004852:	2b08      	cmp	r3, #8
 8004854:	d132      	bne.n	80048bc <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	f043 0308 	orr.w	r3, r3, #8
 800485c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f003 0304 	and.w	r3, r3, #4
 8004864:	2b04      	cmp	r3, #4
 8004866:	d126      	bne.n	80048b6 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	7a5b      	ldrb	r3, [r3, #9]
 800486c:	2b02      	cmp	r3, #2
 800486e:	d113      	bne.n	8004898 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004876:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800487a:	d106      	bne.n	800488a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2102      	movs	r1, #2
 8004882:	4618      	mov	r0, r3
 8004884:	f002 ff3c 	bl	8007700 <USB_InitFSLSPClkSel>
 8004888:	e011      	b.n	80048ae <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	2101      	movs	r1, #1
 8004890:	4618      	mov	r0, r3
 8004892:	f002 ff35 	bl	8007700 <USB_InitFSLSPClkSel>
 8004896:	e00a      	b.n	80048ae <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	79db      	ldrb	r3, [r3, #7]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d106      	bne.n	80048ae <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80048a6:	461a      	mov	r2, r3
 80048a8:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80048ac:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f005 ff0c 	bl	800a6cc <HAL_HCD_PortEnabled_Callback>
 80048b4:	e002      	b.n	80048bc <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f005 ff16 	bl	800a6e8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f003 0320 	and.w	r3, r3, #32
 80048c2:	2b20      	cmp	r3, #32
 80048c4:	d103      	bne.n	80048ce <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	f043 0320 	orr.w	r3, r3, #32
 80048cc:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80048d4:	461a      	mov	r2, r3
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	6013      	str	r3, [r2, #0]
}
 80048da:	bf00      	nop
 80048dc:	3718      	adds	r7, #24
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}
	...

080048e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d101      	bne.n	80048f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e12b      	b.n	8004b4e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d106      	bne.n	8004910 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f7fd f930 	bl	8001b70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2224      	movs	r2, #36	@ 0x24
 8004914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f022 0201 	bic.w	r2, r2, #1
 8004926:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004936:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004946:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004948:	f002 f9fc 	bl	8006d44 <HAL_RCC_GetPCLK1Freq>
 800494c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	4a81      	ldr	r2, [pc, #516]	@ (8004b58 <HAL_I2C_Init+0x274>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d807      	bhi.n	8004968 <HAL_I2C_Init+0x84>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	4a80      	ldr	r2, [pc, #512]	@ (8004b5c <HAL_I2C_Init+0x278>)
 800495c:	4293      	cmp	r3, r2
 800495e:	bf94      	ite	ls
 8004960:	2301      	movls	r3, #1
 8004962:	2300      	movhi	r3, #0
 8004964:	b2db      	uxtb	r3, r3
 8004966:	e006      	b.n	8004976 <HAL_I2C_Init+0x92>
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	4a7d      	ldr	r2, [pc, #500]	@ (8004b60 <HAL_I2C_Init+0x27c>)
 800496c:	4293      	cmp	r3, r2
 800496e:	bf94      	ite	ls
 8004970:	2301      	movls	r3, #1
 8004972:	2300      	movhi	r3, #0
 8004974:	b2db      	uxtb	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e0e7      	b.n	8004b4e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	4a78      	ldr	r2, [pc, #480]	@ (8004b64 <HAL_I2C_Init+0x280>)
 8004982:	fba2 2303 	umull	r2, r3, r2, r3
 8004986:	0c9b      	lsrs	r3, r3, #18
 8004988:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68ba      	ldr	r2, [r7, #8]
 800499a:	430a      	orrs	r2, r1
 800499c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	6a1b      	ldr	r3, [r3, #32]
 80049a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	4a6a      	ldr	r2, [pc, #424]	@ (8004b58 <HAL_I2C_Init+0x274>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d802      	bhi.n	80049b8 <HAL_I2C_Init+0xd4>
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	3301      	adds	r3, #1
 80049b6:	e009      	b.n	80049cc <HAL_I2C_Init+0xe8>
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80049be:	fb02 f303 	mul.w	r3, r2, r3
 80049c2:	4a69      	ldr	r2, [pc, #420]	@ (8004b68 <HAL_I2C_Init+0x284>)
 80049c4:	fba2 2303 	umull	r2, r3, r2, r3
 80049c8:	099b      	lsrs	r3, r3, #6
 80049ca:	3301      	adds	r3, #1
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	6812      	ldr	r2, [r2, #0]
 80049d0:	430b      	orrs	r3, r1
 80049d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	69db      	ldr	r3, [r3, #28]
 80049da:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80049de:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	495c      	ldr	r1, [pc, #368]	@ (8004b58 <HAL_I2C_Init+0x274>)
 80049e8:	428b      	cmp	r3, r1
 80049ea:	d819      	bhi.n	8004a20 <HAL_I2C_Init+0x13c>
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	1e59      	subs	r1, r3, #1
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	005b      	lsls	r3, r3, #1
 80049f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80049fa:	1c59      	adds	r1, r3, #1
 80049fc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004a00:	400b      	ands	r3, r1
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00a      	beq.n	8004a1c <HAL_I2C_Init+0x138>
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	1e59      	subs	r1, r3, #1
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	005b      	lsls	r3, r3, #1
 8004a10:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a14:	3301      	adds	r3, #1
 8004a16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a1a:	e051      	b.n	8004ac0 <HAL_I2C_Init+0x1dc>
 8004a1c:	2304      	movs	r3, #4
 8004a1e:	e04f      	b.n	8004ac0 <HAL_I2C_Init+0x1dc>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d111      	bne.n	8004a4c <HAL_I2C_Init+0x168>
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	1e58      	subs	r0, r3, #1
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6859      	ldr	r1, [r3, #4]
 8004a30:	460b      	mov	r3, r1
 8004a32:	005b      	lsls	r3, r3, #1
 8004a34:	440b      	add	r3, r1
 8004a36:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	bf0c      	ite	eq
 8004a44:	2301      	moveq	r3, #1
 8004a46:	2300      	movne	r3, #0
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	e012      	b.n	8004a72 <HAL_I2C_Init+0x18e>
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	1e58      	subs	r0, r3, #1
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6859      	ldr	r1, [r3, #4]
 8004a54:	460b      	mov	r3, r1
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	440b      	add	r3, r1
 8004a5a:	0099      	lsls	r1, r3, #2
 8004a5c:	440b      	add	r3, r1
 8004a5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a62:	3301      	adds	r3, #1
 8004a64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	bf0c      	ite	eq
 8004a6c:	2301      	moveq	r3, #1
 8004a6e:	2300      	movne	r3, #0
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d001      	beq.n	8004a7a <HAL_I2C_Init+0x196>
 8004a76:	2301      	movs	r3, #1
 8004a78:	e022      	b.n	8004ac0 <HAL_I2C_Init+0x1dc>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10e      	bne.n	8004aa0 <HAL_I2C_Init+0x1bc>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	1e58      	subs	r0, r3, #1
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6859      	ldr	r1, [r3, #4]
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	440b      	add	r3, r1
 8004a90:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a94:	3301      	adds	r3, #1
 8004a96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a9e:	e00f      	b.n	8004ac0 <HAL_I2C_Init+0x1dc>
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	1e58      	subs	r0, r3, #1
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6859      	ldr	r1, [r3, #4]
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	0099      	lsls	r1, r3, #2
 8004ab0:	440b      	add	r3, r1
 8004ab2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004abc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ac0:	6879      	ldr	r1, [r7, #4]
 8004ac2:	6809      	ldr	r1, [r1, #0]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	69da      	ldr	r2, [r3, #28]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	431a      	orrs	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	430a      	orrs	r2, r1
 8004ae2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004aee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	6911      	ldr	r1, [r2, #16]
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	68d2      	ldr	r2, [r2, #12]
 8004afa:	4311      	orrs	r1, r2
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	6812      	ldr	r2, [r2, #0]
 8004b00:	430b      	orrs	r3, r1
 8004b02:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	695a      	ldr	r2, [r3, #20]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	431a      	orrs	r2, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	430a      	orrs	r2, r1
 8004b1e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f042 0201 	orr.w	r2, r2, #1
 8004b2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2220      	movs	r2, #32
 8004b3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3710      	adds	r7, #16
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	000186a0 	.word	0x000186a0
 8004b5c:	001e847f 	.word	0x001e847f
 8004b60:	003d08ff 	.word	0x003d08ff
 8004b64:	431bde83 	.word	0x431bde83
 8004b68:	10624dd3 	.word	0x10624dd3

08004b6c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b088      	sub	sp, #32
 8004b70:	af02      	add	r7, sp, #8
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	607a      	str	r2, [r7, #4]
 8004b76:	461a      	mov	r2, r3
 8004b78:	460b      	mov	r3, r1
 8004b7a:	817b      	strh	r3, [r7, #10]
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b80:	f7fd fa6a 	bl	8002058 <HAL_GetTick>
 8004b84:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b20      	cmp	r3, #32
 8004b90:	f040 80e0 	bne.w	8004d54 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	9300      	str	r3, [sp, #0]
 8004b98:	2319      	movs	r3, #25
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	4970      	ldr	r1, [pc, #448]	@ (8004d60 <HAL_I2C_Master_Transmit+0x1f4>)
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 fc64 	bl	800546c <I2C_WaitOnFlagUntilTimeout>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d001      	beq.n	8004bae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004baa:	2302      	movs	r3, #2
 8004bac:	e0d3      	b.n	8004d56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d101      	bne.n	8004bbc <HAL_I2C_Master_Transmit+0x50>
 8004bb8:	2302      	movs	r3, #2
 8004bba:	e0cc      	b.n	8004d56 <HAL_I2C_Master_Transmit+0x1ea>
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0301 	and.w	r3, r3, #1
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d007      	beq.n	8004be2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f042 0201 	orr.w	r2, r2, #1
 8004be0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004bf0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2221      	movs	r2, #33	@ 0x21
 8004bf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2210      	movs	r2, #16
 8004bfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	893a      	ldrh	r2, [r7, #8]
 8004c12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c18:	b29a      	uxth	r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	4a50      	ldr	r2, [pc, #320]	@ (8004d64 <HAL_I2C_Master_Transmit+0x1f8>)
 8004c22:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c24:	8979      	ldrh	r1, [r7, #10]
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	6a3a      	ldr	r2, [r7, #32]
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 face 	bl	80051cc <I2C_MasterRequestWrite>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d001      	beq.n	8004c3a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e08d      	b.n	8004d56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	613b      	str	r3, [r7, #16]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	695b      	ldr	r3, [r3, #20]
 8004c44:	613b      	str	r3, [r7, #16]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	613b      	str	r3, [r7, #16]
 8004c4e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004c50:	e066      	b.n	8004d20 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c52:	697a      	ldr	r2, [r7, #20]
 8004c54:	6a39      	ldr	r1, [r7, #32]
 8004c56:	68f8      	ldr	r0, [r7, #12]
 8004c58:	f000 fd22 	bl	80056a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d00d      	beq.n	8004c7e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c66:	2b04      	cmp	r3, #4
 8004c68:	d107      	bne.n	8004c7a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c78:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e06b      	b.n	8004d56 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c82:	781a      	ldrb	r2, [r3, #0]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c8e:	1c5a      	adds	r2, r3, #1
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	b29a      	uxth	r2, r3
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	b29a      	uxth	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	695b      	ldr	r3, [r3, #20]
 8004cb4:	f003 0304 	and.w	r3, r3, #4
 8004cb8:	2b04      	cmp	r3, #4
 8004cba:	d11b      	bne.n	8004cf4 <HAL_I2C_Master_Transmit+0x188>
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d017      	beq.n	8004cf4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc8:	781a      	ldrb	r2, [r3, #0]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd4:	1c5a      	adds	r2, r3, #1
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cec:	3b01      	subs	r3, #1
 8004cee:	b29a      	uxth	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cf4:	697a      	ldr	r2, [r7, #20]
 8004cf6:	6a39      	ldr	r1, [r7, #32]
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f000 fd19 	bl	8005730 <I2C_WaitOnBTFFlagUntilTimeout>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d00d      	beq.n	8004d20 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d08:	2b04      	cmp	r3, #4
 8004d0a:	d107      	bne.n	8004d1c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d1a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e01a      	b.n	8004d56 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d194      	bne.n	8004c52 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2220      	movs	r2, #32
 8004d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004d50:	2300      	movs	r3, #0
 8004d52:	e000      	b.n	8004d56 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004d54:	2302      	movs	r3, #2
  }
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3718      	adds	r7, #24
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	00100002 	.word	0x00100002
 8004d64:	ffff0000 	.word	0xffff0000

08004d68 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b08c      	sub	sp, #48	@ 0x30
 8004d6c:	af02      	add	r7, sp, #8
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	607a      	str	r2, [r7, #4]
 8004d72:	461a      	mov	r2, r3
 8004d74:	460b      	mov	r3, r1
 8004d76:	817b      	strh	r3, [r7, #10]
 8004d78:	4613      	mov	r3, r2
 8004d7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d7c:	f7fd f96c 	bl	8002058 <HAL_GetTick>
 8004d80:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	2b20      	cmp	r3, #32
 8004d8c:	f040 8217 	bne.w	80051be <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d92:	9300      	str	r3, [sp, #0]
 8004d94:	2319      	movs	r3, #25
 8004d96:	2201      	movs	r2, #1
 8004d98:	497c      	ldr	r1, [pc, #496]	@ (8004f8c <HAL_I2C_Master_Receive+0x224>)
 8004d9a:	68f8      	ldr	r0, [r7, #12]
 8004d9c:	f000 fb66 	bl	800546c <I2C_WaitOnFlagUntilTimeout>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d001      	beq.n	8004daa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004da6:	2302      	movs	r3, #2
 8004da8:	e20a      	b.n	80051c0 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d101      	bne.n	8004db8 <HAL_I2C_Master_Receive+0x50>
 8004db4:	2302      	movs	r3, #2
 8004db6:	e203      	b.n	80051c0 <HAL_I2C_Master_Receive+0x458>
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 0301 	and.w	r3, r3, #1
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d007      	beq.n	8004dde <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f042 0201 	orr.w	r2, r2, #1
 8004ddc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2222      	movs	r2, #34	@ 0x22
 8004df2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2210      	movs	r2, #16
 8004dfa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	893a      	ldrh	r2, [r7, #8]
 8004e0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e14:	b29a      	uxth	r2, r3
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	4a5c      	ldr	r2, [pc, #368]	@ (8004f90 <HAL_I2C_Master_Receive+0x228>)
 8004e1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e20:	8979      	ldrh	r1, [r7, #10]
 8004e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	f000 fa52 	bl	80052d0 <I2C_MasterRequestRead>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d001      	beq.n	8004e36 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e1c4      	b.n	80051c0 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d113      	bne.n	8004e66 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e3e:	2300      	movs	r3, #0
 8004e40:	623b      	str	r3, [r7, #32]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	695b      	ldr	r3, [r3, #20]
 8004e48:	623b      	str	r3, [r7, #32]
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	623b      	str	r3, [r7, #32]
 8004e52:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e62:	601a      	str	r2, [r3, #0]
 8004e64:	e198      	b.n	8005198 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d11b      	bne.n	8004ea6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e7e:	2300      	movs	r3, #0
 8004e80:	61fb      	str	r3, [r7, #28]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	695b      	ldr	r3, [r3, #20]
 8004e88:	61fb      	str	r3, [r7, #28]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	61fb      	str	r3, [r7, #28]
 8004e92:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ea2:	601a      	str	r2, [r3, #0]
 8004ea4:	e178      	b.n	8005198 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eaa:	2b02      	cmp	r3, #2
 8004eac:	d11b      	bne.n	8004ee6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ebc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ecc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ece:	2300      	movs	r3, #0
 8004ed0:	61bb      	str	r3, [r7, #24]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	695b      	ldr	r3, [r3, #20]
 8004ed8:	61bb      	str	r3, [r7, #24]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	699b      	ldr	r3, [r3, #24]
 8004ee0:	61bb      	str	r3, [r7, #24]
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	e158      	b.n	8005198 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004ef4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	617b      	str	r3, [r7, #20]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	695b      	ldr	r3, [r3, #20]
 8004f00:	617b      	str	r3, [r7, #20]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	699b      	ldr	r3, [r3, #24]
 8004f08:	617b      	str	r3, [r7, #20]
 8004f0a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004f0c:	e144      	b.n	8005198 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f12:	2b03      	cmp	r3, #3
 8004f14:	f200 80f1 	bhi.w	80050fa <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d123      	bne.n	8004f68 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f22:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f24:	68f8      	ldr	r0, [r7, #12]
 8004f26:	f000 fc4b 	bl	80057c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d001      	beq.n	8004f34 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e145      	b.n	80051c0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	691a      	ldr	r2, [r3, #16]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3e:	b2d2      	uxtb	r2, r2
 8004f40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f46:	1c5a      	adds	r2, r3, #1
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f50:	3b01      	subs	r3, #1
 8004f52:	b29a      	uxth	r2, r3
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f66:	e117      	b.n	8005198 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d14e      	bne.n	800500e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f72:	9300      	str	r3, [sp, #0]
 8004f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f76:	2200      	movs	r2, #0
 8004f78:	4906      	ldr	r1, [pc, #24]	@ (8004f94 <HAL_I2C_Master_Receive+0x22c>)
 8004f7a:	68f8      	ldr	r0, [r7, #12]
 8004f7c:	f000 fa76 	bl	800546c <I2C_WaitOnFlagUntilTimeout>
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d008      	beq.n	8004f98 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e11a      	b.n	80051c0 <HAL_I2C_Master_Receive+0x458>
 8004f8a:	bf00      	nop
 8004f8c:	00100002 	.word	0x00100002
 8004f90:	ffff0000 	.word	0xffff0000
 8004f94:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fa6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	691a      	ldr	r2, [r3, #16]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb2:	b2d2      	uxtb	r2, r2
 8004fb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fba:	1c5a      	adds	r2, r3, #1
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	691a      	ldr	r2, [r3, #16]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe4:	b2d2      	uxtb	r2, r2
 8004fe6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fec:	1c5a      	adds	r2, r3, #1
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	b29a      	uxth	r2, r3
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005002:	b29b      	uxth	r3, r3
 8005004:	3b01      	subs	r3, #1
 8005006:	b29a      	uxth	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800500c:	e0c4      	b.n	8005198 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800500e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005010:	9300      	str	r3, [sp, #0]
 8005012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005014:	2200      	movs	r2, #0
 8005016:	496c      	ldr	r1, [pc, #432]	@ (80051c8 <HAL_I2C_Master_Receive+0x460>)
 8005018:	68f8      	ldr	r0, [r7, #12]
 800501a:	f000 fa27 	bl	800546c <I2C_WaitOnFlagUntilTimeout>
 800501e:	4603      	mov	r3, r0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d001      	beq.n	8005028 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e0cb      	b.n	80051c0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005036:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	691a      	ldr	r2, [r3, #16]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005042:	b2d2      	uxtb	r2, r2
 8005044:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504a:	1c5a      	adds	r2, r3, #1
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005054:	3b01      	subs	r3, #1
 8005056:	b29a      	uxth	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005060:	b29b      	uxth	r3, r3
 8005062:	3b01      	subs	r3, #1
 8005064:	b29a      	uxth	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800506a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506c:	9300      	str	r3, [sp, #0]
 800506e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005070:	2200      	movs	r2, #0
 8005072:	4955      	ldr	r1, [pc, #340]	@ (80051c8 <HAL_I2C_Master_Receive+0x460>)
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f000 f9f9 	bl	800546c <I2C_WaitOnFlagUntilTimeout>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d001      	beq.n	8005084 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e09d      	b.n	80051c0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005092:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	691a      	ldr	r2, [r3, #16]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509e:	b2d2      	uxtb	r2, r2
 80050a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a6:	1c5a      	adds	r2, r3, #1
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b0:	3b01      	subs	r3, #1
 80050b2:	b29a      	uxth	r2, r3
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050bc:	b29b      	uxth	r3, r3
 80050be:	3b01      	subs	r3, #1
 80050c0:	b29a      	uxth	r2, r3
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	691a      	ldr	r2, [r3, #16]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d0:	b2d2      	uxtb	r2, r2
 80050d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d8:	1c5a      	adds	r2, r3, #1
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050e2:	3b01      	subs	r3, #1
 80050e4:	b29a      	uxth	r2, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	3b01      	subs	r3, #1
 80050f2:	b29a      	uxth	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80050f8:	e04e      	b.n	8005198 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80050fe:	68f8      	ldr	r0, [r7, #12]
 8005100:	f000 fb5e 	bl	80057c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d001      	beq.n	800510e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e058      	b.n	80051c0 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	691a      	ldr	r2, [r3, #16]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005118:	b2d2      	uxtb	r2, r2
 800511a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005120:	1c5a      	adds	r2, r3, #1
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800512a:	3b01      	subs	r3, #1
 800512c:	b29a      	uxth	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005136:	b29b      	uxth	r3, r3
 8005138:	3b01      	subs	r3, #1
 800513a:	b29a      	uxth	r2, r3
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	f003 0304 	and.w	r3, r3, #4
 800514a:	2b04      	cmp	r3, #4
 800514c:	d124      	bne.n	8005198 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005152:	2b03      	cmp	r3, #3
 8005154:	d107      	bne.n	8005166 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005164:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	691a      	ldr	r2, [r3, #16]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005170:	b2d2      	uxtb	r2, r2
 8005172:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005178:	1c5a      	adds	r2, r3, #1
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005182:	3b01      	subs	r3, #1
 8005184:	b29a      	uxth	r2, r3
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800518e:	b29b      	uxth	r3, r3
 8005190:	3b01      	subs	r3, #1
 8005192:	b29a      	uxth	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800519c:	2b00      	cmp	r3, #0
 800519e:	f47f aeb6 	bne.w	8004f0e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2220      	movs	r2, #32
 80051a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80051ba:	2300      	movs	r3, #0
 80051bc:	e000      	b.n	80051c0 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80051be:	2302      	movs	r3, #2
  }
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3728      	adds	r7, #40	@ 0x28
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	00010004 	.word	0x00010004

080051cc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b088      	sub	sp, #32
 80051d0:	af02      	add	r7, sp, #8
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	607a      	str	r2, [r7, #4]
 80051d6:	603b      	str	r3, [r7, #0]
 80051d8:	460b      	mov	r3, r1
 80051da:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	2b08      	cmp	r3, #8
 80051e6:	d006      	beq.n	80051f6 <I2C_MasterRequestWrite+0x2a>
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d003      	beq.n	80051f6 <I2C_MasterRequestWrite+0x2a>
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80051f4:	d108      	bne.n	8005208 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005204:	601a      	str	r2, [r3, #0]
 8005206:	e00b      	b.n	8005220 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800520c:	2b12      	cmp	r3, #18
 800520e:	d107      	bne.n	8005220 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800521e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	9300      	str	r3, [sp, #0]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f000 f91d 	bl	800546c <I2C_WaitOnFlagUntilTimeout>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00d      	beq.n	8005254 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005242:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005246:	d103      	bne.n	8005250 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800524e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e035      	b.n	80052c0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	691b      	ldr	r3, [r3, #16]
 8005258:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800525c:	d108      	bne.n	8005270 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800525e:	897b      	ldrh	r3, [r7, #10]
 8005260:	b2db      	uxtb	r3, r3
 8005262:	461a      	mov	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800526c:	611a      	str	r2, [r3, #16]
 800526e:	e01b      	b.n	80052a8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005270:	897b      	ldrh	r3, [r7, #10]
 8005272:	11db      	asrs	r3, r3, #7
 8005274:	b2db      	uxtb	r3, r3
 8005276:	f003 0306 	and.w	r3, r3, #6
 800527a:	b2db      	uxtb	r3, r3
 800527c:	f063 030f 	orn	r3, r3, #15
 8005280:	b2da      	uxtb	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	490e      	ldr	r1, [pc, #56]	@ (80052c8 <I2C_MasterRequestWrite+0xfc>)
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f000 f966 	bl	8005560 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d001      	beq.n	800529e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e010      	b.n	80052c0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800529e:	897b      	ldrh	r3, [r7, #10]
 80052a0:	b2da      	uxtb	r2, r3
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	687a      	ldr	r2, [r7, #4]
 80052ac:	4907      	ldr	r1, [pc, #28]	@ (80052cc <I2C_MasterRequestWrite+0x100>)
 80052ae:	68f8      	ldr	r0, [r7, #12]
 80052b0:	f000 f956 	bl	8005560 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d001      	beq.n	80052be <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e000      	b.n	80052c0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80052be:	2300      	movs	r3, #0
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3718      	adds	r7, #24
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	00010008 	.word	0x00010008
 80052cc:	00010002 	.word	0x00010002

080052d0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b088      	sub	sp, #32
 80052d4:	af02      	add	r7, sp, #8
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	607a      	str	r2, [r7, #4]
 80052da:	603b      	str	r3, [r7, #0]
 80052dc:	460b      	mov	r3, r1
 80052de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80052f4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	2b08      	cmp	r3, #8
 80052fa:	d006      	beq.n	800530a <I2C_MasterRequestRead+0x3a>
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d003      	beq.n	800530a <I2C_MasterRequestRead+0x3a>
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005308:	d108      	bne.n	800531c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005318:	601a      	str	r2, [r3, #0]
 800531a:	e00b      	b.n	8005334 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005320:	2b11      	cmp	r3, #17
 8005322:	d107      	bne.n	8005334 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005332:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	9300      	str	r3, [sp, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005340:	68f8      	ldr	r0, [r7, #12]
 8005342:	f000 f893 	bl	800546c <I2C_WaitOnFlagUntilTimeout>
 8005346:	4603      	mov	r3, r0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d00d      	beq.n	8005368 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005356:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800535a:	d103      	bne.n	8005364 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005362:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005364:	2303      	movs	r3, #3
 8005366:	e079      	b.n	800545c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	691b      	ldr	r3, [r3, #16]
 800536c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005370:	d108      	bne.n	8005384 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005372:	897b      	ldrh	r3, [r7, #10]
 8005374:	b2db      	uxtb	r3, r3
 8005376:	f043 0301 	orr.w	r3, r3, #1
 800537a:	b2da      	uxtb	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	611a      	str	r2, [r3, #16]
 8005382:	e05f      	b.n	8005444 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005384:	897b      	ldrh	r3, [r7, #10]
 8005386:	11db      	asrs	r3, r3, #7
 8005388:	b2db      	uxtb	r3, r3
 800538a:	f003 0306 	and.w	r3, r3, #6
 800538e:	b2db      	uxtb	r3, r3
 8005390:	f063 030f 	orn	r3, r3, #15
 8005394:	b2da      	uxtb	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	4930      	ldr	r1, [pc, #192]	@ (8005464 <I2C_MasterRequestRead+0x194>)
 80053a2:	68f8      	ldr	r0, [r7, #12]
 80053a4:	f000 f8dc 	bl	8005560 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d001      	beq.n	80053b2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e054      	b.n	800545c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80053b2:	897b      	ldrh	r3, [r7, #10]
 80053b4:	b2da      	uxtb	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	4929      	ldr	r1, [pc, #164]	@ (8005468 <I2C_MasterRequestRead+0x198>)
 80053c2:	68f8      	ldr	r0, [r7, #12]
 80053c4:	f000 f8cc 	bl	8005560 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053c8:	4603      	mov	r3, r0
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d001      	beq.n	80053d2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e044      	b.n	800545c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053d2:	2300      	movs	r3, #0
 80053d4:	613b      	str	r3, [r7, #16]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	695b      	ldr	r3, [r3, #20]
 80053dc:	613b      	str	r3, [r7, #16]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	613b      	str	r3, [r7, #16]
 80053e6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053f6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	9300      	str	r3, [sp, #0]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f000 f831 	bl	800546c <I2C_WaitOnFlagUntilTimeout>
 800540a:	4603      	mov	r3, r0
 800540c:	2b00      	cmp	r3, #0
 800540e:	d00d      	beq.n	800542c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800541a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800541e:	d103      	bne.n	8005428 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005426:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	e017      	b.n	800545c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800542c:	897b      	ldrh	r3, [r7, #10]
 800542e:	11db      	asrs	r3, r3, #7
 8005430:	b2db      	uxtb	r3, r3
 8005432:	f003 0306 	and.w	r3, r3, #6
 8005436:	b2db      	uxtb	r3, r3
 8005438:	f063 030e 	orn	r3, r3, #14
 800543c:	b2da      	uxtb	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	4907      	ldr	r1, [pc, #28]	@ (8005468 <I2C_MasterRequestRead+0x198>)
 800544a:	68f8      	ldr	r0, [r7, #12]
 800544c:	f000 f888 	bl	8005560 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d001      	beq.n	800545a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e000      	b.n	800545c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	3718      	adds	r7, #24
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	00010008 	.word	0x00010008
 8005468:	00010002 	.word	0x00010002

0800546c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	60b9      	str	r1, [r7, #8]
 8005476:	603b      	str	r3, [r7, #0]
 8005478:	4613      	mov	r3, r2
 800547a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800547c:	e048      	b.n	8005510 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005484:	d044      	beq.n	8005510 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005486:	f7fc fde7 	bl	8002058 <HAL_GetTick>
 800548a:	4602      	mov	r2, r0
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	1ad3      	subs	r3, r2, r3
 8005490:	683a      	ldr	r2, [r7, #0]
 8005492:	429a      	cmp	r2, r3
 8005494:	d302      	bcc.n	800549c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d139      	bne.n	8005510 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	0c1b      	lsrs	r3, r3, #16
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d10d      	bne.n	80054c2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	695b      	ldr	r3, [r3, #20]
 80054ac:	43da      	mvns	r2, r3
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	4013      	ands	r3, r2
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	bf0c      	ite	eq
 80054b8:	2301      	moveq	r3, #1
 80054ba:	2300      	movne	r3, #0
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	461a      	mov	r2, r3
 80054c0:	e00c      	b.n	80054dc <I2C_WaitOnFlagUntilTimeout+0x70>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	43da      	mvns	r2, r3
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	4013      	ands	r3, r2
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	bf0c      	ite	eq
 80054d4:	2301      	moveq	r3, #1
 80054d6:	2300      	movne	r3, #0
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	461a      	mov	r2, r3
 80054dc:	79fb      	ldrb	r3, [r7, #7]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d116      	bne.n	8005510 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2220      	movs	r2, #32
 80054ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fc:	f043 0220 	orr.w	r2, r3, #32
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2200      	movs	r2, #0
 8005508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e023      	b.n	8005558 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	0c1b      	lsrs	r3, r3, #16
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b01      	cmp	r3, #1
 8005518:	d10d      	bne.n	8005536 <I2C_WaitOnFlagUntilTimeout+0xca>
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	695b      	ldr	r3, [r3, #20]
 8005520:	43da      	mvns	r2, r3
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	4013      	ands	r3, r2
 8005526:	b29b      	uxth	r3, r3
 8005528:	2b00      	cmp	r3, #0
 800552a:	bf0c      	ite	eq
 800552c:	2301      	moveq	r3, #1
 800552e:	2300      	movne	r3, #0
 8005530:	b2db      	uxtb	r3, r3
 8005532:	461a      	mov	r2, r3
 8005534:	e00c      	b.n	8005550 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	699b      	ldr	r3, [r3, #24]
 800553c:	43da      	mvns	r2, r3
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	4013      	ands	r3, r2
 8005542:	b29b      	uxth	r3, r3
 8005544:	2b00      	cmp	r3, #0
 8005546:	bf0c      	ite	eq
 8005548:	2301      	moveq	r3, #1
 800554a:	2300      	movne	r3, #0
 800554c:	b2db      	uxtb	r3, r3
 800554e:	461a      	mov	r2, r3
 8005550:	79fb      	ldrb	r3, [r7, #7]
 8005552:	429a      	cmp	r2, r3
 8005554:	d093      	beq.n	800547e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005556:	2300      	movs	r3, #0
}
 8005558:	4618      	mov	r0, r3
 800555a:	3710      	adds	r7, #16
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}

08005560 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	607a      	str	r2, [r7, #4]
 800556c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800556e:	e071      	b.n	8005654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	695b      	ldr	r3, [r3, #20]
 8005576:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800557a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800557e:	d123      	bne.n	80055c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800558e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005598:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2220      	movs	r2, #32
 80055a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b4:	f043 0204 	orr.w	r2, r3, #4
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2200      	movs	r2, #0
 80055c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	e067      	b.n	8005698 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ce:	d041      	beq.n	8005654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055d0:	f7fc fd42 	bl	8002058 <HAL_GetTick>
 80055d4:	4602      	mov	r2, r0
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	1ad3      	subs	r3, r2, r3
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	429a      	cmp	r2, r3
 80055de:	d302      	bcc.n	80055e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d136      	bne.n	8005654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	0c1b      	lsrs	r3, r3, #16
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d10c      	bne.n	800560a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	43da      	mvns	r2, r3
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	4013      	ands	r3, r2
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	bf14      	ite	ne
 8005602:	2301      	movne	r3, #1
 8005604:	2300      	moveq	r3, #0
 8005606:	b2db      	uxtb	r3, r3
 8005608:	e00b      	b.n	8005622 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	699b      	ldr	r3, [r3, #24]
 8005610:	43da      	mvns	r2, r3
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	4013      	ands	r3, r2
 8005616:	b29b      	uxth	r3, r3
 8005618:	2b00      	cmp	r3, #0
 800561a:	bf14      	ite	ne
 800561c:	2301      	movne	r3, #1
 800561e:	2300      	moveq	r3, #0
 8005620:	b2db      	uxtb	r3, r3
 8005622:	2b00      	cmp	r3, #0
 8005624:	d016      	beq.n	8005654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2220      	movs	r2, #32
 8005630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005640:	f043 0220 	orr.w	r2, r3, #32
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e021      	b.n	8005698 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	0c1b      	lsrs	r3, r3, #16
 8005658:	b2db      	uxtb	r3, r3
 800565a:	2b01      	cmp	r3, #1
 800565c:	d10c      	bne.n	8005678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	695b      	ldr	r3, [r3, #20]
 8005664:	43da      	mvns	r2, r3
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	4013      	ands	r3, r2
 800566a:	b29b      	uxth	r3, r3
 800566c:	2b00      	cmp	r3, #0
 800566e:	bf14      	ite	ne
 8005670:	2301      	movne	r3, #1
 8005672:	2300      	moveq	r3, #0
 8005674:	b2db      	uxtb	r3, r3
 8005676:	e00b      	b.n	8005690 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	43da      	mvns	r2, r3
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	4013      	ands	r3, r2
 8005684:	b29b      	uxth	r3, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	bf14      	ite	ne
 800568a:	2301      	movne	r3, #1
 800568c:	2300      	moveq	r3, #0
 800568e:	b2db      	uxtb	r3, r3
 8005690:	2b00      	cmp	r3, #0
 8005692:	f47f af6d 	bne.w	8005570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005696:	2300      	movs	r3, #0
}
 8005698:	4618      	mov	r0, r3
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056ac:	e034      	b.n	8005718 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056ae:	68f8      	ldr	r0, [r7, #12]
 80056b0:	f000 f8e3 	bl	800587a <I2C_IsAcknowledgeFailed>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d001      	beq.n	80056be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e034      	b.n	8005728 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c4:	d028      	beq.n	8005718 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056c6:	f7fc fcc7 	bl	8002058 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	68ba      	ldr	r2, [r7, #8]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d302      	bcc.n	80056dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d11d      	bne.n	8005718 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056e6:	2b80      	cmp	r3, #128	@ 0x80
 80056e8:	d016      	beq.n	8005718 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2220      	movs	r2, #32
 80056f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005704:	f043 0220 	orr.w	r2, r3, #32
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2200      	movs	r2, #0
 8005710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	e007      	b.n	8005728 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	695b      	ldr	r3, [r3, #20]
 800571e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005722:	2b80      	cmp	r3, #128	@ 0x80
 8005724:	d1c3      	bne.n	80056ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3710      	adds	r7, #16
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800573c:	e034      	b.n	80057a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800573e:	68f8      	ldr	r0, [r7, #12]
 8005740:	f000 f89b 	bl	800587a <I2C_IsAcknowledgeFailed>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d001      	beq.n	800574e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e034      	b.n	80057b8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005754:	d028      	beq.n	80057a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005756:	f7fc fc7f 	bl	8002058 <HAL_GetTick>
 800575a:	4602      	mov	r2, r0
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	1ad3      	subs	r3, r2, r3
 8005760:	68ba      	ldr	r2, [r7, #8]
 8005762:	429a      	cmp	r2, r3
 8005764:	d302      	bcc.n	800576c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d11d      	bne.n	80057a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	695b      	ldr	r3, [r3, #20]
 8005772:	f003 0304 	and.w	r3, r3, #4
 8005776:	2b04      	cmp	r3, #4
 8005778:	d016      	beq.n	80057a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2220      	movs	r2, #32
 8005784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005794:	f043 0220 	orr.w	r2, r3, #32
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e007      	b.n	80057b8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	695b      	ldr	r3, [r3, #20]
 80057ae:	f003 0304 	and.w	r3, r3, #4
 80057b2:	2b04      	cmp	r3, #4
 80057b4:	d1c3      	bne.n	800573e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3710      	adds	r7, #16
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80057cc:	e049      	b.n	8005862 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	695b      	ldr	r3, [r3, #20]
 80057d4:	f003 0310 	and.w	r3, r3, #16
 80057d8:	2b10      	cmp	r3, #16
 80057da:	d119      	bne.n	8005810 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f06f 0210 	mvn.w	r2, #16
 80057e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2200      	movs	r2, #0
 80057ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2220      	movs	r2, #32
 80057f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2200      	movs	r2, #0
 80057f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e030      	b.n	8005872 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005810:	f7fc fc22 	bl	8002058 <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	68ba      	ldr	r2, [r7, #8]
 800581c:	429a      	cmp	r2, r3
 800581e:	d302      	bcc.n	8005826 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d11d      	bne.n	8005862 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	695b      	ldr	r3, [r3, #20]
 800582c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005830:	2b40      	cmp	r3, #64	@ 0x40
 8005832:	d016      	beq.n	8005862 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2200      	movs	r2, #0
 8005838:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2220      	movs	r2, #32
 800583e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800584e:	f043 0220 	orr.w	r2, r3, #32
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e007      	b.n	8005872 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	695b      	ldr	r3, [r3, #20]
 8005868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800586c:	2b40      	cmp	r3, #64	@ 0x40
 800586e:	d1ae      	bne.n	80057ce <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005870:	2300      	movs	r3, #0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3710      	adds	r7, #16
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}

0800587a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800587a:	b480      	push	{r7}
 800587c:	b083      	sub	sp, #12
 800587e:	af00      	add	r7, sp, #0
 8005880:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	695b      	ldr	r3, [r3, #20]
 8005888:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800588c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005890:	d11b      	bne.n	80058ca <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800589a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2220      	movs	r2, #32
 80058a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b6:	f043 0204 	orr.w	r2, r3, #4
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e000      	b.n	80058cc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr

080058d8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b088      	sub	sp, #32
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d101      	bne.n	80058ea <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	e128      	b.n	8005b3c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d109      	bne.n	800590a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	4a90      	ldr	r2, [pc, #576]	@ (8005b44 <HAL_I2S_Init+0x26c>)
 8005902:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f7fc f97b 	bl	8001c00 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2202      	movs	r2, #2
 800590e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	69db      	ldr	r3, [r3, #28]
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	6812      	ldr	r2, [r2, #0]
 800591c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005920:	f023 030f 	bic.w	r3, r3, #15
 8005924:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	2202      	movs	r2, #2
 800592c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	2b02      	cmp	r3, #2
 8005934:	d060      	beq.n	80059f8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d102      	bne.n	8005944 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800593e:	2310      	movs	r3, #16
 8005940:	617b      	str	r3, [r7, #20]
 8005942:	e001      	b.n	8005948 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005944:	2320      	movs	r3, #32
 8005946:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	2b20      	cmp	r3, #32
 800594e:	d802      	bhi.n	8005956 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	005b      	lsls	r3, r3, #1
 8005954:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005956:	2001      	movs	r0, #1
 8005958:	f001 faea 	bl	8006f30 <HAL_RCCEx_GetPeriphCLKFreq>
 800595c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005966:	d125      	bne.n	80059b4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d010      	beq.n	8005992 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	68fa      	ldr	r2, [r7, #12]
 8005976:	fbb2 f2f3 	udiv	r2, r2, r3
 800597a:	4613      	mov	r3, r2
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	4413      	add	r3, r2
 8005980:	005b      	lsls	r3, r3, #1
 8005982:	461a      	mov	r2, r3
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	695b      	ldr	r3, [r3, #20]
 8005988:	fbb2 f3f3 	udiv	r3, r2, r3
 800598c:	3305      	adds	r3, #5
 800598e:	613b      	str	r3, [r7, #16]
 8005990:	e01f      	b.n	80059d2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	00db      	lsls	r3, r3, #3
 8005996:	68fa      	ldr	r2, [r7, #12]
 8005998:	fbb2 f2f3 	udiv	r2, r2, r3
 800599c:	4613      	mov	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4413      	add	r3, r2
 80059a2:	005b      	lsls	r3, r3, #1
 80059a4:	461a      	mov	r2, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	695b      	ldr	r3, [r3, #20]
 80059aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80059ae:	3305      	adds	r3, #5
 80059b0:	613b      	str	r3, [r7, #16]
 80059b2:	e00e      	b.n	80059d2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80059bc:	4613      	mov	r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	4413      	add	r3, r2
 80059c2:	005b      	lsls	r3, r3, #1
 80059c4:	461a      	mov	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	695b      	ldr	r3, [r3, #20]
 80059ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80059ce:	3305      	adds	r3, #5
 80059d0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	4a5c      	ldr	r2, [pc, #368]	@ (8005b48 <HAL_I2S_Init+0x270>)
 80059d6:	fba2 2303 	umull	r2, r3, r2, r3
 80059da:	08db      	lsrs	r3, r3, #3
 80059dc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	f003 0301 	and.w	r3, r3, #1
 80059e4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80059e6:	693a      	ldr	r2, [r7, #16]
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	085b      	lsrs	r3, r3, #1
 80059ee:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	021b      	lsls	r3, r3, #8
 80059f4:	61bb      	str	r3, [r7, #24]
 80059f6:	e003      	b.n	8005a00 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80059f8:	2302      	movs	r3, #2
 80059fa:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80059fc:	2300      	movs	r3, #0
 80059fe:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d902      	bls.n	8005a0c <HAL_I2S_Init+0x134>
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	2bff      	cmp	r3, #255	@ 0xff
 8005a0a:	d907      	bls.n	8005a1c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a10:	f043 0210 	orr.w	r2, r3, #16
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e08f      	b.n	8005b3c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	691a      	ldr	r2, [r3, #16]
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	ea42 0103 	orr.w	r1, r2, r3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	69fa      	ldr	r2, [r7, #28]
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	69db      	ldr	r3, [r3, #28]
 8005a36:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005a3a:	f023 030f 	bic.w	r3, r3, #15
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	6851      	ldr	r1, [r2, #4]
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	6892      	ldr	r2, [r2, #8]
 8005a46:	4311      	orrs	r1, r2
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	68d2      	ldr	r2, [r2, #12]
 8005a4c:	4311      	orrs	r1, r2
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	6992      	ldr	r2, [r2, #24]
 8005a52:	430a      	orrs	r2, r1
 8005a54:	431a      	orrs	r2, r3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a5e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a1b      	ldr	r3, [r3, #32]
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d161      	bne.n	8005b2c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a38      	ldr	r2, [pc, #224]	@ (8005b4c <HAL_I2S_Init+0x274>)
 8005a6c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a37      	ldr	r2, [pc, #220]	@ (8005b50 <HAL_I2S_Init+0x278>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d101      	bne.n	8005a7c <HAL_I2S_Init+0x1a4>
 8005a78:	4b36      	ldr	r3, [pc, #216]	@ (8005b54 <HAL_I2S_Init+0x27c>)
 8005a7a:	e001      	b.n	8005a80 <HAL_I2S_Init+0x1a8>
 8005a7c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a80:	69db      	ldr	r3, [r3, #28]
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	6812      	ldr	r2, [r2, #0]
 8005a86:	4932      	ldr	r1, [pc, #200]	@ (8005b50 <HAL_I2S_Init+0x278>)
 8005a88:	428a      	cmp	r2, r1
 8005a8a:	d101      	bne.n	8005a90 <HAL_I2S_Init+0x1b8>
 8005a8c:	4a31      	ldr	r2, [pc, #196]	@ (8005b54 <HAL_I2S_Init+0x27c>)
 8005a8e:	e001      	b.n	8005a94 <HAL_I2S_Init+0x1bc>
 8005a90:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8005a94:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005a98:	f023 030f 	bic.w	r3, r3, #15
 8005a9c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a2b      	ldr	r2, [pc, #172]	@ (8005b50 <HAL_I2S_Init+0x278>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d101      	bne.n	8005aac <HAL_I2S_Init+0x1d4>
 8005aa8:	4b2a      	ldr	r3, [pc, #168]	@ (8005b54 <HAL_I2S_Init+0x27c>)
 8005aaa:	e001      	b.n	8005ab0 <HAL_I2S_Init+0x1d8>
 8005aac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ab0:	2202      	movs	r2, #2
 8005ab2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a25      	ldr	r2, [pc, #148]	@ (8005b50 <HAL_I2S_Init+0x278>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d101      	bne.n	8005ac2 <HAL_I2S_Init+0x1ea>
 8005abe:	4b25      	ldr	r3, [pc, #148]	@ (8005b54 <HAL_I2S_Init+0x27c>)
 8005ac0:	e001      	b.n	8005ac6 <HAL_I2S_Init+0x1ee>
 8005ac2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ac6:	69db      	ldr	r3, [r3, #28]
 8005ac8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ad2:	d003      	beq.n	8005adc <HAL_I2S_Init+0x204>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d103      	bne.n	8005ae4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005adc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ae0:	613b      	str	r3, [r7, #16]
 8005ae2:	e001      	b.n	8005ae8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005af2:	4313      	orrs	r3, r2
 8005af4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005afc:	4313      	orrs	r3, r2
 8005afe:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	699b      	ldr	r3, [r3, #24]
 8005b04:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005b06:	4313      	orrs	r3, r2
 8005b08:	b29a      	uxth	r2, r3
 8005b0a:	897b      	ldrh	r3, [r7, #10]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005b14:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8005b50 <HAL_I2S_Init+0x278>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d101      	bne.n	8005b24 <HAL_I2S_Init+0x24c>
 8005b20:	4b0c      	ldr	r3, [pc, #48]	@ (8005b54 <HAL_I2S_Init+0x27c>)
 8005b22:	e001      	b.n	8005b28 <HAL_I2S_Init+0x250>
 8005b24:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005b28:	897a      	ldrh	r2, [r7, #10]
 8005b2a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3720      	adds	r7, #32
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	08005e29 	.word	0x08005e29
 8005b48:	cccccccd 	.word	0xcccccccd
 8005b4c:	08005fb1 	.word	0x08005fb1
 8005b50:	40003800 	.word	0x40003800
 8005b54:	40003400 	.word	0x40003400

08005b58 <HAL_I2S_Transmit>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b086      	sub	sp, #24
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	60f8      	str	r0, [r7, #12]
 8005b60:	60b9      	str	r1, [r7, #8]
 8005b62:	603b      	str	r3, [r7, #0]
 8005b64:	4613      	mov	r3, r2
 8005b66:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d002      	beq.n	8005b74 <HAL_I2S_Transmit+0x1c>
 8005b6e:	88fb      	ldrh	r3, [r7, #6]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d101      	bne.n	8005b78 <HAL_I2S_Transmit+0x20>
  {
    return  HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e0d8      	b.n	8005d2a <HAL_I2S_Transmit+0x1d2>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d001      	beq.n	8005b88 <HAL_I2S_Transmit+0x30>
  {
    return HAL_BUSY;
 8005b84:	2302      	movs	r3, #2
 8005b86:	e0d0      	b.n	8005d2a <HAL_I2S_Transmit+0x1d2>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d101      	bne.n	8005b98 <HAL_I2S_Transmit+0x40>
 8005b94:	2302      	movs	r3, #2
 8005b96:	e0c8      	b.n	8005d2a <HAL_I2S_Transmit+0x1d2>
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2203      	movs	r2, #3
 8005ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2200      	movs	r2, #0
 8005bac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	68ba      	ldr	r2, [r7, #8]
 8005bb2:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	69db      	ldr	r3, [r3, #28]
 8005bba:	f003 0307 	and.w	r3, r3, #7
 8005bbe:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	2b03      	cmp	r3, #3
 8005bc4:	d002      	beq.n	8005bcc <HAL_I2S_Transmit+0x74>
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	2b05      	cmp	r3, #5
 8005bca:	d10a      	bne.n	8005be2 <HAL_I2S_Transmit+0x8a>
  {
    hi2s->TxXferSize = (Size << 1U);
 8005bcc:	88fb      	ldrh	r3, [r7, #6]
 8005bce:	005b      	lsls	r3, r3, #1
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005bd6:	88fb      	ldrh	r3, [r7, #6]
 8005bd8:	005b      	lsls	r3, r3, #1
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005be0:	e005      	b.n	8005bee <HAL_I2S_Transmit+0x96>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	88fa      	ldrh	r2, [r7, #6]
 8005be6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	88fa      	ldrh	r2, [r7, #6]
 8005bec:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  tmpreg_cfgr = hi2s->Instance->I2SCFGR;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	69db      	ldr	r3, [r3, #28]
 8005bf4:	617b      	str	r3, [r7, #20]

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	69db      	ldr	r3, [r3, #28]
 8005bfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c04:	d007      	beq.n	8005c16 <HAL_I2S_Transmit+0xbe>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	69da      	ldr	r2, [r3, #28]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005c14:	61da      	str	r2, [r3, #28]
  }

  /* Wait until TXE flag is set */
  if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	2102      	movs	r1, #2
 8005c1c:	68f8      	ldr	r0, [r7, #12]
 8005c1e:	f000 f98d 	bl	8005f3c <I2S_WaitFlagStateUntilTimeout>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d04e      	beq.n	8005cc6 <HAL_I2S_Transmit+0x16e>
  {
    /* Set the error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c2c:	f043 0201 	orr.w	r2, r3, #1
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2201      	movs	r2, #1
 8005c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2s);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	e070      	b.n	8005d2a <HAL_I2S_Transmit+0x1d2>
  }

  while (hi2s->TxXferCount > 0U)
  {
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c4c:	881a      	ldrh	r2, [r3, #0]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	60da      	str	r2, [r3, #12]
    hi2s->pTxBuffPtr++;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c58:	1c9a      	adds	r2, r3, #2
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2s->TxXferCount--;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	3b01      	subs	r3, #1
 8005c66:	b29a      	uxth	r2, r3
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	2102      	movs	r1, #2
 8005c72:	68f8      	ldr	r0, [r7, #12]
 8005c74:	f000 f962 	bl	8005f3c <I2S_WaitFlagStateUntilTimeout>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00f      	beq.n	8005c9e <HAL_I2S_Transmit+0x146>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c82:	f043 0201 	orr.w	r2, r3, #1
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      __HAL_UNLOCK(hi2s);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e045      	b.n	8005d2a <HAL_I2S_Transmit+0x1d2>
    }

    /* Check if an underrun occurs */
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	f003 0308 	and.w	r3, r3, #8
 8005ca8:	2b08      	cmp	r3, #8
 8005caa:	d10c      	bne.n	8005cc6 <HAL_I2S_Transmit+0x16e>
    {
      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005cac:	2300      	movs	r3, #0
 8005cae:	613b      	str	r3, [r7, #16]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	613b      	str	r3, [r7, #16]
 8005cb8:	693b      	ldr	r3, [r7, #16]

      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cbe:	f043 0204 	orr.w	r2, r3, #4
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	645a      	str	r2, [r3, #68]	@ 0x44
  while (hi2s->TxXferCount > 0U)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1bb      	bne.n	8005c48 <HAL_I2S_Transmit+0xf0>
    }
  }

  /* Check if Slave mode is selected */
  if (((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX)
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d005      	beq.n	8005ce6 <HAL_I2S_Transmit+0x18e>
      || ((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_RX))
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ce0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ce4:	d118      	bne.n	8005d18 <HAL_I2S_Transmit+0x1c0>
  {
    /* Wait until Busy flag is reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, Timeout) != HAL_OK)
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	2180      	movs	r1, #128	@ 0x80
 8005cec:	68f8      	ldr	r0, [r7, #12]
 8005cee:	f000 f925 	bl	8005f3c <I2S_WaitFlagStateUntilTimeout>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00f      	beq.n	8005d18 <HAL_I2S_Transmit+0x1c0>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cfc:	f043 0201 	orr.w	r2, r3, #1
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      __HAL_UNLOCK(hi2s);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e008      	b.n	8005d2a <HAL_I2S_Transmit+0x1d2>
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  __HAL_UNLOCK(hi2s);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3718      	adds	r7, #24
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005d32:	b480      	push	{r7}
 8005d34:	b083      	sub	sp, #12
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8005d3a:	bf00      	nop
 8005d3c:	370c      	adds	r7, #12
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr

08005d46 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b083      	sub	sp, #12
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005d4e:	bf00      	nop
 8005d50:	370c      	adds	r7, #12
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr

08005d5a <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005d5a:	b480      	push	{r7}
 8005d5c:	b083      	sub	sp, #12
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005d62:	bf00      	nop
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr

08005d6e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005d6e:	b580      	push	{r7, lr}
 8005d70:	b082      	sub	sp, #8
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d7a:	881a      	ldrh	r2, [r3, #0]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d86:	1c9a      	adds	r2, r3, #2
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	3b01      	subs	r3, #1
 8005d94:	b29a      	uxth	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d10e      	bne.n	8005dc2 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	685a      	ldr	r2, [r3, #4]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005db2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f7ff ffb8 	bl	8005d32 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005dc2:	bf00      	nop
 8005dc4:	3708      	adds	r7, #8
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}

08005dca <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005dca:	b580      	push	{r7, lr}
 8005dcc:	b082      	sub	sp, #8
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68da      	ldr	r2, [r3, #12]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ddc:	b292      	uxth	r2, r2
 8005dde:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de4:	1c9a      	adds	r2, r3, #2
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	3b01      	subs	r3, #1
 8005df2:	b29a      	uxth	r2, r3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d10e      	bne.n	8005e20 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	685a      	ldr	r2, [r3, #4]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005e10:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2201      	movs	r2, #1
 8005e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7ff ff93 	bl	8005d46 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005e20:	bf00      	nop
 8005e22:	3708      	adds	r7, #8
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b086      	sub	sp, #24
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	2b04      	cmp	r3, #4
 8005e42:	d13a      	bne.n	8005eba <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d109      	bne.n	8005e62 <I2S_IRQHandler+0x3a>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e58:	2b40      	cmp	r3, #64	@ 0x40
 8005e5a:	d102      	bne.n	8005e62 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f7ff ffb4 	bl	8005dca <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e68:	2b40      	cmp	r3, #64	@ 0x40
 8005e6a:	d126      	bne.n	8005eba <I2S_IRQHandler+0x92>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	f003 0320 	and.w	r3, r3, #32
 8005e76:	2b20      	cmp	r3, #32
 8005e78:	d11f      	bne.n	8005eba <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	685a      	ldr	r2, [r3, #4]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005e88:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	613b      	str	r3, [r7, #16]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	613b      	str	r3, [r7, #16]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	613b      	str	r3, [r7, #16]
 8005e9e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eac:	f043 0202 	orr.w	r2, r3, #2
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f7ff ff50 	bl	8005d5a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	2b03      	cmp	r3, #3
 8005ec4:	d136      	bne.n	8005f34 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	2b02      	cmp	r3, #2
 8005ece:	d109      	bne.n	8005ee4 <I2S_IRQHandler+0xbc>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eda:	2b80      	cmp	r3, #128	@ 0x80
 8005edc:	d102      	bne.n	8005ee4 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f7ff ff45 	bl	8005d6e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	f003 0308 	and.w	r3, r3, #8
 8005eea:	2b08      	cmp	r3, #8
 8005eec:	d122      	bne.n	8005f34 <I2S_IRQHandler+0x10c>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	f003 0320 	and.w	r3, r3, #32
 8005ef8:	2b20      	cmp	r3, #32
 8005efa:	d11b      	bne.n	8005f34 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	685a      	ldr	r2, [r3, #4]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005f0a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	60fb      	str	r3, [r7, #12]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	60fb      	str	r3, [r7, #12]
 8005f18:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f26:	f043 0204 	orr.w	r2, r3, #4
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f7ff ff13 	bl	8005d5a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005f34:	bf00      	nop
 8005f36:	3718      	adds	r7, #24
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b086      	sub	sp, #24
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	603b      	str	r3, [r7, #0]
 8005f48:	4613      	mov	r3, r2
 8005f4a:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f4c:	f7fc f884 	bl	8002058 <HAL_GetTick>
 8005f50:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8005f52:	e018      	b.n	8005f86 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f5a:	d014      	beq.n	8005f86 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8005f5c:	f7fc f87c 	bl	8002058 <HAL_GetTick>
 8005f60:	4602      	mov	r2, r0
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	1ad3      	subs	r3, r2, r3
 8005f66:	683a      	ldr	r2, [r7, #0]
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d902      	bls.n	8005f72 <I2S_WaitFlagStateUntilTimeout+0x36>
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d109      	bne.n	8005f86 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2201      	movs	r2, #1
 8005f76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8005f82:	2303      	movs	r3, #3
 8005f84:	e00f      	b.n	8005fa6 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	689a      	ldr	r2, [r3, #8]
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	4013      	ands	r3, r2
 8005f90:	68ba      	ldr	r2, [r7, #8]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	bf0c      	ite	eq
 8005f96:	2301      	moveq	r3, #1
 8005f98:	2300      	movne	r3, #0
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	79fb      	ldrb	r3, [r7, #7]
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d1d7      	bne.n	8005f54 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3718      	adds	r7, #24
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
	...

08005fb0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b088      	sub	sp, #32
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a92      	ldr	r2, [pc, #584]	@ (8006210 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d101      	bne.n	8005fce <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005fca:	4b92      	ldr	r3, [pc, #584]	@ (8006214 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005fcc:	e001      	b.n	8005fd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005fce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a8b      	ldr	r2, [pc, #556]	@ (8006210 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d101      	bne.n	8005fec <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005fe8:	4b8a      	ldr	r3, [pc, #552]	@ (8006214 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005fea:	e001      	b.n	8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005fec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ffc:	d004      	beq.n	8006008 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	2b00      	cmp	r3, #0
 8006004:	f040 8099 	bne.w	800613a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006008:	69fb      	ldr	r3, [r7, #28]
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	2b02      	cmp	r3, #2
 8006010:	d107      	bne.n	8006022 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006018:	2b00      	cmp	r3, #0
 800601a:	d002      	beq.n	8006022 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f000 f925 	bl	800626c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006022:	69bb      	ldr	r3, [r7, #24]
 8006024:	f003 0301 	and.w	r3, r3, #1
 8006028:	2b01      	cmp	r3, #1
 800602a:	d107      	bne.n	800603c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006032:	2b00      	cmp	r3, #0
 8006034:	d002      	beq.n	800603c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 f9c8 	bl	80063cc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800603c:	69bb      	ldr	r3, [r7, #24]
 800603e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006042:	2b40      	cmp	r3, #64	@ 0x40
 8006044:	d13a      	bne.n	80060bc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	f003 0320 	and.w	r3, r3, #32
 800604c:	2b00      	cmp	r3, #0
 800604e:	d035      	beq.n	80060bc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a6e      	ldr	r2, [pc, #440]	@ (8006210 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d101      	bne.n	800605e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800605a:	4b6e      	ldr	r3, [pc, #440]	@ (8006214 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800605c:	e001      	b.n	8006062 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800605e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006062:	685a      	ldr	r2, [r3, #4]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4969      	ldr	r1, [pc, #420]	@ (8006210 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800606a:	428b      	cmp	r3, r1
 800606c:	d101      	bne.n	8006072 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800606e:	4b69      	ldr	r3, [pc, #420]	@ (8006214 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006070:	e001      	b.n	8006076 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006072:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006076:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800607a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	685a      	ldr	r2, [r3, #4]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800608a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800608c:	2300      	movs	r3, #0
 800608e:	60fb      	str	r3, [r7, #12]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	60fb      	str	r3, [r7, #12]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	60fb      	str	r3, [r7, #12]
 80060a0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2201      	movs	r2, #1
 80060a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ae:	f043 0202 	orr.w	r2, r3, #2
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f7ff fe4f 	bl	8005d5a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	f003 0308 	and.w	r3, r3, #8
 80060c2:	2b08      	cmp	r3, #8
 80060c4:	f040 80c3 	bne.w	800624e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	f003 0320 	and.w	r3, r3, #32
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	f000 80bd 	beq.w	800624e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	685a      	ldr	r2, [r3, #4]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80060e2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a49      	ldr	r2, [pc, #292]	@ (8006210 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d101      	bne.n	80060f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80060ee:	4b49      	ldr	r3, [pc, #292]	@ (8006214 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80060f0:	e001      	b.n	80060f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80060f2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80060f6:	685a      	ldr	r2, [r3, #4]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4944      	ldr	r1, [pc, #272]	@ (8006210 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80060fe:	428b      	cmp	r3, r1
 8006100:	d101      	bne.n	8006106 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006102:	4b44      	ldr	r3, [pc, #272]	@ (8006214 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006104:	e001      	b.n	800610a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006106:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800610a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800610e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006110:	2300      	movs	r3, #0
 8006112:	60bb      	str	r3, [r7, #8]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	60bb      	str	r3, [r7, #8]
 800611c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2201      	movs	r2, #1
 8006122:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800612a:	f043 0204 	orr.w	r2, r3, #4
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f7ff fe11 	bl	8005d5a <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006138:	e089      	b.n	800624e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	f003 0302 	and.w	r3, r3, #2
 8006140:	2b02      	cmp	r3, #2
 8006142:	d107      	bne.n	8006154 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800614a:	2b00      	cmp	r3, #0
 800614c:	d002      	beq.n	8006154 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f8be 	bl	80062d0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	f003 0301 	and.w	r3, r3, #1
 800615a:	2b01      	cmp	r3, #1
 800615c:	d107      	bne.n	800616e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006164:	2b00      	cmp	r3, #0
 8006166:	d002      	beq.n	800616e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f000 f8fd 	bl	8006368 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800616e:	69fb      	ldr	r3, [r7, #28]
 8006170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006174:	2b40      	cmp	r3, #64	@ 0x40
 8006176:	d12f      	bne.n	80061d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	f003 0320 	and.w	r3, r3, #32
 800617e:	2b00      	cmp	r3, #0
 8006180:	d02a      	beq.n	80061d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	685a      	ldr	r2, [r3, #4]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006190:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a1e      	ldr	r2, [pc, #120]	@ (8006210 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d101      	bne.n	80061a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800619c:	4b1d      	ldr	r3, [pc, #116]	@ (8006214 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800619e:	e001      	b.n	80061a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80061a0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80061a4:	685a      	ldr	r2, [r3, #4]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4919      	ldr	r1, [pc, #100]	@ (8006210 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80061ac:	428b      	cmp	r3, r1
 80061ae:	d101      	bne.n	80061b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80061b0:	4b18      	ldr	r3, [pc, #96]	@ (8006214 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80061b2:	e001      	b.n	80061b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80061b4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80061b8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80061bc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2201      	movs	r2, #1
 80061c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ca:	f043 0202 	orr.w	r2, r3, #2
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f7ff fdc1 	bl	8005d5a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80061d8:	69bb      	ldr	r3, [r7, #24]
 80061da:	f003 0308 	and.w	r3, r3, #8
 80061de:	2b08      	cmp	r3, #8
 80061e0:	d136      	bne.n	8006250 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	f003 0320 	and.w	r3, r3, #32
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d031      	beq.n	8006250 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a07      	ldr	r2, [pc, #28]	@ (8006210 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d101      	bne.n	80061fa <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80061f6:	4b07      	ldr	r3, [pc, #28]	@ (8006214 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80061f8:	e001      	b.n	80061fe <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80061fa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80061fe:	685a      	ldr	r2, [r3, #4]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4902      	ldr	r1, [pc, #8]	@ (8006210 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006206:	428b      	cmp	r3, r1
 8006208:	d106      	bne.n	8006218 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800620a:	4b02      	ldr	r3, [pc, #8]	@ (8006214 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800620c:	e006      	b.n	800621c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800620e:	bf00      	nop
 8006210:	40003800 	.word	0x40003800
 8006214:	40003400 	.word	0x40003400
 8006218:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800621c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006220:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	685a      	ldr	r2, [r3, #4]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006230:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2201      	movs	r2, #1
 8006236:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800623e:	f043 0204 	orr.w	r2, r3, #4
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f7ff fd87 	bl	8005d5a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800624c:	e000      	b.n	8006250 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800624e:	bf00      	nop
}
 8006250:	bf00      	nop
 8006252:	3720      	adds	r7, #32
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}

08006258 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006258:	b480      	push	{r7}
 800625a:	b083      	sub	sp, #12
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006260:	bf00      	nop
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr

0800626c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b082      	sub	sp, #8
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006278:	1c99      	adds	r1, r3, #2
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	6251      	str	r1, [r2, #36]	@ 0x24
 800627e:	881a      	ldrh	r2, [r3, #0]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800628a:	b29b      	uxth	r3, r3
 800628c:	3b01      	subs	r3, #1
 800628e:	b29a      	uxth	r2, r3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006298:	b29b      	uxth	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	d113      	bne.n	80062c6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	685a      	ldr	r2, [r3, #4]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80062ac:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d106      	bne.n	80062c6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f7ff ffc9 	bl	8006258 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80062c6:	bf00      	nop
 80062c8:	3708      	adds	r7, #8
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
	...

080062d0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b082      	sub	sp, #8
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062dc:	1c99      	adds	r1, r3, #2
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	6251      	str	r1, [r2, #36]	@ 0x24
 80062e2:	8819      	ldrh	r1, [r3, #0]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a1d      	ldr	r2, [pc, #116]	@ (8006360 <I2SEx_TxISR_I2SExt+0x90>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d101      	bne.n	80062f2 <I2SEx_TxISR_I2SExt+0x22>
 80062ee:	4b1d      	ldr	r3, [pc, #116]	@ (8006364 <I2SEx_TxISR_I2SExt+0x94>)
 80062f0:	e001      	b.n	80062f6 <I2SEx_TxISR_I2SExt+0x26>
 80062f2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062f6:	460a      	mov	r2, r1
 80062f8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062fe:	b29b      	uxth	r3, r3
 8006300:	3b01      	subs	r3, #1
 8006302:	b29a      	uxth	r2, r3
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800630c:	b29b      	uxth	r3, r3
 800630e:	2b00      	cmp	r3, #0
 8006310:	d121      	bne.n	8006356 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a12      	ldr	r2, [pc, #72]	@ (8006360 <I2SEx_TxISR_I2SExt+0x90>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d101      	bne.n	8006320 <I2SEx_TxISR_I2SExt+0x50>
 800631c:	4b11      	ldr	r3, [pc, #68]	@ (8006364 <I2SEx_TxISR_I2SExt+0x94>)
 800631e:	e001      	b.n	8006324 <I2SEx_TxISR_I2SExt+0x54>
 8006320:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006324:	685a      	ldr	r2, [r3, #4]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	490d      	ldr	r1, [pc, #52]	@ (8006360 <I2SEx_TxISR_I2SExt+0x90>)
 800632c:	428b      	cmp	r3, r1
 800632e:	d101      	bne.n	8006334 <I2SEx_TxISR_I2SExt+0x64>
 8006330:	4b0c      	ldr	r3, [pc, #48]	@ (8006364 <I2SEx_TxISR_I2SExt+0x94>)
 8006332:	e001      	b.n	8006338 <I2SEx_TxISR_I2SExt+0x68>
 8006334:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006338:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800633c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006342:	b29b      	uxth	r3, r3
 8006344:	2b00      	cmp	r3, #0
 8006346:	d106      	bne.n	8006356 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f7ff ff81 	bl	8006258 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006356:	bf00      	nop
 8006358:	3708      	adds	r7, #8
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}
 800635e:	bf00      	nop
 8006360:	40003800 	.word	0x40003800
 8006364:	40003400 	.word	0x40003400

08006368 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68d8      	ldr	r0, [r3, #12]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800637a:	1c99      	adds	r1, r3, #2
 800637c:	687a      	ldr	r2, [r7, #4]
 800637e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006380:	b282      	uxth	r2, r0
 8006382:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006388:	b29b      	uxth	r3, r3
 800638a:	3b01      	subs	r3, #1
 800638c:	b29a      	uxth	r2, r3
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006396:	b29b      	uxth	r3, r3
 8006398:	2b00      	cmp	r3, #0
 800639a:	d113      	bne.n	80063c4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	685a      	ldr	r2, [r3, #4]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80063aa:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d106      	bne.n	80063c4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2201      	movs	r2, #1
 80063ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f7ff ff4a 	bl	8006258 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80063c4:	bf00      	nop
 80063c6:	3708      	adds	r7, #8
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a20      	ldr	r2, [pc, #128]	@ (800645c <I2SEx_RxISR_I2SExt+0x90>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d101      	bne.n	80063e2 <I2SEx_RxISR_I2SExt+0x16>
 80063de:	4b20      	ldr	r3, [pc, #128]	@ (8006460 <I2SEx_RxISR_I2SExt+0x94>)
 80063e0:	e001      	b.n	80063e6 <I2SEx_RxISR_I2SExt+0x1a>
 80063e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80063e6:	68d8      	ldr	r0, [r3, #12]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ec:	1c99      	adds	r1, r3, #2
 80063ee:	687a      	ldr	r2, [r7, #4]
 80063f0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80063f2:	b282      	uxth	r2, r0
 80063f4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	3b01      	subs	r3, #1
 80063fe:	b29a      	uxth	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006408:	b29b      	uxth	r3, r3
 800640a:	2b00      	cmp	r3, #0
 800640c:	d121      	bne.n	8006452 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a12      	ldr	r2, [pc, #72]	@ (800645c <I2SEx_RxISR_I2SExt+0x90>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d101      	bne.n	800641c <I2SEx_RxISR_I2SExt+0x50>
 8006418:	4b11      	ldr	r3, [pc, #68]	@ (8006460 <I2SEx_RxISR_I2SExt+0x94>)
 800641a:	e001      	b.n	8006420 <I2SEx_RxISR_I2SExt+0x54>
 800641c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006420:	685a      	ldr	r2, [r3, #4]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	490d      	ldr	r1, [pc, #52]	@ (800645c <I2SEx_RxISR_I2SExt+0x90>)
 8006428:	428b      	cmp	r3, r1
 800642a:	d101      	bne.n	8006430 <I2SEx_RxISR_I2SExt+0x64>
 800642c:	4b0c      	ldr	r3, [pc, #48]	@ (8006460 <I2SEx_RxISR_I2SExt+0x94>)
 800642e:	e001      	b.n	8006434 <I2SEx_RxISR_I2SExt+0x68>
 8006430:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006434:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006438:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800643e:	b29b      	uxth	r3, r3
 8006440:	2b00      	cmp	r3, #0
 8006442:	d106      	bne.n	8006452 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f7ff ff03 	bl	8006258 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006452:	bf00      	nop
 8006454:	3708      	adds	r7, #8
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	40003800 	.word	0x40003800
 8006460:	40003400 	.word	0x40003400

08006464 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b086      	sub	sp, #24
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d101      	bne.n	8006476 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	e267      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f003 0301 	and.w	r3, r3, #1
 800647e:	2b00      	cmp	r3, #0
 8006480:	d075      	beq.n	800656e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006482:	4b88      	ldr	r3, [pc, #544]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	f003 030c 	and.w	r3, r3, #12
 800648a:	2b04      	cmp	r3, #4
 800648c:	d00c      	beq.n	80064a8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800648e:	4b85      	ldr	r3, [pc, #532]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006496:	2b08      	cmp	r3, #8
 8006498:	d112      	bne.n	80064c0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800649a:	4b82      	ldr	r3, [pc, #520]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064a6:	d10b      	bne.n	80064c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064a8:	4b7e      	ldr	r3, [pc, #504]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d05b      	beq.n	800656c <HAL_RCC_OscConfig+0x108>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d157      	bne.n	800656c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	e242      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064c8:	d106      	bne.n	80064d8 <HAL_RCC_OscConfig+0x74>
 80064ca:	4b76      	ldr	r3, [pc, #472]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a75      	ldr	r2, [pc, #468]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 80064d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064d4:	6013      	str	r3, [r2, #0]
 80064d6:	e01d      	b.n	8006514 <HAL_RCC_OscConfig+0xb0>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80064e0:	d10c      	bne.n	80064fc <HAL_RCC_OscConfig+0x98>
 80064e2:	4b70      	ldr	r3, [pc, #448]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a6f      	ldr	r2, [pc, #444]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 80064e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80064ec:	6013      	str	r3, [r2, #0]
 80064ee:	4b6d      	ldr	r3, [pc, #436]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a6c      	ldr	r2, [pc, #432]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 80064f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064f8:	6013      	str	r3, [r2, #0]
 80064fa:	e00b      	b.n	8006514 <HAL_RCC_OscConfig+0xb0>
 80064fc:	4b69      	ldr	r3, [pc, #420]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a68      	ldr	r2, [pc, #416]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 8006502:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006506:	6013      	str	r3, [r2, #0]
 8006508:	4b66      	ldr	r3, [pc, #408]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a65      	ldr	r2, [pc, #404]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 800650e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006512:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d013      	beq.n	8006544 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800651c:	f7fb fd9c 	bl	8002058 <HAL_GetTick>
 8006520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006522:	e008      	b.n	8006536 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006524:	f7fb fd98 	bl	8002058 <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	2b64      	cmp	r3, #100	@ 0x64
 8006530:	d901      	bls.n	8006536 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006532:	2303      	movs	r3, #3
 8006534:	e207      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006536:	4b5b      	ldr	r3, [pc, #364]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800653e:	2b00      	cmp	r3, #0
 8006540:	d0f0      	beq.n	8006524 <HAL_RCC_OscConfig+0xc0>
 8006542:	e014      	b.n	800656e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006544:	f7fb fd88 	bl	8002058 <HAL_GetTick>
 8006548:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800654a:	e008      	b.n	800655e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800654c:	f7fb fd84 	bl	8002058 <HAL_GetTick>
 8006550:	4602      	mov	r2, r0
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	1ad3      	subs	r3, r2, r3
 8006556:	2b64      	cmp	r3, #100	@ 0x64
 8006558:	d901      	bls.n	800655e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	e1f3      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800655e:	4b51      	ldr	r3, [pc, #324]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1f0      	bne.n	800654c <HAL_RCC_OscConfig+0xe8>
 800656a:	e000      	b.n	800656e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800656c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 0302 	and.w	r3, r3, #2
 8006576:	2b00      	cmp	r3, #0
 8006578:	d063      	beq.n	8006642 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800657a:	4b4a      	ldr	r3, [pc, #296]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	f003 030c 	and.w	r3, r3, #12
 8006582:	2b00      	cmp	r3, #0
 8006584:	d00b      	beq.n	800659e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006586:	4b47      	ldr	r3, [pc, #284]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800658e:	2b08      	cmp	r3, #8
 8006590:	d11c      	bne.n	80065cc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006592:	4b44      	ldr	r3, [pc, #272]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800659a:	2b00      	cmp	r3, #0
 800659c:	d116      	bne.n	80065cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800659e:	4b41      	ldr	r3, [pc, #260]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f003 0302 	and.w	r3, r3, #2
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d005      	beq.n	80065b6 <HAL_RCC_OscConfig+0x152>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d001      	beq.n	80065b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e1c7      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065b6:	4b3b      	ldr	r3, [pc, #236]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	691b      	ldr	r3, [r3, #16]
 80065c2:	00db      	lsls	r3, r3, #3
 80065c4:	4937      	ldr	r1, [pc, #220]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 80065c6:	4313      	orrs	r3, r2
 80065c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065ca:	e03a      	b.n	8006642 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d020      	beq.n	8006616 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065d4:	4b34      	ldr	r3, [pc, #208]	@ (80066a8 <HAL_RCC_OscConfig+0x244>)
 80065d6:	2201      	movs	r2, #1
 80065d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065da:	f7fb fd3d 	bl	8002058 <HAL_GetTick>
 80065de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065e0:	e008      	b.n	80065f4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065e2:	f7fb fd39 	bl	8002058 <HAL_GetTick>
 80065e6:	4602      	mov	r2, r0
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	1ad3      	subs	r3, r2, r3
 80065ec:	2b02      	cmp	r3, #2
 80065ee:	d901      	bls.n	80065f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80065f0:	2303      	movs	r3, #3
 80065f2:	e1a8      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065f4:	4b2b      	ldr	r3, [pc, #172]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 0302 	and.w	r3, r3, #2
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d0f0      	beq.n	80065e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006600:	4b28      	ldr	r3, [pc, #160]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	691b      	ldr	r3, [r3, #16]
 800660c:	00db      	lsls	r3, r3, #3
 800660e:	4925      	ldr	r1, [pc, #148]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 8006610:	4313      	orrs	r3, r2
 8006612:	600b      	str	r3, [r1, #0]
 8006614:	e015      	b.n	8006642 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006616:	4b24      	ldr	r3, [pc, #144]	@ (80066a8 <HAL_RCC_OscConfig+0x244>)
 8006618:	2200      	movs	r2, #0
 800661a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800661c:	f7fb fd1c 	bl	8002058 <HAL_GetTick>
 8006620:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006622:	e008      	b.n	8006636 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006624:	f7fb fd18 	bl	8002058 <HAL_GetTick>
 8006628:	4602      	mov	r2, r0
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	1ad3      	subs	r3, r2, r3
 800662e:	2b02      	cmp	r3, #2
 8006630:	d901      	bls.n	8006636 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e187      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006636:	4b1b      	ldr	r3, [pc, #108]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 0302 	and.w	r3, r3, #2
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1f0      	bne.n	8006624 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f003 0308 	and.w	r3, r3, #8
 800664a:	2b00      	cmp	r3, #0
 800664c:	d036      	beq.n	80066bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d016      	beq.n	8006684 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006656:	4b15      	ldr	r3, [pc, #84]	@ (80066ac <HAL_RCC_OscConfig+0x248>)
 8006658:	2201      	movs	r2, #1
 800665a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800665c:	f7fb fcfc 	bl	8002058 <HAL_GetTick>
 8006660:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006662:	e008      	b.n	8006676 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006664:	f7fb fcf8 	bl	8002058 <HAL_GetTick>
 8006668:	4602      	mov	r2, r0
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	1ad3      	subs	r3, r2, r3
 800666e:	2b02      	cmp	r3, #2
 8006670:	d901      	bls.n	8006676 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e167      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006676:	4b0b      	ldr	r3, [pc, #44]	@ (80066a4 <HAL_RCC_OscConfig+0x240>)
 8006678:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800667a:	f003 0302 	and.w	r3, r3, #2
 800667e:	2b00      	cmp	r3, #0
 8006680:	d0f0      	beq.n	8006664 <HAL_RCC_OscConfig+0x200>
 8006682:	e01b      	b.n	80066bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006684:	4b09      	ldr	r3, [pc, #36]	@ (80066ac <HAL_RCC_OscConfig+0x248>)
 8006686:	2200      	movs	r2, #0
 8006688:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800668a:	f7fb fce5 	bl	8002058 <HAL_GetTick>
 800668e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006690:	e00e      	b.n	80066b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006692:	f7fb fce1 	bl	8002058 <HAL_GetTick>
 8006696:	4602      	mov	r2, r0
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	1ad3      	subs	r3, r2, r3
 800669c:	2b02      	cmp	r3, #2
 800669e:	d907      	bls.n	80066b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80066a0:	2303      	movs	r3, #3
 80066a2:	e150      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
 80066a4:	40023800 	.word	0x40023800
 80066a8:	42470000 	.word	0x42470000
 80066ac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066b0:	4b88      	ldr	r3, [pc, #544]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 80066b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066b4:	f003 0302 	and.w	r3, r3, #2
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d1ea      	bne.n	8006692 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 0304 	and.w	r3, r3, #4
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	f000 8097 	beq.w	80067f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066ca:	2300      	movs	r3, #0
 80066cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066ce:	4b81      	ldr	r3, [pc, #516]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 80066d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d10f      	bne.n	80066fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066da:	2300      	movs	r3, #0
 80066dc:	60bb      	str	r3, [r7, #8]
 80066de:	4b7d      	ldr	r3, [pc, #500]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 80066e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e2:	4a7c      	ldr	r2, [pc, #496]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 80066e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80066ea:	4b7a      	ldr	r3, [pc, #488]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 80066ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066f2:	60bb      	str	r3, [r7, #8]
 80066f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066f6:	2301      	movs	r3, #1
 80066f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066fa:	4b77      	ldr	r3, [pc, #476]	@ (80068d8 <HAL_RCC_OscConfig+0x474>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006702:	2b00      	cmp	r3, #0
 8006704:	d118      	bne.n	8006738 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006706:	4b74      	ldr	r3, [pc, #464]	@ (80068d8 <HAL_RCC_OscConfig+0x474>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a73      	ldr	r2, [pc, #460]	@ (80068d8 <HAL_RCC_OscConfig+0x474>)
 800670c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006710:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006712:	f7fb fca1 	bl	8002058 <HAL_GetTick>
 8006716:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006718:	e008      	b.n	800672c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800671a:	f7fb fc9d 	bl	8002058 <HAL_GetTick>
 800671e:	4602      	mov	r2, r0
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	1ad3      	subs	r3, r2, r3
 8006724:	2b02      	cmp	r3, #2
 8006726:	d901      	bls.n	800672c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006728:	2303      	movs	r3, #3
 800672a:	e10c      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800672c:	4b6a      	ldr	r3, [pc, #424]	@ (80068d8 <HAL_RCC_OscConfig+0x474>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006734:	2b00      	cmp	r3, #0
 8006736:	d0f0      	beq.n	800671a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	2b01      	cmp	r3, #1
 800673e:	d106      	bne.n	800674e <HAL_RCC_OscConfig+0x2ea>
 8006740:	4b64      	ldr	r3, [pc, #400]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 8006742:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006744:	4a63      	ldr	r2, [pc, #396]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 8006746:	f043 0301 	orr.w	r3, r3, #1
 800674a:	6713      	str	r3, [r2, #112]	@ 0x70
 800674c:	e01c      	b.n	8006788 <HAL_RCC_OscConfig+0x324>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	2b05      	cmp	r3, #5
 8006754:	d10c      	bne.n	8006770 <HAL_RCC_OscConfig+0x30c>
 8006756:	4b5f      	ldr	r3, [pc, #380]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 8006758:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800675a:	4a5e      	ldr	r2, [pc, #376]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 800675c:	f043 0304 	orr.w	r3, r3, #4
 8006760:	6713      	str	r3, [r2, #112]	@ 0x70
 8006762:	4b5c      	ldr	r3, [pc, #368]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 8006764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006766:	4a5b      	ldr	r2, [pc, #364]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 8006768:	f043 0301 	orr.w	r3, r3, #1
 800676c:	6713      	str	r3, [r2, #112]	@ 0x70
 800676e:	e00b      	b.n	8006788 <HAL_RCC_OscConfig+0x324>
 8006770:	4b58      	ldr	r3, [pc, #352]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 8006772:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006774:	4a57      	ldr	r2, [pc, #348]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 8006776:	f023 0301 	bic.w	r3, r3, #1
 800677a:	6713      	str	r3, [r2, #112]	@ 0x70
 800677c:	4b55      	ldr	r3, [pc, #340]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 800677e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006780:	4a54      	ldr	r2, [pc, #336]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 8006782:	f023 0304 	bic.w	r3, r3, #4
 8006786:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d015      	beq.n	80067bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006790:	f7fb fc62 	bl	8002058 <HAL_GetTick>
 8006794:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006796:	e00a      	b.n	80067ae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006798:	f7fb fc5e 	bl	8002058 <HAL_GetTick>
 800679c:	4602      	mov	r2, r0
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d901      	bls.n	80067ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80067aa:	2303      	movs	r3, #3
 80067ac:	e0cb      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067ae:	4b49      	ldr	r3, [pc, #292]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 80067b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067b2:	f003 0302 	and.w	r3, r3, #2
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d0ee      	beq.n	8006798 <HAL_RCC_OscConfig+0x334>
 80067ba:	e014      	b.n	80067e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067bc:	f7fb fc4c 	bl	8002058 <HAL_GetTick>
 80067c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067c2:	e00a      	b.n	80067da <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067c4:	f7fb fc48 	bl	8002058 <HAL_GetTick>
 80067c8:	4602      	mov	r2, r0
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	1ad3      	subs	r3, r2, r3
 80067ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d901      	bls.n	80067da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80067d6:	2303      	movs	r3, #3
 80067d8:	e0b5      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067da:	4b3e      	ldr	r3, [pc, #248]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 80067dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067de:	f003 0302 	and.w	r3, r3, #2
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d1ee      	bne.n	80067c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80067e6:	7dfb      	ldrb	r3, [r7, #23]
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d105      	bne.n	80067f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067ec:	4b39      	ldr	r3, [pc, #228]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 80067ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f0:	4a38      	ldr	r2, [pc, #224]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 80067f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80067f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	699b      	ldr	r3, [r3, #24]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f000 80a1 	beq.w	8006944 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006802:	4b34      	ldr	r3, [pc, #208]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	f003 030c 	and.w	r3, r3, #12
 800680a:	2b08      	cmp	r3, #8
 800680c:	d05c      	beq.n	80068c8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	2b02      	cmp	r3, #2
 8006814:	d141      	bne.n	800689a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006816:	4b31      	ldr	r3, [pc, #196]	@ (80068dc <HAL_RCC_OscConfig+0x478>)
 8006818:	2200      	movs	r2, #0
 800681a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800681c:	f7fb fc1c 	bl	8002058 <HAL_GetTick>
 8006820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006822:	e008      	b.n	8006836 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006824:	f7fb fc18 	bl	8002058 <HAL_GetTick>
 8006828:	4602      	mov	r2, r0
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	1ad3      	subs	r3, r2, r3
 800682e:	2b02      	cmp	r3, #2
 8006830:	d901      	bls.n	8006836 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006832:	2303      	movs	r3, #3
 8006834:	e087      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006836:	4b27      	ldr	r3, [pc, #156]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800683e:	2b00      	cmp	r3, #0
 8006840:	d1f0      	bne.n	8006824 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	69da      	ldr	r2, [r3, #28]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a1b      	ldr	r3, [r3, #32]
 800684a:	431a      	orrs	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006850:	019b      	lsls	r3, r3, #6
 8006852:	431a      	orrs	r2, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006858:	085b      	lsrs	r3, r3, #1
 800685a:	3b01      	subs	r3, #1
 800685c:	041b      	lsls	r3, r3, #16
 800685e:	431a      	orrs	r2, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006864:	061b      	lsls	r3, r3, #24
 8006866:	491b      	ldr	r1, [pc, #108]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 8006868:	4313      	orrs	r3, r2
 800686a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800686c:	4b1b      	ldr	r3, [pc, #108]	@ (80068dc <HAL_RCC_OscConfig+0x478>)
 800686e:	2201      	movs	r2, #1
 8006870:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006872:	f7fb fbf1 	bl	8002058 <HAL_GetTick>
 8006876:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006878:	e008      	b.n	800688c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800687a:	f7fb fbed 	bl	8002058 <HAL_GetTick>
 800687e:	4602      	mov	r2, r0
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	1ad3      	subs	r3, r2, r3
 8006884:	2b02      	cmp	r3, #2
 8006886:	d901      	bls.n	800688c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006888:	2303      	movs	r3, #3
 800688a:	e05c      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800688c:	4b11      	ldr	r3, [pc, #68]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006894:	2b00      	cmp	r3, #0
 8006896:	d0f0      	beq.n	800687a <HAL_RCC_OscConfig+0x416>
 8006898:	e054      	b.n	8006944 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800689a:	4b10      	ldr	r3, [pc, #64]	@ (80068dc <HAL_RCC_OscConfig+0x478>)
 800689c:	2200      	movs	r2, #0
 800689e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068a0:	f7fb fbda 	bl	8002058 <HAL_GetTick>
 80068a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068a6:	e008      	b.n	80068ba <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068a8:	f7fb fbd6 	bl	8002058 <HAL_GetTick>
 80068ac:	4602      	mov	r2, r0
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	1ad3      	subs	r3, r2, r3
 80068b2:	2b02      	cmp	r3, #2
 80068b4:	d901      	bls.n	80068ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80068b6:	2303      	movs	r3, #3
 80068b8:	e045      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068ba:	4b06      	ldr	r3, [pc, #24]	@ (80068d4 <HAL_RCC_OscConfig+0x470>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d1f0      	bne.n	80068a8 <HAL_RCC_OscConfig+0x444>
 80068c6:	e03d      	b.n	8006944 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	699b      	ldr	r3, [r3, #24]
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d107      	bne.n	80068e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80068d0:	2301      	movs	r3, #1
 80068d2:	e038      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
 80068d4:	40023800 	.word	0x40023800
 80068d8:	40007000 	.word	0x40007000
 80068dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80068e0:	4b1b      	ldr	r3, [pc, #108]	@ (8006950 <HAL_RCC_OscConfig+0x4ec>)
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d028      	beq.n	8006940 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068f8:	429a      	cmp	r2, r3
 80068fa:	d121      	bne.n	8006940 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006906:	429a      	cmp	r2, r3
 8006908:	d11a      	bne.n	8006940 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800690a:	68fa      	ldr	r2, [r7, #12]
 800690c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006910:	4013      	ands	r3, r2
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006916:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006918:	4293      	cmp	r3, r2
 800691a:	d111      	bne.n	8006940 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006926:	085b      	lsrs	r3, r3, #1
 8006928:	3b01      	subs	r3, #1
 800692a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800692c:	429a      	cmp	r2, r3
 800692e:	d107      	bne.n	8006940 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800693a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800693c:	429a      	cmp	r2, r3
 800693e:	d001      	beq.n	8006944 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	e000      	b.n	8006946 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	3718      	adds	r7, #24
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
 800694e:	bf00      	nop
 8006950:	40023800 	.word	0x40023800

08006954 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d101      	bne.n	8006968 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e0cc      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006968:	4b68      	ldr	r3, [pc, #416]	@ (8006b0c <HAL_RCC_ClockConfig+0x1b8>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 0307 	and.w	r3, r3, #7
 8006970:	683a      	ldr	r2, [r7, #0]
 8006972:	429a      	cmp	r2, r3
 8006974:	d90c      	bls.n	8006990 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006976:	4b65      	ldr	r3, [pc, #404]	@ (8006b0c <HAL_RCC_ClockConfig+0x1b8>)
 8006978:	683a      	ldr	r2, [r7, #0]
 800697a:	b2d2      	uxtb	r2, r2
 800697c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800697e:	4b63      	ldr	r3, [pc, #396]	@ (8006b0c <HAL_RCC_ClockConfig+0x1b8>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 0307 	and.w	r3, r3, #7
 8006986:	683a      	ldr	r2, [r7, #0]
 8006988:	429a      	cmp	r2, r3
 800698a:	d001      	beq.n	8006990 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	e0b8      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 0302 	and.w	r3, r3, #2
 8006998:	2b00      	cmp	r3, #0
 800699a:	d020      	beq.n	80069de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0304 	and.w	r3, r3, #4
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d005      	beq.n	80069b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069a8:	4b59      	ldr	r3, [pc, #356]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	4a58      	ldr	r2, [pc, #352]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80069b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f003 0308 	and.w	r3, r3, #8
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d005      	beq.n	80069cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80069c0:	4b53      	ldr	r3, [pc, #332]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	4a52      	ldr	r2, [pc, #328]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80069ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069cc:	4b50      	ldr	r3, [pc, #320]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	494d      	ldr	r1, [pc, #308]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069da:	4313      	orrs	r3, r2
 80069dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f003 0301 	and.w	r3, r3, #1
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d044      	beq.n	8006a74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d107      	bne.n	8006a02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069f2:	4b47      	ldr	r3, [pc, #284]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d119      	bne.n	8006a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	e07f      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	2b02      	cmp	r3, #2
 8006a08:	d003      	beq.n	8006a12 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a0e:	2b03      	cmp	r3, #3
 8006a10:	d107      	bne.n	8006a22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a12:	4b3f      	ldr	r3, [pc, #252]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d109      	bne.n	8006a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e06f      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a22:	4b3b      	ldr	r3, [pc, #236]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 0302 	and.w	r3, r3, #2
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d101      	bne.n	8006a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e067      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a32:	4b37      	ldr	r3, [pc, #220]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	f023 0203 	bic.w	r2, r3, #3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	4934      	ldr	r1, [pc, #208]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006a40:	4313      	orrs	r3, r2
 8006a42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a44:	f7fb fb08 	bl	8002058 <HAL_GetTick>
 8006a48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a4a:	e00a      	b.n	8006a62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a4c:	f7fb fb04 	bl	8002058 <HAL_GetTick>
 8006a50:	4602      	mov	r2, r0
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	1ad3      	subs	r3, r2, r3
 8006a56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d901      	bls.n	8006a62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	e04f      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a62:	4b2b      	ldr	r3, [pc, #172]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	f003 020c 	and.w	r2, r3, #12
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d1eb      	bne.n	8006a4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006a74:	4b25      	ldr	r3, [pc, #148]	@ (8006b0c <HAL_RCC_ClockConfig+0x1b8>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f003 0307 	and.w	r3, r3, #7
 8006a7c:	683a      	ldr	r2, [r7, #0]
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d20c      	bcs.n	8006a9c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a82:	4b22      	ldr	r3, [pc, #136]	@ (8006b0c <HAL_RCC_ClockConfig+0x1b8>)
 8006a84:	683a      	ldr	r2, [r7, #0]
 8006a86:	b2d2      	uxtb	r2, r2
 8006a88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a8a:	4b20      	ldr	r3, [pc, #128]	@ (8006b0c <HAL_RCC_ClockConfig+0x1b8>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 0307 	and.w	r3, r3, #7
 8006a92:	683a      	ldr	r2, [r7, #0]
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d001      	beq.n	8006a9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	e032      	b.n	8006b02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f003 0304 	and.w	r3, r3, #4
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d008      	beq.n	8006aba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006aa8:	4b19      	ldr	r3, [pc, #100]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	4916      	ldr	r1, [pc, #88]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f003 0308 	and.w	r3, r3, #8
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d009      	beq.n	8006ada <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ac6:	4b12      	ldr	r3, [pc, #72]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	691b      	ldr	r3, [r3, #16]
 8006ad2:	00db      	lsls	r3, r3, #3
 8006ad4:	490e      	ldr	r1, [pc, #56]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006ada:	f000 f821 	bl	8006b20 <HAL_RCC_GetSysClockFreq>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8006b10 <HAL_RCC_ClockConfig+0x1bc>)
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	091b      	lsrs	r3, r3, #4
 8006ae6:	f003 030f 	and.w	r3, r3, #15
 8006aea:	490a      	ldr	r1, [pc, #40]	@ (8006b14 <HAL_RCC_ClockConfig+0x1c0>)
 8006aec:	5ccb      	ldrb	r3, [r1, r3]
 8006aee:	fa22 f303 	lsr.w	r3, r2, r3
 8006af2:	4a09      	ldr	r2, [pc, #36]	@ (8006b18 <HAL_RCC_ClockConfig+0x1c4>)
 8006af4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006af6:	4b09      	ldr	r3, [pc, #36]	@ (8006b1c <HAL_RCC_ClockConfig+0x1c8>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4618      	mov	r0, r3
 8006afc:	f7fb fa68 	bl	8001fd0 <HAL_InitTick>

  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3710      	adds	r7, #16
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	40023c00 	.word	0x40023c00
 8006b10:	40023800 	.word	0x40023800
 8006b14:	0800cb6c 	.word	0x0800cb6c
 8006b18:	20000000 	.word	0x20000000
 8006b1c:	20000004 	.word	0x20000004

08006b20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b24:	b094      	sub	sp, #80	@ 0x50
 8006b26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006b30:	2300      	movs	r3, #0
 8006b32:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006b34:	2300      	movs	r3, #0
 8006b36:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b38:	4b79      	ldr	r3, [pc, #484]	@ (8006d20 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	f003 030c 	and.w	r3, r3, #12
 8006b40:	2b08      	cmp	r3, #8
 8006b42:	d00d      	beq.n	8006b60 <HAL_RCC_GetSysClockFreq+0x40>
 8006b44:	2b08      	cmp	r3, #8
 8006b46:	f200 80e1 	bhi.w	8006d0c <HAL_RCC_GetSysClockFreq+0x1ec>
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d002      	beq.n	8006b54 <HAL_RCC_GetSysClockFreq+0x34>
 8006b4e:	2b04      	cmp	r3, #4
 8006b50:	d003      	beq.n	8006b5a <HAL_RCC_GetSysClockFreq+0x3a>
 8006b52:	e0db      	b.n	8006d0c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b54:	4b73      	ldr	r3, [pc, #460]	@ (8006d24 <HAL_RCC_GetSysClockFreq+0x204>)
 8006b56:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006b58:	e0db      	b.n	8006d12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b5a:	4b73      	ldr	r3, [pc, #460]	@ (8006d28 <HAL_RCC_GetSysClockFreq+0x208>)
 8006b5c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006b5e:	e0d8      	b.n	8006d12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b60:	4b6f      	ldr	r3, [pc, #444]	@ (8006d20 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006b68:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b6a:	4b6d      	ldr	r3, [pc, #436]	@ (8006d20 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d063      	beq.n	8006c3e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b76:	4b6a      	ldr	r3, [pc, #424]	@ (8006d20 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	099b      	lsrs	r3, r3, #6
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006b80:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b88:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b8e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006b92:	4622      	mov	r2, r4
 8006b94:	462b      	mov	r3, r5
 8006b96:	f04f 0000 	mov.w	r0, #0
 8006b9a:	f04f 0100 	mov.w	r1, #0
 8006b9e:	0159      	lsls	r1, r3, #5
 8006ba0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ba4:	0150      	lsls	r0, r2, #5
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	460b      	mov	r3, r1
 8006baa:	4621      	mov	r1, r4
 8006bac:	1a51      	subs	r1, r2, r1
 8006bae:	6139      	str	r1, [r7, #16]
 8006bb0:	4629      	mov	r1, r5
 8006bb2:	eb63 0301 	sbc.w	r3, r3, r1
 8006bb6:	617b      	str	r3, [r7, #20]
 8006bb8:	f04f 0200 	mov.w	r2, #0
 8006bbc:	f04f 0300 	mov.w	r3, #0
 8006bc0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006bc4:	4659      	mov	r1, fp
 8006bc6:	018b      	lsls	r3, r1, #6
 8006bc8:	4651      	mov	r1, sl
 8006bca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006bce:	4651      	mov	r1, sl
 8006bd0:	018a      	lsls	r2, r1, #6
 8006bd2:	4651      	mov	r1, sl
 8006bd4:	ebb2 0801 	subs.w	r8, r2, r1
 8006bd8:	4659      	mov	r1, fp
 8006bda:	eb63 0901 	sbc.w	r9, r3, r1
 8006bde:	f04f 0200 	mov.w	r2, #0
 8006be2:	f04f 0300 	mov.w	r3, #0
 8006be6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006bea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006bee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006bf2:	4690      	mov	r8, r2
 8006bf4:	4699      	mov	r9, r3
 8006bf6:	4623      	mov	r3, r4
 8006bf8:	eb18 0303 	adds.w	r3, r8, r3
 8006bfc:	60bb      	str	r3, [r7, #8]
 8006bfe:	462b      	mov	r3, r5
 8006c00:	eb49 0303 	adc.w	r3, r9, r3
 8006c04:	60fb      	str	r3, [r7, #12]
 8006c06:	f04f 0200 	mov.w	r2, #0
 8006c0a:	f04f 0300 	mov.w	r3, #0
 8006c0e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006c12:	4629      	mov	r1, r5
 8006c14:	024b      	lsls	r3, r1, #9
 8006c16:	4621      	mov	r1, r4
 8006c18:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006c1c:	4621      	mov	r1, r4
 8006c1e:	024a      	lsls	r2, r1, #9
 8006c20:	4610      	mov	r0, r2
 8006c22:	4619      	mov	r1, r3
 8006c24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c26:	2200      	movs	r2, #0
 8006c28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c2c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006c30:	f7f9 ff9c 	bl	8000b6c <__aeabi_uldivmod>
 8006c34:	4602      	mov	r2, r0
 8006c36:	460b      	mov	r3, r1
 8006c38:	4613      	mov	r3, r2
 8006c3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c3c:	e058      	b.n	8006cf0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c3e:	4b38      	ldr	r3, [pc, #224]	@ (8006d20 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	099b      	lsrs	r3, r3, #6
 8006c44:	2200      	movs	r2, #0
 8006c46:	4618      	mov	r0, r3
 8006c48:	4611      	mov	r1, r2
 8006c4a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006c4e:	623b      	str	r3, [r7, #32]
 8006c50:	2300      	movs	r3, #0
 8006c52:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c54:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006c58:	4642      	mov	r2, r8
 8006c5a:	464b      	mov	r3, r9
 8006c5c:	f04f 0000 	mov.w	r0, #0
 8006c60:	f04f 0100 	mov.w	r1, #0
 8006c64:	0159      	lsls	r1, r3, #5
 8006c66:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c6a:	0150      	lsls	r0, r2, #5
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	460b      	mov	r3, r1
 8006c70:	4641      	mov	r1, r8
 8006c72:	ebb2 0a01 	subs.w	sl, r2, r1
 8006c76:	4649      	mov	r1, r9
 8006c78:	eb63 0b01 	sbc.w	fp, r3, r1
 8006c7c:	f04f 0200 	mov.w	r2, #0
 8006c80:	f04f 0300 	mov.w	r3, #0
 8006c84:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006c88:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006c8c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006c90:	ebb2 040a 	subs.w	r4, r2, sl
 8006c94:	eb63 050b 	sbc.w	r5, r3, fp
 8006c98:	f04f 0200 	mov.w	r2, #0
 8006c9c:	f04f 0300 	mov.w	r3, #0
 8006ca0:	00eb      	lsls	r3, r5, #3
 8006ca2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ca6:	00e2      	lsls	r2, r4, #3
 8006ca8:	4614      	mov	r4, r2
 8006caa:	461d      	mov	r5, r3
 8006cac:	4643      	mov	r3, r8
 8006cae:	18e3      	adds	r3, r4, r3
 8006cb0:	603b      	str	r3, [r7, #0]
 8006cb2:	464b      	mov	r3, r9
 8006cb4:	eb45 0303 	adc.w	r3, r5, r3
 8006cb8:	607b      	str	r3, [r7, #4]
 8006cba:	f04f 0200 	mov.w	r2, #0
 8006cbe:	f04f 0300 	mov.w	r3, #0
 8006cc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006cc6:	4629      	mov	r1, r5
 8006cc8:	028b      	lsls	r3, r1, #10
 8006cca:	4621      	mov	r1, r4
 8006ccc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006cd0:	4621      	mov	r1, r4
 8006cd2:	028a      	lsls	r2, r1, #10
 8006cd4:	4610      	mov	r0, r2
 8006cd6:	4619      	mov	r1, r3
 8006cd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006cda:	2200      	movs	r2, #0
 8006cdc:	61bb      	str	r3, [r7, #24]
 8006cde:	61fa      	str	r2, [r7, #28]
 8006ce0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ce4:	f7f9 ff42 	bl	8000b6c <__aeabi_uldivmod>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	460b      	mov	r3, r1
 8006cec:	4613      	mov	r3, r2
 8006cee:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8006d20 <HAL_RCC_GetSysClockFreq+0x200>)
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	0c1b      	lsrs	r3, r3, #16
 8006cf6:	f003 0303 	and.w	r3, r3, #3
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	005b      	lsls	r3, r3, #1
 8006cfe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006d00:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006d02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d08:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d0a:	e002      	b.n	8006d12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d0c:	4b05      	ldr	r3, [pc, #20]	@ (8006d24 <HAL_RCC_GetSysClockFreq+0x204>)
 8006d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3750      	adds	r7, #80	@ 0x50
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d1e:	bf00      	nop
 8006d20:	40023800 	.word	0x40023800
 8006d24:	00f42400 	.word	0x00f42400
 8006d28:	007a1200 	.word	0x007a1200

08006d2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d30:	4b03      	ldr	r3, [pc, #12]	@ (8006d40 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d32:	681b      	ldr	r3, [r3, #0]
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr
 8006d3e:	bf00      	nop
 8006d40:	20000000 	.word	0x20000000

08006d44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006d48:	f7ff fff0 	bl	8006d2c <HAL_RCC_GetHCLKFreq>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	4b05      	ldr	r3, [pc, #20]	@ (8006d64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	0a9b      	lsrs	r3, r3, #10
 8006d54:	f003 0307 	and.w	r3, r3, #7
 8006d58:	4903      	ldr	r1, [pc, #12]	@ (8006d68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d5a:	5ccb      	ldrb	r3, [r1, r3]
 8006d5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	40023800 	.word	0x40023800
 8006d68:	0800cb7c 	.word	0x0800cb7c

08006d6c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b086      	sub	sp, #24
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d74:	2300      	movs	r3, #0
 8006d76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f003 0301 	and.w	r3, r3, #1
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d105      	bne.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d035      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006d94:	4b62      	ldr	r3, [pc, #392]	@ (8006f20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d9a:	f7fb f95d 	bl	8002058 <HAL_GetTick>
 8006d9e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006da0:	e008      	b.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006da2:	f7fb f959 	bl	8002058 <HAL_GetTick>
 8006da6:	4602      	mov	r2, r0
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	1ad3      	subs	r3, r2, r3
 8006dac:	2b02      	cmp	r3, #2
 8006dae:	d901      	bls.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006db0:	2303      	movs	r3, #3
 8006db2:	e0b0      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006db4:	4b5b      	ldr	r3, [pc, #364]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d1f0      	bne.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	019a      	lsls	r2, r3, #6
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	071b      	lsls	r3, r3, #28
 8006dcc:	4955      	ldr	r1, [pc, #340]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006dd4:	4b52      	ldr	r3, [pc, #328]	@ (8006f20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006dda:	f7fb f93d 	bl	8002058 <HAL_GetTick>
 8006dde:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006de0:	e008      	b.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006de2:	f7fb f939 	bl	8002058 <HAL_GetTick>
 8006de6:	4602      	mov	r2, r0
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	1ad3      	subs	r3, r2, r3
 8006dec:	2b02      	cmp	r3, #2
 8006dee:	d901      	bls.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006df0:	2303      	movs	r3, #3
 8006df2:	e090      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006df4:	4b4b      	ldr	r3, [pc, #300]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d0f0      	beq.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f003 0302 	and.w	r3, r3, #2
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	f000 8083 	beq.w	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006e0e:	2300      	movs	r3, #0
 8006e10:	60fb      	str	r3, [r7, #12]
 8006e12:	4b44      	ldr	r3, [pc, #272]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e16:	4a43      	ldr	r2, [pc, #268]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e1e:	4b41      	ldr	r3, [pc, #260]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e26:	60fb      	str	r3, [r7, #12]
 8006e28:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006e2a:	4b3f      	ldr	r3, [pc, #252]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a3e      	ldr	r2, [pc, #248]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e34:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006e36:	f7fb f90f 	bl	8002058 <HAL_GetTick>
 8006e3a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006e3c:	e008      	b.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e3e:	f7fb f90b 	bl	8002058 <HAL_GetTick>
 8006e42:	4602      	mov	r2, r0
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	1ad3      	subs	r3, r2, r3
 8006e48:	2b02      	cmp	r3, #2
 8006e4a:	d901      	bls.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	e062      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006e50:	4b35      	ldr	r3, [pc, #212]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d0f0      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006e5c:	4b31      	ldr	r3, [pc, #196]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e64:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d02f      	beq.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	68db      	ldr	r3, [r3, #12]
 8006e70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e74:	693a      	ldr	r2, [r7, #16]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d028      	beq.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e7a:	4b2a      	ldr	r3, [pc, #168]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e82:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e84:	4b29      	ldr	r3, [pc, #164]	@ (8006f2c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006e86:	2201      	movs	r2, #1
 8006e88:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006e8a:	4b28      	ldr	r3, [pc, #160]	@ (8006f2c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006e90:	4a24      	ldr	r2, [pc, #144]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006e96:	4b23      	ldr	r3, [pc, #140]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e9a:	f003 0301 	and.w	r3, r3, #1
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d114      	bne.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006ea2:	f7fb f8d9 	bl	8002058 <HAL_GetTick>
 8006ea6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ea8:	e00a      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006eaa:	f7fb f8d5 	bl	8002058 <HAL_GetTick>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d901      	bls.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	e02a      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ec0:	4b18      	ldr	r3, [pc, #96]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ec2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ec4:	f003 0302 	and.w	r3, r3, #2
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d0ee      	beq.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ed4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ed8:	d10d      	bne.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006eda:	4b12      	ldr	r3, [pc, #72]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006eea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006eee:	490d      	ldr	r1, [pc, #52]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	608b      	str	r3, [r1, #8]
 8006ef4:	e005      	b.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	4a0a      	ldr	r2, [pc, #40]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006efc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006f00:	6093      	str	r3, [r2, #8]
 8006f02:	4b08      	ldr	r3, [pc, #32]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f04:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	68db      	ldr	r3, [r3, #12]
 8006f0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f0e:	4905      	ldr	r1, [pc, #20]	@ (8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f10:	4313      	orrs	r3, r2
 8006f12:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006f14:	2300      	movs	r3, #0
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3718      	adds	r7, #24
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	42470068 	.word	0x42470068
 8006f24:	40023800 	.word	0x40023800
 8006f28:	40007000 	.word	0x40007000
 8006f2c:	42470e40 	.word	0x42470e40

08006f30 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b087      	sub	sp, #28
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006f40:	2300      	movs	r3, #0
 8006f42:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006f44:	2300      	movs	r3, #0
 8006f46:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2b01      	cmp	r3, #1
 8006f4c:	d13f      	bne.n	8006fce <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006f4e:	4b24      	ldr	r3, [pc, #144]	@ (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006f50:	689b      	ldr	r3, [r3, #8]
 8006f52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f56:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d006      	beq.n	8006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f64:	d12f      	bne.n	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006f66:	4b1f      	ldr	r3, [pc, #124]	@ (8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006f68:	617b      	str	r3, [r7, #20]
          break;
 8006f6a:	e02f      	b.n	8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006f6c:	4b1c      	ldr	r3, [pc, #112]	@ (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f78:	d108      	bne.n	8006f8c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006f7a:	4b19      	ldr	r3, [pc, #100]	@ (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f82:	4a19      	ldr	r2, [pc, #100]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f88:	613b      	str	r3, [r7, #16]
 8006f8a:	e007      	b.n	8006f9c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006f8c:	4b14      	ldr	r3, [pc, #80]	@ (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f94:	4a15      	ldr	r2, [pc, #84]	@ (8006fec <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8006f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f9a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006f9c:	4b10      	ldr	r3, [pc, #64]	@ (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006f9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fa2:	099b      	lsrs	r3, r3, #6
 8006fa4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	fb02 f303 	mul.w	r3, r2, r3
 8006fae:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006fb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fb6:	0f1b      	lsrs	r3, r3, #28
 8006fb8:	f003 0307 	and.w	r3, r3, #7
 8006fbc:	68ba      	ldr	r2, [r7, #8]
 8006fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fc2:	617b      	str	r3, [r7, #20]
          break;
 8006fc4:	e002      	b.n	8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	617b      	str	r3, [r7, #20]
          break;
 8006fca:	bf00      	nop
        }
      }
      break;
 8006fcc:	e000      	b.n	8006fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8006fce:	bf00      	nop
    }
  }
  return frequency;
 8006fd0:	697b      	ldr	r3, [r7, #20]
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	371c      	adds	r7, #28
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fdc:	4770      	bx	lr
 8006fde:	bf00      	nop
 8006fe0:	40023800 	.word	0x40023800
 8006fe4:	00bb8000 	.word	0x00bb8000
 8006fe8:	007a1200 	.word	0x007a1200
 8006fec:	00f42400 	.word	0x00f42400

08006ff0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b082      	sub	sp, #8
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d101      	bne.n	8007002 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e07b      	b.n	80070fa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007006:	2b00      	cmp	r3, #0
 8007008:	d108      	bne.n	800701c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007012:	d009      	beq.n	8007028 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	61da      	str	r2, [r3, #28]
 800701a:	e005      	b.n	8007028 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2200      	movs	r2, #0
 8007020:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2200      	movs	r2, #0
 8007026:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007034:	b2db      	uxtb	r3, r3
 8007036:	2b00      	cmp	r3, #0
 8007038:	d106      	bne.n	8007048 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2200      	movs	r2, #0
 800703e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f7fa fe5c 	bl	8001d00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2202      	movs	r2, #2
 800704c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800705e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007070:	431a      	orrs	r2, r3
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800707a:	431a      	orrs	r2, r3
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	691b      	ldr	r3, [r3, #16]
 8007080:	f003 0302 	and.w	r3, r3, #2
 8007084:	431a      	orrs	r2, r3
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	695b      	ldr	r3, [r3, #20]
 800708a:	f003 0301 	and.w	r3, r3, #1
 800708e:	431a      	orrs	r2, r3
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	699b      	ldr	r3, [r3, #24]
 8007094:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007098:	431a      	orrs	r2, r3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	69db      	ldr	r3, [r3, #28]
 800709e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80070a2:	431a      	orrs	r2, r3
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6a1b      	ldr	r3, [r3, #32]
 80070a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070ac:	ea42 0103 	orr.w	r1, r2, r3
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070b4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	430a      	orrs	r2, r1
 80070be:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	699b      	ldr	r3, [r3, #24]
 80070c4:	0c1b      	lsrs	r3, r3, #16
 80070c6:	f003 0104 	and.w	r1, r3, #4
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ce:	f003 0210 	and.w	r2, r3, #16
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	430a      	orrs	r2, r1
 80070d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	69da      	ldr	r2, [r3, #28]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80070e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2201      	movs	r2, #1
 80070f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3708      	adds	r7, #8
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}

08007102 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007102:	b084      	sub	sp, #16
 8007104:	b580      	push	{r7, lr}
 8007106:	b084      	sub	sp, #16
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	f107 001c 	add.w	r0, r7, #28
 8007110:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007114:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007118:	2b01      	cmp	r3, #1
 800711a:	d123      	bne.n	8007164 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007120:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007130:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007144:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007148:	2b01      	cmp	r3, #1
 800714a:	d105      	bne.n	8007158 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 f9dc 	bl	8007516 <USB_CoreReset>
 800715e:	4603      	mov	r3, r0
 8007160:	73fb      	strb	r3, [r7, #15]
 8007162:	e01b      	b.n	800719c <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	68db      	ldr	r3, [r3, #12]
 8007168:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f000 f9d0 	bl	8007516 <USB_CoreReset>
 8007176:	4603      	mov	r3, r0
 8007178:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800717a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800717e:	2b00      	cmp	r3, #0
 8007180:	d106      	bne.n	8007190 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007186:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	639a      	str	r2, [r3, #56]	@ 0x38
 800718e:	e005      	b.n	800719c <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007194:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800719c:	7fbb      	ldrb	r3, [r7, #30]
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d10b      	bne.n	80071ba <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	f043 0206 	orr.w	r2, r3, #6
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	f043 0220 	orr.w	r2, r3, #32
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80071ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3710      	adds	r7, #16
 80071c0:	46bd      	mov	sp, r7
 80071c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071c6:	b004      	add	sp, #16
 80071c8:	4770      	bx	lr

080071ca <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80071ca:	b480      	push	{r7}
 80071cc:	b083      	sub	sp, #12
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	f043 0201 	orr.w	r2, r3, #1
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	370c      	adds	r7, #12
 80071e4:	46bd      	mov	sp, r7
 80071e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ea:	4770      	bx	lr

080071ec <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80071ec:	b480      	push	{r7}
 80071ee:	b083      	sub	sp, #12
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	f023 0201 	bic.w	r2, r3, #1
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007200:	2300      	movs	r3, #0
}
 8007202:	4618      	mov	r0, r3
 8007204:	370c      	adds	r7, #12
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr

0800720e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800720e:	b580      	push	{r7, lr}
 8007210:	b084      	sub	sp, #16
 8007212:	af00      	add	r7, sp, #0
 8007214:	6078      	str	r0, [r7, #4]
 8007216:	460b      	mov	r3, r1
 8007218:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800721a:	2300      	movs	r3, #0
 800721c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800722a:	78fb      	ldrb	r3, [r7, #3]
 800722c:	2b01      	cmp	r3, #1
 800722e:	d115      	bne.n	800725c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800723c:	200a      	movs	r0, #10
 800723e:	f7fa ff17 	bl	8002070 <HAL_Delay>
      ms += 10U;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	330a      	adds	r3, #10
 8007246:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	f000 f956 	bl	80074fa <USB_GetMode>
 800724e:	4603      	mov	r3, r0
 8007250:	2b01      	cmp	r3, #1
 8007252:	d01e      	beq.n	8007292 <USB_SetCurrentMode+0x84>
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2bc7      	cmp	r3, #199	@ 0xc7
 8007258:	d9f0      	bls.n	800723c <USB_SetCurrentMode+0x2e>
 800725a:	e01a      	b.n	8007292 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800725c:	78fb      	ldrb	r3, [r7, #3]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d115      	bne.n	800728e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	68db      	ldr	r3, [r3, #12]
 8007266:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800726e:	200a      	movs	r0, #10
 8007270:	f7fa fefe 	bl	8002070 <HAL_Delay>
      ms += 10U;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	330a      	adds	r3, #10
 8007278:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 f93d 	bl	80074fa <USB_GetMode>
 8007280:	4603      	mov	r3, r0
 8007282:	2b00      	cmp	r3, #0
 8007284:	d005      	beq.n	8007292 <USB_SetCurrentMode+0x84>
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2bc7      	cmp	r3, #199	@ 0xc7
 800728a:	d9f0      	bls.n	800726e <USB_SetCurrentMode+0x60>
 800728c:	e001      	b.n	8007292 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e005      	b.n	800729e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2bc8      	cmp	r3, #200	@ 0xc8
 8007296:	d101      	bne.n	800729c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007298:	2301      	movs	r3, #1
 800729a:	e000      	b.n	800729e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800729c:	2300      	movs	r3, #0
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3710      	adds	r7, #16
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}

080072a6 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80072a6:	b480      	push	{r7}
 80072a8:	b085      	sub	sp, #20
 80072aa:	af00      	add	r7, sp, #0
 80072ac:	6078      	str	r0, [r7, #4]
 80072ae:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80072b0:	2300      	movs	r3, #0
 80072b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	3301      	adds	r3, #1
 80072b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80072c0:	d901      	bls.n	80072c6 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80072c2:	2303      	movs	r3, #3
 80072c4:	e01b      	b.n	80072fe <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	daf2      	bge.n	80072b4 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80072ce:	2300      	movs	r3, #0
 80072d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	019b      	lsls	r3, r3, #6
 80072d6:	f043 0220 	orr.w	r2, r3, #32
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	3301      	adds	r3, #1
 80072e2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80072ea:	d901      	bls.n	80072f0 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80072ec:	2303      	movs	r3, #3
 80072ee:	e006      	b.n	80072fe <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	f003 0320 	and.w	r3, r3, #32
 80072f8:	2b20      	cmp	r3, #32
 80072fa:	d0f0      	beq.n	80072de <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3714      	adds	r7, #20
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr

0800730a <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800730a:	b480      	push	{r7}
 800730c:	b085      	sub	sp, #20
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007312:	2300      	movs	r3, #0
 8007314:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	3301      	adds	r3, #1
 800731a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007322:	d901      	bls.n	8007328 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007324:	2303      	movs	r3, #3
 8007326:	e018      	b.n	800735a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	691b      	ldr	r3, [r3, #16]
 800732c:	2b00      	cmp	r3, #0
 800732e:	daf2      	bge.n	8007316 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007330:	2300      	movs	r3, #0
 8007332:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2210      	movs	r2, #16
 8007338:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	3301      	adds	r3, #1
 800733e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007346:	d901      	bls.n	800734c <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007348:	2303      	movs	r3, #3
 800734a:	e006      	b.n	800735a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	691b      	ldr	r3, [r3, #16]
 8007350:	f003 0310 	and.w	r3, r3, #16
 8007354:	2b10      	cmp	r3, #16
 8007356:	d0f0      	beq.n	800733a <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007358:	2300      	movs	r3, #0
}
 800735a:	4618      	mov	r0, r3
 800735c:	3714      	adds	r7, #20
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr

08007366 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007366:	b480      	push	{r7}
 8007368:	b089      	sub	sp, #36	@ 0x24
 800736a:	af00      	add	r7, sp, #0
 800736c:	60f8      	str	r0, [r7, #12]
 800736e:	60b9      	str	r1, [r7, #8]
 8007370:	4611      	mov	r1, r2
 8007372:	461a      	mov	r2, r3
 8007374:	460b      	mov	r3, r1
 8007376:	71fb      	strb	r3, [r7, #7]
 8007378:	4613      	mov	r3, r2
 800737a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007384:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007388:	2b00      	cmp	r3, #0
 800738a:	d123      	bne.n	80073d4 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800738c:	88bb      	ldrh	r3, [r7, #4]
 800738e:	3303      	adds	r3, #3
 8007390:	089b      	lsrs	r3, r3, #2
 8007392:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007394:	2300      	movs	r3, #0
 8007396:	61bb      	str	r3, [r7, #24]
 8007398:	e018      	b.n	80073cc <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800739a:	79fb      	ldrb	r3, [r7, #7]
 800739c:	031a      	lsls	r2, r3, #12
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	4413      	add	r3, r2
 80073a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073a6:	461a      	mov	r2, r3
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	6013      	str	r3, [r2, #0]
      pSrc++;
 80073ae:	69fb      	ldr	r3, [r7, #28]
 80073b0:	3301      	adds	r3, #1
 80073b2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80073b4:	69fb      	ldr	r3, [r7, #28]
 80073b6:	3301      	adds	r3, #1
 80073b8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80073ba:	69fb      	ldr	r3, [r7, #28]
 80073bc:	3301      	adds	r3, #1
 80073be:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80073c0:	69fb      	ldr	r3, [r7, #28]
 80073c2:	3301      	adds	r3, #1
 80073c4:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80073c6:	69bb      	ldr	r3, [r7, #24]
 80073c8:	3301      	adds	r3, #1
 80073ca:	61bb      	str	r3, [r7, #24]
 80073cc:	69ba      	ldr	r2, [r7, #24]
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	429a      	cmp	r2, r3
 80073d2:	d3e2      	bcc.n	800739a <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80073d4:	2300      	movs	r3, #0
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3724      	adds	r7, #36	@ 0x24
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr

080073e2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80073e2:	b480      	push	{r7}
 80073e4:	b08b      	sub	sp, #44	@ 0x2c
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	60f8      	str	r0, [r7, #12]
 80073ea:	60b9      	str	r1, [r7, #8]
 80073ec:	4613      	mov	r3, r2
 80073ee:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80073f8:	88fb      	ldrh	r3, [r7, #6]
 80073fa:	089b      	lsrs	r3, r3, #2
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007400:	88fb      	ldrh	r3, [r7, #6]
 8007402:	f003 0303 	and.w	r3, r3, #3
 8007406:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007408:	2300      	movs	r3, #0
 800740a:	623b      	str	r3, [r7, #32]
 800740c:	e014      	b.n	8007438 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007418:	601a      	str	r2, [r3, #0]
    pDest++;
 800741a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741c:	3301      	adds	r3, #1
 800741e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007422:	3301      	adds	r3, #1
 8007424:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007428:	3301      	adds	r3, #1
 800742a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800742c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742e:	3301      	adds	r3, #1
 8007430:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007432:	6a3b      	ldr	r3, [r7, #32]
 8007434:	3301      	adds	r3, #1
 8007436:	623b      	str	r3, [r7, #32]
 8007438:	6a3a      	ldr	r2, [r7, #32]
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	429a      	cmp	r2, r3
 800743e:	d3e6      	bcc.n	800740e <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007440:	8bfb      	ldrh	r3, [r7, #30]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d01e      	beq.n	8007484 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007446:	2300      	movs	r3, #0
 8007448:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007450:	461a      	mov	r2, r3
 8007452:	f107 0310 	add.w	r3, r7, #16
 8007456:	6812      	ldr	r2, [r2, #0]
 8007458:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800745a:	693a      	ldr	r2, [r7, #16]
 800745c:	6a3b      	ldr	r3, [r7, #32]
 800745e:	b2db      	uxtb	r3, r3
 8007460:	00db      	lsls	r3, r3, #3
 8007462:	fa22 f303 	lsr.w	r3, r2, r3
 8007466:	b2da      	uxtb	r2, r3
 8007468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800746a:	701a      	strb	r2, [r3, #0]
      i++;
 800746c:	6a3b      	ldr	r3, [r7, #32]
 800746e:	3301      	adds	r3, #1
 8007470:	623b      	str	r3, [r7, #32]
      pDest++;
 8007472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007474:	3301      	adds	r3, #1
 8007476:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007478:	8bfb      	ldrh	r3, [r7, #30]
 800747a:	3b01      	subs	r3, #1
 800747c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800747e:	8bfb      	ldrh	r3, [r7, #30]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d1ea      	bne.n	800745a <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007486:	4618      	mov	r0, r3
 8007488:	372c      	adds	r7, #44	@ 0x2c
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr

08007492 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007492:	b480      	push	{r7}
 8007494:	b085      	sub	sp, #20
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	695b      	ldr	r3, [r3, #20]
 800749e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	699b      	ldr	r3, [r3, #24]
 80074a4:	68fa      	ldr	r2, [r7, #12]
 80074a6:	4013      	ands	r3, r2
 80074a8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80074aa:	68fb      	ldr	r3, [r7, #12]
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3714      	adds	r7, #20
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr

080074b8 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b085      	sub	sp, #20
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	460b      	mov	r3, r1
 80074c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80074c8:	78fb      	ldrb	r3, [r7, #3]
 80074ca:	015a      	lsls	r2, r3, #5
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	4413      	add	r3, r2
 80074d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074d4:	689b      	ldr	r3, [r3, #8]
 80074d6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80074d8:	78fb      	ldrb	r3, [r7, #3]
 80074da:	015a      	lsls	r2, r3, #5
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	4413      	add	r3, r2
 80074e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	68ba      	ldr	r2, [r7, #8]
 80074e8:	4013      	ands	r3, r2
 80074ea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80074ec:	68bb      	ldr	r3, [r7, #8]
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3714      	adds	r7, #20
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr

080074fa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80074fa:	b480      	push	{r7}
 80074fc:	b083      	sub	sp, #12
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	695b      	ldr	r3, [r3, #20]
 8007506:	f003 0301 	and.w	r3, r3, #1
}
 800750a:	4618      	mov	r0, r3
 800750c:	370c      	adds	r7, #12
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr

08007516 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007516:	b480      	push	{r7}
 8007518:	b085      	sub	sp, #20
 800751a:	af00      	add	r7, sp, #0
 800751c:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800751e:	2300      	movs	r3, #0
 8007520:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	3301      	adds	r3, #1
 8007526:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800752e:	d901      	bls.n	8007534 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007530:	2303      	movs	r3, #3
 8007532:	e01b      	b.n	800756c <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	691b      	ldr	r3, [r3, #16]
 8007538:	2b00      	cmp	r3, #0
 800753a:	daf2      	bge.n	8007522 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800753c:	2300      	movs	r3, #0
 800753e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	691b      	ldr	r3, [r3, #16]
 8007544:	f043 0201 	orr.w	r2, r3, #1
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	3301      	adds	r3, #1
 8007550:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007558:	d901      	bls.n	800755e <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800755a:	2303      	movs	r3, #3
 800755c:	e006      	b.n	800756c <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	691b      	ldr	r3, [r3, #16]
 8007562:	f003 0301 	and.w	r3, r3, #1
 8007566:	2b01      	cmp	r3, #1
 8007568:	d0f0      	beq.n	800754c <USB_CoreReset+0x36>

  return HAL_OK;
 800756a:	2300      	movs	r3, #0
}
 800756c:	4618      	mov	r0, r3
 800756e:	3714      	adds	r7, #20
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr

08007578 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007578:	b084      	sub	sp, #16
 800757a:	b580      	push	{r7, lr}
 800757c:	b086      	sub	sp, #24
 800757e:	af00      	add	r7, sp, #0
 8007580:	6078      	str	r0, [r7, #4]
 8007582:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007586:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800758a:	2300      	movs	r3, #0
 800758c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007598:	461a      	mov	r2, r3
 800759a:	2300      	movs	r3, #0
 800759c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075a2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075ae:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075ba:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d119      	bne.n	8007602 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80075ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d10a      	bne.n	80075ec <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	68fa      	ldr	r2, [r7, #12]
 80075e0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80075e4:	f043 0304 	orr.w	r3, r3, #4
 80075e8:	6013      	str	r3, [r2, #0]
 80075ea:	e014      	b.n	8007616 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80075fa:	f023 0304 	bic.w	r3, r3, #4
 80075fe:	6013      	str	r3, [r2, #0]
 8007600:	e009      	b.n	8007616 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	68fa      	ldr	r2, [r7, #12]
 800760c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007610:	f023 0304 	bic.w	r3, r3, #4
 8007614:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007616:	2110      	movs	r1, #16
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f7ff fe44 	bl	80072a6 <USB_FlushTxFifo>
 800761e:	4603      	mov	r3, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d001      	beq.n	8007628 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f7ff fe6e 	bl	800730a <USB_FlushRxFifo>
 800762e:	4603      	mov	r3, r0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d001      	beq.n	8007638 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007634:	2301      	movs	r3, #1
 8007636:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007638:	2300      	movs	r3, #0
 800763a:	613b      	str	r3, [r7, #16]
 800763c:	e015      	b.n	800766a <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	015a      	lsls	r2, r3, #5
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	4413      	add	r3, r2
 8007646:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800764a:	461a      	mov	r2, r3
 800764c:	f04f 33ff 	mov.w	r3, #4294967295
 8007650:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	015a      	lsls	r2, r3, #5
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	4413      	add	r3, r2
 800765a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800765e:	461a      	mov	r2, r3
 8007660:	2300      	movs	r3, #0
 8007662:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	3301      	adds	r3, #1
 8007668:	613b      	str	r3, [r7, #16]
 800766a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800766e:	461a      	mov	r2, r3
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	4293      	cmp	r3, r2
 8007674:	d3e3      	bcc.n	800763e <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2200      	movs	r2, #0
 800767a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f04f 32ff 	mov.w	r2, #4294967295
 8007682:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	4a18      	ldr	r2, [pc, #96]	@ (80076e8 <USB_HostInit+0x170>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d10b      	bne.n	80076a4 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007692:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	4a15      	ldr	r2, [pc, #84]	@ (80076ec <USB_HostInit+0x174>)
 8007698:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	4a14      	ldr	r2, [pc, #80]	@ (80076f0 <USB_HostInit+0x178>)
 800769e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80076a2:	e009      	b.n	80076b8 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2280      	movs	r2, #128	@ 0x80
 80076a8:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	4a11      	ldr	r2, [pc, #68]	@ (80076f4 <USB_HostInit+0x17c>)
 80076ae:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4a11      	ldr	r2, [pc, #68]	@ (80076f8 <USB_HostInit+0x180>)
 80076b4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80076b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d105      	bne.n	80076cc <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	699b      	ldr	r3, [r3, #24]
 80076c4:	f043 0210 	orr.w	r2, r3, #16
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	699a      	ldr	r2, [r3, #24]
 80076d0:	4b0a      	ldr	r3, [pc, #40]	@ (80076fc <USB_HostInit+0x184>)
 80076d2:	4313      	orrs	r3, r2
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80076d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3718      	adds	r7, #24
 80076de:	46bd      	mov	sp, r7
 80076e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80076e4:	b004      	add	sp, #16
 80076e6:	4770      	bx	lr
 80076e8:	40040000 	.word	0x40040000
 80076ec:	01000200 	.word	0x01000200
 80076f0:	00e00300 	.word	0x00e00300
 80076f4:	00600080 	.word	0x00600080
 80076f8:	004000e0 	.word	0x004000e0
 80076fc:	a3200008 	.word	0xa3200008

08007700 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007700:	b480      	push	{r7}
 8007702:	b085      	sub	sp, #20
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	460b      	mov	r3, r1
 800770a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800771e:	f023 0303 	bic.w	r3, r3, #3
 8007722:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	78fb      	ldrb	r3, [r7, #3]
 800772e:	f003 0303 	and.w	r3, r3, #3
 8007732:	68f9      	ldr	r1, [r7, #12]
 8007734:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007738:	4313      	orrs	r3, r2
 800773a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800773c:	78fb      	ldrb	r3, [r7, #3]
 800773e:	2b01      	cmp	r3, #1
 8007740:	d107      	bne.n	8007752 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007748:	461a      	mov	r2, r3
 800774a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800774e:	6053      	str	r3, [r2, #4]
 8007750:	e00c      	b.n	800776c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8007752:	78fb      	ldrb	r3, [r7, #3]
 8007754:	2b02      	cmp	r3, #2
 8007756:	d107      	bne.n	8007768 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800775e:	461a      	mov	r2, r3
 8007760:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007764:	6053      	str	r3, [r2, #4]
 8007766:	e001      	b.n	800776c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007768:	2301      	movs	r3, #1
 800776a:	e000      	b.n	800776e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800776c:	2300      	movs	r3, #0
}
 800776e:	4618      	mov	r0, r3
 8007770:	3714      	adds	r7, #20
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr

0800777a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800777a:	b580      	push	{r7, lr}
 800777c:	b084      	sub	sp, #16
 800777e:	af00      	add	r7, sp, #0
 8007780:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007786:	2300      	movs	r3, #0
 8007788:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800779a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	68fa      	ldr	r2, [r7, #12]
 80077a0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80077a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077a8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80077aa:	2064      	movs	r0, #100	@ 0x64
 80077ac:	f7fa fc60 	bl	8002070 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	68fa      	ldr	r2, [r7, #12]
 80077b4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80077b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077bc:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80077be:	200a      	movs	r0, #10
 80077c0:	f7fa fc56 	bl	8002070 <HAL_Delay>

  return HAL_OK;
 80077c4:	2300      	movs	r3, #0
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3710      	adds	r7, #16
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bd80      	pop	{r7, pc}

080077ce <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80077ce:	b480      	push	{r7}
 80077d0:	b085      	sub	sp, #20
 80077d2:	af00      	add	r7, sp, #0
 80077d4:	6078      	str	r0, [r7, #4]
 80077d6:	460b      	mov	r3, r1
 80077d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80077de:	2300      	movs	r3, #0
 80077e0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80077f2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d109      	bne.n	8007812 <USB_DriveVbus+0x44>
 80077fe:	78fb      	ldrb	r3, [r7, #3]
 8007800:	2b01      	cmp	r3, #1
 8007802:	d106      	bne.n	8007812 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	68fa      	ldr	r2, [r7, #12]
 8007808:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800780c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007810:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007818:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800781c:	d109      	bne.n	8007832 <USB_DriveVbus+0x64>
 800781e:	78fb      	ldrb	r3, [r7, #3]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d106      	bne.n	8007832 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	68fa      	ldr	r2, [r7, #12]
 8007828:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800782c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007830:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007832:	2300      	movs	r3, #0
}
 8007834:	4618      	mov	r0, r3
 8007836:	3714      	adds	r7, #20
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr

08007840 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007840:	b480      	push	{r7}
 8007842:	b085      	sub	sp, #20
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800784c:	2300      	movs	r3, #0
 800784e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	0c5b      	lsrs	r3, r3, #17
 800785e:	f003 0303 	and.w	r3, r3, #3
}
 8007862:	4618      	mov	r0, r3
 8007864:	3714      	adds	r7, #20
 8007866:	46bd      	mov	sp, r7
 8007868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786c:	4770      	bx	lr

0800786e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800786e:	b480      	push	{r7}
 8007870:	b085      	sub	sp, #20
 8007872:	af00      	add	r7, sp, #0
 8007874:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	b29b      	uxth	r3, r3
}
 8007884:	4618      	mov	r0, r3
 8007886:	3714      	adds	r7, #20
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr

08007890 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b088      	sub	sp, #32
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	4608      	mov	r0, r1
 800789a:	4611      	mov	r1, r2
 800789c:	461a      	mov	r2, r3
 800789e:	4603      	mov	r3, r0
 80078a0:	70fb      	strb	r3, [r7, #3]
 80078a2:	460b      	mov	r3, r1
 80078a4:	70bb      	strb	r3, [r7, #2]
 80078a6:	4613      	mov	r3, r2
 80078a8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80078aa:	2300      	movs	r3, #0
 80078ac:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80078b2:	78fb      	ldrb	r3, [r7, #3]
 80078b4:	015a      	lsls	r2, r3, #5
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	4413      	add	r3, r2
 80078ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078be:	461a      	mov	r2, r3
 80078c0:	f04f 33ff 	mov.w	r3, #4294967295
 80078c4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80078c6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80078ca:	2b03      	cmp	r3, #3
 80078cc:	d87c      	bhi.n	80079c8 <USB_HC_Init+0x138>
 80078ce:	a201      	add	r2, pc, #4	@ (adr r2, 80078d4 <USB_HC_Init+0x44>)
 80078d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078d4:	080078e5 	.word	0x080078e5
 80078d8:	0800798b 	.word	0x0800798b
 80078dc:	080078e5 	.word	0x080078e5
 80078e0:	0800794d 	.word	0x0800794d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80078e4:	78fb      	ldrb	r3, [r7, #3]
 80078e6:	015a      	lsls	r2, r3, #5
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	4413      	add	r3, r2
 80078ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078f0:	461a      	mov	r2, r3
 80078f2:	f240 439d 	movw	r3, #1181	@ 0x49d
 80078f6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80078f8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	da10      	bge.n	8007922 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007900:	78fb      	ldrb	r3, [r7, #3]
 8007902:	015a      	lsls	r2, r3, #5
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	4413      	add	r3, r2
 8007908:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	78fa      	ldrb	r2, [r7, #3]
 8007910:	0151      	lsls	r1, r2, #5
 8007912:	693a      	ldr	r2, [r7, #16]
 8007914:	440a      	add	r2, r1
 8007916:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800791a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800791e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007920:	e055      	b.n	80079ce <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	4a6f      	ldr	r2, [pc, #444]	@ (8007ae4 <USB_HC_Init+0x254>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d151      	bne.n	80079ce <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800792a:	78fb      	ldrb	r3, [r7, #3]
 800792c:	015a      	lsls	r2, r3, #5
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	4413      	add	r3, r2
 8007932:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007936:	68db      	ldr	r3, [r3, #12]
 8007938:	78fa      	ldrb	r2, [r7, #3]
 800793a:	0151      	lsls	r1, r2, #5
 800793c:	693a      	ldr	r2, [r7, #16]
 800793e:	440a      	add	r2, r1
 8007940:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007944:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007948:	60d3      	str	r3, [r2, #12]
      break;
 800794a:	e040      	b.n	80079ce <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800794c:	78fb      	ldrb	r3, [r7, #3]
 800794e:	015a      	lsls	r2, r3, #5
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	4413      	add	r3, r2
 8007954:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007958:	461a      	mov	r2, r3
 800795a:	f240 639d 	movw	r3, #1693	@ 0x69d
 800795e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007960:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007964:	2b00      	cmp	r3, #0
 8007966:	da34      	bge.n	80079d2 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007968:	78fb      	ldrb	r3, [r7, #3]
 800796a:	015a      	lsls	r2, r3, #5
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	4413      	add	r3, r2
 8007970:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007974:	68db      	ldr	r3, [r3, #12]
 8007976:	78fa      	ldrb	r2, [r7, #3]
 8007978:	0151      	lsls	r1, r2, #5
 800797a:	693a      	ldr	r2, [r7, #16]
 800797c:	440a      	add	r2, r1
 800797e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007982:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007986:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007988:	e023      	b.n	80079d2 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800798a:	78fb      	ldrb	r3, [r7, #3]
 800798c:	015a      	lsls	r2, r3, #5
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	4413      	add	r3, r2
 8007992:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007996:	461a      	mov	r2, r3
 8007998:	f240 2325 	movw	r3, #549	@ 0x225
 800799c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800799e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	da17      	bge.n	80079d6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80079a6:	78fb      	ldrb	r3, [r7, #3]
 80079a8:	015a      	lsls	r2, r3, #5
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	4413      	add	r3, r2
 80079ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079b2:	68db      	ldr	r3, [r3, #12]
 80079b4:	78fa      	ldrb	r2, [r7, #3]
 80079b6:	0151      	lsls	r1, r2, #5
 80079b8:	693a      	ldr	r2, [r7, #16]
 80079ba:	440a      	add	r2, r1
 80079bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079c0:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80079c4:	60d3      	str	r3, [r2, #12]
      }
      break;
 80079c6:	e006      	b.n	80079d6 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80079c8:	2301      	movs	r3, #1
 80079ca:	77fb      	strb	r3, [r7, #31]
      break;
 80079cc:	e004      	b.n	80079d8 <USB_HC_Init+0x148>
      break;
 80079ce:	bf00      	nop
 80079d0:	e002      	b.n	80079d8 <USB_HC_Init+0x148>
      break;
 80079d2:	bf00      	nop
 80079d4:	e000      	b.n	80079d8 <USB_HC_Init+0x148>
      break;
 80079d6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80079d8:	78fb      	ldrb	r3, [r7, #3]
 80079da:	015a      	lsls	r2, r3, #5
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	4413      	add	r3, r2
 80079e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079e4:	461a      	mov	r2, r3
 80079e6:	2300      	movs	r3, #0
 80079e8:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80079ea:	78fb      	ldrb	r3, [r7, #3]
 80079ec:	015a      	lsls	r2, r3, #5
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	4413      	add	r3, r2
 80079f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079f6:	68db      	ldr	r3, [r3, #12]
 80079f8:	78fa      	ldrb	r2, [r7, #3]
 80079fa:	0151      	lsls	r1, r2, #5
 80079fc:	693a      	ldr	r2, [r7, #16]
 80079fe:	440a      	add	r2, r1
 8007a00:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a04:	f043 0302 	orr.w	r3, r3, #2
 8007a08:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a10:	699a      	ldr	r2, [r3, #24]
 8007a12:	78fb      	ldrb	r3, [r7, #3]
 8007a14:	f003 030f 	and.w	r3, r3, #15
 8007a18:	2101      	movs	r1, #1
 8007a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8007a1e:	6939      	ldr	r1, [r7, #16]
 8007a20:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007a24:	4313      	orrs	r3, r2
 8007a26:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	699b      	ldr	r3, [r3, #24]
 8007a2c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007a34:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	da03      	bge.n	8007a44 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007a3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a40:	61bb      	str	r3, [r7, #24]
 8007a42:	e001      	b.n	8007a48 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007a44:	2300      	movs	r3, #0
 8007a46:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f7ff fef9 	bl	8007840 <USB_GetHostSpeed>
 8007a4e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007a50:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007a54:	2b02      	cmp	r3, #2
 8007a56:	d106      	bne.n	8007a66 <USB_HC_Init+0x1d6>
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	d003      	beq.n	8007a66 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007a5e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007a62:	617b      	str	r3, [r7, #20]
 8007a64:	e001      	b.n	8007a6a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007a66:	2300      	movs	r3, #0
 8007a68:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007a6a:	787b      	ldrb	r3, [r7, #1]
 8007a6c:	059b      	lsls	r3, r3, #22
 8007a6e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007a72:	78bb      	ldrb	r3, [r7, #2]
 8007a74:	02db      	lsls	r3, r3, #11
 8007a76:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007a7a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007a7c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007a80:	049b      	lsls	r3, r3, #18
 8007a82:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007a86:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8007a88:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007a8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007a8e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007a90:	69bb      	ldr	r3, [r7, #24]
 8007a92:	431a      	orrs	r2, r3
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007a98:	78fa      	ldrb	r2, [r7, #3]
 8007a9a:	0151      	lsls	r1, r2, #5
 8007a9c:	693a      	ldr	r2, [r7, #16]
 8007a9e:	440a      	add	r2, r1
 8007aa0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007aa4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007aa8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007aaa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007aae:	2b03      	cmp	r3, #3
 8007ab0:	d003      	beq.n	8007aba <USB_HC_Init+0x22a>
 8007ab2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d10f      	bne.n	8007ada <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007aba:	78fb      	ldrb	r3, [r7, #3]
 8007abc:	015a      	lsls	r2, r3, #5
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	4413      	add	r3, r2
 8007ac2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	78fa      	ldrb	r2, [r7, #3]
 8007aca:	0151      	lsls	r1, r2, #5
 8007acc:	693a      	ldr	r2, [r7, #16]
 8007ace:	440a      	add	r2, r1
 8007ad0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ad4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007ad8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007ada:	7ffb      	ldrb	r3, [r7, #31]
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	3720      	adds	r7, #32
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	40040000 	.word	0x40040000

08007ae8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b08c      	sub	sp, #48	@ 0x30
 8007aec:	af02      	add	r7, sp, #8
 8007aee:	60f8      	str	r0, [r7, #12]
 8007af0:	60b9      	str	r1, [r7, #8]
 8007af2:	4613      	mov	r3, r2
 8007af4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	785b      	ldrb	r3, [r3, #1]
 8007afe:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007b00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007b04:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	4a5d      	ldr	r2, [pc, #372]	@ (8007c80 <USB_HC_StartXfer+0x198>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d12f      	bne.n	8007b6e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8007b0e:	79fb      	ldrb	r3, [r7, #7]
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d11c      	bne.n	8007b4e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	7c9b      	ldrb	r3, [r3, #18]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d003      	beq.n	8007b24 <USB_HC_StartXfer+0x3c>
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	7c9b      	ldrb	r3, [r3, #18]
 8007b20:	2b02      	cmp	r3, #2
 8007b22:	d124      	bne.n	8007b6e <USB_HC_StartXfer+0x86>
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	799b      	ldrb	r3, [r3, #6]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d120      	bne.n	8007b6e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007b2c:	69fb      	ldr	r3, [r7, #28]
 8007b2e:	015a      	lsls	r2, r3, #5
 8007b30:	6a3b      	ldr	r3, [r7, #32]
 8007b32:	4413      	add	r3, r2
 8007b34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b38:	68db      	ldr	r3, [r3, #12]
 8007b3a:	69fa      	ldr	r2, [r7, #28]
 8007b3c:	0151      	lsls	r1, r2, #5
 8007b3e:	6a3a      	ldr	r2, [r7, #32]
 8007b40:	440a      	add	r2, r1
 8007b42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b4a:	60d3      	str	r3, [r2, #12]
 8007b4c:	e00f      	b.n	8007b6e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	791b      	ldrb	r3, [r3, #4]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d10b      	bne.n	8007b6e <USB_HC_StartXfer+0x86>
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	795b      	ldrb	r3, [r3, #5]
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d107      	bne.n	8007b6e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	785b      	ldrb	r3, [r3, #1]
 8007b62:	4619      	mov	r1, r3
 8007b64:	68f8      	ldr	r0, [r7, #12]
 8007b66:	f000 fb6b 	bl	8008240 <USB_DoPing>
        return HAL_OK;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	e232      	b.n	8007fd4 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	799b      	ldrb	r3, [r3, #6]
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d158      	bne.n	8007c28 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8007b76:	2301      	movs	r3, #1
 8007b78:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	78db      	ldrb	r3, [r3, #3]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d007      	beq.n	8007b92 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007b82:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b84:	68ba      	ldr	r2, [r7, #8]
 8007b86:	8a92      	ldrh	r2, [r2, #20]
 8007b88:	fb03 f202 	mul.w	r2, r3, r2
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	61da      	str	r2, [r3, #28]
 8007b90:	e07c      	b.n	8007c8c <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	7c9b      	ldrb	r3, [r3, #18]
 8007b96:	2b01      	cmp	r3, #1
 8007b98:	d130      	bne.n	8007bfc <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	6a1b      	ldr	r3, [r3, #32]
 8007b9e:	2bbc      	cmp	r3, #188	@ 0xbc
 8007ba0:	d918      	bls.n	8007bd4 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	8a9b      	ldrh	r3, [r3, #20]
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	69da      	ldr	r2, [r3, #28]
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	68db      	ldr	r3, [r3, #12]
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d003      	beq.n	8007bc4 <USB_HC_StartXfer+0xdc>
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	2b02      	cmp	r3, #2
 8007bc2:	d103      	bne.n	8007bcc <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	2202      	movs	r2, #2
 8007bc8:	60da      	str	r2, [r3, #12]
 8007bca:	e05f      	b.n	8007c8c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	2201      	movs	r2, #1
 8007bd0:	60da      	str	r2, [r3, #12]
 8007bd2:	e05b      	b.n	8007c8c <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	6a1a      	ldr	r2, [r3, #32]
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d007      	beq.n	8007bf4 <USB_HC_StartXfer+0x10c>
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	2b02      	cmp	r3, #2
 8007bea:	d003      	beq.n	8007bf4 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	2204      	movs	r2, #4
 8007bf0:	60da      	str	r2, [r3, #12]
 8007bf2:	e04b      	b.n	8007c8c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	2203      	movs	r2, #3
 8007bf8:	60da      	str	r2, [r3, #12]
 8007bfa:	e047      	b.n	8007c8c <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007bfc:	79fb      	ldrb	r3, [r7, #7]
 8007bfe:	2b01      	cmp	r3, #1
 8007c00:	d10d      	bne.n	8007c1e <USB_HC_StartXfer+0x136>
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	6a1b      	ldr	r3, [r3, #32]
 8007c06:	68ba      	ldr	r2, [r7, #8]
 8007c08:	8a92      	ldrh	r2, [r2, #20]
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d907      	bls.n	8007c1e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007c0e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007c10:	68ba      	ldr	r2, [r7, #8]
 8007c12:	8a92      	ldrh	r2, [r2, #20]
 8007c14:	fb03 f202 	mul.w	r2, r3, r2
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	61da      	str	r2, [r3, #28]
 8007c1c:	e036      	b.n	8007c8c <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	6a1a      	ldr	r2, [r3, #32]
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	61da      	str	r2, [r3, #28]
 8007c26:	e031      	b.n	8007c8c <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	6a1b      	ldr	r3, [r3, #32]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d018      	beq.n	8007c62 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	6a1b      	ldr	r3, [r3, #32]
 8007c34:	68ba      	ldr	r2, [r7, #8]
 8007c36:	8a92      	ldrh	r2, [r2, #20]
 8007c38:	4413      	add	r3, r2
 8007c3a:	3b01      	subs	r3, #1
 8007c3c:	68ba      	ldr	r2, [r7, #8]
 8007c3e:	8a92      	ldrh	r2, [r2, #20]
 8007c40:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c44:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007c46:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007c48:	8b7b      	ldrh	r3, [r7, #26]
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d90b      	bls.n	8007c66 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007c4e:	8b7b      	ldrh	r3, [r7, #26]
 8007c50:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007c52:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007c54:	68ba      	ldr	r2, [r7, #8]
 8007c56:	8a92      	ldrh	r2, [r2, #20]
 8007c58:	fb03 f202 	mul.w	r2, r3, r2
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	61da      	str	r2, [r3, #28]
 8007c60:	e001      	b.n	8007c66 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007c62:	2301      	movs	r3, #1
 8007c64:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	78db      	ldrb	r3, [r3, #3]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d00a      	beq.n	8007c84 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007c6e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007c70:	68ba      	ldr	r2, [r7, #8]
 8007c72:	8a92      	ldrh	r2, [r2, #20]
 8007c74:	fb03 f202 	mul.w	r2, r3, r2
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	61da      	str	r2, [r3, #28]
 8007c7c:	e006      	b.n	8007c8c <USB_HC_StartXfer+0x1a4>
 8007c7e:	bf00      	nop
 8007c80:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	6a1a      	ldr	r2, [r3, #32]
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	69db      	ldr	r3, [r3, #28]
 8007c90:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007c94:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007c96:	04d9      	lsls	r1, r3, #19
 8007c98:	4ba3      	ldr	r3, [pc, #652]	@ (8007f28 <USB_HC_StartXfer+0x440>)
 8007c9a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007c9c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	7d9b      	ldrb	r3, [r3, #22]
 8007ca2:	075b      	lsls	r3, r3, #29
 8007ca4:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007ca8:	69f9      	ldr	r1, [r7, #28]
 8007caa:	0148      	lsls	r0, r1, #5
 8007cac:	6a39      	ldr	r1, [r7, #32]
 8007cae:	4401      	add	r1, r0
 8007cb0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007cb4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007cb6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007cb8:	79fb      	ldrb	r3, [r7, #7]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d009      	beq.n	8007cd2 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	6999      	ldr	r1, [r3, #24]
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	015a      	lsls	r2, r3, #5
 8007cc6:	6a3b      	ldr	r3, [r7, #32]
 8007cc8:	4413      	add	r3, r2
 8007cca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cce:	460a      	mov	r2, r1
 8007cd0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007cd2:	6a3b      	ldr	r3, [r7, #32]
 8007cd4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007cd8:	689b      	ldr	r3, [r3, #8]
 8007cda:	f003 0301 	and.w	r3, r3, #1
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	bf0c      	ite	eq
 8007ce2:	2301      	moveq	r3, #1
 8007ce4:	2300      	movne	r3, #0
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007cea:	69fb      	ldr	r3, [r7, #28]
 8007cec:	015a      	lsls	r2, r3, #5
 8007cee:	6a3b      	ldr	r3, [r7, #32]
 8007cf0:	4413      	add	r3, r2
 8007cf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	69fa      	ldr	r2, [r7, #28]
 8007cfa:	0151      	lsls	r1, r2, #5
 8007cfc:	6a3a      	ldr	r2, [r7, #32]
 8007cfe:	440a      	add	r2, r1
 8007d00:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d04:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007d08:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007d0a:	69fb      	ldr	r3, [r7, #28]
 8007d0c:	015a      	lsls	r2, r3, #5
 8007d0e:	6a3b      	ldr	r3, [r7, #32]
 8007d10:	4413      	add	r3, r2
 8007d12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d16:	681a      	ldr	r2, [r3, #0]
 8007d18:	7e7b      	ldrb	r3, [r7, #25]
 8007d1a:	075b      	lsls	r3, r3, #29
 8007d1c:	69f9      	ldr	r1, [r7, #28]
 8007d1e:	0148      	lsls	r0, r1, #5
 8007d20:	6a39      	ldr	r1, [r7, #32]
 8007d22:	4401      	add	r1, r0
 8007d24:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	799b      	ldrb	r3, [r3, #6]
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	f040 80c3 	bne.w	8007ebc <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	7c5b      	ldrb	r3, [r3, #17]
 8007d3a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007d3c:	68ba      	ldr	r2, [r7, #8]
 8007d3e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007d40:	4313      	orrs	r3, r2
 8007d42:	69fa      	ldr	r2, [r7, #28]
 8007d44:	0151      	lsls	r1, r2, #5
 8007d46:	6a3a      	ldr	r2, [r7, #32]
 8007d48:	440a      	add	r2, r1
 8007d4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007d4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007d52:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007d54:	69fb      	ldr	r3, [r7, #28]
 8007d56:	015a      	lsls	r2, r3, #5
 8007d58:	6a3b      	ldr	r3, [r7, #32]
 8007d5a:	4413      	add	r3, r2
 8007d5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d60:	68db      	ldr	r3, [r3, #12]
 8007d62:	69fa      	ldr	r2, [r7, #28]
 8007d64:	0151      	lsls	r1, r2, #5
 8007d66:	6a3a      	ldr	r2, [r7, #32]
 8007d68:	440a      	add	r2, r1
 8007d6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d6e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007d72:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	79db      	ldrb	r3, [r3, #7]
 8007d78:	2b01      	cmp	r3, #1
 8007d7a:	d123      	bne.n	8007dc4 <USB_HC_StartXfer+0x2dc>
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	78db      	ldrb	r3, [r3, #3]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d11f      	bne.n	8007dc4 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	015a      	lsls	r2, r3, #5
 8007d88:	6a3b      	ldr	r3, [r7, #32]
 8007d8a:	4413      	add	r3, r2
 8007d8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	69fa      	ldr	r2, [r7, #28]
 8007d94:	0151      	lsls	r1, r2, #5
 8007d96:	6a3a      	ldr	r2, [r7, #32]
 8007d98:	440a      	add	r2, r1
 8007d9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007da2:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007da4:	69fb      	ldr	r3, [r7, #28]
 8007da6:	015a      	lsls	r2, r3, #5
 8007da8:	6a3b      	ldr	r3, [r7, #32]
 8007daa:	4413      	add	r3, r2
 8007dac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007db0:	68db      	ldr	r3, [r3, #12]
 8007db2:	69fa      	ldr	r2, [r7, #28]
 8007db4:	0151      	lsls	r1, r2, #5
 8007db6:	6a3a      	ldr	r2, [r7, #32]
 8007db8:	440a      	add	r2, r1
 8007dba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007dbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dc2:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	7c9b      	ldrb	r3, [r3, #18]
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d003      	beq.n	8007dd4 <USB_HC_StartXfer+0x2ec>
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	7c9b      	ldrb	r3, [r3, #18]
 8007dd0:	2b03      	cmp	r3, #3
 8007dd2:	d117      	bne.n	8007e04 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d113      	bne.n	8007e04 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	78db      	ldrb	r3, [r3, #3]
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d10f      	bne.n	8007e04 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007de4:	69fb      	ldr	r3, [r7, #28]
 8007de6:	015a      	lsls	r2, r3, #5
 8007de8:	6a3b      	ldr	r3, [r7, #32]
 8007dea:	4413      	add	r3, r2
 8007dec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	69fa      	ldr	r2, [r7, #28]
 8007df4:	0151      	lsls	r1, r2, #5
 8007df6:	6a3a      	ldr	r2, [r7, #32]
 8007df8:	440a      	add	r2, r1
 8007dfa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007dfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e02:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	7c9b      	ldrb	r3, [r3, #18]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d162      	bne.n	8007ed2 <USB_HC_StartXfer+0x3ea>
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	78db      	ldrb	r3, [r3, #3]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d15e      	bne.n	8007ed2 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	68db      	ldr	r3, [r3, #12]
 8007e18:	3b01      	subs	r3, #1
 8007e1a:	2b03      	cmp	r3, #3
 8007e1c:	d858      	bhi.n	8007ed0 <USB_HC_StartXfer+0x3e8>
 8007e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8007e24 <USB_HC_StartXfer+0x33c>)
 8007e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e24:	08007e35 	.word	0x08007e35
 8007e28:	08007e57 	.word	0x08007e57
 8007e2c:	08007e79 	.word	0x08007e79
 8007e30:	08007e9b 	.word	0x08007e9b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007e34:	69fb      	ldr	r3, [r7, #28]
 8007e36:	015a      	lsls	r2, r3, #5
 8007e38:	6a3b      	ldr	r3, [r7, #32]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	69fa      	ldr	r2, [r7, #28]
 8007e44:	0151      	lsls	r1, r2, #5
 8007e46:	6a3a      	ldr	r2, [r7, #32]
 8007e48:	440a      	add	r2, r1
 8007e4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e52:	6053      	str	r3, [r2, #4]
          break;
 8007e54:	e03d      	b.n	8007ed2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007e56:	69fb      	ldr	r3, [r7, #28]
 8007e58:	015a      	lsls	r2, r3, #5
 8007e5a:	6a3b      	ldr	r3, [r7, #32]
 8007e5c:	4413      	add	r3, r2
 8007e5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	69fa      	ldr	r2, [r7, #28]
 8007e66:	0151      	lsls	r1, r2, #5
 8007e68:	6a3a      	ldr	r2, [r7, #32]
 8007e6a:	440a      	add	r2, r1
 8007e6c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e70:	f043 030e 	orr.w	r3, r3, #14
 8007e74:	6053      	str	r3, [r2, #4]
          break;
 8007e76:	e02c      	b.n	8007ed2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007e78:	69fb      	ldr	r3, [r7, #28]
 8007e7a:	015a      	lsls	r2, r3, #5
 8007e7c:	6a3b      	ldr	r3, [r7, #32]
 8007e7e:	4413      	add	r3, r2
 8007e80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e84:	685b      	ldr	r3, [r3, #4]
 8007e86:	69fa      	ldr	r2, [r7, #28]
 8007e88:	0151      	lsls	r1, r2, #5
 8007e8a:	6a3a      	ldr	r2, [r7, #32]
 8007e8c:	440a      	add	r2, r1
 8007e8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e92:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007e96:	6053      	str	r3, [r2, #4]
          break;
 8007e98:	e01b      	b.n	8007ed2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007e9a:	69fb      	ldr	r3, [r7, #28]
 8007e9c:	015a      	lsls	r2, r3, #5
 8007e9e:	6a3b      	ldr	r3, [r7, #32]
 8007ea0:	4413      	add	r3, r2
 8007ea2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	69fa      	ldr	r2, [r7, #28]
 8007eaa:	0151      	lsls	r1, r2, #5
 8007eac:	6a3a      	ldr	r2, [r7, #32]
 8007eae:	440a      	add	r2, r1
 8007eb0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007eb4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007eb8:	6053      	str	r3, [r2, #4]
          break;
 8007eba:	e00a      	b.n	8007ed2 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007ebc:	69fb      	ldr	r3, [r7, #28]
 8007ebe:	015a      	lsls	r2, r3, #5
 8007ec0:	6a3b      	ldr	r3, [r7, #32]
 8007ec2:	4413      	add	r3, r2
 8007ec4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ec8:	461a      	mov	r2, r3
 8007eca:	2300      	movs	r3, #0
 8007ecc:	6053      	str	r3, [r2, #4]
 8007ece:	e000      	b.n	8007ed2 <USB_HC_StartXfer+0x3ea>
          break;
 8007ed0:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007ed2:	69fb      	ldr	r3, [r7, #28]
 8007ed4:	015a      	lsls	r2, r3, #5
 8007ed6:	6a3b      	ldr	r3, [r7, #32]
 8007ed8:	4413      	add	r3, r2
 8007eda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007ee8:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	78db      	ldrb	r3, [r3, #3]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d004      	beq.n	8007efc <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ef8:	613b      	str	r3, [r7, #16]
 8007efa:	e003      	b.n	8007f04 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007efc:	693b      	ldr	r3, [r7, #16]
 8007efe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007f02:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007f0a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007f0c:	69fb      	ldr	r3, [r7, #28]
 8007f0e:	015a      	lsls	r2, r3, #5
 8007f10:	6a3b      	ldr	r3, [r7, #32]
 8007f12:	4413      	add	r3, r2
 8007f14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f18:	461a      	mov	r2, r3
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007f1e:	79fb      	ldrb	r3, [r7, #7]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d003      	beq.n	8007f2c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007f24:	2300      	movs	r3, #0
 8007f26:	e055      	b.n	8007fd4 <USB_HC_StartXfer+0x4ec>
 8007f28:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	78db      	ldrb	r3, [r3, #3]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d14e      	bne.n	8007fd2 <USB_HC_StartXfer+0x4ea>
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	6a1b      	ldr	r3, [r3, #32]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d04a      	beq.n	8007fd2 <USB_HC_StartXfer+0x4ea>
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	79db      	ldrb	r3, [r3, #7]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d146      	bne.n	8007fd2 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	7c9b      	ldrb	r3, [r3, #18]
 8007f48:	2b03      	cmp	r3, #3
 8007f4a:	d831      	bhi.n	8007fb0 <USB_HC_StartXfer+0x4c8>
 8007f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8007f54 <USB_HC_StartXfer+0x46c>)
 8007f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f52:	bf00      	nop
 8007f54:	08007f65 	.word	0x08007f65
 8007f58:	08007f89 	.word	0x08007f89
 8007f5c:	08007f65 	.word	0x08007f65
 8007f60:	08007f89 	.word	0x08007f89
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	6a1b      	ldr	r3, [r3, #32]
 8007f68:	3303      	adds	r3, #3
 8007f6a:	089b      	lsrs	r3, r3, #2
 8007f6c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007f6e:	8afa      	ldrh	r2, [r7, #22]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d91c      	bls.n	8007fb4 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	699b      	ldr	r3, [r3, #24]
 8007f7e:	f043 0220 	orr.w	r2, r3, #32
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	619a      	str	r2, [r3, #24]
        }
        break;
 8007f86:	e015      	b.n	8007fb4 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	6a1b      	ldr	r3, [r3, #32]
 8007f8c:	3303      	adds	r3, #3
 8007f8e:	089b      	lsrs	r3, r3, #2
 8007f90:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007f92:	8afa      	ldrh	r2, [r7, #22]
 8007f94:	6a3b      	ldr	r3, [r7, #32]
 8007f96:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f9a:	691b      	ldr	r3, [r3, #16]
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d90a      	bls.n	8007fb8 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	699b      	ldr	r3, [r3, #24]
 8007fa6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	619a      	str	r2, [r3, #24]
        }
        break;
 8007fae:	e003      	b.n	8007fb8 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007fb0:	bf00      	nop
 8007fb2:	e002      	b.n	8007fba <USB_HC_StartXfer+0x4d2>
        break;
 8007fb4:	bf00      	nop
 8007fb6:	e000      	b.n	8007fba <USB_HC_StartXfer+0x4d2>
        break;
 8007fb8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	6999      	ldr	r1, [r3, #24]
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	785a      	ldrb	r2, [r3, #1]
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	6a1b      	ldr	r3, [r3, #32]
 8007fc6:	b29b      	uxth	r3, r3
 8007fc8:	2000      	movs	r0, #0
 8007fca:	9000      	str	r0, [sp, #0]
 8007fcc:	68f8      	ldr	r0, [r7, #12]
 8007fce:	f7ff f9ca 	bl	8007366 <USB_WritePacket>
  }

  return HAL_OK;
 8007fd2:	2300      	movs	r3, #0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3728      	adds	r7, #40	@ 0x28
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b085      	sub	sp, #20
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007fee:	695b      	ldr	r3, [r3, #20]
 8007ff0:	b29b      	uxth	r3, r3
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3714      	adds	r7, #20
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr

08007ffe <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007ffe:	b480      	push	{r7}
 8008000:	b089      	sub	sp, #36	@ 0x24
 8008002:	af00      	add	r7, sp, #0
 8008004:	6078      	str	r0, [r7, #4]
 8008006:	460b      	mov	r3, r1
 8008008:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800800e:	78fb      	ldrb	r3, [r7, #3]
 8008010:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008012:	2300      	movs	r3, #0
 8008014:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008016:	69bb      	ldr	r3, [r7, #24]
 8008018:	015a      	lsls	r2, r3, #5
 800801a:	69fb      	ldr	r3, [r7, #28]
 800801c:	4413      	add	r3, r2
 800801e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	0c9b      	lsrs	r3, r3, #18
 8008026:	f003 0303 	and.w	r3, r3, #3
 800802a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800802c:	69bb      	ldr	r3, [r7, #24]
 800802e:	015a      	lsls	r2, r3, #5
 8008030:	69fb      	ldr	r3, [r7, #28]
 8008032:	4413      	add	r3, r2
 8008034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	0fdb      	lsrs	r3, r3, #31
 800803c:	f003 0301 	and.w	r3, r3, #1
 8008040:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	015a      	lsls	r2, r3, #5
 8008046:	69fb      	ldr	r3, [r7, #28]
 8008048:	4413      	add	r3, r2
 800804a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	0fdb      	lsrs	r3, r3, #31
 8008052:	f003 0301 	and.w	r3, r3, #1
 8008056:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	f003 0320 	and.w	r3, r3, #32
 8008060:	2b20      	cmp	r3, #32
 8008062:	d10d      	bne.n	8008080 <USB_HC_Halt+0x82>
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d10a      	bne.n	8008080 <USB_HC_Halt+0x82>
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d005      	beq.n	800807c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	2b01      	cmp	r3, #1
 8008074:	d002      	beq.n	800807c <USB_HC_Halt+0x7e>
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	2b03      	cmp	r3, #3
 800807a:	d101      	bne.n	8008080 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800807c:	2300      	movs	r3, #0
 800807e:	e0d8      	b.n	8008232 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d002      	beq.n	800808c <USB_HC_Halt+0x8e>
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	2b02      	cmp	r3, #2
 800808a:	d173      	bne.n	8008174 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800808c:	69bb      	ldr	r3, [r7, #24]
 800808e:	015a      	lsls	r2, r3, #5
 8008090:	69fb      	ldr	r3, [r7, #28]
 8008092:	4413      	add	r3, r2
 8008094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	69ba      	ldr	r2, [r7, #24]
 800809c:	0151      	lsls	r1, r2, #5
 800809e:	69fa      	ldr	r2, [r7, #28]
 80080a0:	440a      	add	r2, r1
 80080a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80080aa:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	f003 0320 	and.w	r3, r3, #32
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d14a      	bne.n	800814e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d133      	bne.n	800812c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80080c4:	69bb      	ldr	r3, [r7, #24]
 80080c6:	015a      	lsls	r2, r3, #5
 80080c8:	69fb      	ldr	r3, [r7, #28]
 80080ca:	4413      	add	r3, r2
 80080cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	69ba      	ldr	r2, [r7, #24]
 80080d4:	0151      	lsls	r1, r2, #5
 80080d6:	69fa      	ldr	r2, [r7, #28]
 80080d8:	440a      	add	r2, r1
 80080da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80080e2:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80080e4:	69bb      	ldr	r3, [r7, #24]
 80080e6:	015a      	lsls	r2, r3, #5
 80080e8:	69fb      	ldr	r3, [r7, #28]
 80080ea:	4413      	add	r3, r2
 80080ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	69ba      	ldr	r2, [r7, #24]
 80080f4:	0151      	lsls	r1, r2, #5
 80080f6:	69fa      	ldr	r2, [r7, #28]
 80080f8:	440a      	add	r2, r1
 80080fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008102:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	3301      	adds	r3, #1
 8008108:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008110:	d82e      	bhi.n	8008170 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008112:	69bb      	ldr	r3, [r7, #24]
 8008114:	015a      	lsls	r2, r3, #5
 8008116:	69fb      	ldr	r3, [r7, #28]
 8008118:	4413      	add	r3, r2
 800811a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008124:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008128:	d0ec      	beq.n	8008104 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800812a:	e081      	b.n	8008230 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	015a      	lsls	r2, r3, #5
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	4413      	add	r3, r2
 8008134:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	69ba      	ldr	r2, [r7, #24]
 800813c:	0151      	lsls	r1, r2, #5
 800813e:	69fa      	ldr	r2, [r7, #28]
 8008140:	440a      	add	r2, r1
 8008142:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008146:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800814a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800814c:	e070      	b.n	8008230 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	015a      	lsls	r2, r3, #5
 8008152:	69fb      	ldr	r3, [r7, #28]
 8008154:	4413      	add	r3, r2
 8008156:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	69ba      	ldr	r2, [r7, #24]
 800815e:	0151      	lsls	r1, r2, #5
 8008160:	69fa      	ldr	r2, [r7, #28]
 8008162:	440a      	add	r2, r1
 8008164:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008168:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800816c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800816e:	e05f      	b.n	8008230 <USB_HC_Halt+0x232>
            break;
 8008170:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008172:	e05d      	b.n	8008230 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	015a      	lsls	r2, r3, #5
 8008178:	69fb      	ldr	r3, [r7, #28]
 800817a:	4413      	add	r3, r2
 800817c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	69ba      	ldr	r2, [r7, #24]
 8008184:	0151      	lsls	r1, r2, #5
 8008186:	69fa      	ldr	r2, [r7, #28]
 8008188:	440a      	add	r2, r1
 800818a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800818e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008192:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008194:	69fb      	ldr	r3, [r7, #28]
 8008196:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800819a:	691b      	ldr	r3, [r3, #16]
 800819c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d133      	bne.n	800820c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	015a      	lsls	r2, r3, #5
 80081a8:	69fb      	ldr	r3, [r7, #28]
 80081aa:	4413      	add	r3, r2
 80081ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	69ba      	ldr	r2, [r7, #24]
 80081b4:	0151      	lsls	r1, r2, #5
 80081b6:	69fa      	ldr	r2, [r7, #28]
 80081b8:	440a      	add	r2, r1
 80081ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80081be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80081c2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80081c4:	69bb      	ldr	r3, [r7, #24]
 80081c6:	015a      	lsls	r2, r3, #5
 80081c8:	69fb      	ldr	r3, [r7, #28]
 80081ca:	4413      	add	r3, r2
 80081cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	69ba      	ldr	r2, [r7, #24]
 80081d4:	0151      	lsls	r1, r2, #5
 80081d6:	69fa      	ldr	r2, [r7, #28]
 80081d8:	440a      	add	r2, r1
 80081da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80081de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80081e2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	3301      	adds	r3, #1
 80081e8:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80081f0:	d81d      	bhi.n	800822e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80081f2:	69bb      	ldr	r3, [r7, #24]
 80081f4:	015a      	lsls	r2, r3, #5
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	4413      	add	r3, r2
 80081fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008204:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008208:	d0ec      	beq.n	80081e4 <USB_HC_Halt+0x1e6>
 800820a:	e011      	b.n	8008230 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800820c:	69bb      	ldr	r3, [r7, #24]
 800820e:	015a      	lsls	r2, r3, #5
 8008210:	69fb      	ldr	r3, [r7, #28]
 8008212:	4413      	add	r3, r2
 8008214:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	69ba      	ldr	r2, [r7, #24]
 800821c:	0151      	lsls	r1, r2, #5
 800821e:	69fa      	ldr	r2, [r7, #28]
 8008220:	440a      	add	r2, r1
 8008222:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008226:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800822a:	6013      	str	r3, [r2, #0]
 800822c:	e000      	b.n	8008230 <USB_HC_Halt+0x232>
          break;
 800822e:	bf00      	nop
    }
  }

  return HAL_OK;
 8008230:	2300      	movs	r3, #0
}
 8008232:	4618      	mov	r0, r3
 8008234:	3724      	adds	r7, #36	@ 0x24
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr
	...

08008240 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008240:	b480      	push	{r7}
 8008242:	b087      	sub	sp, #28
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
 8008248:	460b      	mov	r3, r1
 800824a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008250:	78fb      	ldrb	r3, [r7, #3]
 8008252:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008254:	2301      	movs	r3, #1
 8008256:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	04da      	lsls	r2, r3, #19
 800825c:	4b15      	ldr	r3, [pc, #84]	@ (80082b4 <USB_DoPing+0x74>)
 800825e:	4013      	ands	r3, r2
 8008260:	693a      	ldr	r2, [r7, #16]
 8008262:	0151      	lsls	r1, r2, #5
 8008264:	697a      	ldr	r2, [r7, #20]
 8008266:	440a      	add	r2, r1
 8008268:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800826c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008270:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	015a      	lsls	r2, r3, #5
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	4413      	add	r3, r2
 800827a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008288:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008290:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	015a      	lsls	r2, r3, #5
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	4413      	add	r3, r2
 800829a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800829e:	461a      	mov	r2, r3
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80082a4:	2300      	movs	r3, #0
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	371c      	adds	r7, #28
 80082aa:	46bd      	mov	sp, r7
 80082ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b0:	4770      	bx	lr
 80082b2:	bf00      	nop
 80082b4:	1ff80000 	.word	0x1ff80000

080082b8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b088      	sub	sp, #32
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80082c0:	2300      	movs	r3, #0
 80082c2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80082c8:	2300      	movs	r3, #0
 80082ca:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f7fe ff8d 	bl	80071ec <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80082d2:	2110      	movs	r1, #16
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f7fe ffe6 	bl	80072a6 <USB_FlushTxFifo>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d001      	beq.n	80082e4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80082e0:	2301      	movs	r3, #1
 80082e2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f7ff f810 	bl	800730a <USB_FlushRxFifo>
 80082ea:	4603      	mov	r3, r0
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d001      	beq.n	80082f4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80082f4:	2300      	movs	r3, #0
 80082f6:	61bb      	str	r3, [r7, #24]
 80082f8:	e01f      	b.n	800833a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80082fa:	69bb      	ldr	r3, [r7, #24]
 80082fc:	015a      	lsls	r2, r3, #5
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	4413      	add	r3, r2
 8008302:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008310:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008318:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008320:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	015a      	lsls	r2, r3, #5
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	4413      	add	r3, r2
 800832a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800832e:	461a      	mov	r2, r3
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	3301      	adds	r3, #1
 8008338:	61bb      	str	r3, [r7, #24]
 800833a:	69bb      	ldr	r3, [r7, #24]
 800833c:	2b0f      	cmp	r3, #15
 800833e:	d9dc      	bls.n	80082fa <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008340:	2300      	movs	r3, #0
 8008342:	61bb      	str	r3, [r7, #24]
 8008344:	e034      	b.n	80083b0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008346:	69bb      	ldr	r3, [r7, #24]
 8008348:	015a      	lsls	r2, r3, #5
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	4413      	add	r3, r2
 800834e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800835c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008364:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800836c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800836e:	69bb      	ldr	r3, [r7, #24]
 8008370:	015a      	lsls	r2, r3, #5
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	4413      	add	r3, r2
 8008376:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800837a:	461a      	mov	r2, r3
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	3301      	adds	r3, #1
 8008384:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800838c:	d80c      	bhi.n	80083a8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800838e:	69bb      	ldr	r3, [r7, #24]
 8008390:	015a      	lsls	r2, r3, #5
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	4413      	add	r3, r2
 8008396:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083a4:	d0ec      	beq.n	8008380 <USB_StopHost+0xc8>
 80083a6:	e000      	b.n	80083aa <USB_StopHost+0xf2>
        break;
 80083a8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80083aa:	69bb      	ldr	r3, [r7, #24]
 80083ac:	3301      	adds	r3, #1
 80083ae:	61bb      	str	r3, [r7, #24]
 80083b0:	69bb      	ldr	r3, [r7, #24]
 80083b2:	2b0f      	cmp	r3, #15
 80083b4:	d9c7      	bls.n	8008346 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80083bc:	461a      	mov	r2, r3
 80083be:	f04f 33ff 	mov.w	r3, #4294967295
 80083c2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f04f 32ff 	mov.w	r2, #4294967295
 80083ca:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f7fe fefc 	bl	80071ca <USB_EnableGlobalInt>

  return ret;
 80083d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3720      	adds	r7, #32
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}

080083dc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80083dc:	b590      	push	{r4, r7, lr}
 80083de:	b089      	sub	sp, #36	@ 0x24
 80083e0:	af04      	add	r7, sp, #16
 80083e2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80083e4:	2301      	movs	r3, #1
 80083e6:	2202      	movs	r2, #2
 80083e8:	2102      	movs	r1, #2
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f000 fc85 	bl	8008cfa <USBH_FindInterface>
 80083f0:	4603      	mov	r3, r0
 80083f2:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80083f4:	7bfb      	ldrb	r3, [r7, #15]
 80083f6:	2bff      	cmp	r3, #255	@ 0xff
 80083f8:	d002      	beq.n	8008400 <USBH_CDC_InterfaceInit+0x24>
 80083fa:	7bfb      	ldrb	r3, [r7, #15]
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	d901      	bls.n	8008404 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008400:	2302      	movs	r3, #2
 8008402:	e13d      	b.n	8008680 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008404:	7bfb      	ldrb	r3, [r7, #15]
 8008406:	4619      	mov	r1, r3
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 fc5a 	bl	8008cc2 <USBH_SelectInterface>
 800840e:	4603      	mov	r3, r0
 8008410:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008412:	7bbb      	ldrb	r3, [r7, #14]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d001      	beq.n	800841c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008418:	2302      	movs	r3, #2
 800841a:	e131      	b.n	8008680 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8008422:	2050      	movs	r0, #80	@ 0x50
 8008424:	f002 fb64 	bl	800aaf0 <malloc>
 8008428:	4603      	mov	r3, r0
 800842a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008432:	69db      	ldr	r3, [r3, #28]
 8008434:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d101      	bne.n	8008440 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800843c:	2302      	movs	r3, #2
 800843e:	e11f      	b.n	8008680 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008440:	2250      	movs	r2, #80	@ 0x50
 8008442:	2100      	movs	r1, #0
 8008444:	68b8      	ldr	r0, [r7, #8]
 8008446:	f002 fe1b 	bl	800b080 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800844a:	7bfb      	ldrb	r3, [r7, #15]
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	211a      	movs	r1, #26
 8008450:	fb01 f303 	mul.w	r3, r1, r3
 8008454:	4413      	add	r3, r2
 8008456:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800845a:	781b      	ldrb	r3, [r3, #0]
 800845c:	b25b      	sxtb	r3, r3
 800845e:	2b00      	cmp	r3, #0
 8008460:	da15      	bge.n	800848e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008462:	7bfb      	ldrb	r3, [r7, #15]
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	211a      	movs	r1, #26
 8008468:	fb01 f303 	mul.w	r3, r1, r3
 800846c:	4413      	add	r3, r2
 800846e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008472:	781a      	ldrb	r2, [r3, #0]
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008478:	7bfb      	ldrb	r3, [r7, #15]
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	211a      	movs	r1, #26
 800847e:	fb01 f303 	mul.w	r3, r1, r3
 8008482:	4413      	add	r3, r2
 8008484:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008488:	881a      	ldrh	r2, [r3, #0]
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	785b      	ldrb	r3, [r3, #1]
 8008492:	4619      	mov	r1, r3
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f001 ffbe 	bl	800a416 <USBH_AllocPipe>
 800849a:	4603      	mov	r3, r0
 800849c:	461a      	mov	r2, r3
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	7819      	ldrb	r1, [r3, #0]
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	7858      	ldrb	r0, [r3, #1]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80084b6:	68ba      	ldr	r2, [r7, #8]
 80084b8:	8952      	ldrh	r2, [r2, #10]
 80084ba:	9202      	str	r2, [sp, #8]
 80084bc:	2203      	movs	r2, #3
 80084be:	9201      	str	r2, [sp, #4]
 80084c0:	9300      	str	r3, [sp, #0]
 80084c2:	4623      	mov	r3, r4
 80084c4:	4602      	mov	r2, r0
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f001 ff76 	bl	800a3b8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	2200      	movs	r2, #0
 80084d2:	4619      	mov	r1, r3
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f002 fa85 	bl	800a9e4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80084da:	2300      	movs	r3, #0
 80084dc:	2200      	movs	r2, #0
 80084de:	210a      	movs	r1, #10
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 fc0a 	bl	8008cfa <USBH_FindInterface>
 80084e6:	4603      	mov	r3, r0
 80084e8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80084ea:	7bfb      	ldrb	r3, [r7, #15]
 80084ec:	2bff      	cmp	r3, #255	@ 0xff
 80084ee:	d002      	beq.n	80084f6 <USBH_CDC_InterfaceInit+0x11a>
 80084f0:	7bfb      	ldrb	r3, [r7, #15]
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d901      	bls.n	80084fa <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80084f6:	2302      	movs	r3, #2
 80084f8:	e0c2      	b.n	8008680 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80084fa:	7bfb      	ldrb	r3, [r7, #15]
 80084fc:	687a      	ldr	r2, [r7, #4]
 80084fe:	211a      	movs	r1, #26
 8008500:	fb01 f303 	mul.w	r3, r1, r3
 8008504:	4413      	add	r3, r2
 8008506:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	b25b      	sxtb	r3, r3
 800850e:	2b00      	cmp	r3, #0
 8008510:	da16      	bge.n	8008540 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008512:	7bfb      	ldrb	r3, [r7, #15]
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	211a      	movs	r1, #26
 8008518:	fb01 f303 	mul.w	r3, r1, r3
 800851c:	4413      	add	r3, r2
 800851e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008522:	781a      	ldrb	r2, [r3, #0]
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008528:	7bfb      	ldrb	r3, [r7, #15]
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	211a      	movs	r1, #26
 800852e:	fb01 f303 	mul.w	r3, r1, r3
 8008532:	4413      	add	r3, r2
 8008534:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008538:	881a      	ldrh	r2, [r3, #0]
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	835a      	strh	r2, [r3, #26]
 800853e:	e015      	b.n	800856c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008540:	7bfb      	ldrb	r3, [r7, #15]
 8008542:	687a      	ldr	r2, [r7, #4]
 8008544:	211a      	movs	r1, #26
 8008546:	fb01 f303 	mul.w	r3, r1, r3
 800854a:	4413      	add	r3, r2
 800854c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008550:	781a      	ldrb	r2, [r3, #0]
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008556:	7bfb      	ldrb	r3, [r7, #15]
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	211a      	movs	r1, #26
 800855c:	fb01 f303 	mul.w	r3, r1, r3
 8008560:	4413      	add	r3, r2
 8008562:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008566:	881a      	ldrh	r2, [r3, #0]
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800856c:	7bfb      	ldrb	r3, [r7, #15]
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	211a      	movs	r1, #26
 8008572:	fb01 f303 	mul.w	r3, r1, r3
 8008576:	4413      	add	r3, r2
 8008578:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	b25b      	sxtb	r3, r3
 8008580:	2b00      	cmp	r3, #0
 8008582:	da16      	bge.n	80085b2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008584:	7bfb      	ldrb	r3, [r7, #15]
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	211a      	movs	r1, #26
 800858a:	fb01 f303 	mul.w	r3, r1, r3
 800858e:	4413      	add	r3, r2
 8008590:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008594:	781a      	ldrb	r2, [r3, #0]
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800859a:	7bfb      	ldrb	r3, [r7, #15]
 800859c:	687a      	ldr	r2, [r7, #4]
 800859e:	211a      	movs	r1, #26
 80085a0:	fb01 f303 	mul.w	r3, r1, r3
 80085a4:	4413      	add	r3, r2
 80085a6:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80085aa:	881a      	ldrh	r2, [r3, #0]
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	835a      	strh	r2, [r3, #26]
 80085b0:	e015      	b.n	80085de <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80085b2:	7bfb      	ldrb	r3, [r7, #15]
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	211a      	movs	r1, #26
 80085b8:	fb01 f303 	mul.w	r3, r1, r3
 80085bc:	4413      	add	r3, r2
 80085be:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80085c2:	781a      	ldrb	r2, [r3, #0]
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80085c8:	7bfb      	ldrb	r3, [r7, #15]
 80085ca:	687a      	ldr	r2, [r7, #4]
 80085cc:	211a      	movs	r1, #26
 80085ce:	fb01 f303 	mul.w	r3, r1, r3
 80085d2:	4413      	add	r3, r2
 80085d4:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80085d8:	881a      	ldrh	r2, [r3, #0]
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	7b9b      	ldrb	r3, [r3, #14]
 80085e2:	4619      	mov	r1, r3
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f001 ff16 	bl	800a416 <USBH_AllocPipe>
 80085ea:	4603      	mov	r3, r0
 80085ec:	461a      	mov	r2, r3
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	7bdb      	ldrb	r3, [r3, #15]
 80085f6:	4619      	mov	r1, r3
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f001 ff0c 	bl	800a416 <USBH_AllocPipe>
 80085fe:	4603      	mov	r3, r0
 8008600:	461a      	mov	r2, r3
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	7b59      	ldrb	r1, [r3, #13]
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	7b98      	ldrb	r0, [r3, #14]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800861a:	68ba      	ldr	r2, [r7, #8]
 800861c:	8b12      	ldrh	r2, [r2, #24]
 800861e:	9202      	str	r2, [sp, #8]
 8008620:	2202      	movs	r2, #2
 8008622:	9201      	str	r2, [sp, #4]
 8008624:	9300      	str	r3, [sp, #0]
 8008626:	4623      	mov	r3, r4
 8008628:	4602      	mov	r2, r0
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f001 fec4 	bl	800a3b8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	7b19      	ldrb	r1, [r3, #12]
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	7bd8      	ldrb	r0, [r3, #15]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008644:	68ba      	ldr	r2, [r7, #8]
 8008646:	8b52      	ldrh	r2, [r2, #26]
 8008648:	9202      	str	r2, [sp, #8]
 800864a:	2202      	movs	r2, #2
 800864c:	9201      	str	r2, [sp, #4]
 800864e:	9300      	str	r3, [sp, #0]
 8008650:	4623      	mov	r3, r4
 8008652:	4602      	mov	r2, r0
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f001 feaf 	bl	800a3b8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	2200      	movs	r2, #0
 800865e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	7b5b      	ldrb	r3, [r3, #13]
 8008666:	2200      	movs	r2, #0
 8008668:	4619      	mov	r1, r3
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f002 f9ba 	bl	800a9e4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	7b1b      	ldrb	r3, [r3, #12]
 8008674:	2200      	movs	r2, #0
 8008676:	4619      	mov	r1, r3
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f002 f9b3 	bl	800a9e4 <USBH_LL_SetToggle>

  return USBH_OK;
 800867e:	2300      	movs	r3, #0
}
 8008680:	4618      	mov	r0, r3
 8008682:	3714      	adds	r7, #20
 8008684:	46bd      	mov	sp, r7
 8008686:	bd90      	pop	{r4, r7, pc}

08008688 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b084      	sub	sp, #16
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008696:	69db      	ldr	r3, [r3, #28]
 8008698:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d00e      	beq.n	80086c0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	4619      	mov	r1, r3
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f001 fea4 	bl	800a3f6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	4619      	mov	r1, r3
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f001 fecf 	bl	800a458 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2200      	movs	r2, #0
 80086be:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	7b1b      	ldrb	r3, [r3, #12]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00e      	beq.n	80086e6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	7b1b      	ldrb	r3, [r3, #12]
 80086cc:	4619      	mov	r1, r3
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f001 fe91 	bl	800a3f6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	7b1b      	ldrb	r3, [r3, #12]
 80086d8:	4619      	mov	r1, r3
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f001 febc 	bl	800a458 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2200      	movs	r2, #0
 80086e4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	7b5b      	ldrb	r3, [r3, #13]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d00e      	beq.n	800870c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	7b5b      	ldrb	r3, [r3, #13]
 80086f2:	4619      	mov	r1, r3
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f001 fe7e 	bl	800a3f6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	7b5b      	ldrb	r3, [r3, #13]
 80086fe:	4619      	mov	r1, r3
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f001 fea9 	bl	800a458 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	2200      	movs	r2, #0
 800870a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008712:	69db      	ldr	r3, [r3, #28]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00b      	beq.n	8008730 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800871e:	69db      	ldr	r3, [r3, #28]
 8008720:	4618      	mov	r0, r3
 8008722:	f002 f9ed 	bl	800ab00 <free>
    phost->pActiveClass->pData = 0U;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800872c:	2200      	movs	r2, #0
 800872e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008730:	2300      	movs	r3, #0
}
 8008732:	4618      	mov	r0, r3
 8008734:	3710      	adds	r7, #16
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}

0800873a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800873a:	b580      	push	{r7, lr}
 800873c:	b084      	sub	sp, #16
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008748:	69db      	ldr	r3, [r3, #28]
 800874a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	3340      	adds	r3, #64	@ 0x40
 8008750:	4619      	mov	r1, r3
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f000 f8b1 	bl	80088ba <GetLineCoding>
 8008758:	4603      	mov	r3, r0
 800875a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800875c:	7afb      	ldrb	r3, [r7, #11]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d105      	bne.n	800876e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008768:	2102      	movs	r1, #2
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800876e:	7afb      	ldrb	r3, [r7, #11]
}
 8008770:	4618      	mov	r0, r3
 8008772:	3710      	adds	r7, #16
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b084      	sub	sp, #16
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008780:	2301      	movs	r3, #1
 8008782:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008784:	2300      	movs	r3, #0
 8008786:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800878e:	69db      	ldr	r3, [r3, #28]
 8008790:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008798:	2b04      	cmp	r3, #4
 800879a:	d877      	bhi.n	800888c <USBH_CDC_Process+0x114>
 800879c:	a201      	add	r2, pc, #4	@ (adr r2, 80087a4 <USBH_CDC_Process+0x2c>)
 800879e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087a2:	bf00      	nop
 80087a4:	080087b9 	.word	0x080087b9
 80087a8:	080087bf 	.word	0x080087bf
 80087ac:	080087ef 	.word	0x080087ef
 80087b0:	08008863 	.word	0x08008863
 80087b4:	08008871 	.word	0x08008871
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80087b8:	2300      	movs	r3, #0
 80087ba:	73fb      	strb	r3, [r7, #15]
      break;
 80087bc:	e06d      	b.n	800889a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80087c2:	4619      	mov	r1, r3
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 f897 	bl	80088f8 <SetLineCoding>
 80087ca:	4603      	mov	r3, r0
 80087cc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80087ce:	7bbb      	ldrb	r3, [r7, #14]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d104      	bne.n	80087de <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	2202      	movs	r2, #2
 80087d8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80087dc:	e058      	b.n	8008890 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80087de:	7bbb      	ldrb	r3, [r7, #14]
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d055      	beq.n	8008890 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	2204      	movs	r2, #4
 80087e8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80087ec:	e050      	b.n	8008890 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	3340      	adds	r3, #64	@ 0x40
 80087f2:	4619      	mov	r1, r3
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f000 f860 	bl	80088ba <GetLineCoding>
 80087fa:	4603      	mov	r3, r0
 80087fc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80087fe:	7bbb      	ldrb	r3, [r7, #14]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d126      	bne.n	8008852 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008804:	68bb      	ldr	r3, [r7, #8]
 8008806:	2200      	movs	r2, #0
 8008808:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008816:	791b      	ldrb	r3, [r3, #4]
 8008818:	429a      	cmp	r2, r3
 800881a:	d13b      	bne.n	8008894 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008826:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008828:	429a      	cmp	r2, r3
 800882a:	d133      	bne.n	8008894 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008836:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008838:	429a      	cmp	r2, r3
 800883a:	d12b      	bne.n	8008894 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008844:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008846:	429a      	cmp	r2, r3
 8008848:	d124      	bne.n	8008894 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 f958 	bl	8008b00 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008850:	e020      	b.n	8008894 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008852:	7bbb      	ldrb	r3, [r7, #14]
 8008854:	2b01      	cmp	r3, #1
 8008856:	d01d      	beq.n	8008894 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	2204      	movs	r2, #4
 800885c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008860:	e018      	b.n	8008894 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 f867 	bl	8008936 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f000 f8da 	bl	8008a22 <CDC_ProcessReception>
      break;
 800886e:	e014      	b.n	800889a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008870:	2100      	movs	r1, #0
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f001 f81a 	bl	80098ac <USBH_ClrFeature>
 8008878:	4603      	mov	r3, r0
 800887a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800887c:	7bbb      	ldrb	r3, [r7, #14]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d10a      	bne.n	8008898 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	2200      	movs	r2, #0
 8008886:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800888a:	e005      	b.n	8008898 <USBH_CDC_Process+0x120>

    default:
      break;
 800888c:	bf00      	nop
 800888e:	e004      	b.n	800889a <USBH_CDC_Process+0x122>
      break;
 8008890:	bf00      	nop
 8008892:	e002      	b.n	800889a <USBH_CDC_Process+0x122>
      break;
 8008894:	bf00      	nop
 8008896:	e000      	b.n	800889a <USBH_CDC_Process+0x122>
      break;
 8008898:	bf00      	nop

  }

  return status;
 800889a:	7bfb      	ldrb	r3, [r7, #15]
}
 800889c:	4618      	mov	r0, r3
 800889e:	3710      	adds	r7, #16
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b083      	sub	sp, #12
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80088ac:	2300      	movs	r3, #0
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	370c      	adds	r7, #12
 80088b2:	46bd      	mov	sp, r7
 80088b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b8:	4770      	bx	lr

080088ba <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80088ba:	b580      	push	{r7, lr}
 80088bc:	b082      	sub	sp, #8
 80088be:	af00      	add	r7, sp, #0
 80088c0:	6078      	str	r0, [r7, #4]
 80088c2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	22a1      	movs	r2, #161	@ 0xa1
 80088c8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2221      	movs	r2, #33	@ 0x21
 80088ce:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2200      	movs	r2, #0
 80088d4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2200      	movs	r2, #0
 80088da:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2207      	movs	r2, #7
 80088e0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	2207      	movs	r2, #7
 80088e6:	4619      	mov	r1, r3
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f001 fb14 	bl	8009f16 <USBH_CtlReq>
 80088ee:	4603      	mov	r3, r0
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3708      	adds	r7, #8
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2221      	movs	r2, #33	@ 0x21
 8008906:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2220      	movs	r2, #32
 800890c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2200      	movs	r2, #0
 8008912:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2200      	movs	r2, #0
 8008918:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2207      	movs	r2, #7
 800891e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	2207      	movs	r2, #7
 8008924:	4619      	mov	r1, r3
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f001 faf5 	bl	8009f16 <USBH_CtlReq>
 800892c:	4603      	mov	r3, r0
}
 800892e:	4618      	mov	r0, r3
 8008930:	3708      	adds	r7, #8
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}

08008936 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008936:	b580      	push	{r7, lr}
 8008938:	b086      	sub	sp, #24
 800893a:	af02      	add	r7, sp, #8
 800893c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008944:	69db      	ldr	r3, [r3, #28]
 8008946:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008948:	2300      	movs	r3, #0
 800894a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008952:	2b01      	cmp	r3, #1
 8008954:	d002      	beq.n	800895c <CDC_ProcessTransmission+0x26>
 8008956:	2b02      	cmp	r3, #2
 8008958:	d023      	beq.n	80089a2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800895a:	e05e      	b.n	8008a1a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008960:	68fa      	ldr	r2, [r7, #12]
 8008962:	8b12      	ldrh	r2, [r2, #24]
 8008964:	4293      	cmp	r3, r2
 8008966:	d90b      	bls.n	8008980 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	69d9      	ldr	r1, [r3, #28]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	8b1a      	ldrh	r2, [r3, #24]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	7b5b      	ldrb	r3, [r3, #13]
 8008974:	2001      	movs	r0, #1
 8008976:	9000      	str	r0, [sp, #0]
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f001 fcda 	bl	800a332 <USBH_BulkSendData>
 800897e:	e00b      	b.n	8008998 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8008988:	b29a      	uxth	r2, r3
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	7b5b      	ldrb	r3, [r3, #13]
 800898e:	2001      	movs	r0, #1
 8008990:	9000      	str	r0, [sp, #0]
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f001 fccd 	bl	800a332 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	2202      	movs	r2, #2
 800899c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80089a0:	e03b      	b.n	8008a1a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	7b5b      	ldrb	r3, [r3, #13]
 80089a6:	4619      	mov	r1, r3
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f001 fff1 	bl	800a990 <USBH_LL_GetURBState>
 80089ae:	4603      	mov	r3, r0
 80089b0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80089b2:	7afb      	ldrb	r3, [r7, #11]
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d128      	bne.n	8008a0a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089bc:	68fa      	ldr	r2, [r7, #12]
 80089be:	8b12      	ldrh	r2, [r2, #24]
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d90e      	bls.n	80089e2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c8:	68fa      	ldr	r2, [r7, #12]
 80089ca:	8b12      	ldrh	r2, [r2, #24]
 80089cc:	1a9a      	subs	r2, r3, r2
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	69db      	ldr	r3, [r3, #28]
 80089d6:	68fa      	ldr	r2, [r7, #12]
 80089d8:	8b12      	ldrh	r2, [r2, #24]
 80089da:	441a      	add	r2, r3
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	61da      	str	r2, [r3, #28]
 80089e0:	e002      	b.n	80089e8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2200      	movs	r2, #0
 80089e6:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d004      	beq.n	80089fa <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2201      	movs	r2, #1
 80089f4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80089f8:	e00e      	b.n	8008a18 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2200      	movs	r2, #0
 80089fe:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 f868 	bl	8008ad8 <USBH_CDC_TransmitCallback>
      break;
 8008a08:	e006      	b.n	8008a18 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008a0a:	7afb      	ldrb	r3, [r7, #11]
 8008a0c:	2b02      	cmp	r3, #2
 8008a0e:	d103      	bne.n	8008a18 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2201      	movs	r2, #1
 8008a14:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008a18:	bf00      	nop
  }
}
 8008a1a:	bf00      	nop
 8008a1c:	3710      	adds	r7, #16
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}

08008a22 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008a22:	b580      	push	{r7, lr}
 8008a24:	b086      	sub	sp, #24
 8008a26:	af00      	add	r7, sp, #0
 8008a28:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a30:	69db      	ldr	r3, [r3, #28]
 8008a32:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008a34:	2300      	movs	r3, #0
 8008a36:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008a3e:	2b03      	cmp	r3, #3
 8008a40:	d002      	beq.n	8008a48 <CDC_ProcessReception+0x26>
 8008a42:	2b04      	cmp	r3, #4
 8008a44:	d00e      	beq.n	8008a64 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8008a46:	e043      	b.n	8008ad0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	6a19      	ldr	r1, [r3, #32]
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	8b5a      	ldrh	r2, [r3, #26]
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	7b1b      	ldrb	r3, [r3, #12]
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f001 fc91 	bl	800a37c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	2204      	movs	r2, #4
 8008a5e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008a62:	e035      	b.n	8008ad0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	7b1b      	ldrb	r3, [r3, #12]
 8008a68:	4619      	mov	r1, r3
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f001 ff90 	bl	800a990 <USBH_LL_GetURBState>
 8008a70:	4603      	mov	r3, r0
 8008a72:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008a74:	7cfb      	ldrb	r3, [r7, #19]
 8008a76:	2b01      	cmp	r3, #1
 8008a78:	d129      	bne.n	8008ace <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	7b1b      	ldrb	r3, [r3, #12]
 8008a7e:	4619      	mov	r1, r3
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f001 fef3 	bl	800a86c <USBH_LL_GetLastXferSize>
 8008a86:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a8c:	68fa      	ldr	r2, [r7, #12]
 8008a8e:	429a      	cmp	r2, r3
 8008a90:	d016      	beq.n	8008ac0 <CDC_ProcessReception+0x9e>
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	8b5b      	ldrh	r3, [r3, #26]
 8008a96:	461a      	mov	r2, r3
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d110      	bne.n	8008ac0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	1ad2      	subs	r2, r2, r3
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	6a1a      	ldr	r2, [r3, #32]
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	441a      	add	r2, r3
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	2203      	movs	r2, #3
 8008aba:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008abe:	e006      	b.n	8008ace <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 f80f 	bl	8008aec <USBH_CDC_ReceiveCallback>
      break;
 8008ace:	bf00      	nop
  }
}
 8008ad0:	bf00      	nop
 8008ad2:	3718      	adds	r7, #24
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b083      	sub	sp, #12
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008ae0:	bf00      	nop
 8008ae2:	370c      	adds	r7, #12
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aea:	4770      	bx	lr

08008aec <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008af4:	bf00      	nop
 8008af6:	370c      	adds	r7, #12
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr

08008b00 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008b08:	bf00      	nop
 8008b0a:	370c      	adds	r7, #12
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr

08008b14 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b084      	sub	sp, #16
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	60f8      	str	r0, [r7, #12]
 8008b1c:	60b9      	str	r1, [r7, #8]
 8008b1e:	4613      	mov	r3, r2
 8008b20:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d101      	bne.n	8008b2c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008b28:	2302      	movs	r3, #2
 8008b2a:	e029      	b.n	8008b80 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	79fa      	ldrb	r2, [r7, #7]
 8008b30:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2200      	movs	r2, #0
 8008b38:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008b44:	68f8      	ldr	r0, [r7, #12]
 8008b46:	f000 f81f 	bl	8008b88 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2200      	movs	r2, #0
 8008b56:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2200      	movs	r2, #0
 8008b66:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d003      	beq.n	8008b78 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	68ba      	ldr	r2, [r7, #8]
 8008b74:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f001 fdc3 	bl	800a704 <USBH_LL_Init>

  return USBH_OK;
 8008b7e:	2300      	movs	r3, #0
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3710      	adds	r7, #16
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b084      	sub	sp, #16
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008b90:	2300      	movs	r3, #0
 8008b92:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008b94:	2300      	movs	r3, #0
 8008b96:	60fb      	str	r3, [r7, #12]
 8008b98:	e009      	b.n	8008bae <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8008b9a:	687a      	ldr	r2, [r7, #4]
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	33e0      	adds	r3, #224	@ 0xe0
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	4413      	add	r3, r2
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	3301      	adds	r3, #1
 8008bac:	60fb      	str	r3, [r7, #12]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2b0f      	cmp	r3, #15
 8008bb2:	d9f2      	bls.n	8008b9a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	60fb      	str	r3, [r7, #12]
 8008bb8:	e009      	b.n	8008bce <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8008bba:	687a      	ldr	r2, [r7, #4]
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	4413      	add	r3, r2
 8008bc0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	3301      	adds	r3, #1
 8008bcc:	60fb      	str	r3, [r7, #12]
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bd4:	d3f1      	bcc.n	8008bba <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2200      	movs	r2, #0
 8008be0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2201      	movs	r2, #1
 8008be6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2240      	movs	r2, #64	@ 0x40
 8008bfa:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2200      	movs	r2, #0
 8008c06:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2200      	movs	r2, #0
 8008c16:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	331c      	adds	r3, #28
 8008c26:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008c2a:	2100      	movs	r1, #0
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f002 fa27 	bl	800b080 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008c38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c3c:	2100      	movs	r1, #0
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f002 fa1e 	bl	800b080 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008c4a:	2212      	movs	r2, #18
 8008c4c:	2100      	movs	r1, #0
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f002 fa16 	bl	800b080 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008c5a:	223e      	movs	r2, #62	@ 0x3e
 8008c5c:	2100      	movs	r1, #0
 8008c5e:	4618      	mov	r0, r3
 8008c60:	f002 fa0e 	bl	800b080 <memset>

  return USBH_OK;
 8008c64:	2300      	movs	r3, #0
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3710      	adds	r7, #16
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}

08008c6e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008c6e:	b480      	push	{r7}
 8008c70:	b085      	sub	sp, #20
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	6078      	str	r0, [r7, #4]
 8008c76:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008c78:	2300      	movs	r3, #0
 8008c7a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d016      	beq.n	8008cb0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d10e      	bne.n	8008caa <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008c92:	1c59      	adds	r1, r3, #1
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008c9a:	687a      	ldr	r2, [r7, #4]
 8008c9c:	33de      	adds	r3, #222	@ 0xde
 8008c9e:	6839      	ldr	r1, [r7, #0]
 8008ca0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	73fb      	strb	r3, [r7, #15]
 8008ca8:	e004      	b.n	8008cb4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008caa:	2302      	movs	r3, #2
 8008cac:	73fb      	strb	r3, [r7, #15]
 8008cae:	e001      	b.n	8008cb4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008cb0:	2302      	movs	r3, #2
 8008cb2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3714      	adds	r7, #20
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr

08008cc2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008cc2:	b480      	push	{r7}
 8008cc4:	b085      	sub	sp, #20
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	6078      	str	r0, [r7, #4]
 8008cca:	460b      	mov	r3, r1
 8008ccc:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008cd8:	78fa      	ldrb	r2, [r7, #3]
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	d204      	bcs.n	8008ce8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	78fa      	ldrb	r2, [r7, #3]
 8008ce2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008ce6:	e001      	b.n	8008cec <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008ce8:	2302      	movs	r3, #2
 8008cea:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3714      	adds	r7, #20
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr

08008cfa <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008cfa:	b480      	push	{r7}
 8008cfc:	b087      	sub	sp, #28
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
 8008d02:	4608      	mov	r0, r1
 8008d04:	4611      	mov	r1, r2
 8008d06:	461a      	mov	r2, r3
 8008d08:	4603      	mov	r3, r0
 8008d0a:	70fb      	strb	r3, [r7, #3]
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	70bb      	strb	r3, [r7, #2]
 8008d10:	4613      	mov	r3, r2
 8008d12:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008d14:	2300      	movs	r3, #0
 8008d16:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008d22:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008d24:	e025      	b.n	8008d72 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008d26:	7dfb      	ldrb	r3, [r7, #23]
 8008d28:	221a      	movs	r2, #26
 8008d2a:	fb02 f303 	mul.w	r3, r2, r3
 8008d2e:	3308      	adds	r3, #8
 8008d30:	68fa      	ldr	r2, [r7, #12]
 8008d32:	4413      	add	r3, r2
 8008d34:	3302      	adds	r3, #2
 8008d36:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	795b      	ldrb	r3, [r3, #5]
 8008d3c:	78fa      	ldrb	r2, [r7, #3]
 8008d3e:	429a      	cmp	r2, r3
 8008d40:	d002      	beq.n	8008d48 <USBH_FindInterface+0x4e>
 8008d42:	78fb      	ldrb	r3, [r7, #3]
 8008d44:	2bff      	cmp	r3, #255	@ 0xff
 8008d46:	d111      	bne.n	8008d6c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008d48:	693b      	ldr	r3, [r7, #16]
 8008d4a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008d4c:	78ba      	ldrb	r2, [r7, #2]
 8008d4e:	429a      	cmp	r2, r3
 8008d50:	d002      	beq.n	8008d58 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008d52:	78bb      	ldrb	r3, [r7, #2]
 8008d54:	2bff      	cmp	r3, #255	@ 0xff
 8008d56:	d109      	bne.n	8008d6c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008d5c:	787a      	ldrb	r2, [r7, #1]
 8008d5e:	429a      	cmp	r2, r3
 8008d60:	d002      	beq.n	8008d68 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008d62:	787b      	ldrb	r3, [r7, #1]
 8008d64:	2bff      	cmp	r3, #255	@ 0xff
 8008d66:	d101      	bne.n	8008d6c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008d68:	7dfb      	ldrb	r3, [r7, #23]
 8008d6a:	e006      	b.n	8008d7a <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008d6c:	7dfb      	ldrb	r3, [r7, #23]
 8008d6e:	3301      	adds	r3, #1
 8008d70:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008d72:	7dfb      	ldrb	r3, [r7, #23]
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d9d6      	bls.n	8008d26 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008d78:	23ff      	movs	r3, #255	@ 0xff
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	371c      	adds	r7, #28
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d84:	4770      	bx	lr

08008d86 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008d86:	b580      	push	{r7, lr}
 8008d88:	b082      	sub	sp, #8
 8008d8a:	af00      	add	r7, sp, #0
 8008d8c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f001 fcf4 	bl	800a77c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008d94:	2101      	movs	r1, #1
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f001 fe0d 	bl	800a9b6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008d9c:	2300      	movs	r3, #0
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	3708      	adds	r7, #8
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}
	...

08008da8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b088      	sub	sp, #32
 8008dac:	af04      	add	r7, sp, #16
 8008dae:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008db0:	2302      	movs	r3, #2
 8008db2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008db4:	2300      	movs	r3, #0
 8008db6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008dbe:	b2db      	uxtb	r3, r3
 8008dc0:	2b01      	cmp	r3, #1
 8008dc2:	d102      	bne.n	8008dca <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2203      	movs	r2, #3
 8008dc8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	b2db      	uxtb	r3, r3
 8008dd0:	2b0b      	cmp	r3, #11
 8008dd2:	f200 81bb 	bhi.w	800914c <USBH_Process+0x3a4>
 8008dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8008ddc <USBH_Process+0x34>)
 8008dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ddc:	08008e0d 	.word	0x08008e0d
 8008de0:	08008e3f 	.word	0x08008e3f
 8008de4:	08008ea7 	.word	0x08008ea7
 8008de8:	080090e7 	.word	0x080090e7
 8008dec:	0800914d 	.word	0x0800914d
 8008df0:	08008f47 	.word	0x08008f47
 8008df4:	0800908d 	.word	0x0800908d
 8008df8:	08008f7d 	.word	0x08008f7d
 8008dfc:	08008f9d 	.word	0x08008f9d
 8008e00:	08008fbb 	.word	0x08008fbb
 8008e04:	08008fff 	.word	0x08008fff
 8008e08:	080090cf 	.word	0x080090cf
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	f000 819b 	beq.w	8009150 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008e20:	20c8      	movs	r0, #200	@ 0xc8
 8008e22:	f001 fe12 	bl	800aa4a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f001 fd05 	bl	800a836 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2200      	movs	r2, #0
 8008e38:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008e3c:	e188      	b.n	8009150 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d107      	bne.n	8008e58 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2202      	movs	r2, #2
 8008e54:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008e56:	e18a      	b.n	800916e <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008e5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008e62:	d914      	bls.n	8008e8e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008e6a:	3301      	adds	r3, #1
 8008e6c:	b2da      	uxtb	r2, r3
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008e7a:	2b03      	cmp	r3, #3
 8008e7c:	d903      	bls.n	8008e86 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	220d      	movs	r2, #13
 8008e82:	701a      	strb	r2, [r3, #0]
      break;
 8008e84:	e173      	b.n	800916e <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	701a      	strb	r2, [r3, #0]
      break;
 8008e8c:	e16f      	b.n	800916e <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008e94:	f103 020a 	add.w	r2, r3, #10
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008e9e:	200a      	movs	r0, #10
 8008ea0:	f001 fdd3 	bl	800aa4a <USBH_Delay>
      break;
 8008ea4:	e163      	b.n	800916e <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d005      	beq.n	8008ebc <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008eb6:	2104      	movs	r1, #4
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008ebc:	2064      	movs	r0, #100	@ 0x64
 8008ebe:	f001 fdc4 	bl	800aa4a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f001 fc90 	bl	800a7e8 <USBH_LL_GetSpeed>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	461a      	mov	r2, r3
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2205      	movs	r2, #5
 8008ed6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008ed8:	2100      	movs	r1, #0
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f001 fa9b 	bl	800a416 <USBH_AllocPipe>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008ee8:	2180      	movs	r1, #128	@ 0x80
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f001 fa93 	bl	800a416 <USBH_AllocPipe>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	7919      	ldrb	r1, [r3, #4]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008f08:	687a      	ldr	r2, [r7, #4]
 8008f0a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008f0c:	9202      	str	r2, [sp, #8]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	9201      	str	r2, [sp, #4]
 8008f12:	9300      	str	r3, [sp, #0]
 8008f14:	4603      	mov	r3, r0
 8008f16:	2280      	movs	r2, #128	@ 0x80
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f001 fa4d 	bl	800a3b8 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	7959      	ldrb	r1, [r3, #5]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008f2e:	687a      	ldr	r2, [r7, #4]
 8008f30:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008f32:	9202      	str	r2, [sp, #8]
 8008f34:	2200      	movs	r2, #0
 8008f36:	9201      	str	r2, [sp, #4]
 8008f38:	9300      	str	r3, [sp, #0]
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f001 fa3a 	bl	800a3b8 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008f44:	e113      	b.n	800916e <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f000 f916 	bl	8009178 <USBH_HandleEnum>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008f50:	7bbb      	ldrb	r3, [r7, #14]
 8008f52:	b2db      	uxtb	r3, r3
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	f040 80fd 	bne.w	8009154 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d103      	bne.n	8008f74 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2208      	movs	r2, #8
 8008f70:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008f72:	e0ef      	b.n	8009154 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2207      	movs	r2, #7
 8008f78:	701a      	strb	r2, [r3, #0]
      break;
 8008f7a:	e0eb      	b.n	8009154 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	f000 80e8 	beq.w	8009158 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008f8e:	2101      	movs	r1, #1
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2208      	movs	r2, #8
 8008f98:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8008f9a:	e0dd      	b.n	8009158 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008fa2:	4619      	mov	r1, r3
 8008fa4:	6878      	ldr	r0, [r7, #4]
 8008fa6:	f000 fc3a 	bl	800981e <USBH_SetCfg>
 8008faa:	4603      	mov	r3, r0
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	f040 80d5 	bne.w	800915c <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2209      	movs	r2, #9
 8008fb6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008fb8:	e0d0      	b.n	800915c <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008fc0:	f003 0320 	and.w	r3, r3, #32
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d016      	beq.n	8008ff6 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008fc8:	2101      	movs	r1, #1
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 fc4a 	bl	8009864 <USBH_SetFeature>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008fd4:	7bbb      	ldrb	r3, [r7, #14]
 8008fd6:	b2db      	uxtb	r3, r3
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d103      	bne.n	8008fe4 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	220a      	movs	r2, #10
 8008fe0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008fe2:	e0bd      	b.n	8009160 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8008fe4:	7bbb      	ldrb	r3, [r7, #14]
 8008fe6:	b2db      	uxtb	r3, r3
 8008fe8:	2b03      	cmp	r3, #3
 8008fea:	f040 80b9 	bne.w	8009160 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	220a      	movs	r2, #10
 8008ff2:	701a      	strb	r2, [r3, #0]
      break;
 8008ff4:	e0b4      	b.n	8009160 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	220a      	movs	r2, #10
 8008ffa:	701a      	strb	r2, [r3, #0]
      break;
 8008ffc:	e0b0      	b.n	8009160 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009004:	2b00      	cmp	r3, #0
 8009006:	f000 80ad 	beq.w	8009164 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2200      	movs	r2, #0
 800900e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009012:	2300      	movs	r3, #0
 8009014:	73fb      	strb	r3, [r7, #15]
 8009016:	e016      	b.n	8009046 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009018:	7bfa      	ldrb	r2, [r7, #15]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	32de      	adds	r2, #222	@ 0xde
 800901e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009022:	791a      	ldrb	r2, [r3, #4]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800902a:	429a      	cmp	r2, r3
 800902c:	d108      	bne.n	8009040 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 800902e:	7bfa      	ldrb	r2, [r7, #15]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	32de      	adds	r2, #222	@ 0xde
 8009034:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800903e:	e005      	b.n	800904c <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009040:	7bfb      	ldrb	r3, [r7, #15]
 8009042:	3301      	adds	r3, #1
 8009044:	73fb      	strb	r3, [r7, #15]
 8009046:	7bfb      	ldrb	r3, [r7, #15]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d0e5      	beq.n	8009018 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009052:	2b00      	cmp	r3, #0
 8009054:	d016      	beq.n	8009084 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800905c:	689b      	ldr	r3, [r3, #8]
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	4798      	blx	r3
 8009062:	4603      	mov	r3, r0
 8009064:	2b00      	cmp	r3, #0
 8009066:	d109      	bne.n	800907c <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2206      	movs	r2, #6
 800906c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009074:	2103      	movs	r1, #3
 8009076:	6878      	ldr	r0, [r7, #4]
 8009078:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800907a:	e073      	b.n	8009164 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	220d      	movs	r2, #13
 8009080:	701a      	strb	r2, [r3, #0]
      break;
 8009082:	e06f      	b.n	8009164 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	220d      	movs	r2, #13
 8009088:	701a      	strb	r2, [r3, #0]
      break;
 800908a:	e06b      	b.n	8009164 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009092:	2b00      	cmp	r3, #0
 8009094:	d017      	beq.n	80090c6 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800909c:	691b      	ldr	r3, [r3, #16]
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	4798      	blx	r3
 80090a2:	4603      	mov	r3, r0
 80090a4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80090a6:	7bbb      	ldrb	r3, [r7, #14]
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d103      	bne.n	80090b6 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	220b      	movs	r2, #11
 80090b2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80090b4:	e058      	b.n	8009168 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 80090b6:	7bbb      	ldrb	r3, [r7, #14]
 80090b8:	b2db      	uxtb	r3, r3
 80090ba:	2b02      	cmp	r3, #2
 80090bc:	d154      	bne.n	8009168 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	220d      	movs	r2, #13
 80090c2:	701a      	strb	r2, [r3, #0]
      break;
 80090c4:	e050      	b.n	8009168 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	220d      	movs	r2, #13
 80090ca:	701a      	strb	r2, [r3, #0]
      break;
 80090cc:	e04c      	b.n	8009168 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d049      	beq.n	800916c <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090de:	695b      	ldr	r3, [r3, #20]
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	4798      	blx	r3
      }
      break;
 80090e4:	e042      	b.n	800916c <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2200      	movs	r2, #0
 80090ea:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f7ff fd4a 	bl	8008b88 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d009      	beq.n	8009112 <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009104:	68db      	ldr	r3, [r3, #12]
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2200      	movs	r2, #0
 800910e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009118:	2b00      	cmp	r3, #0
 800911a:	d005      	beq.n	8009128 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009122:	2105      	movs	r1, #5
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800912e:	b2db      	uxtb	r3, r3
 8009130:	2b01      	cmp	r3, #1
 8009132:	d107      	bne.n	8009144 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2200      	movs	r2, #0
 8009138:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	f7ff fe22 	bl	8008d86 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009142:	e014      	b.n	800916e <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f001 fb19 	bl	800a77c <USBH_LL_Start>
      break;
 800914a:	e010      	b.n	800916e <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 800914c:	bf00      	nop
 800914e:	e00e      	b.n	800916e <USBH_Process+0x3c6>
      break;
 8009150:	bf00      	nop
 8009152:	e00c      	b.n	800916e <USBH_Process+0x3c6>
      break;
 8009154:	bf00      	nop
 8009156:	e00a      	b.n	800916e <USBH_Process+0x3c6>
    break;
 8009158:	bf00      	nop
 800915a:	e008      	b.n	800916e <USBH_Process+0x3c6>
      break;
 800915c:	bf00      	nop
 800915e:	e006      	b.n	800916e <USBH_Process+0x3c6>
      break;
 8009160:	bf00      	nop
 8009162:	e004      	b.n	800916e <USBH_Process+0x3c6>
      break;
 8009164:	bf00      	nop
 8009166:	e002      	b.n	800916e <USBH_Process+0x3c6>
      break;
 8009168:	bf00      	nop
 800916a:	e000      	b.n	800916e <USBH_Process+0x3c6>
      break;
 800916c:	bf00      	nop
  }
  return USBH_OK;
 800916e:	2300      	movs	r3, #0
}
 8009170:	4618      	mov	r0, r3
 8009172:	3710      	adds	r7, #16
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b088      	sub	sp, #32
 800917c:	af04      	add	r7, sp, #16
 800917e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009180:	2301      	movs	r3, #1
 8009182:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009184:	2301      	movs	r3, #1
 8009186:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	785b      	ldrb	r3, [r3, #1]
 800918c:	2b07      	cmp	r3, #7
 800918e:	f200 81bd 	bhi.w	800950c <USBH_HandleEnum+0x394>
 8009192:	a201      	add	r2, pc, #4	@ (adr r2, 8009198 <USBH_HandleEnum+0x20>)
 8009194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009198:	080091b9 	.word	0x080091b9
 800919c:	08009273 	.word	0x08009273
 80091a0:	080092dd 	.word	0x080092dd
 80091a4:	08009367 	.word	0x08009367
 80091a8:	080093d1 	.word	0x080093d1
 80091ac:	08009441 	.word	0x08009441
 80091b0:	08009487 	.word	0x08009487
 80091b4:	080094cd 	.word	0x080094cd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80091b8:	2108      	movs	r1, #8
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 fa4c 	bl	8009658 <USBH_Get_DevDesc>
 80091c0:	4603      	mov	r3, r0
 80091c2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80091c4:	7bbb      	ldrb	r3, [r7, #14]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d12e      	bne.n	8009228 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2201      	movs	r2, #1
 80091d8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	7919      	ldrb	r1, [r3, #4]
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80091ea:	687a      	ldr	r2, [r7, #4]
 80091ec:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80091ee:	9202      	str	r2, [sp, #8]
 80091f0:	2200      	movs	r2, #0
 80091f2:	9201      	str	r2, [sp, #4]
 80091f4:	9300      	str	r3, [sp, #0]
 80091f6:	4603      	mov	r3, r0
 80091f8:	2280      	movs	r2, #128	@ 0x80
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f001 f8dc 	bl	800a3b8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	7959      	ldrb	r1, [r3, #5]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009210:	687a      	ldr	r2, [r7, #4]
 8009212:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009214:	9202      	str	r2, [sp, #8]
 8009216:	2200      	movs	r2, #0
 8009218:	9201      	str	r2, [sp, #4]
 800921a:	9300      	str	r3, [sp, #0]
 800921c:	4603      	mov	r3, r0
 800921e:	2200      	movs	r2, #0
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f001 f8c9 	bl	800a3b8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009226:	e173      	b.n	8009510 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009228:	7bbb      	ldrb	r3, [r7, #14]
 800922a:	2b03      	cmp	r3, #3
 800922c:	f040 8170 	bne.w	8009510 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009236:	3301      	adds	r3, #1
 8009238:	b2da      	uxtb	r2, r3
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009246:	2b03      	cmp	r3, #3
 8009248:	d903      	bls.n	8009252 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	220d      	movs	r2, #13
 800924e:	701a      	strb	r2, [r3, #0]
      break;
 8009250:	e15e      	b.n	8009510 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	795b      	ldrb	r3, [r3, #5]
 8009256:	4619      	mov	r1, r3
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f001 f8fd 	bl	800a458 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	791b      	ldrb	r3, [r3, #4]
 8009262:	4619      	mov	r1, r3
 8009264:	6878      	ldr	r0, [r7, #4]
 8009266:	f001 f8f7 	bl	800a458 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2200      	movs	r2, #0
 800926e:	701a      	strb	r2, [r3, #0]
      break;
 8009270:	e14e      	b.n	8009510 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009272:	2112      	movs	r1, #18
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f000 f9ef 	bl	8009658 <USBH_Get_DevDesc>
 800927a:	4603      	mov	r3, r0
 800927c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800927e:	7bbb      	ldrb	r3, [r7, #14]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d103      	bne.n	800928c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2202      	movs	r2, #2
 8009288:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800928a:	e143      	b.n	8009514 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800928c:	7bbb      	ldrb	r3, [r7, #14]
 800928e:	2b03      	cmp	r3, #3
 8009290:	f040 8140 	bne.w	8009514 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800929a:	3301      	adds	r3, #1
 800929c:	b2da      	uxtb	r2, r3
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80092aa:	2b03      	cmp	r3, #3
 80092ac:	d903      	bls.n	80092b6 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	220d      	movs	r2, #13
 80092b2:	701a      	strb	r2, [r3, #0]
      break;
 80092b4:	e12e      	b.n	8009514 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	795b      	ldrb	r3, [r3, #5]
 80092ba:	4619      	mov	r1, r3
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f001 f8cb 	bl	800a458 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	791b      	ldrb	r3, [r3, #4]
 80092c6:	4619      	mov	r1, r3
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f001 f8c5 	bl	800a458 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2200      	movs	r2, #0
 80092d2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2200      	movs	r2, #0
 80092d8:	701a      	strb	r2, [r3, #0]
      break;
 80092da:	e11b      	b.n	8009514 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80092dc:	2101      	movs	r1, #1
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 fa79 	bl	80097d6 <USBH_SetAddress>
 80092e4:	4603      	mov	r3, r0
 80092e6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80092e8:	7bbb      	ldrb	r3, [r7, #14]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d130      	bne.n	8009350 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80092ee:	2002      	movs	r0, #2
 80092f0:	f001 fbab 	bl	800aa4a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2201      	movs	r2, #1
 80092f8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2203      	movs	r2, #3
 8009300:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	7919      	ldrb	r1, [r3, #4]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009312:	687a      	ldr	r2, [r7, #4]
 8009314:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009316:	9202      	str	r2, [sp, #8]
 8009318:	2200      	movs	r2, #0
 800931a:	9201      	str	r2, [sp, #4]
 800931c:	9300      	str	r3, [sp, #0]
 800931e:	4603      	mov	r3, r0
 8009320:	2280      	movs	r2, #128	@ 0x80
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f001 f848 	bl	800a3b8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	7959      	ldrb	r1, [r3, #5]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009338:	687a      	ldr	r2, [r7, #4]
 800933a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800933c:	9202      	str	r2, [sp, #8]
 800933e:	2200      	movs	r2, #0
 8009340:	9201      	str	r2, [sp, #4]
 8009342:	9300      	str	r3, [sp, #0]
 8009344:	4603      	mov	r3, r0
 8009346:	2200      	movs	r2, #0
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f001 f835 	bl	800a3b8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800934e:	e0e3      	b.n	8009518 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009350:	7bbb      	ldrb	r3, [r7, #14]
 8009352:	2b03      	cmp	r3, #3
 8009354:	f040 80e0 	bne.w	8009518 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	220d      	movs	r2, #13
 800935c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2200      	movs	r2, #0
 8009362:	705a      	strb	r2, [r3, #1]
      break;
 8009364:	e0d8      	b.n	8009518 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009366:	2109      	movs	r1, #9
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f000 f9a1 	bl	80096b0 <USBH_Get_CfgDesc>
 800936e:	4603      	mov	r3, r0
 8009370:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009372:	7bbb      	ldrb	r3, [r7, #14]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d103      	bne.n	8009380 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2204      	movs	r2, #4
 800937c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800937e:	e0cd      	b.n	800951c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009380:	7bbb      	ldrb	r3, [r7, #14]
 8009382:	2b03      	cmp	r3, #3
 8009384:	f040 80ca 	bne.w	800951c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800938e:	3301      	adds	r3, #1
 8009390:	b2da      	uxtb	r2, r3
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800939e:	2b03      	cmp	r3, #3
 80093a0:	d903      	bls.n	80093aa <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	220d      	movs	r2, #13
 80093a6:	701a      	strb	r2, [r3, #0]
      break;
 80093a8:	e0b8      	b.n	800951c <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	795b      	ldrb	r3, [r3, #5]
 80093ae:	4619      	mov	r1, r3
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	f001 f851 	bl	800a458 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	791b      	ldrb	r3, [r3, #4]
 80093ba:	4619      	mov	r1, r3
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f001 f84b 	bl	800a458 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2200      	movs	r2, #0
 80093c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2200      	movs	r2, #0
 80093cc:	701a      	strb	r2, [r3, #0]
      break;
 80093ce:	e0a5      	b.n	800951c <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80093d6:	4619      	mov	r1, r3
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f000 f969 	bl	80096b0 <USBH_Get_CfgDesc>
 80093de:	4603      	mov	r3, r0
 80093e0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80093e2:	7bbb      	ldrb	r3, [r7, #14]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d103      	bne.n	80093f0 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2205      	movs	r2, #5
 80093ec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80093ee:	e097      	b.n	8009520 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80093f0:	7bbb      	ldrb	r3, [r7, #14]
 80093f2:	2b03      	cmp	r3, #3
 80093f4:	f040 8094 	bne.w	8009520 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80093fe:	3301      	adds	r3, #1
 8009400:	b2da      	uxtb	r2, r3
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800940e:	2b03      	cmp	r3, #3
 8009410:	d903      	bls.n	800941a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	220d      	movs	r2, #13
 8009416:	701a      	strb	r2, [r3, #0]
      break;
 8009418:	e082      	b.n	8009520 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	795b      	ldrb	r3, [r3, #5]
 800941e:	4619      	mov	r1, r3
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	f001 f819 	bl	800a458 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	791b      	ldrb	r3, [r3, #4]
 800942a:	4619      	mov	r1, r3
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f001 f813 	bl	800a458 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2200      	movs	r2, #0
 8009436:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2200      	movs	r2, #0
 800943c:	701a      	strb	r2, [r3, #0]
      break;
 800943e:	e06f      	b.n	8009520 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8009446:	2b00      	cmp	r3, #0
 8009448:	d019      	beq.n	800947e <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009456:	23ff      	movs	r3, #255	@ 0xff
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f000 f953 	bl	8009704 <USBH_Get_StringDesc>
 800945e:	4603      	mov	r3, r0
 8009460:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009462:	7bbb      	ldrb	r3, [r7, #14]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d103      	bne.n	8009470 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2206      	movs	r2, #6
 800946c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800946e:	e059      	b.n	8009524 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009470:	7bbb      	ldrb	r3, [r7, #14]
 8009472:	2b03      	cmp	r3, #3
 8009474:	d156      	bne.n	8009524 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2206      	movs	r2, #6
 800947a:	705a      	strb	r2, [r3, #1]
      break;
 800947c:	e052      	b.n	8009524 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2206      	movs	r2, #6
 8009482:	705a      	strb	r2, [r3, #1]
      break;
 8009484:	e04e      	b.n	8009524 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800948c:	2b00      	cmp	r3, #0
 800948e:	d019      	beq.n	80094c4 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800949c:	23ff      	movs	r3, #255	@ 0xff
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f000 f930 	bl	8009704 <USBH_Get_StringDesc>
 80094a4:	4603      	mov	r3, r0
 80094a6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80094a8:	7bbb      	ldrb	r3, [r7, #14]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d103      	bne.n	80094b6 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2207      	movs	r2, #7
 80094b2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80094b4:	e038      	b.n	8009528 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80094b6:	7bbb      	ldrb	r3, [r7, #14]
 80094b8:	2b03      	cmp	r3, #3
 80094ba:	d135      	bne.n	8009528 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2207      	movs	r2, #7
 80094c0:	705a      	strb	r2, [r3, #1]
      break;
 80094c2:	e031      	b.n	8009528 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2207      	movs	r2, #7
 80094c8:	705a      	strb	r2, [r3, #1]
      break;
 80094ca:	e02d      	b.n	8009528 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d017      	beq.n	8009506 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80094e2:	23ff      	movs	r3, #255	@ 0xff
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f000 f90d 	bl	8009704 <USBH_Get_StringDesc>
 80094ea:	4603      	mov	r3, r0
 80094ec:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80094ee:	7bbb      	ldrb	r3, [r7, #14]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d102      	bne.n	80094fa <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80094f4:	2300      	movs	r3, #0
 80094f6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80094f8:	e018      	b.n	800952c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80094fa:	7bbb      	ldrb	r3, [r7, #14]
 80094fc:	2b03      	cmp	r3, #3
 80094fe:	d115      	bne.n	800952c <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8009500:	2300      	movs	r3, #0
 8009502:	73fb      	strb	r3, [r7, #15]
      break;
 8009504:	e012      	b.n	800952c <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8009506:	2300      	movs	r3, #0
 8009508:	73fb      	strb	r3, [r7, #15]
      break;
 800950a:	e00f      	b.n	800952c <USBH_HandleEnum+0x3b4>

    default:
      break;
 800950c:	bf00      	nop
 800950e:	e00e      	b.n	800952e <USBH_HandleEnum+0x3b6>
      break;
 8009510:	bf00      	nop
 8009512:	e00c      	b.n	800952e <USBH_HandleEnum+0x3b6>
      break;
 8009514:	bf00      	nop
 8009516:	e00a      	b.n	800952e <USBH_HandleEnum+0x3b6>
      break;
 8009518:	bf00      	nop
 800951a:	e008      	b.n	800952e <USBH_HandleEnum+0x3b6>
      break;
 800951c:	bf00      	nop
 800951e:	e006      	b.n	800952e <USBH_HandleEnum+0x3b6>
      break;
 8009520:	bf00      	nop
 8009522:	e004      	b.n	800952e <USBH_HandleEnum+0x3b6>
      break;
 8009524:	bf00      	nop
 8009526:	e002      	b.n	800952e <USBH_HandleEnum+0x3b6>
      break;
 8009528:	bf00      	nop
 800952a:	e000      	b.n	800952e <USBH_HandleEnum+0x3b6>
      break;
 800952c:	bf00      	nop
  }
  return Status;
 800952e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009530:	4618      	mov	r0, r3
 8009532:	3710      	adds	r7, #16
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009538:	b480      	push	{r7}
 800953a:	b083      	sub	sp, #12
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	683a      	ldr	r2, [r7, #0]
 8009546:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800954a:	bf00      	nop
 800954c:	370c      	adds	r7, #12
 800954e:	46bd      	mov	sp, r7
 8009550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009554:	4770      	bx	lr

08009556 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009556:	b580      	push	{r7, lr}
 8009558:	b082      	sub	sp, #8
 800955a:	af00      	add	r7, sp, #0
 800955c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009564:	1c5a      	adds	r2, r3, #1
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f000 f804 	bl	800957a <USBH_HandleSof>
}
 8009572:	bf00      	nop
 8009574:	3708      	adds	r7, #8
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}

0800957a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800957a:	b580      	push	{r7, lr}
 800957c:	b082      	sub	sp, #8
 800957e:	af00      	add	r7, sp, #0
 8009580:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	781b      	ldrb	r3, [r3, #0]
 8009586:	b2db      	uxtb	r3, r3
 8009588:	2b0b      	cmp	r3, #11
 800958a:	d10a      	bne.n	80095a2 <USBH_HandleSof+0x28>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009592:	2b00      	cmp	r3, #0
 8009594:	d005      	beq.n	80095a2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800959c:	699b      	ldr	r3, [r3, #24]
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	4798      	blx	r3
  }
}
 80095a2:	bf00      	nop
 80095a4:	3708      	adds	r7, #8
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}

080095aa <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80095aa:	b480      	push	{r7}
 80095ac:	b083      	sub	sp, #12
 80095ae:	af00      	add	r7, sp, #0
 80095b0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2201      	movs	r2, #1
 80095b6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 80095ba:	bf00      	nop
}
 80095bc:	370c      	adds	r7, #12
 80095be:	46bd      	mov	sp, r7
 80095c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c4:	4770      	bx	lr

080095c6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80095c6:	b480      	push	{r7}
 80095c8:	b083      	sub	sp, #12
 80095ca:	af00      	add	r7, sp, #0
 80095cc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2200      	movs	r2, #0
 80095d2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 80095d6:	bf00      	nop
}
 80095d8:	370c      	adds	r7, #12
 80095da:	46bd      	mov	sp, r7
 80095dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e0:	4770      	bx	lr

080095e2 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80095e2:	b480      	push	{r7}
 80095e4:	b083      	sub	sp, #12
 80095e6:	af00      	add	r7, sp, #0
 80095e8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2201      	movs	r2, #1
 80095ee:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2200      	movs	r2, #0
 80095f6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2200      	movs	r2, #0
 80095fe:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009602:	2300      	movs	r3, #0
}
 8009604:	4618      	mov	r0, r3
 8009606:	370c      	adds	r7, #12
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr

08009610 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b082      	sub	sp, #8
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2201      	movs	r2, #1
 800961c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2200      	movs	r2, #0
 8009624:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2200      	movs	r2, #0
 800962c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f001 f8be 	bl	800a7b2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	791b      	ldrb	r3, [r3, #4]
 800963a:	4619      	mov	r1, r3
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 ff0b 	bl	800a458 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	795b      	ldrb	r3, [r3, #5]
 8009646:	4619      	mov	r1, r3
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f000 ff05 	bl	800a458 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800964e:	2300      	movs	r3, #0
}
 8009650:	4618      	mov	r0, r3
 8009652:	3708      	adds	r7, #8
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}

08009658 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b086      	sub	sp, #24
 800965c:	af02      	add	r7, sp, #8
 800965e:	6078      	str	r0, [r7, #4]
 8009660:	460b      	mov	r3, r1
 8009662:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009664:	887b      	ldrh	r3, [r7, #2]
 8009666:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800966a:	d901      	bls.n	8009670 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800966c:	2303      	movs	r3, #3
 800966e:	e01b      	b.n	80096a8 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009676:	887b      	ldrh	r3, [r7, #2]
 8009678:	9300      	str	r3, [sp, #0]
 800967a:	4613      	mov	r3, r2
 800967c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009680:	2100      	movs	r1, #0
 8009682:	6878      	ldr	r0, [r7, #4]
 8009684:	f000 f872 	bl	800976c <USBH_GetDescriptor>
 8009688:	4603      	mov	r3, r0
 800968a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800968c:	7bfb      	ldrb	r3, [r7, #15]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d109      	bne.n	80096a6 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009698:	887a      	ldrh	r2, [r7, #2]
 800969a:	4619      	mov	r1, r3
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	f000 f929 	bl	80098f4 <USBH_ParseDevDesc>
 80096a2:	4603      	mov	r3, r0
 80096a4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80096a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3710      	adds	r7, #16
 80096ac:	46bd      	mov	sp, r7
 80096ae:	bd80      	pop	{r7, pc}

080096b0 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b086      	sub	sp, #24
 80096b4:	af02      	add	r7, sp, #8
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	460b      	mov	r3, r1
 80096ba:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	331c      	adds	r3, #28
 80096c0:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80096c2:	887b      	ldrh	r3, [r7, #2]
 80096c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80096c8:	d901      	bls.n	80096ce <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80096ca:	2303      	movs	r3, #3
 80096cc:	e016      	b.n	80096fc <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80096ce:	887b      	ldrh	r3, [r7, #2]
 80096d0:	9300      	str	r3, [sp, #0]
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80096d8:	2100      	movs	r1, #0
 80096da:	6878      	ldr	r0, [r7, #4]
 80096dc:	f000 f846 	bl	800976c <USBH_GetDescriptor>
 80096e0:	4603      	mov	r3, r0
 80096e2:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80096e4:	7bfb      	ldrb	r3, [r7, #15]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d107      	bne.n	80096fa <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80096ea:	887b      	ldrh	r3, [r7, #2]
 80096ec:	461a      	mov	r2, r3
 80096ee:	68b9      	ldr	r1, [r7, #8]
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f000 f9af 	bl	8009a54 <USBH_ParseCfgDesc>
 80096f6:	4603      	mov	r3, r0
 80096f8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80096fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3710      	adds	r7, #16
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}

08009704 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b088      	sub	sp, #32
 8009708:	af02      	add	r7, sp, #8
 800970a:	60f8      	str	r0, [r7, #12]
 800970c:	607a      	str	r2, [r7, #4]
 800970e:	461a      	mov	r2, r3
 8009710:	460b      	mov	r3, r1
 8009712:	72fb      	strb	r3, [r7, #11]
 8009714:	4613      	mov	r3, r2
 8009716:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009718:	893b      	ldrh	r3, [r7, #8]
 800971a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800971e:	d802      	bhi.n	8009726 <USBH_Get_StringDesc+0x22>
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d101      	bne.n	800972a <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009726:	2303      	movs	r3, #3
 8009728:	e01c      	b.n	8009764 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800972a:	7afb      	ldrb	r3, [r7, #11]
 800972c:	b29b      	uxth	r3, r3
 800972e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009732:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800973a:	893b      	ldrh	r3, [r7, #8]
 800973c:	9300      	str	r3, [sp, #0]
 800973e:	460b      	mov	r3, r1
 8009740:	2100      	movs	r1, #0
 8009742:	68f8      	ldr	r0, [r7, #12]
 8009744:	f000 f812 	bl	800976c <USBH_GetDescriptor>
 8009748:	4603      	mov	r3, r0
 800974a:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800974c:	7dfb      	ldrb	r3, [r7, #23]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d107      	bne.n	8009762 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009758:	893a      	ldrh	r2, [r7, #8]
 800975a:	6879      	ldr	r1, [r7, #4]
 800975c:	4618      	mov	r0, r3
 800975e:	f000 fb8d 	bl	8009e7c <USBH_ParseStringDesc>
  }

  return status;
 8009762:	7dfb      	ldrb	r3, [r7, #23]
}
 8009764:	4618      	mov	r0, r3
 8009766:	3718      	adds	r7, #24
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	60f8      	str	r0, [r7, #12]
 8009774:	607b      	str	r3, [r7, #4]
 8009776:	460b      	mov	r3, r1
 8009778:	72fb      	strb	r3, [r7, #11]
 800977a:	4613      	mov	r3, r2
 800977c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	789b      	ldrb	r3, [r3, #2]
 8009782:	2b01      	cmp	r3, #1
 8009784:	d11c      	bne.n	80097c0 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009786:	7afb      	ldrb	r3, [r7, #11]
 8009788:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800978c:	b2da      	uxtb	r2, r3
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	2206      	movs	r2, #6
 8009796:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	893a      	ldrh	r2, [r7, #8]
 800979c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800979e:	893b      	ldrh	r3, [r7, #8]
 80097a0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80097a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80097a8:	d104      	bne.n	80097b4 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	f240 4209 	movw	r2, #1033	@ 0x409
 80097b0:	829a      	strh	r2, [r3, #20]
 80097b2:	e002      	b.n	80097ba <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2200      	movs	r2, #0
 80097b8:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	8b3a      	ldrh	r2, [r7, #24]
 80097be:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80097c0:	8b3b      	ldrh	r3, [r7, #24]
 80097c2:	461a      	mov	r2, r3
 80097c4:	6879      	ldr	r1, [r7, #4]
 80097c6:	68f8      	ldr	r0, [r7, #12]
 80097c8:	f000 fba5 	bl	8009f16 <USBH_CtlReq>
 80097cc:	4603      	mov	r3, r0
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3710      	adds	r7, #16
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}

080097d6 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80097d6:	b580      	push	{r7, lr}
 80097d8:	b082      	sub	sp, #8
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
 80097de:	460b      	mov	r3, r1
 80097e0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	789b      	ldrb	r3, [r3, #2]
 80097e6:	2b01      	cmp	r3, #1
 80097e8:	d10f      	bne.n	800980a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2200      	movs	r2, #0
 80097ee:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2205      	movs	r2, #5
 80097f4:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80097f6:	78fb      	ldrb	r3, [r7, #3]
 80097f8:	b29a      	uxth	r2, r3
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2200      	movs	r2, #0
 8009802:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2200      	movs	r2, #0
 8009808:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800980a:	2200      	movs	r2, #0
 800980c:	2100      	movs	r1, #0
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f000 fb81 	bl	8009f16 <USBH_CtlReq>
 8009814:	4603      	mov	r3, r0
}
 8009816:	4618      	mov	r0, r3
 8009818:	3708      	adds	r7, #8
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}

0800981e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800981e:	b580      	push	{r7, lr}
 8009820:	b082      	sub	sp, #8
 8009822:	af00      	add	r7, sp, #0
 8009824:	6078      	str	r0, [r7, #4]
 8009826:	460b      	mov	r3, r1
 8009828:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	789b      	ldrb	r3, [r3, #2]
 800982e:	2b01      	cmp	r3, #1
 8009830:	d10e      	bne.n	8009850 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2200      	movs	r2, #0
 8009836:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2209      	movs	r2, #9
 800983c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	887a      	ldrh	r2, [r7, #2]
 8009842:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2200      	movs	r2, #0
 8009848:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2200      	movs	r2, #0
 800984e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009850:	2200      	movs	r2, #0
 8009852:	2100      	movs	r1, #0
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f000 fb5e 	bl	8009f16 <USBH_CtlReq>
 800985a:	4603      	mov	r3, r0
}
 800985c:	4618      	mov	r0, r3
 800985e:	3708      	adds	r7, #8
 8009860:	46bd      	mov	sp, r7
 8009862:	bd80      	pop	{r7, pc}

08009864 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b082      	sub	sp, #8
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
 800986c:	460b      	mov	r3, r1
 800986e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	789b      	ldrb	r3, [r3, #2]
 8009874:	2b01      	cmp	r3, #1
 8009876:	d10f      	bne.n	8009898 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2200      	movs	r2, #0
 800987c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2203      	movs	r2, #3
 8009882:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009884:	78fb      	ldrb	r3, [r7, #3]
 8009886:	b29a      	uxth	r2, r3
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2200      	movs	r2, #0
 8009890:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2200      	movs	r2, #0
 8009896:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009898:	2200      	movs	r2, #0
 800989a:	2100      	movs	r1, #0
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 fb3a 	bl	8009f16 <USBH_CtlReq>
 80098a2:	4603      	mov	r3, r0
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3708      	adds	r7, #8
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}

080098ac <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b082      	sub	sp, #8
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	460b      	mov	r3, r1
 80098b6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	789b      	ldrb	r3, [r3, #2]
 80098bc:	2b01      	cmp	r3, #1
 80098be:	d10f      	bne.n	80098e0 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2202      	movs	r2, #2
 80098c4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2201      	movs	r2, #1
 80098ca:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2200      	movs	r2, #0
 80098d0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80098d2:	78fb      	ldrb	r3, [r7, #3]
 80098d4:	b29a      	uxth	r2, r3
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2200      	movs	r2, #0
 80098de:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80098e0:	2200      	movs	r2, #0
 80098e2:	2100      	movs	r1, #0
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f000 fb16 	bl	8009f16 <USBH_CtlReq>
 80098ea:	4603      	mov	r3, r0
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	3708      	adds	r7, #8
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}

080098f4 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80098f4:	b480      	push	{r7}
 80098f6:	b087      	sub	sp, #28
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	60f8      	str	r0, [r7, #12]
 80098fc:	60b9      	str	r1, [r7, #8]
 80098fe:	4613      	mov	r3, r2
 8009900:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009908:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800990a:	2300      	movs	r3, #0
 800990c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d101      	bne.n	8009918 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009914:	2302      	movs	r3, #2
 8009916:	e094      	b.n	8009a42 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	781a      	ldrb	r2, [r3, #0]
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	785a      	ldrb	r2, [r3, #1]
 8009924:	693b      	ldr	r3, [r7, #16]
 8009926:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	3302      	adds	r3, #2
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	461a      	mov	r2, r3
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	3303      	adds	r3, #3
 8009934:	781b      	ldrb	r3, [r3, #0]
 8009936:	021b      	lsls	r3, r3, #8
 8009938:	b29b      	uxth	r3, r3
 800993a:	4313      	orrs	r3, r2
 800993c:	b29a      	uxth	r2, r3
 800993e:	693b      	ldr	r3, [r7, #16]
 8009940:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	791a      	ldrb	r2, [r3, #4]
 8009946:	693b      	ldr	r3, [r7, #16]
 8009948:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800994a:	68bb      	ldr	r3, [r7, #8]
 800994c:	795a      	ldrb	r2, [r3, #5]
 800994e:	693b      	ldr	r3, [r7, #16]
 8009950:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	799a      	ldrb	r2, [r3, #6]
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	79da      	ldrb	r2, [r3, #7]
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009968:	2b00      	cmp	r3, #0
 800996a:	d004      	beq.n	8009976 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009972:	2b01      	cmp	r3, #1
 8009974:	d11b      	bne.n	80099ae <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	79db      	ldrb	r3, [r3, #7]
 800997a:	2b20      	cmp	r3, #32
 800997c:	dc0f      	bgt.n	800999e <USBH_ParseDevDesc+0xaa>
 800997e:	2b08      	cmp	r3, #8
 8009980:	db0f      	blt.n	80099a2 <USBH_ParseDevDesc+0xae>
 8009982:	3b08      	subs	r3, #8
 8009984:	4a32      	ldr	r2, [pc, #200]	@ (8009a50 <USBH_ParseDevDesc+0x15c>)
 8009986:	fa22 f303 	lsr.w	r3, r2, r3
 800998a:	f003 0301 	and.w	r3, r3, #1
 800998e:	2b00      	cmp	r3, #0
 8009990:	bf14      	ite	ne
 8009992:	2301      	movne	r3, #1
 8009994:	2300      	moveq	r3, #0
 8009996:	b2db      	uxtb	r3, r3
 8009998:	2b00      	cmp	r3, #0
 800999a:	d106      	bne.n	80099aa <USBH_ParseDevDesc+0xb6>
 800999c:	e001      	b.n	80099a2 <USBH_ParseDevDesc+0xae>
 800999e:	2b40      	cmp	r3, #64	@ 0x40
 80099a0:	d003      	beq.n	80099aa <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	2208      	movs	r2, #8
 80099a6:	71da      	strb	r2, [r3, #7]
        break;
 80099a8:	e000      	b.n	80099ac <USBH_ParseDevDesc+0xb8>
        break;
 80099aa:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80099ac:	e00e      	b.n	80099cc <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80099b4:	2b02      	cmp	r3, #2
 80099b6:	d107      	bne.n	80099c8 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	79db      	ldrb	r3, [r3, #7]
 80099bc:	2b08      	cmp	r3, #8
 80099be:	d005      	beq.n	80099cc <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	2208      	movs	r2, #8
 80099c4:	71da      	strb	r2, [r3, #7]
 80099c6:	e001      	b.n	80099cc <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80099c8:	2303      	movs	r3, #3
 80099ca:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80099cc:	88fb      	ldrh	r3, [r7, #6]
 80099ce:	2b08      	cmp	r3, #8
 80099d0:	d936      	bls.n	8009a40 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	3308      	adds	r3, #8
 80099d6:	781b      	ldrb	r3, [r3, #0]
 80099d8:	461a      	mov	r2, r3
 80099da:	68bb      	ldr	r3, [r7, #8]
 80099dc:	3309      	adds	r3, #9
 80099de:	781b      	ldrb	r3, [r3, #0]
 80099e0:	021b      	lsls	r3, r3, #8
 80099e2:	b29b      	uxth	r3, r3
 80099e4:	4313      	orrs	r3, r2
 80099e6:	b29a      	uxth	r2, r3
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	330a      	adds	r3, #10
 80099f0:	781b      	ldrb	r3, [r3, #0]
 80099f2:	461a      	mov	r2, r3
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	330b      	adds	r3, #11
 80099f8:	781b      	ldrb	r3, [r3, #0]
 80099fa:	021b      	lsls	r3, r3, #8
 80099fc:	b29b      	uxth	r3, r3
 80099fe:	4313      	orrs	r3, r2
 8009a00:	b29a      	uxth	r2, r3
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	330c      	adds	r3, #12
 8009a0a:	781b      	ldrb	r3, [r3, #0]
 8009a0c:	461a      	mov	r2, r3
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	330d      	adds	r3, #13
 8009a12:	781b      	ldrb	r3, [r3, #0]
 8009a14:	021b      	lsls	r3, r3, #8
 8009a16:	b29b      	uxth	r3, r3
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	b29a      	uxth	r2, r3
 8009a1c:	693b      	ldr	r3, [r7, #16]
 8009a1e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	7b9a      	ldrb	r2, [r3, #14]
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	7bda      	ldrb	r2, [r3, #15]
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	7c1a      	ldrb	r2, [r3, #16]
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	7c5a      	ldrb	r2, [r3, #17]
 8009a3c:	693b      	ldr	r3, [r7, #16]
 8009a3e:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	371c      	adds	r7, #28
 8009a46:	46bd      	mov	sp, r7
 8009a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4c:	4770      	bx	lr
 8009a4e:	bf00      	nop
 8009a50:	01000101 	.word	0x01000101

08009a54 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b08c      	sub	sp, #48	@ 0x30
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	60f8      	str	r0, [r7, #12]
 8009a5c:	60b9      	str	r1, [r7, #8]
 8009a5e:	4613      	mov	r3, r2
 8009a60:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009a68:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009a70:	2300      	movs	r3, #0
 8009a72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009a76:	2300      	movs	r3, #0
 8009a78:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d101      	bne.n	8009a86 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009a82:	2302      	movs	r3, #2
 8009a84:	e0da      	b.n	8009c3c <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a8c:	781b      	ldrb	r3, [r3, #0]
 8009a8e:	2b09      	cmp	r3, #9
 8009a90:	d002      	beq.n	8009a98 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a94:	2209      	movs	r2, #9
 8009a96:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	781a      	ldrb	r2, [r3, #0]
 8009a9c:	6a3b      	ldr	r3, [r7, #32]
 8009a9e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	785a      	ldrb	r2, [r3, #1]
 8009aa4:	6a3b      	ldr	r3, [r7, #32]
 8009aa6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	3302      	adds	r3, #2
 8009aac:	781b      	ldrb	r3, [r3, #0]
 8009aae:	461a      	mov	r2, r3
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	3303      	adds	r3, #3
 8009ab4:	781b      	ldrb	r3, [r3, #0]
 8009ab6:	021b      	lsls	r3, r3, #8
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	4313      	orrs	r3, r2
 8009abc:	b29b      	uxth	r3, r3
 8009abe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ac2:	bf28      	it	cs
 8009ac4:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009ac8:	b29a      	uxth	r2, r3
 8009aca:	6a3b      	ldr	r3, [r7, #32]
 8009acc:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	791a      	ldrb	r2, [r3, #4]
 8009ad2:	6a3b      	ldr	r3, [r7, #32]
 8009ad4:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	795a      	ldrb	r2, [r3, #5]
 8009ada:	6a3b      	ldr	r3, [r7, #32]
 8009adc:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8009ade:	68bb      	ldr	r3, [r7, #8]
 8009ae0:	799a      	ldrb	r2, [r3, #6]
 8009ae2:	6a3b      	ldr	r3, [r7, #32]
 8009ae4:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009ae6:	68bb      	ldr	r3, [r7, #8]
 8009ae8:	79da      	ldrb	r2, [r3, #7]
 8009aea:	6a3b      	ldr	r3, [r7, #32]
 8009aec:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	7a1a      	ldrb	r2, [r3, #8]
 8009af2:	6a3b      	ldr	r3, [r7, #32]
 8009af4:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009af6:	88fb      	ldrh	r3, [r7, #6]
 8009af8:	2b09      	cmp	r3, #9
 8009afa:	f240 809d 	bls.w	8009c38 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8009afe:	2309      	movs	r3, #9
 8009b00:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009b02:	2300      	movs	r3, #0
 8009b04:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009b06:	e081      	b.n	8009c0c <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009b08:	f107 0316 	add.w	r3, r7, #22
 8009b0c:	4619      	mov	r1, r3
 8009b0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b10:	f000 f9e7 	bl	8009ee2 <USBH_GetNextDesc>
 8009b14:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b18:	785b      	ldrb	r3, [r3, #1]
 8009b1a:	2b04      	cmp	r3, #4
 8009b1c:	d176      	bne.n	8009c0c <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b20:	781b      	ldrb	r3, [r3, #0]
 8009b22:	2b09      	cmp	r3, #9
 8009b24:	d002      	beq.n	8009b2c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b28:	2209      	movs	r2, #9
 8009b2a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009b2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009b30:	221a      	movs	r2, #26
 8009b32:	fb02 f303 	mul.w	r3, r2, r3
 8009b36:	3308      	adds	r3, #8
 8009b38:	6a3a      	ldr	r2, [r7, #32]
 8009b3a:	4413      	add	r3, r2
 8009b3c:	3302      	adds	r3, #2
 8009b3e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009b40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b42:	69f8      	ldr	r0, [r7, #28]
 8009b44:	f000 f87e 	bl	8009c44 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009b4e:	2300      	movs	r3, #0
 8009b50:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009b52:	e043      	b.n	8009bdc <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009b54:	f107 0316 	add.w	r3, r7, #22
 8009b58:	4619      	mov	r1, r3
 8009b5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b5c:	f000 f9c1 	bl	8009ee2 <USBH_GetNextDesc>
 8009b60:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b64:	785b      	ldrb	r3, [r3, #1]
 8009b66:	2b05      	cmp	r3, #5
 8009b68:	d138      	bne.n	8009bdc <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009b6a:	69fb      	ldr	r3, [r7, #28]
 8009b6c:	795b      	ldrb	r3, [r3, #5]
 8009b6e:	2b01      	cmp	r3, #1
 8009b70:	d113      	bne.n	8009b9a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009b72:	69fb      	ldr	r3, [r7, #28]
 8009b74:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009b76:	2b02      	cmp	r3, #2
 8009b78:	d003      	beq.n	8009b82 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009b7a:	69fb      	ldr	r3, [r7, #28]
 8009b7c:	799b      	ldrb	r3, [r3, #6]
 8009b7e:	2b03      	cmp	r3, #3
 8009b80:	d10b      	bne.n	8009b9a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009b82:	69fb      	ldr	r3, [r7, #28]
 8009b84:	79db      	ldrb	r3, [r3, #7]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d10b      	bne.n	8009ba2 <USBH_ParseCfgDesc+0x14e>
 8009b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b8c:	781b      	ldrb	r3, [r3, #0]
 8009b8e:	2b09      	cmp	r3, #9
 8009b90:	d007      	beq.n	8009ba2 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b94:	2209      	movs	r2, #9
 8009b96:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009b98:	e003      	b.n	8009ba2 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b9c:	2207      	movs	r2, #7
 8009b9e:	701a      	strb	r2, [r3, #0]
 8009ba0:	e000      	b.n	8009ba4 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009ba2:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009ba4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ba8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009bac:	3201      	adds	r2, #1
 8009bae:	00d2      	lsls	r2, r2, #3
 8009bb0:	211a      	movs	r1, #26
 8009bb2:	fb01 f303 	mul.w	r3, r1, r3
 8009bb6:	4413      	add	r3, r2
 8009bb8:	3308      	adds	r3, #8
 8009bba:	6a3a      	ldr	r2, [r7, #32]
 8009bbc:	4413      	add	r3, r2
 8009bbe:	3304      	adds	r3, #4
 8009bc0:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009bc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009bc4:	69b9      	ldr	r1, [r7, #24]
 8009bc6:	68f8      	ldr	r0, [r7, #12]
 8009bc8:	f000 f870 	bl	8009cac <USBH_ParseEPDesc>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009bd2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009bdc:	69fb      	ldr	r3, [r7, #28]
 8009bde:	791b      	ldrb	r3, [r3, #4]
 8009be0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009be4:	429a      	cmp	r2, r3
 8009be6:	d204      	bcs.n	8009bf2 <USBH_ParseCfgDesc+0x19e>
 8009be8:	6a3b      	ldr	r3, [r7, #32]
 8009bea:	885a      	ldrh	r2, [r3, #2]
 8009bec:	8afb      	ldrh	r3, [r7, #22]
 8009bee:	429a      	cmp	r2, r3
 8009bf0:	d8b0      	bhi.n	8009b54 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009bf2:	69fb      	ldr	r3, [r7, #28]
 8009bf4:	791b      	ldrb	r3, [r3, #4]
 8009bf6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d201      	bcs.n	8009c02 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8009bfe:	2303      	movs	r3, #3
 8009c00:	e01c      	b.n	8009c3c <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8009c02:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c06:	3301      	adds	r3, #1
 8009c08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009c0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c10:	2b01      	cmp	r3, #1
 8009c12:	d805      	bhi.n	8009c20 <USBH_ParseCfgDesc+0x1cc>
 8009c14:	6a3b      	ldr	r3, [r7, #32]
 8009c16:	885a      	ldrh	r2, [r3, #2]
 8009c18:	8afb      	ldrh	r3, [r7, #22]
 8009c1a:	429a      	cmp	r2, r3
 8009c1c:	f63f af74 	bhi.w	8009b08 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009c20:	6a3b      	ldr	r3, [r7, #32]
 8009c22:	791b      	ldrb	r3, [r3, #4]
 8009c24:	2b02      	cmp	r3, #2
 8009c26:	bf28      	it	cs
 8009c28:	2302      	movcs	r3, #2
 8009c2a:	b2db      	uxtb	r3, r3
 8009c2c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009c30:	429a      	cmp	r2, r3
 8009c32:	d201      	bcs.n	8009c38 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8009c34:	2303      	movs	r3, #3
 8009c36:	e001      	b.n	8009c3c <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8009c38:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	3730      	adds	r7, #48	@ 0x30
 8009c40:	46bd      	mov	sp, r7
 8009c42:	bd80      	pop	{r7, pc}

08009c44 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009c44:	b480      	push	{r7}
 8009c46:	b083      	sub	sp, #12
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
 8009c4c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	781a      	ldrb	r2, [r3, #0]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	785a      	ldrb	r2, [r3, #1]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	789a      	ldrb	r2, [r3, #2]
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	78da      	ldrb	r2, [r3, #3]
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	3304      	adds	r3, #4
 8009c72:	781b      	ldrb	r3, [r3, #0]
 8009c74:	2b02      	cmp	r3, #2
 8009c76:	bf28      	it	cs
 8009c78:	2302      	movcs	r3, #2
 8009c7a:	b2da      	uxtb	r2, r3
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	795a      	ldrb	r2, [r3, #5]
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	799a      	ldrb	r2, [r3, #6]
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	79da      	ldrb	r2, [r3, #7]
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	7a1a      	ldrb	r2, [r3, #8]
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	721a      	strb	r2, [r3, #8]
}
 8009ca0:	bf00      	nop
 8009ca2:	370c      	adds	r7, #12
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b087      	sub	sp, #28
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	60f8      	str	r0, [r7, #12]
 8009cb4:	60b9      	str	r1, [r7, #8]
 8009cb6:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	781a      	ldrb	r2, [r3, #0]
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	785a      	ldrb	r2, [r3, #1]
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	789a      	ldrb	r2, [r3, #2]
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	78da      	ldrb	r2, [r3, #3]
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	3304      	adds	r3, #4
 8009ce0:	781b      	ldrb	r3, [r3, #0]
 8009ce2:	461a      	mov	r2, r3
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	3305      	adds	r3, #5
 8009ce8:	781b      	ldrb	r3, [r3, #0]
 8009cea:	021b      	lsls	r3, r3, #8
 8009cec:	b29b      	uxth	r3, r3
 8009cee:	4313      	orrs	r3, r2
 8009cf0:	b29a      	uxth	r2, r3
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	799a      	ldrb	r2, [r3, #6]
 8009cfa:	68bb      	ldr	r3, [r7, #8]
 8009cfc:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	889b      	ldrh	r3, [r3, #4]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d009      	beq.n	8009d1a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009d0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d0e:	d804      	bhi.n	8009d1a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009d10:	68bb      	ldr	r3, [r7, #8]
 8009d12:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009d14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d18:	d901      	bls.n	8009d1e <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009d1a:	2303      	movs	r3, #3
 8009d1c:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d136      	bne.n	8009d96 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	78db      	ldrb	r3, [r3, #3]
 8009d2c:	f003 0303 	and.w	r3, r3, #3
 8009d30:	2b02      	cmp	r3, #2
 8009d32:	d108      	bne.n	8009d46 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009d34:	68bb      	ldr	r3, [r7, #8]
 8009d36:	889b      	ldrh	r3, [r3, #4]
 8009d38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d3c:	f240 8097 	bls.w	8009e6e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d40:	2303      	movs	r3, #3
 8009d42:	75fb      	strb	r3, [r7, #23]
 8009d44:	e093      	b.n	8009e6e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	78db      	ldrb	r3, [r3, #3]
 8009d4a:	f003 0303 	and.w	r3, r3, #3
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d107      	bne.n	8009d62 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009d52:	68bb      	ldr	r3, [r7, #8]
 8009d54:	889b      	ldrh	r3, [r3, #4]
 8009d56:	2b40      	cmp	r3, #64	@ 0x40
 8009d58:	f240 8089 	bls.w	8009e6e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d5c:	2303      	movs	r3, #3
 8009d5e:	75fb      	strb	r3, [r7, #23]
 8009d60:	e085      	b.n	8009e6e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	78db      	ldrb	r3, [r3, #3]
 8009d66:	f003 0303 	and.w	r3, r3, #3
 8009d6a:	2b01      	cmp	r3, #1
 8009d6c:	d005      	beq.n	8009d7a <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	78db      	ldrb	r3, [r3, #3]
 8009d72:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009d76:	2b03      	cmp	r3, #3
 8009d78:	d10a      	bne.n	8009d90 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	799b      	ldrb	r3, [r3, #6]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d003      	beq.n	8009d8a <USBH_ParseEPDesc+0xde>
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	799b      	ldrb	r3, [r3, #6]
 8009d86:	2b10      	cmp	r3, #16
 8009d88:	d970      	bls.n	8009e6c <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009d8a:	2303      	movs	r3, #3
 8009d8c:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009d8e:	e06d      	b.n	8009e6c <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009d90:	2303      	movs	r3, #3
 8009d92:	75fb      	strb	r3, [r7, #23]
 8009d94:	e06b      	b.n	8009e6e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009d9c:	2b01      	cmp	r3, #1
 8009d9e:	d13c      	bne.n	8009e1a <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	78db      	ldrb	r3, [r3, #3]
 8009da4:	f003 0303 	and.w	r3, r3, #3
 8009da8:	2b02      	cmp	r3, #2
 8009daa:	d005      	beq.n	8009db8 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	78db      	ldrb	r3, [r3, #3]
 8009db0:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d106      	bne.n	8009dc6 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	889b      	ldrh	r3, [r3, #4]
 8009dbc:	2b40      	cmp	r3, #64	@ 0x40
 8009dbe:	d956      	bls.n	8009e6e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009dc0:	2303      	movs	r3, #3
 8009dc2:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009dc4:	e053      	b.n	8009e6e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009dc6:	68bb      	ldr	r3, [r7, #8]
 8009dc8:	78db      	ldrb	r3, [r3, #3]
 8009dca:	f003 0303 	and.w	r3, r3, #3
 8009dce:	2b01      	cmp	r3, #1
 8009dd0:	d10e      	bne.n	8009df0 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	799b      	ldrb	r3, [r3, #6]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d007      	beq.n	8009dea <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009dde:	2b10      	cmp	r3, #16
 8009de0:	d803      	bhi.n	8009dea <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009de6:	2b40      	cmp	r3, #64	@ 0x40
 8009de8:	d941      	bls.n	8009e6e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009dea:	2303      	movs	r3, #3
 8009dec:	75fb      	strb	r3, [r7, #23]
 8009dee:	e03e      	b.n	8009e6e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	78db      	ldrb	r3, [r3, #3]
 8009df4:	f003 0303 	and.w	r3, r3, #3
 8009df8:	2b03      	cmp	r3, #3
 8009dfa:	d10b      	bne.n	8009e14 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	799b      	ldrb	r3, [r3, #6]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d004      	beq.n	8009e0e <USBH_ParseEPDesc+0x162>
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	889b      	ldrh	r3, [r3, #4]
 8009e08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009e0c:	d32f      	bcc.n	8009e6e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009e0e:	2303      	movs	r3, #3
 8009e10:	75fb      	strb	r3, [r7, #23]
 8009e12:	e02c      	b.n	8009e6e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009e14:	2303      	movs	r3, #3
 8009e16:	75fb      	strb	r3, [r7, #23]
 8009e18:	e029      	b.n	8009e6e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009e20:	2b02      	cmp	r3, #2
 8009e22:	d120      	bne.n	8009e66 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	78db      	ldrb	r3, [r3, #3]
 8009e28:	f003 0303 	and.w	r3, r3, #3
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d106      	bne.n	8009e3e <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	889b      	ldrh	r3, [r3, #4]
 8009e34:	2b08      	cmp	r3, #8
 8009e36:	d01a      	beq.n	8009e6e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009e38:	2303      	movs	r3, #3
 8009e3a:	75fb      	strb	r3, [r7, #23]
 8009e3c:	e017      	b.n	8009e6e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	78db      	ldrb	r3, [r3, #3]
 8009e42:	f003 0303 	and.w	r3, r3, #3
 8009e46:	2b03      	cmp	r3, #3
 8009e48:	d10a      	bne.n	8009e60 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009e4a:	68bb      	ldr	r3, [r7, #8]
 8009e4c:	799b      	ldrb	r3, [r3, #6]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d003      	beq.n	8009e5a <USBH_ParseEPDesc+0x1ae>
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	889b      	ldrh	r3, [r3, #4]
 8009e56:	2b08      	cmp	r3, #8
 8009e58:	d909      	bls.n	8009e6e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009e5a:	2303      	movs	r3, #3
 8009e5c:	75fb      	strb	r3, [r7, #23]
 8009e5e:	e006      	b.n	8009e6e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009e60:	2303      	movs	r3, #3
 8009e62:	75fb      	strb	r3, [r7, #23]
 8009e64:	e003      	b.n	8009e6e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009e66:	2303      	movs	r3, #3
 8009e68:	75fb      	strb	r3, [r7, #23]
 8009e6a:	e000      	b.n	8009e6e <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009e6c:	bf00      	nop
  }

  return status;
 8009e6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	371c      	adds	r7, #28
 8009e74:	46bd      	mov	sp, r7
 8009e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7a:	4770      	bx	lr

08009e7c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b087      	sub	sp, #28
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	60f8      	str	r0, [r7, #12]
 8009e84:	60b9      	str	r1, [r7, #8]
 8009e86:	4613      	mov	r3, r2
 8009e88:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	3301      	adds	r3, #1
 8009e8e:	781b      	ldrb	r3, [r3, #0]
 8009e90:	2b03      	cmp	r3, #3
 8009e92:	d120      	bne.n	8009ed6 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	781b      	ldrb	r3, [r3, #0]
 8009e98:	1e9a      	subs	r2, r3, #2
 8009e9a:	88fb      	ldrh	r3, [r7, #6]
 8009e9c:	4293      	cmp	r3, r2
 8009e9e:	bf28      	it	cs
 8009ea0:	4613      	movcs	r3, r2
 8009ea2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	3302      	adds	r3, #2
 8009ea8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009eaa:	2300      	movs	r3, #0
 8009eac:	82fb      	strh	r3, [r7, #22]
 8009eae:	e00b      	b.n	8009ec8 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009eb0:	8afb      	ldrh	r3, [r7, #22]
 8009eb2:	68fa      	ldr	r2, [r7, #12]
 8009eb4:	4413      	add	r3, r2
 8009eb6:	781a      	ldrb	r2, [r3, #0]
 8009eb8:	68bb      	ldr	r3, [r7, #8]
 8009eba:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009ec2:	8afb      	ldrh	r3, [r7, #22]
 8009ec4:	3302      	adds	r3, #2
 8009ec6:	82fb      	strh	r3, [r7, #22]
 8009ec8:	8afa      	ldrh	r2, [r7, #22]
 8009eca:	8abb      	ldrh	r3, [r7, #20]
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	d3ef      	bcc.n	8009eb0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	701a      	strb	r2, [r3, #0]
  }
}
 8009ed6:	bf00      	nop
 8009ed8:	371c      	adds	r7, #28
 8009eda:	46bd      	mov	sp, r7
 8009edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee0:	4770      	bx	lr

08009ee2 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009ee2:	b480      	push	{r7}
 8009ee4:	b085      	sub	sp, #20
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	6078      	str	r0, [r7, #4]
 8009eea:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	881b      	ldrh	r3, [r3, #0]
 8009ef0:	687a      	ldr	r2, [r7, #4]
 8009ef2:	7812      	ldrb	r2, [r2, #0]
 8009ef4:	4413      	add	r3, r2
 8009ef6:	b29a      	uxth	r2, r3
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	781b      	ldrb	r3, [r3, #0]
 8009f00:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	4413      	add	r3, r2
 8009f06:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009f08:	68fb      	ldr	r3, [r7, #12]
}
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	3714      	adds	r7, #20
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f14:	4770      	bx	lr

08009f16 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009f16:	b580      	push	{r7, lr}
 8009f18:	b086      	sub	sp, #24
 8009f1a:	af00      	add	r7, sp, #0
 8009f1c:	60f8      	str	r0, [r7, #12]
 8009f1e:	60b9      	str	r1, [r7, #8]
 8009f20:	4613      	mov	r3, r2
 8009f22:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009f24:	2301      	movs	r3, #1
 8009f26:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	789b      	ldrb	r3, [r3, #2]
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d002      	beq.n	8009f36 <USBH_CtlReq+0x20>
 8009f30:	2b02      	cmp	r3, #2
 8009f32:	d00f      	beq.n	8009f54 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8009f34:	e027      	b.n	8009f86 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	68ba      	ldr	r2, [r7, #8]
 8009f3a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	88fa      	ldrh	r2, [r7, #6]
 8009f40:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	2201      	movs	r2, #1
 8009f46:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	2202      	movs	r2, #2
 8009f4c:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009f4e:	2301      	movs	r3, #1
 8009f50:	75fb      	strb	r3, [r7, #23]
      break;
 8009f52:	e018      	b.n	8009f86 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009f54:	68f8      	ldr	r0, [r7, #12]
 8009f56:	f000 f81b 	bl	8009f90 <USBH_HandleControl>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009f5e:	7dfb      	ldrb	r3, [r7, #23]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d002      	beq.n	8009f6a <USBH_CtlReq+0x54>
 8009f64:	7dfb      	ldrb	r3, [r7, #23]
 8009f66:	2b03      	cmp	r3, #3
 8009f68:	d106      	bne.n	8009f78 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	2201      	movs	r2, #1
 8009f6e:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	2200      	movs	r2, #0
 8009f74:	761a      	strb	r2, [r3, #24]
      break;
 8009f76:	e005      	b.n	8009f84 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009f78:	7dfb      	ldrb	r3, [r7, #23]
 8009f7a:	2b02      	cmp	r3, #2
 8009f7c:	d102      	bne.n	8009f84 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	2201      	movs	r2, #1
 8009f82:	709a      	strb	r2, [r3, #2]
      break;
 8009f84:	bf00      	nop
  }
  return status;
 8009f86:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3718      	adds	r7, #24
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}

08009f90 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b086      	sub	sp, #24
 8009f94:	af02      	add	r7, sp, #8
 8009f96:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009f98:	2301      	movs	r3, #1
 8009f9a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	7e1b      	ldrb	r3, [r3, #24]
 8009fa4:	3b01      	subs	r3, #1
 8009fa6:	2b0a      	cmp	r3, #10
 8009fa8:	f200 8156 	bhi.w	800a258 <USBH_HandleControl+0x2c8>
 8009fac:	a201      	add	r2, pc, #4	@ (adr r2, 8009fb4 <USBH_HandleControl+0x24>)
 8009fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fb2:	bf00      	nop
 8009fb4:	08009fe1 	.word	0x08009fe1
 8009fb8:	08009ffb 	.word	0x08009ffb
 8009fbc:	0800a065 	.word	0x0800a065
 8009fc0:	0800a08b 	.word	0x0800a08b
 8009fc4:	0800a0c3 	.word	0x0800a0c3
 8009fc8:	0800a0ed 	.word	0x0800a0ed
 8009fcc:	0800a13f 	.word	0x0800a13f
 8009fd0:	0800a161 	.word	0x0800a161
 8009fd4:	0800a19d 	.word	0x0800a19d
 8009fd8:	0800a1c3 	.word	0x0800a1c3
 8009fdc:	0800a201 	.word	0x0800a201
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f103 0110 	add.w	r1, r3, #16
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	795b      	ldrb	r3, [r3, #5]
 8009fea:	461a      	mov	r2, r3
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	f000 f943 	bl	800a278 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2202      	movs	r2, #2
 8009ff6:	761a      	strb	r2, [r3, #24]
      break;
 8009ff8:	e139      	b.n	800a26e <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	795b      	ldrb	r3, [r3, #5]
 8009ffe:	4619      	mov	r1, r3
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f000 fcc5 	bl	800a990 <USBH_LL_GetURBState>
 800a006:	4603      	mov	r3, r0
 800a008:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a00a:	7bbb      	ldrb	r3, [r7, #14]
 800a00c:	2b01      	cmp	r3, #1
 800a00e:	d11e      	bne.n	800a04e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	7c1b      	ldrb	r3, [r3, #16]
 800a014:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a018:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	8adb      	ldrh	r3, [r3, #22]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d00a      	beq.n	800a038 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a022:	7b7b      	ldrb	r3, [r7, #13]
 800a024:	2b80      	cmp	r3, #128	@ 0x80
 800a026:	d103      	bne.n	800a030 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2203      	movs	r2, #3
 800a02c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a02e:	e115      	b.n	800a25c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2205      	movs	r2, #5
 800a034:	761a      	strb	r2, [r3, #24]
      break;
 800a036:	e111      	b.n	800a25c <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800a038:	7b7b      	ldrb	r3, [r7, #13]
 800a03a:	2b80      	cmp	r3, #128	@ 0x80
 800a03c:	d103      	bne.n	800a046 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2209      	movs	r2, #9
 800a042:	761a      	strb	r2, [r3, #24]
      break;
 800a044:	e10a      	b.n	800a25c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2207      	movs	r2, #7
 800a04a:	761a      	strb	r2, [r3, #24]
      break;
 800a04c:	e106      	b.n	800a25c <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a04e:	7bbb      	ldrb	r3, [r7, #14]
 800a050:	2b04      	cmp	r3, #4
 800a052:	d003      	beq.n	800a05c <USBH_HandleControl+0xcc>
 800a054:	7bbb      	ldrb	r3, [r7, #14]
 800a056:	2b02      	cmp	r3, #2
 800a058:	f040 8100 	bne.w	800a25c <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	220b      	movs	r2, #11
 800a060:	761a      	strb	r2, [r3, #24]
      break;
 800a062:	e0fb      	b.n	800a25c <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a06a:	b29a      	uxth	r2, r3
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6899      	ldr	r1, [r3, #8]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	899a      	ldrh	r2, [r3, #12]
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	791b      	ldrb	r3, [r3, #4]
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f000 f93a 	bl	800a2f6 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2204      	movs	r2, #4
 800a086:	761a      	strb	r2, [r3, #24]
      break;
 800a088:	e0f1      	b.n	800a26e <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	791b      	ldrb	r3, [r3, #4]
 800a08e:	4619      	mov	r1, r3
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f000 fc7d 	bl	800a990 <USBH_LL_GetURBState>
 800a096:	4603      	mov	r3, r0
 800a098:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a09a:	7bbb      	ldrb	r3, [r7, #14]
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	d102      	bne.n	800a0a6 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2209      	movs	r2, #9
 800a0a4:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800a0a6:	7bbb      	ldrb	r3, [r7, #14]
 800a0a8:	2b05      	cmp	r3, #5
 800a0aa:	d102      	bne.n	800a0b2 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800a0ac:	2303      	movs	r3, #3
 800a0ae:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a0b0:	e0d6      	b.n	800a260 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800a0b2:	7bbb      	ldrb	r3, [r7, #14]
 800a0b4:	2b04      	cmp	r3, #4
 800a0b6:	f040 80d3 	bne.w	800a260 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	220b      	movs	r2, #11
 800a0be:	761a      	strb	r2, [r3, #24]
      break;
 800a0c0:	e0ce      	b.n	800a260 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6899      	ldr	r1, [r3, #8]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	899a      	ldrh	r2, [r3, #12]
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	795b      	ldrb	r3, [r3, #5]
 800a0ce:	2001      	movs	r0, #1
 800a0d0:	9000      	str	r0, [sp, #0]
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f000 f8ea 	bl	800a2ac <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a0de:	b29a      	uxth	r2, r3
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2206      	movs	r2, #6
 800a0e8:	761a      	strb	r2, [r3, #24]
      break;
 800a0ea:	e0c0      	b.n	800a26e <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	795b      	ldrb	r3, [r3, #5]
 800a0f0:	4619      	mov	r1, r3
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f000 fc4c 	bl	800a990 <USBH_LL_GetURBState>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a0fc:	7bbb      	ldrb	r3, [r7, #14]
 800a0fe:	2b01      	cmp	r3, #1
 800a100:	d103      	bne.n	800a10a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2207      	movs	r2, #7
 800a106:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a108:	e0ac      	b.n	800a264 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800a10a:	7bbb      	ldrb	r3, [r7, #14]
 800a10c:	2b05      	cmp	r3, #5
 800a10e:	d105      	bne.n	800a11c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	220c      	movs	r2, #12
 800a114:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a116:	2303      	movs	r3, #3
 800a118:	73fb      	strb	r3, [r7, #15]
      break;
 800a11a:	e0a3      	b.n	800a264 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a11c:	7bbb      	ldrb	r3, [r7, #14]
 800a11e:	2b02      	cmp	r3, #2
 800a120:	d103      	bne.n	800a12a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2205      	movs	r2, #5
 800a126:	761a      	strb	r2, [r3, #24]
      break;
 800a128:	e09c      	b.n	800a264 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800a12a:	7bbb      	ldrb	r3, [r7, #14]
 800a12c:	2b04      	cmp	r3, #4
 800a12e:	f040 8099 	bne.w	800a264 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	220b      	movs	r2, #11
 800a136:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a138:	2302      	movs	r3, #2
 800a13a:	73fb      	strb	r3, [r7, #15]
      break;
 800a13c:	e092      	b.n	800a264 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	791b      	ldrb	r3, [r3, #4]
 800a142:	2200      	movs	r2, #0
 800a144:	2100      	movs	r1, #0
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f000 f8d5 	bl	800a2f6 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a152:	b29a      	uxth	r2, r3
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2208      	movs	r2, #8
 800a15c:	761a      	strb	r2, [r3, #24]

      break;
 800a15e:	e086      	b.n	800a26e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	791b      	ldrb	r3, [r3, #4]
 800a164:	4619      	mov	r1, r3
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f000 fc12 	bl	800a990 <USBH_LL_GetURBState>
 800a16c:	4603      	mov	r3, r0
 800a16e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a170:	7bbb      	ldrb	r3, [r7, #14]
 800a172:	2b01      	cmp	r3, #1
 800a174:	d105      	bne.n	800a182 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	220d      	movs	r2, #13
 800a17a:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a17c:	2300      	movs	r3, #0
 800a17e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a180:	e072      	b.n	800a268 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800a182:	7bbb      	ldrb	r3, [r7, #14]
 800a184:	2b04      	cmp	r3, #4
 800a186:	d103      	bne.n	800a190 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	220b      	movs	r2, #11
 800a18c:	761a      	strb	r2, [r3, #24]
      break;
 800a18e:	e06b      	b.n	800a268 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800a190:	7bbb      	ldrb	r3, [r7, #14]
 800a192:	2b05      	cmp	r3, #5
 800a194:	d168      	bne.n	800a268 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800a196:	2303      	movs	r3, #3
 800a198:	73fb      	strb	r3, [r7, #15]
      break;
 800a19a:	e065      	b.n	800a268 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	795b      	ldrb	r3, [r3, #5]
 800a1a0:	2201      	movs	r2, #1
 800a1a2:	9200      	str	r2, [sp, #0]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	2100      	movs	r1, #0
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f000 f87f 	bl	800a2ac <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a1b4:	b29a      	uxth	r2, r3
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	220a      	movs	r2, #10
 800a1be:	761a      	strb	r2, [r3, #24]
      break;
 800a1c0:	e055      	b.n	800a26e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	795b      	ldrb	r3, [r3, #5]
 800a1c6:	4619      	mov	r1, r3
 800a1c8:	6878      	ldr	r0, [r7, #4]
 800a1ca:	f000 fbe1 	bl	800a990 <USBH_LL_GetURBState>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a1d2:	7bbb      	ldrb	r3, [r7, #14]
 800a1d4:	2b01      	cmp	r3, #1
 800a1d6:	d105      	bne.n	800a1e4 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800a1d8:	2300      	movs	r3, #0
 800a1da:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	220d      	movs	r2, #13
 800a1e0:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a1e2:	e043      	b.n	800a26c <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a1e4:	7bbb      	ldrb	r3, [r7, #14]
 800a1e6:	2b02      	cmp	r3, #2
 800a1e8:	d103      	bne.n	800a1f2 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2209      	movs	r2, #9
 800a1ee:	761a      	strb	r2, [r3, #24]
      break;
 800a1f0:	e03c      	b.n	800a26c <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800a1f2:	7bbb      	ldrb	r3, [r7, #14]
 800a1f4:	2b04      	cmp	r3, #4
 800a1f6:	d139      	bne.n	800a26c <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	220b      	movs	r2, #11
 800a1fc:	761a      	strb	r2, [r3, #24]
      break;
 800a1fe:	e035      	b.n	800a26c <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	7e5b      	ldrb	r3, [r3, #25]
 800a204:	3301      	adds	r3, #1
 800a206:	b2da      	uxtb	r2, r3
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	765a      	strb	r2, [r3, #25]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	7e5b      	ldrb	r3, [r3, #25]
 800a210:	2b02      	cmp	r3, #2
 800a212:	d806      	bhi.n	800a222 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2201      	movs	r2, #1
 800a218:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2201      	movs	r2, #1
 800a21e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a220:	e025      	b.n	800a26e <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a228:	2106      	movs	r1, #6
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2200      	movs	r2, #0
 800a232:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	795b      	ldrb	r3, [r3, #5]
 800a238:	4619      	mov	r1, r3
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f000 f90c 	bl	800a458 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	791b      	ldrb	r3, [r3, #4]
 800a244:	4619      	mov	r1, r3
 800a246:	6878      	ldr	r0, [r7, #4]
 800a248:	f000 f906 	bl	800a458 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2200      	movs	r2, #0
 800a250:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a252:	2302      	movs	r3, #2
 800a254:	73fb      	strb	r3, [r7, #15]
      break;
 800a256:	e00a      	b.n	800a26e <USBH_HandleControl+0x2de>

    default:
      break;
 800a258:	bf00      	nop
 800a25a:	e008      	b.n	800a26e <USBH_HandleControl+0x2de>
      break;
 800a25c:	bf00      	nop
 800a25e:	e006      	b.n	800a26e <USBH_HandleControl+0x2de>
      break;
 800a260:	bf00      	nop
 800a262:	e004      	b.n	800a26e <USBH_HandleControl+0x2de>
      break;
 800a264:	bf00      	nop
 800a266:	e002      	b.n	800a26e <USBH_HandleControl+0x2de>
      break;
 800a268:	bf00      	nop
 800a26a:	e000      	b.n	800a26e <USBH_HandleControl+0x2de>
      break;
 800a26c:	bf00      	nop
  }

  return status;
 800a26e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a270:	4618      	mov	r0, r3
 800a272:	3710      	adds	r7, #16
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}

0800a278 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b088      	sub	sp, #32
 800a27c:	af04      	add	r7, sp, #16
 800a27e:	60f8      	str	r0, [r7, #12]
 800a280:	60b9      	str	r1, [r7, #8]
 800a282:	4613      	mov	r3, r2
 800a284:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a286:	79f9      	ldrb	r1, [r7, #7]
 800a288:	2300      	movs	r3, #0
 800a28a:	9303      	str	r3, [sp, #12]
 800a28c:	2308      	movs	r3, #8
 800a28e:	9302      	str	r3, [sp, #8]
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	9301      	str	r3, [sp, #4]
 800a294:	2300      	movs	r3, #0
 800a296:	9300      	str	r3, [sp, #0]
 800a298:	2300      	movs	r3, #0
 800a29a:	2200      	movs	r2, #0
 800a29c:	68f8      	ldr	r0, [r7, #12]
 800a29e:	f000 fb46 	bl	800a92e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a2a2:	2300      	movs	r3, #0
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3710      	adds	r7, #16
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}

0800a2ac <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b088      	sub	sp, #32
 800a2b0:	af04      	add	r7, sp, #16
 800a2b2:	60f8      	str	r0, [r7, #12]
 800a2b4:	60b9      	str	r1, [r7, #8]
 800a2b6:	4611      	mov	r1, r2
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	460b      	mov	r3, r1
 800a2bc:	80fb      	strh	r3, [r7, #6]
 800a2be:	4613      	mov	r3, r2
 800a2c0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d001      	beq.n	800a2d0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a2d0:	7979      	ldrb	r1, [r7, #5]
 800a2d2:	7e3b      	ldrb	r3, [r7, #24]
 800a2d4:	9303      	str	r3, [sp, #12]
 800a2d6:	88fb      	ldrh	r3, [r7, #6]
 800a2d8:	9302      	str	r3, [sp, #8]
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	9301      	str	r3, [sp, #4]
 800a2de:	2301      	movs	r3, #1
 800a2e0:	9300      	str	r3, [sp, #0]
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	68f8      	ldr	r0, [r7, #12]
 800a2e8:	f000 fb21 	bl	800a92e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a2ec:	2300      	movs	r3, #0
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3710      	adds	r7, #16
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}

0800a2f6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a2f6:	b580      	push	{r7, lr}
 800a2f8:	b088      	sub	sp, #32
 800a2fa:	af04      	add	r7, sp, #16
 800a2fc:	60f8      	str	r0, [r7, #12]
 800a2fe:	60b9      	str	r1, [r7, #8]
 800a300:	4611      	mov	r1, r2
 800a302:	461a      	mov	r2, r3
 800a304:	460b      	mov	r3, r1
 800a306:	80fb      	strh	r3, [r7, #6]
 800a308:	4613      	mov	r3, r2
 800a30a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a30c:	7979      	ldrb	r1, [r7, #5]
 800a30e:	2300      	movs	r3, #0
 800a310:	9303      	str	r3, [sp, #12]
 800a312:	88fb      	ldrh	r3, [r7, #6]
 800a314:	9302      	str	r3, [sp, #8]
 800a316:	68bb      	ldr	r3, [r7, #8]
 800a318:	9301      	str	r3, [sp, #4]
 800a31a:	2301      	movs	r3, #1
 800a31c:	9300      	str	r3, [sp, #0]
 800a31e:	2300      	movs	r3, #0
 800a320:	2201      	movs	r2, #1
 800a322:	68f8      	ldr	r0, [r7, #12]
 800a324:	f000 fb03 	bl	800a92e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a328:	2300      	movs	r3, #0

}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3710      	adds	r7, #16
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}

0800a332 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a332:	b580      	push	{r7, lr}
 800a334:	b088      	sub	sp, #32
 800a336:	af04      	add	r7, sp, #16
 800a338:	60f8      	str	r0, [r7, #12]
 800a33a:	60b9      	str	r1, [r7, #8]
 800a33c:	4611      	mov	r1, r2
 800a33e:	461a      	mov	r2, r3
 800a340:	460b      	mov	r3, r1
 800a342:	80fb      	strh	r3, [r7, #6]
 800a344:	4613      	mov	r3, r2
 800a346:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d001      	beq.n	800a356 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a352:	2300      	movs	r3, #0
 800a354:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a356:	7979      	ldrb	r1, [r7, #5]
 800a358:	7e3b      	ldrb	r3, [r7, #24]
 800a35a:	9303      	str	r3, [sp, #12]
 800a35c:	88fb      	ldrh	r3, [r7, #6]
 800a35e:	9302      	str	r3, [sp, #8]
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	9301      	str	r3, [sp, #4]
 800a364:	2301      	movs	r3, #1
 800a366:	9300      	str	r3, [sp, #0]
 800a368:	2302      	movs	r3, #2
 800a36a:	2200      	movs	r2, #0
 800a36c:	68f8      	ldr	r0, [r7, #12]
 800a36e:	f000 fade 	bl	800a92e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a372:	2300      	movs	r3, #0
}
 800a374:	4618      	mov	r0, r3
 800a376:	3710      	adds	r7, #16
 800a378:	46bd      	mov	sp, r7
 800a37a:	bd80      	pop	{r7, pc}

0800a37c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b088      	sub	sp, #32
 800a380:	af04      	add	r7, sp, #16
 800a382:	60f8      	str	r0, [r7, #12]
 800a384:	60b9      	str	r1, [r7, #8]
 800a386:	4611      	mov	r1, r2
 800a388:	461a      	mov	r2, r3
 800a38a:	460b      	mov	r3, r1
 800a38c:	80fb      	strh	r3, [r7, #6]
 800a38e:	4613      	mov	r3, r2
 800a390:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a392:	7979      	ldrb	r1, [r7, #5]
 800a394:	2300      	movs	r3, #0
 800a396:	9303      	str	r3, [sp, #12]
 800a398:	88fb      	ldrh	r3, [r7, #6]
 800a39a:	9302      	str	r3, [sp, #8]
 800a39c:	68bb      	ldr	r3, [r7, #8]
 800a39e:	9301      	str	r3, [sp, #4]
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	9300      	str	r3, [sp, #0]
 800a3a4:	2302      	movs	r3, #2
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	68f8      	ldr	r0, [r7, #12]
 800a3aa:	f000 fac0 	bl	800a92e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a3ae:	2300      	movs	r3, #0
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3710      	adds	r7, #16
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}

0800a3b8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b086      	sub	sp, #24
 800a3bc:	af04      	add	r7, sp, #16
 800a3be:	6078      	str	r0, [r7, #4]
 800a3c0:	4608      	mov	r0, r1
 800a3c2:	4611      	mov	r1, r2
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	70fb      	strb	r3, [r7, #3]
 800a3ca:	460b      	mov	r3, r1
 800a3cc:	70bb      	strb	r3, [r7, #2]
 800a3ce:	4613      	mov	r3, r2
 800a3d0:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a3d2:	7878      	ldrb	r0, [r7, #1]
 800a3d4:	78ba      	ldrb	r2, [r7, #2]
 800a3d6:	78f9      	ldrb	r1, [r7, #3]
 800a3d8:	8b3b      	ldrh	r3, [r7, #24]
 800a3da:	9302      	str	r3, [sp, #8]
 800a3dc:	7d3b      	ldrb	r3, [r7, #20]
 800a3de:	9301      	str	r3, [sp, #4]
 800a3e0:	7c3b      	ldrb	r3, [r7, #16]
 800a3e2:	9300      	str	r3, [sp, #0]
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 fa53 	bl	800a892 <USBH_LL_OpenPipe>

  return USBH_OK;
 800a3ec:	2300      	movs	r3, #0
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3708      	adds	r7, #8
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}

0800a3f6 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a3f6:	b580      	push	{r7, lr}
 800a3f8:	b082      	sub	sp, #8
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]
 800a3fe:	460b      	mov	r3, r1
 800a400:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a402:	78fb      	ldrb	r3, [r7, #3]
 800a404:	4619      	mov	r1, r3
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f000 fa72 	bl	800a8f0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a40c:	2300      	movs	r3, #0
}
 800a40e:	4618      	mov	r0, r3
 800a410:	3708      	adds	r7, #8
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}

0800a416 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a416:	b580      	push	{r7, lr}
 800a418:	b084      	sub	sp, #16
 800a41a:	af00      	add	r7, sp, #0
 800a41c:	6078      	str	r0, [r7, #4]
 800a41e:	460b      	mov	r3, r1
 800a420:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	f000 f836 	bl	800a494 <USBH_GetFreePipe>
 800a428:	4603      	mov	r3, r0
 800a42a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a42c:	89fb      	ldrh	r3, [r7, #14]
 800a42e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a432:	4293      	cmp	r3, r2
 800a434:	d00a      	beq.n	800a44c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a436:	78fa      	ldrb	r2, [r7, #3]
 800a438:	89fb      	ldrh	r3, [r7, #14]
 800a43a:	f003 030f 	and.w	r3, r3, #15
 800a43e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a442:	6879      	ldr	r1, [r7, #4]
 800a444:	33e0      	adds	r3, #224	@ 0xe0
 800a446:	009b      	lsls	r3, r3, #2
 800a448:	440b      	add	r3, r1
 800a44a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a44c:	89fb      	ldrh	r3, [r7, #14]
 800a44e:	b2db      	uxtb	r3, r3
}
 800a450:	4618      	mov	r0, r3
 800a452:	3710      	adds	r7, #16
 800a454:	46bd      	mov	sp, r7
 800a456:	bd80      	pop	{r7, pc}

0800a458 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a458:	b480      	push	{r7}
 800a45a:	b083      	sub	sp, #12
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
 800a460:	460b      	mov	r3, r1
 800a462:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a464:	78fb      	ldrb	r3, [r7, #3]
 800a466:	2b0f      	cmp	r3, #15
 800a468:	d80d      	bhi.n	800a486 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a46a:	78fb      	ldrb	r3, [r7, #3]
 800a46c:	687a      	ldr	r2, [r7, #4]
 800a46e:	33e0      	adds	r3, #224	@ 0xe0
 800a470:	009b      	lsls	r3, r3, #2
 800a472:	4413      	add	r3, r2
 800a474:	685a      	ldr	r2, [r3, #4]
 800a476:	78fb      	ldrb	r3, [r7, #3]
 800a478:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a47c:	6879      	ldr	r1, [r7, #4]
 800a47e:	33e0      	adds	r3, #224	@ 0xe0
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	440b      	add	r3, r1
 800a484:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a486:	2300      	movs	r3, #0
}
 800a488:	4618      	mov	r0, r3
 800a48a:	370c      	adds	r7, #12
 800a48c:	46bd      	mov	sp, r7
 800a48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a492:	4770      	bx	lr

0800a494 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a494:	b480      	push	{r7}
 800a496:	b085      	sub	sp, #20
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a49c:	2300      	movs	r3, #0
 800a49e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	73fb      	strb	r3, [r7, #15]
 800a4a4:	e00f      	b.n	800a4c6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a4a6:	7bfb      	ldrb	r3, [r7, #15]
 800a4a8:	687a      	ldr	r2, [r7, #4]
 800a4aa:	33e0      	adds	r3, #224	@ 0xe0
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	4413      	add	r3, r2
 800a4b0:	685b      	ldr	r3, [r3, #4]
 800a4b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d102      	bne.n	800a4c0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a4ba:	7bfb      	ldrb	r3, [r7, #15]
 800a4bc:	b29b      	uxth	r3, r3
 800a4be:	e007      	b.n	800a4d0 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a4c0:	7bfb      	ldrb	r3, [r7, #15]
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	73fb      	strb	r3, [r7, #15]
 800a4c6:	7bfb      	ldrb	r3, [r7, #15]
 800a4c8:	2b0f      	cmp	r3, #15
 800a4ca:	d9ec      	bls.n	800a4a6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a4cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3714      	adds	r7, #20
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4da:	4770      	bx	lr

0800a4dc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a4e0:	2201      	movs	r2, #1
 800a4e2:	490e      	ldr	r1, [pc, #56]	@ (800a51c <MX_USB_HOST_Init+0x40>)
 800a4e4:	480e      	ldr	r0, [pc, #56]	@ (800a520 <MX_USB_HOST_Init+0x44>)
 800a4e6:	f7fe fb15 	bl	8008b14 <USBH_Init>
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d001      	beq.n	800a4f4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a4f0:	f7f7 fb0c 	bl	8001b0c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a4f4:	490b      	ldr	r1, [pc, #44]	@ (800a524 <MX_USB_HOST_Init+0x48>)
 800a4f6:	480a      	ldr	r0, [pc, #40]	@ (800a520 <MX_USB_HOST_Init+0x44>)
 800a4f8:	f7fe fbb9 	bl	8008c6e <USBH_RegisterClass>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d001      	beq.n	800a506 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a502:	f7f7 fb03 	bl	8001b0c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a506:	4806      	ldr	r0, [pc, #24]	@ (800a520 <MX_USB_HOST_Init+0x44>)
 800a508:	f7fe fc3d 	bl	8008d86 <USBH_Start>
 800a50c:	4603      	mov	r3, r0
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d001      	beq.n	800a516 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a512:	f7f7 fafb 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a516:	bf00      	nop
 800a518:	bd80      	pop	{r7, pc}
 800a51a:	bf00      	nop
 800a51c:	0800a53d 	.word	0x0800a53d
 800a520:	200001a0 	.word	0x200001a0
 800a524:	2000000c 	.word	0x2000000c

0800a528 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a52c:	4802      	ldr	r0, [pc, #8]	@ (800a538 <MX_USB_HOST_Process+0x10>)
 800a52e:	f7fe fc3b 	bl	8008da8 <USBH_Process>
}
 800a532:	bf00      	nop
 800a534:	bd80      	pop	{r7, pc}
 800a536:	bf00      	nop
 800a538:	200001a0 	.word	0x200001a0

0800a53c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b083      	sub	sp, #12
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
 800a544:	460b      	mov	r3, r1
 800a546:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a548:	78fb      	ldrb	r3, [r7, #3]
 800a54a:	3b01      	subs	r3, #1
 800a54c:	2b04      	cmp	r3, #4
 800a54e:	d819      	bhi.n	800a584 <USBH_UserProcess+0x48>
 800a550:	a201      	add	r2, pc, #4	@ (adr r2, 800a558 <USBH_UserProcess+0x1c>)
 800a552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a556:	bf00      	nop
 800a558:	0800a585 	.word	0x0800a585
 800a55c:	0800a575 	.word	0x0800a575
 800a560:	0800a585 	.word	0x0800a585
 800a564:	0800a57d 	.word	0x0800a57d
 800a568:	0800a56d 	.word	0x0800a56d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a56c:	4b09      	ldr	r3, [pc, #36]	@ (800a594 <USBH_UserProcess+0x58>)
 800a56e:	2203      	movs	r2, #3
 800a570:	701a      	strb	r2, [r3, #0]
  break;
 800a572:	e008      	b.n	800a586 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a574:	4b07      	ldr	r3, [pc, #28]	@ (800a594 <USBH_UserProcess+0x58>)
 800a576:	2202      	movs	r2, #2
 800a578:	701a      	strb	r2, [r3, #0]
  break;
 800a57a:	e004      	b.n	800a586 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a57c:	4b05      	ldr	r3, [pc, #20]	@ (800a594 <USBH_UserProcess+0x58>)
 800a57e:	2201      	movs	r2, #1
 800a580:	701a      	strb	r2, [r3, #0]
  break;
 800a582:	e000      	b.n	800a586 <USBH_UserProcess+0x4a>

  default:
  break;
 800a584:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a586:	bf00      	nop
 800a588:	370c      	adds	r7, #12
 800a58a:	46bd      	mov	sp, r7
 800a58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a590:	4770      	bx	lr
 800a592:	bf00      	nop
 800a594:	20000578 	.word	0x20000578

0800a598 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b08a      	sub	sp, #40	@ 0x28
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a5a0:	f107 0314 	add.w	r3, r7, #20
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	601a      	str	r2, [r3, #0]
 800a5a8:	605a      	str	r2, [r3, #4]
 800a5aa:	609a      	str	r2, [r3, #8]
 800a5ac:	60da      	str	r2, [r3, #12]
 800a5ae:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a5b8:	d147      	bne.n	800a64a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	613b      	str	r3, [r7, #16]
 800a5be:	4b25      	ldr	r3, [pc, #148]	@ (800a654 <HAL_HCD_MspInit+0xbc>)
 800a5c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5c2:	4a24      	ldr	r2, [pc, #144]	@ (800a654 <HAL_HCD_MspInit+0xbc>)
 800a5c4:	f043 0301 	orr.w	r3, r3, #1
 800a5c8:	6313      	str	r3, [r2, #48]	@ 0x30
 800a5ca:	4b22      	ldr	r3, [pc, #136]	@ (800a654 <HAL_HCD_MspInit+0xbc>)
 800a5cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5ce:	f003 0301 	and.w	r3, r3, #1
 800a5d2:	613b      	str	r3, [r7, #16]
 800a5d4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a5d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a5da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a5dc:	2300      	movs	r3, #0
 800a5de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a5e4:	f107 0314 	add.w	r3, r7, #20
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	481b      	ldr	r0, [pc, #108]	@ (800a658 <HAL_HCD_MspInit+0xc0>)
 800a5ec:	f7f7 fe76 	bl	80022dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a5f0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a5f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5f6:	2302      	movs	r3, #2
 800a5f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a5fe:	2300      	movs	r3, #0
 800a600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a602:	230a      	movs	r3, #10
 800a604:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a606:	f107 0314 	add.w	r3, r7, #20
 800a60a:	4619      	mov	r1, r3
 800a60c:	4812      	ldr	r0, [pc, #72]	@ (800a658 <HAL_HCD_MspInit+0xc0>)
 800a60e:	f7f7 fe65 	bl	80022dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a612:	4b10      	ldr	r3, [pc, #64]	@ (800a654 <HAL_HCD_MspInit+0xbc>)
 800a614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a616:	4a0f      	ldr	r2, [pc, #60]	@ (800a654 <HAL_HCD_MspInit+0xbc>)
 800a618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a61c:	6353      	str	r3, [r2, #52]	@ 0x34
 800a61e:	2300      	movs	r3, #0
 800a620:	60fb      	str	r3, [r7, #12]
 800a622:	4b0c      	ldr	r3, [pc, #48]	@ (800a654 <HAL_HCD_MspInit+0xbc>)
 800a624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a626:	4a0b      	ldr	r2, [pc, #44]	@ (800a654 <HAL_HCD_MspInit+0xbc>)
 800a628:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a62c:	6453      	str	r3, [r2, #68]	@ 0x44
 800a62e:	4b09      	ldr	r3, [pc, #36]	@ (800a654 <HAL_HCD_MspInit+0xbc>)
 800a630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a632:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a636:	60fb      	str	r3, [r7, #12]
 800a638:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a63a:	2200      	movs	r2, #0
 800a63c:	2100      	movs	r1, #0
 800a63e:	2043      	movs	r0, #67	@ 0x43
 800a640:	f7f7 fe15 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a644:	2043      	movs	r0, #67	@ 0x43
 800a646:	f7f7 fe2e 	bl	80022a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a64a:	bf00      	nop
 800a64c:	3728      	adds	r7, #40	@ 0x28
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}
 800a652:	bf00      	nop
 800a654:	40023800 	.word	0x40023800
 800a658:	40020000 	.word	0x40020000

0800a65c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b082      	sub	sp, #8
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a66a:	4618      	mov	r0, r3
 800a66c:	f7fe ff73 	bl	8009556 <USBH_LL_IncTimer>
}
 800a670:	bf00      	nop
 800a672:	3708      	adds	r7, #8
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}

0800a678 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b082      	sub	sp, #8
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a686:	4618      	mov	r0, r3
 800a688:	f7fe ffab 	bl	80095e2 <USBH_LL_Connect>
}
 800a68c:	bf00      	nop
 800a68e:	3708      	adds	r7, #8
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}

0800a694 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b082      	sub	sp, #8
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f7fe ffb4 	bl	8009610 <USBH_LL_Disconnect>
}
 800a6a8:	bf00      	nop
 800a6aa:	3708      	adds	r7, #8
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	bd80      	pop	{r7, pc}

0800a6b0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b083      	sub	sp, #12
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
 800a6b8:	460b      	mov	r3, r1
 800a6ba:	70fb      	strb	r3, [r7, #3]
 800a6bc:	4613      	mov	r3, r2
 800a6be:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a6c0:	bf00      	nop
 800a6c2:	370c      	adds	r7, #12
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ca:	4770      	bx	lr

0800a6cc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b082      	sub	sp, #8
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a6da:	4618      	mov	r0, r3
 800a6dc:	f7fe ff65 	bl	80095aa <USBH_LL_PortEnabled>
}
 800a6e0:	bf00      	nop
 800a6e2:	3708      	adds	r7, #8
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b082      	sub	sp, #8
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f7fe ff65 	bl	80095c6 <USBH_LL_PortDisabled>
}
 800a6fc:	bf00      	nop
 800a6fe:	3708      	adds	r7, #8
 800a700:	46bd      	mov	sp, r7
 800a702:	bd80      	pop	{r7, pc}

0800a704 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b082      	sub	sp, #8
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a712:	2b01      	cmp	r3, #1
 800a714:	d12a      	bne.n	800a76c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a716:	4a18      	ldr	r2, [pc, #96]	@ (800a778 <USBH_LL_Init+0x74>)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	4a15      	ldr	r2, [pc, #84]	@ (800a778 <USBH_LL_Init+0x74>)
 800a722:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a726:	4b14      	ldr	r3, [pc, #80]	@ (800a778 <USBH_LL_Init+0x74>)
 800a728:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a72c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a72e:	4b12      	ldr	r3, [pc, #72]	@ (800a778 <USBH_LL_Init+0x74>)
 800a730:	2208      	movs	r2, #8
 800a732:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a734:	4b10      	ldr	r3, [pc, #64]	@ (800a778 <USBH_LL_Init+0x74>)
 800a736:	2201      	movs	r2, #1
 800a738:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a73a:	4b0f      	ldr	r3, [pc, #60]	@ (800a778 <USBH_LL_Init+0x74>)
 800a73c:	2200      	movs	r2, #0
 800a73e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a740:	4b0d      	ldr	r3, [pc, #52]	@ (800a778 <USBH_LL_Init+0x74>)
 800a742:	2202      	movs	r2, #2
 800a744:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a746:	4b0c      	ldr	r3, [pc, #48]	@ (800a778 <USBH_LL_Init+0x74>)
 800a748:	2200      	movs	r2, #0
 800a74a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a74c:	480a      	ldr	r0, [pc, #40]	@ (800a778 <USBH_LL_Init+0x74>)
 800a74e:	f7f7 ff94 	bl	800267a <HAL_HCD_Init>
 800a752:	4603      	mov	r3, r0
 800a754:	2b00      	cmp	r3, #0
 800a756:	d001      	beq.n	800a75c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a758:	f7f7 f9d8 	bl	8001b0c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a75c:	4806      	ldr	r0, [pc, #24]	@ (800a778 <USBH_LL_Init+0x74>)
 800a75e:	f7f8 fbf5 	bl	8002f4c <HAL_HCD_GetCurrentFrame>
 800a762:	4603      	mov	r3, r0
 800a764:	4619      	mov	r1, r3
 800a766:	6878      	ldr	r0, [r7, #4]
 800a768:	f7fe fee6 	bl	8009538 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a76c:	2300      	movs	r3, #0
}
 800a76e:	4618      	mov	r0, r3
 800a770:	3708      	adds	r7, #8
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
 800a776:	bf00      	nop
 800a778:	2000057c 	.word	0x2000057c

0800a77c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b084      	sub	sp, #16
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a784:	2300      	movs	r3, #0
 800a786:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a788:	2300      	movs	r3, #0
 800a78a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a792:	4618      	mov	r0, r3
 800a794:	f7f8 fb62 	bl	8002e5c <HAL_HCD_Start>
 800a798:	4603      	mov	r3, r0
 800a79a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a79c:	7bfb      	ldrb	r3, [r7, #15]
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f000 f95e 	bl	800aa60 <USBH_Get_USB_Status>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7a8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3710      	adds	r7, #16
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bd80      	pop	{r7, pc}

0800a7b2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a7b2:	b580      	push	{r7, lr}
 800a7b4:	b084      	sub	sp, #16
 800a7b6:	af00      	add	r7, sp, #0
 800a7b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a7be:	2300      	movs	r3, #0
 800a7c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	f7f8 fb6a 	bl	8002ea2 <HAL_HCD_Stop>
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a7d2:	7bfb      	ldrb	r3, [r7, #15]
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	f000 f943 	bl	800aa60 <USBH_Get_USB_Status>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7de:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	3710      	adds	r7, #16
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	bd80      	pop	{r7, pc}

0800a7e8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b084      	sub	sp, #16
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	f7f8 fbb4 	bl	8002f68 <HAL_HCD_GetCurrentSpeed>
 800a800:	4603      	mov	r3, r0
 800a802:	2b02      	cmp	r3, #2
 800a804:	d00c      	beq.n	800a820 <USBH_LL_GetSpeed+0x38>
 800a806:	2b02      	cmp	r3, #2
 800a808:	d80d      	bhi.n	800a826 <USBH_LL_GetSpeed+0x3e>
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d002      	beq.n	800a814 <USBH_LL_GetSpeed+0x2c>
 800a80e:	2b01      	cmp	r3, #1
 800a810:	d003      	beq.n	800a81a <USBH_LL_GetSpeed+0x32>
 800a812:	e008      	b.n	800a826 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a814:	2300      	movs	r3, #0
 800a816:	73fb      	strb	r3, [r7, #15]
    break;
 800a818:	e008      	b.n	800a82c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a81a:	2301      	movs	r3, #1
 800a81c:	73fb      	strb	r3, [r7, #15]
    break;
 800a81e:	e005      	b.n	800a82c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a820:	2302      	movs	r3, #2
 800a822:	73fb      	strb	r3, [r7, #15]
    break;
 800a824:	e002      	b.n	800a82c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a826:	2301      	movs	r3, #1
 800a828:	73fb      	strb	r3, [r7, #15]
    break;
 800a82a:	bf00      	nop
  }
  return  speed;
 800a82c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a82e:	4618      	mov	r0, r3
 800a830:	3710      	adds	r7, #16
 800a832:	46bd      	mov	sp, r7
 800a834:	bd80      	pop	{r7, pc}

0800a836 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a836:	b580      	push	{r7, lr}
 800a838:	b084      	sub	sp, #16
 800a83a:	af00      	add	r7, sp, #0
 800a83c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a83e:	2300      	movs	r3, #0
 800a840:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a842:	2300      	movs	r3, #0
 800a844:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a84c:	4618      	mov	r0, r3
 800a84e:	f7f8 fb45 	bl	8002edc <HAL_HCD_ResetPort>
 800a852:	4603      	mov	r3, r0
 800a854:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a856:	7bfb      	ldrb	r3, [r7, #15]
 800a858:	4618      	mov	r0, r3
 800a85a:	f000 f901 	bl	800aa60 <USBH_Get_USB_Status>
 800a85e:	4603      	mov	r3, r0
 800a860:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a862:	7bbb      	ldrb	r3, [r7, #14]
}
 800a864:	4618      	mov	r0, r3
 800a866:	3710      	adds	r7, #16
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}

0800a86c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b082      	sub	sp, #8
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
 800a874:	460b      	mov	r3, r1
 800a876:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a87e:	78fa      	ldrb	r2, [r7, #3]
 800a880:	4611      	mov	r1, r2
 800a882:	4618      	mov	r0, r3
 800a884:	f7f8 fb4d 	bl	8002f22 <HAL_HCD_HC_GetXferCount>
 800a888:	4603      	mov	r3, r0
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3708      	adds	r7, #8
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}

0800a892 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a892:	b590      	push	{r4, r7, lr}
 800a894:	b089      	sub	sp, #36	@ 0x24
 800a896:	af04      	add	r7, sp, #16
 800a898:	6078      	str	r0, [r7, #4]
 800a89a:	4608      	mov	r0, r1
 800a89c:	4611      	mov	r1, r2
 800a89e:	461a      	mov	r2, r3
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	70fb      	strb	r3, [r7, #3]
 800a8a4:	460b      	mov	r3, r1
 800a8a6:	70bb      	strb	r3, [r7, #2]
 800a8a8:	4613      	mov	r3, r2
 800a8aa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a8ba:	787c      	ldrb	r4, [r7, #1]
 800a8bc:	78ba      	ldrb	r2, [r7, #2]
 800a8be:	78f9      	ldrb	r1, [r7, #3]
 800a8c0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a8c2:	9302      	str	r3, [sp, #8]
 800a8c4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a8c8:	9301      	str	r3, [sp, #4]
 800a8ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a8ce:	9300      	str	r3, [sp, #0]
 800a8d0:	4623      	mov	r3, r4
 800a8d2:	f7f7 ff39 	bl	8002748 <HAL_HCD_HC_Init>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a8da:	7bfb      	ldrb	r3, [r7, #15]
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f000 f8bf 	bl	800aa60 <USBH_Get_USB_Status>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	3714      	adds	r7, #20
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	bd90      	pop	{r4, r7, pc}

0800a8f0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b084      	sub	sp, #16
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
 800a8f8:	460b      	mov	r3, r1
 800a8fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a900:	2300      	movs	r3, #0
 800a902:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a90a:	78fa      	ldrb	r2, [r7, #3]
 800a90c:	4611      	mov	r1, r2
 800a90e:	4618      	mov	r0, r3
 800a910:	f7f7 ffd2 	bl	80028b8 <HAL_HCD_HC_Halt>
 800a914:	4603      	mov	r3, r0
 800a916:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a918:	7bfb      	ldrb	r3, [r7, #15]
 800a91a:	4618      	mov	r0, r3
 800a91c:	f000 f8a0 	bl	800aa60 <USBH_Get_USB_Status>
 800a920:	4603      	mov	r3, r0
 800a922:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a924:	7bbb      	ldrb	r3, [r7, #14]
}
 800a926:	4618      	mov	r0, r3
 800a928:	3710      	adds	r7, #16
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bd80      	pop	{r7, pc}

0800a92e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a92e:	b590      	push	{r4, r7, lr}
 800a930:	b089      	sub	sp, #36	@ 0x24
 800a932:	af04      	add	r7, sp, #16
 800a934:	6078      	str	r0, [r7, #4]
 800a936:	4608      	mov	r0, r1
 800a938:	4611      	mov	r1, r2
 800a93a:	461a      	mov	r2, r3
 800a93c:	4603      	mov	r3, r0
 800a93e:	70fb      	strb	r3, [r7, #3]
 800a940:	460b      	mov	r3, r1
 800a942:	70bb      	strb	r3, [r7, #2]
 800a944:	4613      	mov	r3, r2
 800a946:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a948:	2300      	movs	r3, #0
 800a94a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a94c:	2300      	movs	r3, #0
 800a94e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a956:	787c      	ldrb	r4, [r7, #1]
 800a958:	78ba      	ldrb	r2, [r7, #2]
 800a95a:	78f9      	ldrb	r1, [r7, #3]
 800a95c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a960:	9303      	str	r3, [sp, #12]
 800a962:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a964:	9302      	str	r3, [sp, #8]
 800a966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a968:	9301      	str	r3, [sp, #4]
 800a96a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a96e:	9300      	str	r3, [sp, #0]
 800a970:	4623      	mov	r3, r4
 800a972:	f7f7 ffc5 	bl	8002900 <HAL_HCD_HC_SubmitRequest>
 800a976:	4603      	mov	r3, r0
 800a978:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a97a:	7bfb      	ldrb	r3, [r7, #15]
 800a97c:	4618      	mov	r0, r3
 800a97e:	f000 f86f 	bl	800aa60 <USBH_Get_USB_Status>
 800a982:	4603      	mov	r3, r0
 800a984:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a986:	7bbb      	ldrb	r3, [r7, #14]
}
 800a988:	4618      	mov	r0, r3
 800a98a:	3714      	adds	r7, #20
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd90      	pop	{r4, r7, pc}

0800a990 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b082      	sub	sp, #8
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
 800a998:	460b      	mov	r3, r1
 800a99a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a9a2:	78fa      	ldrb	r2, [r7, #3]
 800a9a4:	4611      	mov	r1, r2
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	f7f8 faa6 	bl	8002ef8 <HAL_HCD_HC_GetURBState>
 800a9ac:	4603      	mov	r3, r0
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3708      	adds	r7, #8
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}

0800a9b6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a9b6:	b580      	push	{r7, lr}
 800a9b8:	b082      	sub	sp, #8
 800a9ba:	af00      	add	r7, sp, #0
 800a9bc:	6078      	str	r0, [r7, #4]
 800a9be:	460b      	mov	r3, r1
 800a9c0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a9c8:	2b01      	cmp	r3, #1
 800a9ca:	d103      	bne.n	800a9d4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a9cc:	78fb      	ldrb	r3, [r7, #3]
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f000 f872 	bl	800aab8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a9d4:	20c8      	movs	r0, #200	@ 0xc8
 800a9d6:	f7f7 fb4b 	bl	8002070 <HAL_Delay>
  return USBH_OK;
 800a9da:	2300      	movs	r3, #0
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3708      	adds	r7, #8
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	bd80      	pop	{r7, pc}

0800a9e4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b085      	sub	sp, #20
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
 800a9ec:	460b      	mov	r3, r1
 800a9ee:	70fb      	strb	r3, [r7, #3]
 800a9f0:	4613      	mov	r3, r2
 800a9f2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a9fa:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a9fc:	78fa      	ldrb	r2, [r7, #3]
 800a9fe:	68f9      	ldr	r1, [r7, #12]
 800aa00:	4613      	mov	r3, r2
 800aa02:	011b      	lsls	r3, r3, #4
 800aa04:	1a9b      	subs	r3, r3, r2
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	440b      	add	r3, r1
 800aa0a:	3317      	adds	r3, #23
 800aa0c:	781b      	ldrb	r3, [r3, #0]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d00a      	beq.n	800aa28 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800aa12:	78fa      	ldrb	r2, [r7, #3]
 800aa14:	68f9      	ldr	r1, [r7, #12]
 800aa16:	4613      	mov	r3, r2
 800aa18:	011b      	lsls	r3, r3, #4
 800aa1a:	1a9b      	subs	r3, r3, r2
 800aa1c:	009b      	lsls	r3, r3, #2
 800aa1e:	440b      	add	r3, r1
 800aa20:	333c      	adds	r3, #60	@ 0x3c
 800aa22:	78ba      	ldrb	r2, [r7, #2]
 800aa24:	701a      	strb	r2, [r3, #0]
 800aa26:	e009      	b.n	800aa3c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800aa28:	78fa      	ldrb	r2, [r7, #3]
 800aa2a:	68f9      	ldr	r1, [r7, #12]
 800aa2c:	4613      	mov	r3, r2
 800aa2e:	011b      	lsls	r3, r3, #4
 800aa30:	1a9b      	subs	r3, r3, r2
 800aa32:	009b      	lsls	r3, r3, #2
 800aa34:	440b      	add	r3, r1
 800aa36:	333d      	adds	r3, #61	@ 0x3d
 800aa38:	78ba      	ldrb	r2, [r7, #2]
 800aa3a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800aa3c:	2300      	movs	r3, #0
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3714      	adds	r7, #20
 800aa42:	46bd      	mov	sp, r7
 800aa44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa48:	4770      	bx	lr

0800aa4a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800aa4a:	b580      	push	{r7, lr}
 800aa4c:	b082      	sub	sp, #8
 800aa4e:	af00      	add	r7, sp, #0
 800aa50:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800aa52:	6878      	ldr	r0, [r7, #4]
 800aa54:	f7f7 fb0c 	bl	8002070 <HAL_Delay>
}
 800aa58:	bf00      	nop
 800aa5a:	3708      	adds	r7, #8
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bd80      	pop	{r7, pc}

0800aa60 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aa60:	b480      	push	{r7}
 800aa62:	b085      	sub	sp, #20
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	4603      	mov	r3, r0
 800aa68:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aa6e:	79fb      	ldrb	r3, [r7, #7]
 800aa70:	2b03      	cmp	r3, #3
 800aa72:	d817      	bhi.n	800aaa4 <USBH_Get_USB_Status+0x44>
 800aa74:	a201      	add	r2, pc, #4	@ (adr r2, 800aa7c <USBH_Get_USB_Status+0x1c>)
 800aa76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa7a:	bf00      	nop
 800aa7c:	0800aa8d 	.word	0x0800aa8d
 800aa80:	0800aa93 	.word	0x0800aa93
 800aa84:	0800aa99 	.word	0x0800aa99
 800aa88:	0800aa9f 	.word	0x0800aa9f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	73fb      	strb	r3, [r7, #15]
    break;
 800aa90:	e00b      	b.n	800aaaa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800aa92:	2302      	movs	r3, #2
 800aa94:	73fb      	strb	r3, [r7, #15]
    break;
 800aa96:	e008      	b.n	800aaaa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800aa98:	2301      	movs	r3, #1
 800aa9a:	73fb      	strb	r3, [r7, #15]
    break;
 800aa9c:	e005      	b.n	800aaaa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800aa9e:	2302      	movs	r3, #2
 800aaa0:	73fb      	strb	r3, [r7, #15]
    break;
 800aaa2:	e002      	b.n	800aaaa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800aaa4:	2302      	movs	r3, #2
 800aaa6:	73fb      	strb	r3, [r7, #15]
    break;
 800aaa8:	bf00      	nop
  }
  return usb_status;
 800aaaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800aaac:	4618      	mov	r0, r3
 800aaae:	3714      	adds	r7, #20
 800aab0:	46bd      	mov	sp, r7
 800aab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab6:	4770      	bx	lr

0800aab8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b084      	sub	sp, #16
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	4603      	mov	r3, r0
 800aac0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800aac2:	79fb      	ldrb	r3, [r7, #7]
 800aac4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800aac6:	79fb      	ldrb	r3, [r7, #7]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d102      	bne.n	800aad2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800aacc:	2300      	movs	r3, #0
 800aace:	73fb      	strb	r3, [r7, #15]
 800aad0:	e001      	b.n	800aad6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800aad2:	2301      	movs	r3, #1
 800aad4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800aad6:	7bfb      	ldrb	r3, [r7, #15]
 800aad8:	461a      	mov	r2, r3
 800aada:	2101      	movs	r1, #1
 800aadc:	4803      	ldr	r0, [pc, #12]	@ (800aaec <MX_DriverVbusFS+0x34>)
 800aade:	f7f7 fd99 	bl	8002614 <HAL_GPIO_WritePin>
}
 800aae2:	bf00      	nop
 800aae4:	3710      	adds	r7, #16
 800aae6:	46bd      	mov	sp, r7
 800aae8:	bd80      	pop	{r7, pc}
 800aaea:	bf00      	nop
 800aaec:	40020800 	.word	0x40020800

0800aaf0 <malloc>:
 800aaf0:	4b02      	ldr	r3, [pc, #8]	@ (800aafc <malloc+0xc>)
 800aaf2:	4601      	mov	r1, r0
 800aaf4:	6818      	ldr	r0, [r3, #0]
 800aaf6:	f000 b82d 	b.w	800ab54 <_malloc_r>
 800aafa:	bf00      	nop
 800aafc:	20000038 	.word	0x20000038

0800ab00 <free>:
 800ab00:	4b02      	ldr	r3, [pc, #8]	@ (800ab0c <free+0xc>)
 800ab02:	4601      	mov	r1, r0
 800ab04:	6818      	ldr	r0, [r3, #0]
 800ab06:	f000 bb47 	b.w	800b198 <_free_r>
 800ab0a:	bf00      	nop
 800ab0c:	20000038 	.word	0x20000038

0800ab10 <sbrk_aligned>:
 800ab10:	b570      	push	{r4, r5, r6, lr}
 800ab12:	4e0f      	ldr	r6, [pc, #60]	@ (800ab50 <sbrk_aligned+0x40>)
 800ab14:	460c      	mov	r4, r1
 800ab16:	6831      	ldr	r1, [r6, #0]
 800ab18:	4605      	mov	r5, r0
 800ab1a:	b911      	cbnz	r1, 800ab22 <sbrk_aligned+0x12>
 800ab1c:	f000 faec 	bl	800b0f8 <_sbrk_r>
 800ab20:	6030      	str	r0, [r6, #0]
 800ab22:	4621      	mov	r1, r4
 800ab24:	4628      	mov	r0, r5
 800ab26:	f000 fae7 	bl	800b0f8 <_sbrk_r>
 800ab2a:	1c43      	adds	r3, r0, #1
 800ab2c:	d103      	bne.n	800ab36 <sbrk_aligned+0x26>
 800ab2e:	f04f 34ff 	mov.w	r4, #4294967295
 800ab32:	4620      	mov	r0, r4
 800ab34:	bd70      	pop	{r4, r5, r6, pc}
 800ab36:	1cc4      	adds	r4, r0, #3
 800ab38:	f024 0403 	bic.w	r4, r4, #3
 800ab3c:	42a0      	cmp	r0, r4
 800ab3e:	d0f8      	beq.n	800ab32 <sbrk_aligned+0x22>
 800ab40:	1a21      	subs	r1, r4, r0
 800ab42:	4628      	mov	r0, r5
 800ab44:	f000 fad8 	bl	800b0f8 <_sbrk_r>
 800ab48:	3001      	adds	r0, #1
 800ab4a:	d1f2      	bne.n	800ab32 <sbrk_aligned+0x22>
 800ab4c:	e7ef      	b.n	800ab2e <sbrk_aligned+0x1e>
 800ab4e:	bf00      	nop
 800ab50:	2000095c 	.word	0x2000095c

0800ab54 <_malloc_r>:
 800ab54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab58:	1ccd      	adds	r5, r1, #3
 800ab5a:	f025 0503 	bic.w	r5, r5, #3
 800ab5e:	3508      	adds	r5, #8
 800ab60:	2d0c      	cmp	r5, #12
 800ab62:	bf38      	it	cc
 800ab64:	250c      	movcc	r5, #12
 800ab66:	2d00      	cmp	r5, #0
 800ab68:	4606      	mov	r6, r0
 800ab6a:	db01      	blt.n	800ab70 <_malloc_r+0x1c>
 800ab6c:	42a9      	cmp	r1, r5
 800ab6e:	d904      	bls.n	800ab7a <_malloc_r+0x26>
 800ab70:	230c      	movs	r3, #12
 800ab72:	6033      	str	r3, [r6, #0]
 800ab74:	2000      	movs	r0, #0
 800ab76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ac50 <_malloc_r+0xfc>
 800ab7e:	f000 f869 	bl	800ac54 <__malloc_lock>
 800ab82:	f8d8 3000 	ldr.w	r3, [r8]
 800ab86:	461c      	mov	r4, r3
 800ab88:	bb44      	cbnz	r4, 800abdc <_malloc_r+0x88>
 800ab8a:	4629      	mov	r1, r5
 800ab8c:	4630      	mov	r0, r6
 800ab8e:	f7ff ffbf 	bl	800ab10 <sbrk_aligned>
 800ab92:	1c43      	adds	r3, r0, #1
 800ab94:	4604      	mov	r4, r0
 800ab96:	d158      	bne.n	800ac4a <_malloc_r+0xf6>
 800ab98:	f8d8 4000 	ldr.w	r4, [r8]
 800ab9c:	4627      	mov	r7, r4
 800ab9e:	2f00      	cmp	r7, #0
 800aba0:	d143      	bne.n	800ac2a <_malloc_r+0xd6>
 800aba2:	2c00      	cmp	r4, #0
 800aba4:	d04b      	beq.n	800ac3e <_malloc_r+0xea>
 800aba6:	6823      	ldr	r3, [r4, #0]
 800aba8:	4639      	mov	r1, r7
 800abaa:	4630      	mov	r0, r6
 800abac:	eb04 0903 	add.w	r9, r4, r3
 800abb0:	f000 faa2 	bl	800b0f8 <_sbrk_r>
 800abb4:	4581      	cmp	r9, r0
 800abb6:	d142      	bne.n	800ac3e <_malloc_r+0xea>
 800abb8:	6821      	ldr	r1, [r4, #0]
 800abba:	1a6d      	subs	r5, r5, r1
 800abbc:	4629      	mov	r1, r5
 800abbe:	4630      	mov	r0, r6
 800abc0:	f7ff ffa6 	bl	800ab10 <sbrk_aligned>
 800abc4:	3001      	adds	r0, #1
 800abc6:	d03a      	beq.n	800ac3e <_malloc_r+0xea>
 800abc8:	6823      	ldr	r3, [r4, #0]
 800abca:	442b      	add	r3, r5
 800abcc:	6023      	str	r3, [r4, #0]
 800abce:	f8d8 3000 	ldr.w	r3, [r8]
 800abd2:	685a      	ldr	r2, [r3, #4]
 800abd4:	bb62      	cbnz	r2, 800ac30 <_malloc_r+0xdc>
 800abd6:	f8c8 7000 	str.w	r7, [r8]
 800abda:	e00f      	b.n	800abfc <_malloc_r+0xa8>
 800abdc:	6822      	ldr	r2, [r4, #0]
 800abde:	1b52      	subs	r2, r2, r5
 800abe0:	d420      	bmi.n	800ac24 <_malloc_r+0xd0>
 800abe2:	2a0b      	cmp	r2, #11
 800abe4:	d917      	bls.n	800ac16 <_malloc_r+0xc2>
 800abe6:	1961      	adds	r1, r4, r5
 800abe8:	42a3      	cmp	r3, r4
 800abea:	6025      	str	r5, [r4, #0]
 800abec:	bf18      	it	ne
 800abee:	6059      	strne	r1, [r3, #4]
 800abf0:	6863      	ldr	r3, [r4, #4]
 800abf2:	bf08      	it	eq
 800abf4:	f8c8 1000 	streq.w	r1, [r8]
 800abf8:	5162      	str	r2, [r4, r5]
 800abfa:	604b      	str	r3, [r1, #4]
 800abfc:	4630      	mov	r0, r6
 800abfe:	f000 f82f 	bl	800ac60 <__malloc_unlock>
 800ac02:	f104 000b 	add.w	r0, r4, #11
 800ac06:	1d23      	adds	r3, r4, #4
 800ac08:	f020 0007 	bic.w	r0, r0, #7
 800ac0c:	1ac2      	subs	r2, r0, r3
 800ac0e:	bf1c      	itt	ne
 800ac10:	1a1b      	subne	r3, r3, r0
 800ac12:	50a3      	strne	r3, [r4, r2]
 800ac14:	e7af      	b.n	800ab76 <_malloc_r+0x22>
 800ac16:	6862      	ldr	r2, [r4, #4]
 800ac18:	42a3      	cmp	r3, r4
 800ac1a:	bf0c      	ite	eq
 800ac1c:	f8c8 2000 	streq.w	r2, [r8]
 800ac20:	605a      	strne	r2, [r3, #4]
 800ac22:	e7eb      	b.n	800abfc <_malloc_r+0xa8>
 800ac24:	4623      	mov	r3, r4
 800ac26:	6864      	ldr	r4, [r4, #4]
 800ac28:	e7ae      	b.n	800ab88 <_malloc_r+0x34>
 800ac2a:	463c      	mov	r4, r7
 800ac2c:	687f      	ldr	r7, [r7, #4]
 800ac2e:	e7b6      	b.n	800ab9e <_malloc_r+0x4a>
 800ac30:	461a      	mov	r2, r3
 800ac32:	685b      	ldr	r3, [r3, #4]
 800ac34:	42a3      	cmp	r3, r4
 800ac36:	d1fb      	bne.n	800ac30 <_malloc_r+0xdc>
 800ac38:	2300      	movs	r3, #0
 800ac3a:	6053      	str	r3, [r2, #4]
 800ac3c:	e7de      	b.n	800abfc <_malloc_r+0xa8>
 800ac3e:	230c      	movs	r3, #12
 800ac40:	6033      	str	r3, [r6, #0]
 800ac42:	4630      	mov	r0, r6
 800ac44:	f000 f80c 	bl	800ac60 <__malloc_unlock>
 800ac48:	e794      	b.n	800ab74 <_malloc_r+0x20>
 800ac4a:	6005      	str	r5, [r0, #0]
 800ac4c:	e7d6      	b.n	800abfc <_malloc_r+0xa8>
 800ac4e:	bf00      	nop
 800ac50:	20000960 	.word	0x20000960

0800ac54 <__malloc_lock>:
 800ac54:	4801      	ldr	r0, [pc, #4]	@ (800ac5c <__malloc_lock+0x8>)
 800ac56:	f000 ba9c 	b.w	800b192 <__retarget_lock_acquire_recursive>
 800ac5a:	bf00      	nop
 800ac5c:	20000aa4 	.word	0x20000aa4

0800ac60 <__malloc_unlock>:
 800ac60:	4801      	ldr	r0, [pc, #4]	@ (800ac68 <__malloc_unlock+0x8>)
 800ac62:	f000 ba97 	b.w	800b194 <__retarget_lock_release_recursive>
 800ac66:	bf00      	nop
 800ac68:	20000aa4 	.word	0x20000aa4

0800ac6c <std>:
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	b510      	push	{r4, lr}
 800ac70:	4604      	mov	r4, r0
 800ac72:	e9c0 3300 	strd	r3, r3, [r0]
 800ac76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ac7a:	6083      	str	r3, [r0, #8]
 800ac7c:	8181      	strh	r1, [r0, #12]
 800ac7e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ac80:	81c2      	strh	r2, [r0, #14]
 800ac82:	6183      	str	r3, [r0, #24]
 800ac84:	4619      	mov	r1, r3
 800ac86:	2208      	movs	r2, #8
 800ac88:	305c      	adds	r0, #92	@ 0x5c
 800ac8a:	f000 f9f9 	bl	800b080 <memset>
 800ac8e:	4b0d      	ldr	r3, [pc, #52]	@ (800acc4 <std+0x58>)
 800ac90:	6263      	str	r3, [r4, #36]	@ 0x24
 800ac92:	4b0d      	ldr	r3, [pc, #52]	@ (800acc8 <std+0x5c>)
 800ac94:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ac96:	4b0d      	ldr	r3, [pc, #52]	@ (800accc <std+0x60>)
 800ac98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ac9a:	4b0d      	ldr	r3, [pc, #52]	@ (800acd0 <std+0x64>)
 800ac9c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ac9e:	4b0d      	ldr	r3, [pc, #52]	@ (800acd4 <std+0x68>)
 800aca0:	6224      	str	r4, [r4, #32]
 800aca2:	429c      	cmp	r4, r3
 800aca4:	d006      	beq.n	800acb4 <std+0x48>
 800aca6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800acaa:	4294      	cmp	r4, r2
 800acac:	d002      	beq.n	800acb4 <std+0x48>
 800acae:	33d0      	adds	r3, #208	@ 0xd0
 800acb0:	429c      	cmp	r4, r3
 800acb2:	d105      	bne.n	800acc0 <std+0x54>
 800acb4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800acb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acbc:	f000 ba68 	b.w	800b190 <__retarget_lock_init_recursive>
 800acc0:	bd10      	pop	{r4, pc}
 800acc2:	bf00      	nop
 800acc4:	0800aed1 	.word	0x0800aed1
 800acc8:	0800aef3 	.word	0x0800aef3
 800accc:	0800af2b 	.word	0x0800af2b
 800acd0:	0800af4f 	.word	0x0800af4f
 800acd4:	20000964 	.word	0x20000964

0800acd8 <stdio_exit_handler>:
 800acd8:	4a02      	ldr	r2, [pc, #8]	@ (800ace4 <stdio_exit_handler+0xc>)
 800acda:	4903      	ldr	r1, [pc, #12]	@ (800ace8 <stdio_exit_handler+0x10>)
 800acdc:	4803      	ldr	r0, [pc, #12]	@ (800acec <stdio_exit_handler+0x14>)
 800acde:	f000 b869 	b.w	800adb4 <_fwalk_sglue>
 800ace2:	bf00      	nop
 800ace4:	2000002c 	.word	0x2000002c
 800ace8:	0800b8d1 	.word	0x0800b8d1
 800acec:	2000003c 	.word	0x2000003c

0800acf0 <cleanup_stdio>:
 800acf0:	6841      	ldr	r1, [r0, #4]
 800acf2:	4b0c      	ldr	r3, [pc, #48]	@ (800ad24 <cleanup_stdio+0x34>)
 800acf4:	4299      	cmp	r1, r3
 800acf6:	b510      	push	{r4, lr}
 800acf8:	4604      	mov	r4, r0
 800acfa:	d001      	beq.n	800ad00 <cleanup_stdio+0x10>
 800acfc:	f000 fde8 	bl	800b8d0 <_fflush_r>
 800ad00:	68a1      	ldr	r1, [r4, #8]
 800ad02:	4b09      	ldr	r3, [pc, #36]	@ (800ad28 <cleanup_stdio+0x38>)
 800ad04:	4299      	cmp	r1, r3
 800ad06:	d002      	beq.n	800ad0e <cleanup_stdio+0x1e>
 800ad08:	4620      	mov	r0, r4
 800ad0a:	f000 fde1 	bl	800b8d0 <_fflush_r>
 800ad0e:	68e1      	ldr	r1, [r4, #12]
 800ad10:	4b06      	ldr	r3, [pc, #24]	@ (800ad2c <cleanup_stdio+0x3c>)
 800ad12:	4299      	cmp	r1, r3
 800ad14:	d004      	beq.n	800ad20 <cleanup_stdio+0x30>
 800ad16:	4620      	mov	r0, r4
 800ad18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad1c:	f000 bdd8 	b.w	800b8d0 <_fflush_r>
 800ad20:	bd10      	pop	{r4, pc}
 800ad22:	bf00      	nop
 800ad24:	20000964 	.word	0x20000964
 800ad28:	200009cc 	.word	0x200009cc
 800ad2c:	20000a34 	.word	0x20000a34

0800ad30 <global_stdio_init.part.0>:
 800ad30:	b510      	push	{r4, lr}
 800ad32:	4b0b      	ldr	r3, [pc, #44]	@ (800ad60 <global_stdio_init.part.0+0x30>)
 800ad34:	4c0b      	ldr	r4, [pc, #44]	@ (800ad64 <global_stdio_init.part.0+0x34>)
 800ad36:	4a0c      	ldr	r2, [pc, #48]	@ (800ad68 <global_stdio_init.part.0+0x38>)
 800ad38:	601a      	str	r2, [r3, #0]
 800ad3a:	4620      	mov	r0, r4
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	2104      	movs	r1, #4
 800ad40:	f7ff ff94 	bl	800ac6c <std>
 800ad44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ad48:	2201      	movs	r2, #1
 800ad4a:	2109      	movs	r1, #9
 800ad4c:	f7ff ff8e 	bl	800ac6c <std>
 800ad50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ad54:	2202      	movs	r2, #2
 800ad56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad5a:	2112      	movs	r1, #18
 800ad5c:	f7ff bf86 	b.w	800ac6c <std>
 800ad60:	20000a9c 	.word	0x20000a9c
 800ad64:	20000964 	.word	0x20000964
 800ad68:	0800acd9 	.word	0x0800acd9

0800ad6c <__sfp_lock_acquire>:
 800ad6c:	4801      	ldr	r0, [pc, #4]	@ (800ad74 <__sfp_lock_acquire+0x8>)
 800ad6e:	f000 ba10 	b.w	800b192 <__retarget_lock_acquire_recursive>
 800ad72:	bf00      	nop
 800ad74:	20000aa5 	.word	0x20000aa5

0800ad78 <__sfp_lock_release>:
 800ad78:	4801      	ldr	r0, [pc, #4]	@ (800ad80 <__sfp_lock_release+0x8>)
 800ad7a:	f000 ba0b 	b.w	800b194 <__retarget_lock_release_recursive>
 800ad7e:	bf00      	nop
 800ad80:	20000aa5 	.word	0x20000aa5

0800ad84 <__sinit>:
 800ad84:	b510      	push	{r4, lr}
 800ad86:	4604      	mov	r4, r0
 800ad88:	f7ff fff0 	bl	800ad6c <__sfp_lock_acquire>
 800ad8c:	6a23      	ldr	r3, [r4, #32]
 800ad8e:	b11b      	cbz	r3, 800ad98 <__sinit+0x14>
 800ad90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad94:	f7ff bff0 	b.w	800ad78 <__sfp_lock_release>
 800ad98:	4b04      	ldr	r3, [pc, #16]	@ (800adac <__sinit+0x28>)
 800ad9a:	6223      	str	r3, [r4, #32]
 800ad9c:	4b04      	ldr	r3, [pc, #16]	@ (800adb0 <__sinit+0x2c>)
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d1f5      	bne.n	800ad90 <__sinit+0xc>
 800ada4:	f7ff ffc4 	bl	800ad30 <global_stdio_init.part.0>
 800ada8:	e7f2      	b.n	800ad90 <__sinit+0xc>
 800adaa:	bf00      	nop
 800adac:	0800acf1 	.word	0x0800acf1
 800adb0:	20000a9c 	.word	0x20000a9c

0800adb4 <_fwalk_sglue>:
 800adb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800adb8:	4607      	mov	r7, r0
 800adba:	4688      	mov	r8, r1
 800adbc:	4614      	mov	r4, r2
 800adbe:	2600      	movs	r6, #0
 800adc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800adc4:	f1b9 0901 	subs.w	r9, r9, #1
 800adc8:	d505      	bpl.n	800add6 <_fwalk_sglue+0x22>
 800adca:	6824      	ldr	r4, [r4, #0]
 800adcc:	2c00      	cmp	r4, #0
 800adce:	d1f7      	bne.n	800adc0 <_fwalk_sglue+0xc>
 800add0:	4630      	mov	r0, r6
 800add2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800add6:	89ab      	ldrh	r3, [r5, #12]
 800add8:	2b01      	cmp	r3, #1
 800adda:	d907      	bls.n	800adec <_fwalk_sglue+0x38>
 800addc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ade0:	3301      	adds	r3, #1
 800ade2:	d003      	beq.n	800adec <_fwalk_sglue+0x38>
 800ade4:	4629      	mov	r1, r5
 800ade6:	4638      	mov	r0, r7
 800ade8:	47c0      	blx	r8
 800adea:	4306      	orrs	r6, r0
 800adec:	3568      	adds	r5, #104	@ 0x68
 800adee:	e7e9      	b.n	800adc4 <_fwalk_sglue+0x10>

0800adf0 <iprintf>:
 800adf0:	b40f      	push	{r0, r1, r2, r3}
 800adf2:	b507      	push	{r0, r1, r2, lr}
 800adf4:	4906      	ldr	r1, [pc, #24]	@ (800ae10 <iprintf+0x20>)
 800adf6:	ab04      	add	r3, sp, #16
 800adf8:	6808      	ldr	r0, [r1, #0]
 800adfa:	f853 2b04 	ldr.w	r2, [r3], #4
 800adfe:	6881      	ldr	r1, [r0, #8]
 800ae00:	9301      	str	r3, [sp, #4]
 800ae02:	f000 fa3d 	bl	800b280 <_vfiprintf_r>
 800ae06:	b003      	add	sp, #12
 800ae08:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae0c:	b004      	add	sp, #16
 800ae0e:	4770      	bx	lr
 800ae10:	20000038 	.word	0x20000038

0800ae14 <_puts_r>:
 800ae14:	6a03      	ldr	r3, [r0, #32]
 800ae16:	b570      	push	{r4, r5, r6, lr}
 800ae18:	6884      	ldr	r4, [r0, #8]
 800ae1a:	4605      	mov	r5, r0
 800ae1c:	460e      	mov	r6, r1
 800ae1e:	b90b      	cbnz	r3, 800ae24 <_puts_r+0x10>
 800ae20:	f7ff ffb0 	bl	800ad84 <__sinit>
 800ae24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ae26:	07db      	lsls	r3, r3, #31
 800ae28:	d405      	bmi.n	800ae36 <_puts_r+0x22>
 800ae2a:	89a3      	ldrh	r3, [r4, #12]
 800ae2c:	0598      	lsls	r0, r3, #22
 800ae2e:	d402      	bmi.n	800ae36 <_puts_r+0x22>
 800ae30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae32:	f000 f9ae 	bl	800b192 <__retarget_lock_acquire_recursive>
 800ae36:	89a3      	ldrh	r3, [r4, #12]
 800ae38:	0719      	lsls	r1, r3, #28
 800ae3a:	d502      	bpl.n	800ae42 <_puts_r+0x2e>
 800ae3c:	6923      	ldr	r3, [r4, #16]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d135      	bne.n	800aeae <_puts_r+0x9a>
 800ae42:	4621      	mov	r1, r4
 800ae44:	4628      	mov	r0, r5
 800ae46:	f000 f8c5 	bl	800afd4 <__swsetup_r>
 800ae4a:	b380      	cbz	r0, 800aeae <_puts_r+0x9a>
 800ae4c:	f04f 35ff 	mov.w	r5, #4294967295
 800ae50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ae52:	07da      	lsls	r2, r3, #31
 800ae54:	d405      	bmi.n	800ae62 <_puts_r+0x4e>
 800ae56:	89a3      	ldrh	r3, [r4, #12]
 800ae58:	059b      	lsls	r3, r3, #22
 800ae5a:	d402      	bmi.n	800ae62 <_puts_r+0x4e>
 800ae5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae5e:	f000 f999 	bl	800b194 <__retarget_lock_release_recursive>
 800ae62:	4628      	mov	r0, r5
 800ae64:	bd70      	pop	{r4, r5, r6, pc}
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	da04      	bge.n	800ae74 <_puts_r+0x60>
 800ae6a:	69a2      	ldr	r2, [r4, #24]
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	dc17      	bgt.n	800aea0 <_puts_r+0x8c>
 800ae70:	290a      	cmp	r1, #10
 800ae72:	d015      	beq.n	800aea0 <_puts_r+0x8c>
 800ae74:	6823      	ldr	r3, [r4, #0]
 800ae76:	1c5a      	adds	r2, r3, #1
 800ae78:	6022      	str	r2, [r4, #0]
 800ae7a:	7019      	strb	r1, [r3, #0]
 800ae7c:	68a3      	ldr	r3, [r4, #8]
 800ae7e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ae82:	3b01      	subs	r3, #1
 800ae84:	60a3      	str	r3, [r4, #8]
 800ae86:	2900      	cmp	r1, #0
 800ae88:	d1ed      	bne.n	800ae66 <_puts_r+0x52>
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	da11      	bge.n	800aeb2 <_puts_r+0x9e>
 800ae8e:	4622      	mov	r2, r4
 800ae90:	210a      	movs	r1, #10
 800ae92:	4628      	mov	r0, r5
 800ae94:	f000 f85f 	bl	800af56 <__swbuf_r>
 800ae98:	3001      	adds	r0, #1
 800ae9a:	d0d7      	beq.n	800ae4c <_puts_r+0x38>
 800ae9c:	250a      	movs	r5, #10
 800ae9e:	e7d7      	b.n	800ae50 <_puts_r+0x3c>
 800aea0:	4622      	mov	r2, r4
 800aea2:	4628      	mov	r0, r5
 800aea4:	f000 f857 	bl	800af56 <__swbuf_r>
 800aea8:	3001      	adds	r0, #1
 800aeaa:	d1e7      	bne.n	800ae7c <_puts_r+0x68>
 800aeac:	e7ce      	b.n	800ae4c <_puts_r+0x38>
 800aeae:	3e01      	subs	r6, #1
 800aeb0:	e7e4      	b.n	800ae7c <_puts_r+0x68>
 800aeb2:	6823      	ldr	r3, [r4, #0]
 800aeb4:	1c5a      	adds	r2, r3, #1
 800aeb6:	6022      	str	r2, [r4, #0]
 800aeb8:	220a      	movs	r2, #10
 800aeba:	701a      	strb	r2, [r3, #0]
 800aebc:	e7ee      	b.n	800ae9c <_puts_r+0x88>
	...

0800aec0 <puts>:
 800aec0:	4b02      	ldr	r3, [pc, #8]	@ (800aecc <puts+0xc>)
 800aec2:	4601      	mov	r1, r0
 800aec4:	6818      	ldr	r0, [r3, #0]
 800aec6:	f7ff bfa5 	b.w	800ae14 <_puts_r>
 800aeca:	bf00      	nop
 800aecc:	20000038 	.word	0x20000038

0800aed0 <__sread>:
 800aed0:	b510      	push	{r4, lr}
 800aed2:	460c      	mov	r4, r1
 800aed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aed8:	f000 f8fc 	bl	800b0d4 <_read_r>
 800aedc:	2800      	cmp	r0, #0
 800aede:	bfab      	itete	ge
 800aee0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aee2:	89a3      	ldrhlt	r3, [r4, #12]
 800aee4:	181b      	addge	r3, r3, r0
 800aee6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aeea:	bfac      	ite	ge
 800aeec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aeee:	81a3      	strhlt	r3, [r4, #12]
 800aef0:	bd10      	pop	{r4, pc}

0800aef2 <__swrite>:
 800aef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aef6:	461f      	mov	r7, r3
 800aef8:	898b      	ldrh	r3, [r1, #12]
 800aefa:	05db      	lsls	r3, r3, #23
 800aefc:	4605      	mov	r5, r0
 800aefe:	460c      	mov	r4, r1
 800af00:	4616      	mov	r6, r2
 800af02:	d505      	bpl.n	800af10 <__swrite+0x1e>
 800af04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af08:	2302      	movs	r3, #2
 800af0a:	2200      	movs	r2, #0
 800af0c:	f000 f8d0 	bl	800b0b0 <_lseek_r>
 800af10:	89a3      	ldrh	r3, [r4, #12]
 800af12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af1a:	81a3      	strh	r3, [r4, #12]
 800af1c:	4632      	mov	r2, r6
 800af1e:	463b      	mov	r3, r7
 800af20:	4628      	mov	r0, r5
 800af22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af26:	f000 b8f7 	b.w	800b118 <_write_r>

0800af2a <__sseek>:
 800af2a:	b510      	push	{r4, lr}
 800af2c:	460c      	mov	r4, r1
 800af2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af32:	f000 f8bd 	bl	800b0b0 <_lseek_r>
 800af36:	1c43      	adds	r3, r0, #1
 800af38:	89a3      	ldrh	r3, [r4, #12]
 800af3a:	bf15      	itete	ne
 800af3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800af3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800af42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800af46:	81a3      	strheq	r3, [r4, #12]
 800af48:	bf18      	it	ne
 800af4a:	81a3      	strhne	r3, [r4, #12]
 800af4c:	bd10      	pop	{r4, pc}

0800af4e <__sclose>:
 800af4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af52:	f000 b89d 	b.w	800b090 <_close_r>

0800af56 <__swbuf_r>:
 800af56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af58:	460e      	mov	r6, r1
 800af5a:	4614      	mov	r4, r2
 800af5c:	4605      	mov	r5, r0
 800af5e:	b118      	cbz	r0, 800af68 <__swbuf_r+0x12>
 800af60:	6a03      	ldr	r3, [r0, #32]
 800af62:	b90b      	cbnz	r3, 800af68 <__swbuf_r+0x12>
 800af64:	f7ff ff0e 	bl	800ad84 <__sinit>
 800af68:	69a3      	ldr	r3, [r4, #24]
 800af6a:	60a3      	str	r3, [r4, #8]
 800af6c:	89a3      	ldrh	r3, [r4, #12]
 800af6e:	071a      	lsls	r2, r3, #28
 800af70:	d501      	bpl.n	800af76 <__swbuf_r+0x20>
 800af72:	6923      	ldr	r3, [r4, #16]
 800af74:	b943      	cbnz	r3, 800af88 <__swbuf_r+0x32>
 800af76:	4621      	mov	r1, r4
 800af78:	4628      	mov	r0, r5
 800af7a:	f000 f82b 	bl	800afd4 <__swsetup_r>
 800af7e:	b118      	cbz	r0, 800af88 <__swbuf_r+0x32>
 800af80:	f04f 37ff 	mov.w	r7, #4294967295
 800af84:	4638      	mov	r0, r7
 800af86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af88:	6823      	ldr	r3, [r4, #0]
 800af8a:	6922      	ldr	r2, [r4, #16]
 800af8c:	1a98      	subs	r0, r3, r2
 800af8e:	6963      	ldr	r3, [r4, #20]
 800af90:	b2f6      	uxtb	r6, r6
 800af92:	4283      	cmp	r3, r0
 800af94:	4637      	mov	r7, r6
 800af96:	dc05      	bgt.n	800afa4 <__swbuf_r+0x4e>
 800af98:	4621      	mov	r1, r4
 800af9a:	4628      	mov	r0, r5
 800af9c:	f000 fc98 	bl	800b8d0 <_fflush_r>
 800afa0:	2800      	cmp	r0, #0
 800afa2:	d1ed      	bne.n	800af80 <__swbuf_r+0x2a>
 800afa4:	68a3      	ldr	r3, [r4, #8]
 800afa6:	3b01      	subs	r3, #1
 800afa8:	60a3      	str	r3, [r4, #8]
 800afaa:	6823      	ldr	r3, [r4, #0]
 800afac:	1c5a      	adds	r2, r3, #1
 800afae:	6022      	str	r2, [r4, #0]
 800afb0:	701e      	strb	r6, [r3, #0]
 800afb2:	6962      	ldr	r2, [r4, #20]
 800afb4:	1c43      	adds	r3, r0, #1
 800afb6:	429a      	cmp	r2, r3
 800afb8:	d004      	beq.n	800afc4 <__swbuf_r+0x6e>
 800afba:	89a3      	ldrh	r3, [r4, #12]
 800afbc:	07db      	lsls	r3, r3, #31
 800afbe:	d5e1      	bpl.n	800af84 <__swbuf_r+0x2e>
 800afc0:	2e0a      	cmp	r6, #10
 800afc2:	d1df      	bne.n	800af84 <__swbuf_r+0x2e>
 800afc4:	4621      	mov	r1, r4
 800afc6:	4628      	mov	r0, r5
 800afc8:	f000 fc82 	bl	800b8d0 <_fflush_r>
 800afcc:	2800      	cmp	r0, #0
 800afce:	d0d9      	beq.n	800af84 <__swbuf_r+0x2e>
 800afd0:	e7d6      	b.n	800af80 <__swbuf_r+0x2a>
	...

0800afd4 <__swsetup_r>:
 800afd4:	b538      	push	{r3, r4, r5, lr}
 800afd6:	4b29      	ldr	r3, [pc, #164]	@ (800b07c <__swsetup_r+0xa8>)
 800afd8:	4605      	mov	r5, r0
 800afda:	6818      	ldr	r0, [r3, #0]
 800afdc:	460c      	mov	r4, r1
 800afde:	b118      	cbz	r0, 800afe8 <__swsetup_r+0x14>
 800afe0:	6a03      	ldr	r3, [r0, #32]
 800afe2:	b90b      	cbnz	r3, 800afe8 <__swsetup_r+0x14>
 800afe4:	f7ff fece 	bl	800ad84 <__sinit>
 800afe8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afec:	0719      	lsls	r1, r3, #28
 800afee:	d422      	bmi.n	800b036 <__swsetup_r+0x62>
 800aff0:	06da      	lsls	r2, r3, #27
 800aff2:	d407      	bmi.n	800b004 <__swsetup_r+0x30>
 800aff4:	2209      	movs	r2, #9
 800aff6:	602a      	str	r2, [r5, #0]
 800aff8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800affc:	81a3      	strh	r3, [r4, #12]
 800affe:	f04f 30ff 	mov.w	r0, #4294967295
 800b002:	e033      	b.n	800b06c <__swsetup_r+0x98>
 800b004:	0758      	lsls	r0, r3, #29
 800b006:	d512      	bpl.n	800b02e <__swsetup_r+0x5a>
 800b008:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b00a:	b141      	cbz	r1, 800b01e <__swsetup_r+0x4a>
 800b00c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b010:	4299      	cmp	r1, r3
 800b012:	d002      	beq.n	800b01a <__swsetup_r+0x46>
 800b014:	4628      	mov	r0, r5
 800b016:	f000 f8bf 	bl	800b198 <_free_r>
 800b01a:	2300      	movs	r3, #0
 800b01c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b01e:	89a3      	ldrh	r3, [r4, #12]
 800b020:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b024:	81a3      	strh	r3, [r4, #12]
 800b026:	2300      	movs	r3, #0
 800b028:	6063      	str	r3, [r4, #4]
 800b02a:	6923      	ldr	r3, [r4, #16]
 800b02c:	6023      	str	r3, [r4, #0]
 800b02e:	89a3      	ldrh	r3, [r4, #12]
 800b030:	f043 0308 	orr.w	r3, r3, #8
 800b034:	81a3      	strh	r3, [r4, #12]
 800b036:	6923      	ldr	r3, [r4, #16]
 800b038:	b94b      	cbnz	r3, 800b04e <__swsetup_r+0x7a>
 800b03a:	89a3      	ldrh	r3, [r4, #12]
 800b03c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b040:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b044:	d003      	beq.n	800b04e <__swsetup_r+0x7a>
 800b046:	4621      	mov	r1, r4
 800b048:	4628      	mov	r0, r5
 800b04a:	f000 fc8f 	bl	800b96c <__smakebuf_r>
 800b04e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b052:	f013 0201 	ands.w	r2, r3, #1
 800b056:	d00a      	beq.n	800b06e <__swsetup_r+0x9a>
 800b058:	2200      	movs	r2, #0
 800b05a:	60a2      	str	r2, [r4, #8]
 800b05c:	6962      	ldr	r2, [r4, #20]
 800b05e:	4252      	negs	r2, r2
 800b060:	61a2      	str	r2, [r4, #24]
 800b062:	6922      	ldr	r2, [r4, #16]
 800b064:	b942      	cbnz	r2, 800b078 <__swsetup_r+0xa4>
 800b066:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b06a:	d1c5      	bne.n	800aff8 <__swsetup_r+0x24>
 800b06c:	bd38      	pop	{r3, r4, r5, pc}
 800b06e:	0799      	lsls	r1, r3, #30
 800b070:	bf58      	it	pl
 800b072:	6962      	ldrpl	r2, [r4, #20]
 800b074:	60a2      	str	r2, [r4, #8]
 800b076:	e7f4      	b.n	800b062 <__swsetup_r+0x8e>
 800b078:	2000      	movs	r0, #0
 800b07a:	e7f7      	b.n	800b06c <__swsetup_r+0x98>
 800b07c:	20000038 	.word	0x20000038

0800b080 <memset>:
 800b080:	4402      	add	r2, r0
 800b082:	4603      	mov	r3, r0
 800b084:	4293      	cmp	r3, r2
 800b086:	d100      	bne.n	800b08a <memset+0xa>
 800b088:	4770      	bx	lr
 800b08a:	f803 1b01 	strb.w	r1, [r3], #1
 800b08e:	e7f9      	b.n	800b084 <memset+0x4>

0800b090 <_close_r>:
 800b090:	b538      	push	{r3, r4, r5, lr}
 800b092:	4d06      	ldr	r5, [pc, #24]	@ (800b0ac <_close_r+0x1c>)
 800b094:	2300      	movs	r3, #0
 800b096:	4604      	mov	r4, r0
 800b098:	4608      	mov	r0, r1
 800b09a:	602b      	str	r3, [r5, #0]
 800b09c:	f7f6 fecf 	bl	8001e3e <_close>
 800b0a0:	1c43      	adds	r3, r0, #1
 800b0a2:	d102      	bne.n	800b0aa <_close_r+0x1a>
 800b0a4:	682b      	ldr	r3, [r5, #0]
 800b0a6:	b103      	cbz	r3, 800b0aa <_close_r+0x1a>
 800b0a8:	6023      	str	r3, [r4, #0]
 800b0aa:	bd38      	pop	{r3, r4, r5, pc}
 800b0ac:	20000aa0 	.word	0x20000aa0

0800b0b0 <_lseek_r>:
 800b0b0:	b538      	push	{r3, r4, r5, lr}
 800b0b2:	4d07      	ldr	r5, [pc, #28]	@ (800b0d0 <_lseek_r+0x20>)
 800b0b4:	4604      	mov	r4, r0
 800b0b6:	4608      	mov	r0, r1
 800b0b8:	4611      	mov	r1, r2
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	602a      	str	r2, [r5, #0]
 800b0be:	461a      	mov	r2, r3
 800b0c0:	f7f6 fee4 	bl	8001e8c <_lseek>
 800b0c4:	1c43      	adds	r3, r0, #1
 800b0c6:	d102      	bne.n	800b0ce <_lseek_r+0x1e>
 800b0c8:	682b      	ldr	r3, [r5, #0]
 800b0ca:	b103      	cbz	r3, 800b0ce <_lseek_r+0x1e>
 800b0cc:	6023      	str	r3, [r4, #0]
 800b0ce:	bd38      	pop	{r3, r4, r5, pc}
 800b0d0:	20000aa0 	.word	0x20000aa0

0800b0d4 <_read_r>:
 800b0d4:	b538      	push	{r3, r4, r5, lr}
 800b0d6:	4d07      	ldr	r5, [pc, #28]	@ (800b0f4 <_read_r+0x20>)
 800b0d8:	4604      	mov	r4, r0
 800b0da:	4608      	mov	r0, r1
 800b0dc:	4611      	mov	r1, r2
 800b0de:	2200      	movs	r2, #0
 800b0e0:	602a      	str	r2, [r5, #0]
 800b0e2:	461a      	mov	r2, r3
 800b0e4:	f7f6 fe8e 	bl	8001e04 <_read>
 800b0e8:	1c43      	adds	r3, r0, #1
 800b0ea:	d102      	bne.n	800b0f2 <_read_r+0x1e>
 800b0ec:	682b      	ldr	r3, [r5, #0]
 800b0ee:	b103      	cbz	r3, 800b0f2 <_read_r+0x1e>
 800b0f0:	6023      	str	r3, [r4, #0]
 800b0f2:	bd38      	pop	{r3, r4, r5, pc}
 800b0f4:	20000aa0 	.word	0x20000aa0

0800b0f8 <_sbrk_r>:
 800b0f8:	b538      	push	{r3, r4, r5, lr}
 800b0fa:	4d06      	ldr	r5, [pc, #24]	@ (800b114 <_sbrk_r+0x1c>)
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	4604      	mov	r4, r0
 800b100:	4608      	mov	r0, r1
 800b102:	602b      	str	r3, [r5, #0]
 800b104:	f7f6 fed0 	bl	8001ea8 <_sbrk>
 800b108:	1c43      	adds	r3, r0, #1
 800b10a:	d102      	bne.n	800b112 <_sbrk_r+0x1a>
 800b10c:	682b      	ldr	r3, [r5, #0]
 800b10e:	b103      	cbz	r3, 800b112 <_sbrk_r+0x1a>
 800b110:	6023      	str	r3, [r4, #0]
 800b112:	bd38      	pop	{r3, r4, r5, pc}
 800b114:	20000aa0 	.word	0x20000aa0

0800b118 <_write_r>:
 800b118:	b538      	push	{r3, r4, r5, lr}
 800b11a:	4d07      	ldr	r5, [pc, #28]	@ (800b138 <_write_r+0x20>)
 800b11c:	4604      	mov	r4, r0
 800b11e:	4608      	mov	r0, r1
 800b120:	4611      	mov	r1, r2
 800b122:	2200      	movs	r2, #0
 800b124:	602a      	str	r2, [r5, #0]
 800b126:	461a      	mov	r2, r3
 800b128:	f7f6 fcd4 	bl	8001ad4 <_write>
 800b12c:	1c43      	adds	r3, r0, #1
 800b12e:	d102      	bne.n	800b136 <_write_r+0x1e>
 800b130:	682b      	ldr	r3, [r5, #0]
 800b132:	b103      	cbz	r3, 800b136 <_write_r+0x1e>
 800b134:	6023      	str	r3, [r4, #0]
 800b136:	bd38      	pop	{r3, r4, r5, pc}
 800b138:	20000aa0 	.word	0x20000aa0

0800b13c <__errno>:
 800b13c:	4b01      	ldr	r3, [pc, #4]	@ (800b144 <__errno+0x8>)
 800b13e:	6818      	ldr	r0, [r3, #0]
 800b140:	4770      	bx	lr
 800b142:	bf00      	nop
 800b144:	20000038 	.word	0x20000038

0800b148 <__libc_init_array>:
 800b148:	b570      	push	{r4, r5, r6, lr}
 800b14a:	4d0d      	ldr	r5, [pc, #52]	@ (800b180 <__libc_init_array+0x38>)
 800b14c:	4c0d      	ldr	r4, [pc, #52]	@ (800b184 <__libc_init_array+0x3c>)
 800b14e:	1b64      	subs	r4, r4, r5
 800b150:	10a4      	asrs	r4, r4, #2
 800b152:	2600      	movs	r6, #0
 800b154:	42a6      	cmp	r6, r4
 800b156:	d109      	bne.n	800b16c <__libc_init_array+0x24>
 800b158:	4d0b      	ldr	r5, [pc, #44]	@ (800b188 <__libc_init_array+0x40>)
 800b15a:	4c0c      	ldr	r4, [pc, #48]	@ (800b18c <__libc_init_array+0x44>)
 800b15c:	f001 fc88 	bl	800ca70 <_init>
 800b160:	1b64      	subs	r4, r4, r5
 800b162:	10a4      	asrs	r4, r4, #2
 800b164:	2600      	movs	r6, #0
 800b166:	42a6      	cmp	r6, r4
 800b168:	d105      	bne.n	800b176 <__libc_init_array+0x2e>
 800b16a:	bd70      	pop	{r4, r5, r6, pc}
 800b16c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b170:	4798      	blx	r3
 800b172:	3601      	adds	r6, #1
 800b174:	e7ee      	b.n	800b154 <__libc_init_array+0xc>
 800b176:	f855 3b04 	ldr.w	r3, [r5], #4
 800b17a:	4798      	blx	r3
 800b17c:	3601      	adds	r6, #1
 800b17e:	e7f2      	b.n	800b166 <__libc_init_array+0x1e>
 800b180:	0800cd98 	.word	0x0800cd98
 800b184:	0800cd98 	.word	0x0800cd98
 800b188:	0800cd98 	.word	0x0800cd98
 800b18c:	0800cd9c 	.word	0x0800cd9c

0800b190 <__retarget_lock_init_recursive>:
 800b190:	4770      	bx	lr

0800b192 <__retarget_lock_acquire_recursive>:
 800b192:	4770      	bx	lr

0800b194 <__retarget_lock_release_recursive>:
 800b194:	4770      	bx	lr
	...

0800b198 <_free_r>:
 800b198:	b538      	push	{r3, r4, r5, lr}
 800b19a:	4605      	mov	r5, r0
 800b19c:	2900      	cmp	r1, #0
 800b19e:	d041      	beq.n	800b224 <_free_r+0x8c>
 800b1a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1a4:	1f0c      	subs	r4, r1, #4
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	bfb8      	it	lt
 800b1aa:	18e4      	addlt	r4, r4, r3
 800b1ac:	f7ff fd52 	bl	800ac54 <__malloc_lock>
 800b1b0:	4a1d      	ldr	r2, [pc, #116]	@ (800b228 <_free_r+0x90>)
 800b1b2:	6813      	ldr	r3, [r2, #0]
 800b1b4:	b933      	cbnz	r3, 800b1c4 <_free_r+0x2c>
 800b1b6:	6063      	str	r3, [r4, #4]
 800b1b8:	6014      	str	r4, [r2, #0]
 800b1ba:	4628      	mov	r0, r5
 800b1bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1c0:	f7ff bd4e 	b.w	800ac60 <__malloc_unlock>
 800b1c4:	42a3      	cmp	r3, r4
 800b1c6:	d908      	bls.n	800b1da <_free_r+0x42>
 800b1c8:	6820      	ldr	r0, [r4, #0]
 800b1ca:	1821      	adds	r1, r4, r0
 800b1cc:	428b      	cmp	r3, r1
 800b1ce:	bf01      	itttt	eq
 800b1d0:	6819      	ldreq	r1, [r3, #0]
 800b1d2:	685b      	ldreq	r3, [r3, #4]
 800b1d4:	1809      	addeq	r1, r1, r0
 800b1d6:	6021      	streq	r1, [r4, #0]
 800b1d8:	e7ed      	b.n	800b1b6 <_free_r+0x1e>
 800b1da:	461a      	mov	r2, r3
 800b1dc:	685b      	ldr	r3, [r3, #4]
 800b1de:	b10b      	cbz	r3, 800b1e4 <_free_r+0x4c>
 800b1e0:	42a3      	cmp	r3, r4
 800b1e2:	d9fa      	bls.n	800b1da <_free_r+0x42>
 800b1e4:	6811      	ldr	r1, [r2, #0]
 800b1e6:	1850      	adds	r0, r2, r1
 800b1e8:	42a0      	cmp	r0, r4
 800b1ea:	d10b      	bne.n	800b204 <_free_r+0x6c>
 800b1ec:	6820      	ldr	r0, [r4, #0]
 800b1ee:	4401      	add	r1, r0
 800b1f0:	1850      	adds	r0, r2, r1
 800b1f2:	4283      	cmp	r3, r0
 800b1f4:	6011      	str	r1, [r2, #0]
 800b1f6:	d1e0      	bne.n	800b1ba <_free_r+0x22>
 800b1f8:	6818      	ldr	r0, [r3, #0]
 800b1fa:	685b      	ldr	r3, [r3, #4]
 800b1fc:	6053      	str	r3, [r2, #4]
 800b1fe:	4408      	add	r0, r1
 800b200:	6010      	str	r0, [r2, #0]
 800b202:	e7da      	b.n	800b1ba <_free_r+0x22>
 800b204:	d902      	bls.n	800b20c <_free_r+0x74>
 800b206:	230c      	movs	r3, #12
 800b208:	602b      	str	r3, [r5, #0]
 800b20a:	e7d6      	b.n	800b1ba <_free_r+0x22>
 800b20c:	6820      	ldr	r0, [r4, #0]
 800b20e:	1821      	adds	r1, r4, r0
 800b210:	428b      	cmp	r3, r1
 800b212:	bf04      	itt	eq
 800b214:	6819      	ldreq	r1, [r3, #0]
 800b216:	685b      	ldreq	r3, [r3, #4]
 800b218:	6063      	str	r3, [r4, #4]
 800b21a:	bf04      	itt	eq
 800b21c:	1809      	addeq	r1, r1, r0
 800b21e:	6021      	streq	r1, [r4, #0]
 800b220:	6054      	str	r4, [r2, #4]
 800b222:	e7ca      	b.n	800b1ba <_free_r+0x22>
 800b224:	bd38      	pop	{r3, r4, r5, pc}
 800b226:	bf00      	nop
 800b228:	20000960 	.word	0x20000960

0800b22c <__sfputc_r>:
 800b22c:	6893      	ldr	r3, [r2, #8]
 800b22e:	3b01      	subs	r3, #1
 800b230:	2b00      	cmp	r3, #0
 800b232:	b410      	push	{r4}
 800b234:	6093      	str	r3, [r2, #8]
 800b236:	da08      	bge.n	800b24a <__sfputc_r+0x1e>
 800b238:	6994      	ldr	r4, [r2, #24]
 800b23a:	42a3      	cmp	r3, r4
 800b23c:	db01      	blt.n	800b242 <__sfputc_r+0x16>
 800b23e:	290a      	cmp	r1, #10
 800b240:	d103      	bne.n	800b24a <__sfputc_r+0x1e>
 800b242:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b246:	f7ff be86 	b.w	800af56 <__swbuf_r>
 800b24a:	6813      	ldr	r3, [r2, #0]
 800b24c:	1c58      	adds	r0, r3, #1
 800b24e:	6010      	str	r0, [r2, #0]
 800b250:	7019      	strb	r1, [r3, #0]
 800b252:	4608      	mov	r0, r1
 800b254:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b258:	4770      	bx	lr

0800b25a <__sfputs_r>:
 800b25a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b25c:	4606      	mov	r6, r0
 800b25e:	460f      	mov	r7, r1
 800b260:	4614      	mov	r4, r2
 800b262:	18d5      	adds	r5, r2, r3
 800b264:	42ac      	cmp	r4, r5
 800b266:	d101      	bne.n	800b26c <__sfputs_r+0x12>
 800b268:	2000      	movs	r0, #0
 800b26a:	e007      	b.n	800b27c <__sfputs_r+0x22>
 800b26c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b270:	463a      	mov	r2, r7
 800b272:	4630      	mov	r0, r6
 800b274:	f7ff ffda 	bl	800b22c <__sfputc_r>
 800b278:	1c43      	adds	r3, r0, #1
 800b27a:	d1f3      	bne.n	800b264 <__sfputs_r+0xa>
 800b27c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b280 <_vfiprintf_r>:
 800b280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b284:	460d      	mov	r5, r1
 800b286:	b09d      	sub	sp, #116	@ 0x74
 800b288:	4614      	mov	r4, r2
 800b28a:	4698      	mov	r8, r3
 800b28c:	4606      	mov	r6, r0
 800b28e:	b118      	cbz	r0, 800b298 <_vfiprintf_r+0x18>
 800b290:	6a03      	ldr	r3, [r0, #32]
 800b292:	b90b      	cbnz	r3, 800b298 <_vfiprintf_r+0x18>
 800b294:	f7ff fd76 	bl	800ad84 <__sinit>
 800b298:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b29a:	07d9      	lsls	r1, r3, #31
 800b29c:	d405      	bmi.n	800b2aa <_vfiprintf_r+0x2a>
 800b29e:	89ab      	ldrh	r3, [r5, #12]
 800b2a0:	059a      	lsls	r2, r3, #22
 800b2a2:	d402      	bmi.n	800b2aa <_vfiprintf_r+0x2a>
 800b2a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b2a6:	f7ff ff74 	bl	800b192 <__retarget_lock_acquire_recursive>
 800b2aa:	89ab      	ldrh	r3, [r5, #12]
 800b2ac:	071b      	lsls	r3, r3, #28
 800b2ae:	d501      	bpl.n	800b2b4 <_vfiprintf_r+0x34>
 800b2b0:	692b      	ldr	r3, [r5, #16]
 800b2b2:	b99b      	cbnz	r3, 800b2dc <_vfiprintf_r+0x5c>
 800b2b4:	4629      	mov	r1, r5
 800b2b6:	4630      	mov	r0, r6
 800b2b8:	f7ff fe8c 	bl	800afd4 <__swsetup_r>
 800b2bc:	b170      	cbz	r0, 800b2dc <_vfiprintf_r+0x5c>
 800b2be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b2c0:	07dc      	lsls	r4, r3, #31
 800b2c2:	d504      	bpl.n	800b2ce <_vfiprintf_r+0x4e>
 800b2c4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2c8:	b01d      	add	sp, #116	@ 0x74
 800b2ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2ce:	89ab      	ldrh	r3, [r5, #12]
 800b2d0:	0598      	lsls	r0, r3, #22
 800b2d2:	d4f7      	bmi.n	800b2c4 <_vfiprintf_r+0x44>
 800b2d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b2d6:	f7ff ff5d 	bl	800b194 <__retarget_lock_release_recursive>
 800b2da:	e7f3      	b.n	800b2c4 <_vfiprintf_r+0x44>
 800b2dc:	2300      	movs	r3, #0
 800b2de:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2e0:	2320      	movs	r3, #32
 800b2e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b2e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2ea:	2330      	movs	r3, #48	@ 0x30
 800b2ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b49c <_vfiprintf_r+0x21c>
 800b2f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b2f4:	f04f 0901 	mov.w	r9, #1
 800b2f8:	4623      	mov	r3, r4
 800b2fa:	469a      	mov	sl, r3
 800b2fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b300:	b10a      	cbz	r2, 800b306 <_vfiprintf_r+0x86>
 800b302:	2a25      	cmp	r2, #37	@ 0x25
 800b304:	d1f9      	bne.n	800b2fa <_vfiprintf_r+0x7a>
 800b306:	ebba 0b04 	subs.w	fp, sl, r4
 800b30a:	d00b      	beq.n	800b324 <_vfiprintf_r+0xa4>
 800b30c:	465b      	mov	r3, fp
 800b30e:	4622      	mov	r2, r4
 800b310:	4629      	mov	r1, r5
 800b312:	4630      	mov	r0, r6
 800b314:	f7ff ffa1 	bl	800b25a <__sfputs_r>
 800b318:	3001      	adds	r0, #1
 800b31a:	f000 80a7 	beq.w	800b46c <_vfiprintf_r+0x1ec>
 800b31e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b320:	445a      	add	r2, fp
 800b322:	9209      	str	r2, [sp, #36]	@ 0x24
 800b324:	f89a 3000 	ldrb.w	r3, [sl]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	f000 809f 	beq.w	800b46c <_vfiprintf_r+0x1ec>
 800b32e:	2300      	movs	r3, #0
 800b330:	f04f 32ff 	mov.w	r2, #4294967295
 800b334:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b338:	f10a 0a01 	add.w	sl, sl, #1
 800b33c:	9304      	str	r3, [sp, #16]
 800b33e:	9307      	str	r3, [sp, #28]
 800b340:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b344:	931a      	str	r3, [sp, #104]	@ 0x68
 800b346:	4654      	mov	r4, sl
 800b348:	2205      	movs	r2, #5
 800b34a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b34e:	4853      	ldr	r0, [pc, #332]	@ (800b49c <_vfiprintf_r+0x21c>)
 800b350:	f7f4 ff3e 	bl	80001d0 <memchr>
 800b354:	9a04      	ldr	r2, [sp, #16]
 800b356:	b9d8      	cbnz	r0, 800b390 <_vfiprintf_r+0x110>
 800b358:	06d1      	lsls	r1, r2, #27
 800b35a:	bf44      	itt	mi
 800b35c:	2320      	movmi	r3, #32
 800b35e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b362:	0713      	lsls	r3, r2, #28
 800b364:	bf44      	itt	mi
 800b366:	232b      	movmi	r3, #43	@ 0x2b
 800b368:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b36c:	f89a 3000 	ldrb.w	r3, [sl]
 800b370:	2b2a      	cmp	r3, #42	@ 0x2a
 800b372:	d015      	beq.n	800b3a0 <_vfiprintf_r+0x120>
 800b374:	9a07      	ldr	r2, [sp, #28]
 800b376:	4654      	mov	r4, sl
 800b378:	2000      	movs	r0, #0
 800b37a:	f04f 0c0a 	mov.w	ip, #10
 800b37e:	4621      	mov	r1, r4
 800b380:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b384:	3b30      	subs	r3, #48	@ 0x30
 800b386:	2b09      	cmp	r3, #9
 800b388:	d94b      	bls.n	800b422 <_vfiprintf_r+0x1a2>
 800b38a:	b1b0      	cbz	r0, 800b3ba <_vfiprintf_r+0x13a>
 800b38c:	9207      	str	r2, [sp, #28]
 800b38e:	e014      	b.n	800b3ba <_vfiprintf_r+0x13a>
 800b390:	eba0 0308 	sub.w	r3, r0, r8
 800b394:	fa09 f303 	lsl.w	r3, r9, r3
 800b398:	4313      	orrs	r3, r2
 800b39a:	9304      	str	r3, [sp, #16]
 800b39c:	46a2      	mov	sl, r4
 800b39e:	e7d2      	b.n	800b346 <_vfiprintf_r+0xc6>
 800b3a0:	9b03      	ldr	r3, [sp, #12]
 800b3a2:	1d19      	adds	r1, r3, #4
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	9103      	str	r1, [sp, #12]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	bfbb      	ittet	lt
 800b3ac:	425b      	neglt	r3, r3
 800b3ae:	f042 0202 	orrlt.w	r2, r2, #2
 800b3b2:	9307      	strge	r3, [sp, #28]
 800b3b4:	9307      	strlt	r3, [sp, #28]
 800b3b6:	bfb8      	it	lt
 800b3b8:	9204      	strlt	r2, [sp, #16]
 800b3ba:	7823      	ldrb	r3, [r4, #0]
 800b3bc:	2b2e      	cmp	r3, #46	@ 0x2e
 800b3be:	d10a      	bne.n	800b3d6 <_vfiprintf_r+0x156>
 800b3c0:	7863      	ldrb	r3, [r4, #1]
 800b3c2:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3c4:	d132      	bne.n	800b42c <_vfiprintf_r+0x1ac>
 800b3c6:	9b03      	ldr	r3, [sp, #12]
 800b3c8:	1d1a      	adds	r2, r3, #4
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	9203      	str	r2, [sp, #12]
 800b3ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b3d2:	3402      	adds	r4, #2
 800b3d4:	9305      	str	r3, [sp, #20]
 800b3d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b4ac <_vfiprintf_r+0x22c>
 800b3da:	7821      	ldrb	r1, [r4, #0]
 800b3dc:	2203      	movs	r2, #3
 800b3de:	4650      	mov	r0, sl
 800b3e0:	f7f4 fef6 	bl	80001d0 <memchr>
 800b3e4:	b138      	cbz	r0, 800b3f6 <_vfiprintf_r+0x176>
 800b3e6:	9b04      	ldr	r3, [sp, #16]
 800b3e8:	eba0 000a 	sub.w	r0, r0, sl
 800b3ec:	2240      	movs	r2, #64	@ 0x40
 800b3ee:	4082      	lsls	r2, r0
 800b3f0:	4313      	orrs	r3, r2
 800b3f2:	3401      	adds	r4, #1
 800b3f4:	9304      	str	r3, [sp, #16]
 800b3f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3fa:	4829      	ldr	r0, [pc, #164]	@ (800b4a0 <_vfiprintf_r+0x220>)
 800b3fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b400:	2206      	movs	r2, #6
 800b402:	f7f4 fee5 	bl	80001d0 <memchr>
 800b406:	2800      	cmp	r0, #0
 800b408:	d03f      	beq.n	800b48a <_vfiprintf_r+0x20a>
 800b40a:	4b26      	ldr	r3, [pc, #152]	@ (800b4a4 <_vfiprintf_r+0x224>)
 800b40c:	bb1b      	cbnz	r3, 800b456 <_vfiprintf_r+0x1d6>
 800b40e:	9b03      	ldr	r3, [sp, #12]
 800b410:	3307      	adds	r3, #7
 800b412:	f023 0307 	bic.w	r3, r3, #7
 800b416:	3308      	adds	r3, #8
 800b418:	9303      	str	r3, [sp, #12]
 800b41a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b41c:	443b      	add	r3, r7
 800b41e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b420:	e76a      	b.n	800b2f8 <_vfiprintf_r+0x78>
 800b422:	fb0c 3202 	mla	r2, ip, r2, r3
 800b426:	460c      	mov	r4, r1
 800b428:	2001      	movs	r0, #1
 800b42a:	e7a8      	b.n	800b37e <_vfiprintf_r+0xfe>
 800b42c:	2300      	movs	r3, #0
 800b42e:	3401      	adds	r4, #1
 800b430:	9305      	str	r3, [sp, #20]
 800b432:	4619      	mov	r1, r3
 800b434:	f04f 0c0a 	mov.w	ip, #10
 800b438:	4620      	mov	r0, r4
 800b43a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b43e:	3a30      	subs	r2, #48	@ 0x30
 800b440:	2a09      	cmp	r2, #9
 800b442:	d903      	bls.n	800b44c <_vfiprintf_r+0x1cc>
 800b444:	2b00      	cmp	r3, #0
 800b446:	d0c6      	beq.n	800b3d6 <_vfiprintf_r+0x156>
 800b448:	9105      	str	r1, [sp, #20]
 800b44a:	e7c4      	b.n	800b3d6 <_vfiprintf_r+0x156>
 800b44c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b450:	4604      	mov	r4, r0
 800b452:	2301      	movs	r3, #1
 800b454:	e7f0      	b.n	800b438 <_vfiprintf_r+0x1b8>
 800b456:	ab03      	add	r3, sp, #12
 800b458:	9300      	str	r3, [sp, #0]
 800b45a:	462a      	mov	r2, r5
 800b45c:	4b12      	ldr	r3, [pc, #72]	@ (800b4a8 <_vfiprintf_r+0x228>)
 800b45e:	a904      	add	r1, sp, #16
 800b460:	4630      	mov	r0, r6
 800b462:	f3af 8000 	nop.w
 800b466:	4607      	mov	r7, r0
 800b468:	1c78      	adds	r0, r7, #1
 800b46a:	d1d6      	bne.n	800b41a <_vfiprintf_r+0x19a>
 800b46c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b46e:	07d9      	lsls	r1, r3, #31
 800b470:	d405      	bmi.n	800b47e <_vfiprintf_r+0x1fe>
 800b472:	89ab      	ldrh	r3, [r5, #12]
 800b474:	059a      	lsls	r2, r3, #22
 800b476:	d402      	bmi.n	800b47e <_vfiprintf_r+0x1fe>
 800b478:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b47a:	f7ff fe8b 	bl	800b194 <__retarget_lock_release_recursive>
 800b47e:	89ab      	ldrh	r3, [r5, #12]
 800b480:	065b      	lsls	r3, r3, #25
 800b482:	f53f af1f 	bmi.w	800b2c4 <_vfiprintf_r+0x44>
 800b486:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b488:	e71e      	b.n	800b2c8 <_vfiprintf_r+0x48>
 800b48a:	ab03      	add	r3, sp, #12
 800b48c:	9300      	str	r3, [sp, #0]
 800b48e:	462a      	mov	r2, r5
 800b490:	4b05      	ldr	r3, [pc, #20]	@ (800b4a8 <_vfiprintf_r+0x228>)
 800b492:	a904      	add	r1, sp, #16
 800b494:	4630      	mov	r0, r6
 800b496:	f000 f879 	bl	800b58c <_printf_i>
 800b49a:	e7e4      	b.n	800b466 <_vfiprintf_r+0x1e6>
 800b49c:	0800cb84 	.word	0x0800cb84
 800b4a0:	0800cb8e 	.word	0x0800cb8e
 800b4a4:	00000000 	.word	0x00000000
 800b4a8:	0800b25b 	.word	0x0800b25b
 800b4ac:	0800cb8a 	.word	0x0800cb8a

0800b4b0 <_printf_common>:
 800b4b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4b4:	4616      	mov	r6, r2
 800b4b6:	4698      	mov	r8, r3
 800b4b8:	688a      	ldr	r2, [r1, #8]
 800b4ba:	690b      	ldr	r3, [r1, #16]
 800b4bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b4c0:	4293      	cmp	r3, r2
 800b4c2:	bfb8      	it	lt
 800b4c4:	4613      	movlt	r3, r2
 800b4c6:	6033      	str	r3, [r6, #0]
 800b4c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b4cc:	4607      	mov	r7, r0
 800b4ce:	460c      	mov	r4, r1
 800b4d0:	b10a      	cbz	r2, 800b4d6 <_printf_common+0x26>
 800b4d2:	3301      	adds	r3, #1
 800b4d4:	6033      	str	r3, [r6, #0]
 800b4d6:	6823      	ldr	r3, [r4, #0]
 800b4d8:	0699      	lsls	r1, r3, #26
 800b4da:	bf42      	ittt	mi
 800b4dc:	6833      	ldrmi	r3, [r6, #0]
 800b4de:	3302      	addmi	r3, #2
 800b4e0:	6033      	strmi	r3, [r6, #0]
 800b4e2:	6825      	ldr	r5, [r4, #0]
 800b4e4:	f015 0506 	ands.w	r5, r5, #6
 800b4e8:	d106      	bne.n	800b4f8 <_printf_common+0x48>
 800b4ea:	f104 0a19 	add.w	sl, r4, #25
 800b4ee:	68e3      	ldr	r3, [r4, #12]
 800b4f0:	6832      	ldr	r2, [r6, #0]
 800b4f2:	1a9b      	subs	r3, r3, r2
 800b4f4:	42ab      	cmp	r3, r5
 800b4f6:	dc26      	bgt.n	800b546 <_printf_common+0x96>
 800b4f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b4fc:	6822      	ldr	r2, [r4, #0]
 800b4fe:	3b00      	subs	r3, #0
 800b500:	bf18      	it	ne
 800b502:	2301      	movne	r3, #1
 800b504:	0692      	lsls	r2, r2, #26
 800b506:	d42b      	bmi.n	800b560 <_printf_common+0xb0>
 800b508:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b50c:	4641      	mov	r1, r8
 800b50e:	4638      	mov	r0, r7
 800b510:	47c8      	blx	r9
 800b512:	3001      	adds	r0, #1
 800b514:	d01e      	beq.n	800b554 <_printf_common+0xa4>
 800b516:	6823      	ldr	r3, [r4, #0]
 800b518:	6922      	ldr	r2, [r4, #16]
 800b51a:	f003 0306 	and.w	r3, r3, #6
 800b51e:	2b04      	cmp	r3, #4
 800b520:	bf02      	ittt	eq
 800b522:	68e5      	ldreq	r5, [r4, #12]
 800b524:	6833      	ldreq	r3, [r6, #0]
 800b526:	1aed      	subeq	r5, r5, r3
 800b528:	68a3      	ldr	r3, [r4, #8]
 800b52a:	bf0c      	ite	eq
 800b52c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b530:	2500      	movne	r5, #0
 800b532:	4293      	cmp	r3, r2
 800b534:	bfc4      	itt	gt
 800b536:	1a9b      	subgt	r3, r3, r2
 800b538:	18ed      	addgt	r5, r5, r3
 800b53a:	2600      	movs	r6, #0
 800b53c:	341a      	adds	r4, #26
 800b53e:	42b5      	cmp	r5, r6
 800b540:	d11a      	bne.n	800b578 <_printf_common+0xc8>
 800b542:	2000      	movs	r0, #0
 800b544:	e008      	b.n	800b558 <_printf_common+0xa8>
 800b546:	2301      	movs	r3, #1
 800b548:	4652      	mov	r2, sl
 800b54a:	4641      	mov	r1, r8
 800b54c:	4638      	mov	r0, r7
 800b54e:	47c8      	blx	r9
 800b550:	3001      	adds	r0, #1
 800b552:	d103      	bne.n	800b55c <_printf_common+0xac>
 800b554:	f04f 30ff 	mov.w	r0, #4294967295
 800b558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b55c:	3501      	adds	r5, #1
 800b55e:	e7c6      	b.n	800b4ee <_printf_common+0x3e>
 800b560:	18e1      	adds	r1, r4, r3
 800b562:	1c5a      	adds	r2, r3, #1
 800b564:	2030      	movs	r0, #48	@ 0x30
 800b566:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b56a:	4422      	add	r2, r4
 800b56c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b570:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b574:	3302      	adds	r3, #2
 800b576:	e7c7      	b.n	800b508 <_printf_common+0x58>
 800b578:	2301      	movs	r3, #1
 800b57a:	4622      	mov	r2, r4
 800b57c:	4641      	mov	r1, r8
 800b57e:	4638      	mov	r0, r7
 800b580:	47c8      	blx	r9
 800b582:	3001      	adds	r0, #1
 800b584:	d0e6      	beq.n	800b554 <_printf_common+0xa4>
 800b586:	3601      	adds	r6, #1
 800b588:	e7d9      	b.n	800b53e <_printf_common+0x8e>
	...

0800b58c <_printf_i>:
 800b58c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b590:	7e0f      	ldrb	r7, [r1, #24]
 800b592:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b594:	2f78      	cmp	r7, #120	@ 0x78
 800b596:	4691      	mov	r9, r2
 800b598:	4680      	mov	r8, r0
 800b59a:	460c      	mov	r4, r1
 800b59c:	469a      	mov	sl, r3
 800b59e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b5a2:	d807      	bhi.n	800b5b4 <_printf_i+0x28>
 800b5a4:	2f62      	cmp	r7, #98	@ 0x62
 800b5a6:	d80a      	bhi.n	800b5be <_printf_i+0x32>
 800b5a8:	2f00      	cmp	r7, #0
 800b5aa:	f000 80d1 	beq.w	800b750 <_printf_i+0x1c4>
 800b5ae:	2f58      	cmp	r7, #88	@ 0x58
 800b5b0:	f000 80b8 	beq.w	800b724 <_printf_i+0x198>
 800b5b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b5b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b5bc:	e03a      	b.n	800b634 <_printf_i+0xa8>
 800b5be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b5c2:	2b15      	cmp	r3, #21
 800b5c4:	d8f6      	bhi.n	800b5b4 <_printf_i+0x28>
 800b5c6:	a101      	add	r1, pc, #4	@ (adr r1, 800b5cc <_printf_i+0x40>)
 800b5c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b5cc:	0800b625 	.word	0x0800b625
 800b5d0:	0800b639 	.word	0x0800b639
 800b5d4:	0800b5b5 	.word	0x0800b5b5
 800b5d8:	0800b5b5 	.word	0x0800b5b5
 800b5dc:	0800b5b5 	.word	0x0800b5b5
 800b5e0:	0800b5b5 	.word	0x0800b5b5
 800b5e4:	0800b639 	.word	0x0800b639
 800b5e8:	0800b5b5 	.word	0x0800b5b5
 800b5ec:	0800b5b5 	.word	0x0800b5b5
 800b5f0:	0800b5b5 	.word	0x0800b5b5
 800b5f4:	0800b5b5 	.word	0x0800b5b5
 800b5f8:	0800b737 	.word	0x0800b737
 800b5fc:	0800b663 	.word	0x0800b663
 800b600:	0800b6f1 	.word	0x0800b6f1
 800b604:	0800b5b5 	.word	0x0800b5b5
 800b608:	0800b5b5 	.word	0x0800b5b5
 800b60c:	0800b759 	.word	0x0800b759
 800b610:	0800b5b5 	.word	0x0800b5b5
 800b614:	0800b663 	.word	0x0800b663
 800b618:	0800b5b5 	.word	0x0800b5b5
 800b61c:	0800b5b5 	.word	0x0800b5b5
 800b620:	0800b6f9 	.word	0x0800b6f9
 800b624:	6833      	ldr	r3, [r6, #0]
 800b626:	1d1a      	adds	r2, r3, #4
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	6032      	str	r2, [r6, #0]
 800b62c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b630:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b634:	2301      	movs	r3, #1
 800b636:	e09c      	b.n	800b772 <_printf_i+0x1e6>
 800b638:	6833      	ldr	r3, [r6, #0]
 800b63a:	6820      	ldr	r0, [r4, #0]
 800b63c:	1d19      	adds	r1, r3, #4
 800b63e:	6031      	str	r1, [r6, #0]
 800b640:	0606      	lsls	r6, r0, #24
 800b642:	d501      	bpl.n	800b648 <_printf_i+0xbc>
 800b644:	681d      	ldr	r5, [r3, #0]
 800b646:	e003      	b.n	800b650 <_printf_i+0xc4>
 800b648:	0645      	lsls	r5, r0, #25
 800b64a:	d5fb      	bpl.n	800b644 <_printf_i+0xb8>
 800b64c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b650:	2d00      	cmp	r5, #0
 800b652:	da03      	bge.n	800b65c <_printf_i+0xd0>
 800b654:	232d      	movs	r3, #45	@ 0x2d
 800b656:	426d      	negs	r5, r5
 800b658:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b65c:	4858      	ldr	r0, [pc, #352]	@ (800b7c0 <_printf_i+0x234>)
 800b65e:	230a      	movs	r3, #10
 800b660:	e011      	b.n	800b686 <_printf_i+0xfa>
 800b662:	6821      	ldr	r1, [r4, #0]
 800b664:	6833      	ldr	r3, [r6, #0]
 800b666:	0608      	lsls	r0, r1, #24
 800b668:	f853 5b04 	ldr.w	r5, [r3], #4
 800b66c:	d402      	bmi.n	800b674 <_printf_i+0xe8>
 800b66e:	0649      	lsls	r1, r1, #25
 800b670:	bf48      	it	mi
 800b672:	b2ad      	uxthmi	r5, r5
 800b674:	2f6f      	cmp	r7, #111	@ 0x6f
 800b676:	4852      	ldr	r0, [pc, #328]	@ (800b7c0 <_printf_i+0x234>)
 800b678:	6033      	str	r3, [r6, #0]
 800b67a:	bf14      	ite	ne
 800b67c:	230a      	movne	r3, #10
 800b67e:	2308      	moveq	r3, #8
 800b680:	2100      	movs	r1, #0
 800b682:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b686:	6866      	ldr	r6, [r4, #4]
 800b688:	60a6      	str	r6, [r4, #8]
 800b68a:	2e00      	cmp	r6, #0
 800b68c:	db05      	blt.n	800b69a <_printf_i+0x10e>
 800b68e:	6821      	ldr	r1, [r4, #0]
 800b690:	432e      	orrs	r6, r5
 800b692:	f021 0104 	bic.w	r1, r1, #4
 800b696:	6021      	str	r1, [r4, #0]
 800b698:	d04b      	beq.n	800b732 <_printf_i+0x1a6>
 800b69a:	4616      	mov	r6, r2
 800b69c:	fbb5 f1f3 	udiv	r1, r5, r3
 800b6a0:	fb03 5711 	mls	r7, r3, r1, r5
 800b6a4:	5dc7      	ldrb	r7, [r0, r7]
 800b6a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b6aa:	462f      	mov	r7, r5
 800b6ac:	42bb      	cmp	r3, r7
 800b6ae:	460d      	mov	r5, r1
 800b6b0:	d9f4      	bls.n	800b69c <_printf_i+0x110>
 800b6b2:	2b08      	cmp	r3, #8
 800b6b4:	d10b      	bne.n	800b6ce <_printf_i+0x142>
 800b6b6:	6823      	ldr	r3, [r4, #0]
 800b6b8:	07df      	lsls	r7, r3, #31
 800b6ba:	d508      	bpl.n	800b6ce <_printf_i+0x142>
 800b6bc:	6923      	ldr	r3, [r4, #16]
 800b6be:	6861      	ldr	r1, [r4, #4]
 800b6c0:	4299      	cmp	r1, r3
 800b6c2:	bfde      	ittt	le
 800b6c4:	2330      	movle	r3, #48	@ 0x30
 800b6c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b6ca:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b6ce:	1b92      	subs	r2, r2, r6
 800b6d0:	6122      	str	r2, [r4, #16]
 800b6d2:	f8cd a000 	str.w	sl, [sp]
 800b6d6:	464b      	mov	r3, r9
 800b6d8:	aa03      	add	r2, sp, #12
 800b6da:	4621      	mov	r1, r4
 800b6dc:	4640      	mov	r0, r8
 800b6de:	f7ff fee7 	bl	800b4b0 <_printf_common>
 800b6e2:	3001      	adds	r0, #1
 800b6e4:	d14a      	bne.n	800b77c <_printf_i+0x1f0>
 800b6e6:	f04f 30ff 	mov.w	r0, #4294967295
 800b6ea:	b004      	add	sp, #16
 800b6ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6f0:	6823      	ldr	r3, [r4, #0]
 800b6f2:	f043 0320 	orr.w	r3, r3, #32
 800b6f6:	6023      	str	r3, [r4, #0]
 800b6f8:	4832      	ldr	r0, [pc, #200]	@ (800b7c4 <_printf_i+0x238>)
 800b6fa:	2778      	movs	r7, #120	@ 0x78
 800b6fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b700:	6823      	ldr	r3, [r4, #0]
 800b702:	6831      	ldr	r1, [r6, #0]
 800b704:	061f      	lsls	r7, r3, #24
 800b706:	f851 5b04 	ldr.w	r5, [r1], #4
 800b70a:	d402      	bmi.n	800b712 <_printf_i+0x186>
 800b70c:	065f      	lsls	r7, r3, #25
 800b70e:	bf48      	it	mi
 800b710:	b2ad      	uxthmi	r5, r5
 800b712:	6031      	str	r1, [r6, #0]
 800b714:	07d9      	lsls	r1, r3, #31
 800b716:	bf44      	itt	mi
 800b718:	f043 0320 	orrmi.w	r3, r3, #32
 800b71c:	6023      	strmi	r3, [r4, #0]
 800b71e:	b11d      	cbz	r5, 800b728 <_printf_i+0x19c>
 800b720:	2310      	movs	r3, #16
 800b722:	e7ad      	b.n	800b680 <_printf_i+0xf4>
 800b724:	4826      	ldr	r0, [pc, #152]	@ (800b7c0 <_printf_i+0x234>)
 800b726:	e7e9      	b.n	800b6fc <_printf_i+0x170>
 800b728:	6823      	ldr	r3, [r4, #0]
 800b72a:	f023 0320 	bic.w	r3, r3, #32
 800b72e:	6023      	str	r3, [r4, #0]
 800b730:	e7f6      	b.n	800b720 <_printf_i+0x194>
 800b732:	4616      	mov	r6, r2
 800b734:	e7bd      	b.n	800b6b2 <_printf_i+0x126>
 800b736:	6833      	ldr	r3, [r6, #0]
 800b738:	6825      	ldr	r5, [r4, #0]
 800b73a:	6961      	ldr	r1, [r4, #20]
 800b73c:	1d18      	adds	r0, r3, #4
 800b73e:	6030      	str	r0, [r6, #0]
 800b740:	062e      	lsls	r6, r5, #24
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	d501      	bpl.n	800b74a <_printf_i+0x1be>
 800b746:	6019      	str	r1, [r3, #0]
 800b748:	e002      	b.n	800b750 <_printf_i+0x1c4>
 800b74a:	0668      	lsls	r0, r5, #25
 800b74c:	d5fb      	bpl.n	800b746 <_printf_i+0x1ba>
 800b74e:	8019      	strh	r1, [r3, #0]
 800b750:	2300      	movs	r3, #0
 800b752:	6123      	str	r3, [r4, #16]
 800b754:	4616      	mov	r6, r2
 800b756:	e7bc      	b.n	800b6d2 <_printf_i+0x146>
 800b758:	6833      	ldr	r3, [r6, #0]
 800b75a:	1d1a      	adds	r2, r3, #4
 800b75c:	6032      	str	r2, [r6, #0]
 800b75e:	681e      	ldr	r6, [r3, #0]
 800b760:	6862      	ldr	r2, [r4, #4]
 800b762:	2100      	movs	r1, #0
 800b764:	4630      	mov	r0, r6
 800b766:	f7f4 fd33 	bl	80001d0 <memchr>
 800b76a:	b108      	cbz	r0, 800b770 <_printf_i+0x1e4>
 800b76c:	1b80      	subs	r0, r0, r6
 800b76e:	6060      	str	r0, [r4, #4]
 800b770:	6863      	ldr	r3, [r4, #4]
 800b772:	6123      	str	r3, [r4, #16]
 800b774:	2300      	movs	r3, #0
 800b776:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b77a:	e7aa      	b.n	800b6d2 <_printf_i+0x146>
 800b77c:	6923      	ldr	r3, [r4, #16]
 800b77e:	4632      	mov	r2, r6
 800b780:	4649      	mov	r1, r9
 800b782:	4640      	mov	r0, r8
 800b784:	47d0      	blx	sl
 800b786:	3001      	adds	r0, #1
 800b788:	d0ad      	beq.n	800b6e6 <_printf_i+0x15a>
 800b78a:	6823      	ldr	r3, [r4, #0]
 800b78c:	079b      	lsls	r3, r3, #30
 800b78e:	d413      	bmi.n	800b7b8 <_printf_i+0x22c>
 800b790:	68e0      	ldr	r0, [r4, #12]
 800b792:	9b03      	ldr	r3, [sp, #12]
 800b794:	4298      	cmp	r0, r3
 800b796:	bfb8      	it	lt
 800b798:	4618      	movlt	r0, r3
 800b79a:	e7a6      	b.n	800b6ea <_printf_i+0x15e>
 800b79c:	2301      	movs	r3, #1
 800b79e:	4632      	mov	r2, r6
 800b7a0:	4649      	mov	r1, r9
 800b7a2:	4640      	mov	r0, r8
 800b7a4:	47d0      	blx	sl
 800b7a6:	3001      	adds	r0, #1
 800b7a8:	d09d      	beq.n	800b6e6 <_printf_i+0x15a>
 800b7aa:	3501      	adds	r5, #1
 800b7ac:	68e3      	ldr	r3, [r4, #12]
 800b7ae:	9903      	ldr	r1, [sp, #12]
 800b7b0:	1a5b      	subs	r3, r3, r1
 800b7b2:	42ab      	cmp	r3, r5
 800b7b4:	dcf2      	bgt.n	800b79c <_printf_i+0x210>
 800b7b6:	e7eb      	b.n	800b790 <_printf_i+0x204>
 800b7b8:	2500      	movs	r5, #0
 800b7ba:	f104 0619 	add.w	r6, r4, #25
 800b7be:	e7f5      	b.n	800b7ac <_printf_i+0x220>
 800b7c0:	0800cb95 	.word	0x0800cb95
 800b7c4:	0800cba6 	.word	0x0800cba6

0800b7c8 <__sflush_r>:
 800b7c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b7cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7d0:	0716      	lsls	r6, r2, #28
 800b7d2:	4605      	mov	r5, r0
 800b7d4:	460c      	mov	r4, r1
 800b7d6:	d454      	bmi.n	800b882 <__sflush_r+0xba>
 800b7d8:	684b      	ldr	r3, [r1, #4]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	dc02      	bgt.n	800b7e4 <__sflush_r+0x1c>
 800b7de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	dd48      	ble.n	800b876 <__sflush_r+0xae>
 800b7e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b7e6:	2e00      	cmp	r6, #0
 800b7e8:	d045      	beq.n	800b876 <__sflush_r+0xae>
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b7f0:	682f      	ldr	r7, [r5, #0]
 800b7f2:	6a21      	ldr	r1, [r4, #32]
 800b7f4:	602b      	str	r3, [r5, #0]
 800b7f6:	d030      	beq.n	800b85a <__sflush_r+0x92>
 800b7f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b7fa:	89a3      	ldrh	r3, [r4, #12]
 800b7fc:	0759      	lsls	r1, r3, #29
 800b7fe:	d505      	bpl.n	800b80c <__sflush_r+0x44>
 800b800:	6863      	ldr	r3, [r4, #4]
 800b802:	1ad2      	subs	r2, r2, r3
 800b804:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b806:	b10b      	cbz	r3, 800b80c <__sflush_r+0x44>
 800b808:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b80a:	1ad2      	subs	r2, r2, r3
 800b80c:	2300      	movs	r3, #0
 800b80e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b810:	6a21      	ldr	r1, [r4, #32]
 800b812:	4628      	mov	r0, r5
 800b814:	47b0      	blx	r6
 800b816:	1c43      	adds	r3, r0, #1
 800b818:	89a3      	ldrh	r3, [r4, #12]
 800b81a:	d106      	bne.n	800b82a <__sflush_r+0x62>
 800b81c:	6829      	ldr	r1, [r5, #0]
 800b81e:	291d      	cmp	r1, #29
 800b820:	d82b      	bhi.n	800b87a <__sflush_r+0xb2>
 800b822:	4a2a      	ldr	r2, [pc, #168]	@ (800b8cc <__sflush_r+0x104>)
 800b824:	40ca      	lsrs	r2, r1
 800b826:	07d6      	lsls	r6, r2, #31
 800b828:	d527      	bpl.n	800b87a <__sflush_r+0xb2>
 800b82a:	2200      	movs	r2, #0
 800b82c:	6062      	str	r2, [r4, #4]
 800b82e:	04d9      	lsls	r1, r3, #19
 800b830:	6922      	ldr	r2, [r4, #16]
 800b832:	6022      	str	r2, [r4, #0]
 800b834:	d504      	bpl.n	800b840 <__sflush_r+0x78>
 800b836:	1c42      	adds	r2, r0, #1
 800b838:	d101      	bne.n	800b83e <__sflush_r+0x76>
 800b83a:	682b      	ldr	r3, [r5, #0]
 800b83c:	b903      	cbnz	r3, 800b840 <__sflush_r+0x78>
 800b83e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b840:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b842:	602f      	str	r7, [r5, #0]
 800b844:	b1b9      	cbz	r1, 800b876 <__sflush_r+0xae>
 800b846:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b84a:	4299      	cmp	r1, r3
 800b84c:	d002      	beq.n	800b854 <__sflush_r+0x8c>
 800b84e:	4628      	mov	r0, r5
 800b850:	f7ff fca2 	bl	800b198 <_free_r>
 800b854:	2300      	movs	r3, #0
 800b856:	6363      	str	r3, [r4, #52]	@ 0x34
 800b858:	e00d      	b.n	800b876 <__sflush_r+0xae>
 800b85a:	2301      	movs	r3, #1
 800b85c:	4628      	mov	r0, r5
 800b85e:	47b0      	blx	r6
 800b860:	4602      	mov	r2, r0
 800b862:	1c50      	adds	r0, r2, #1
 800b864:	d1c9      	bne.n	800b7fa <__sflush_r+0x32>
 800b866:	682b      	ldr	r3, [r5, #0]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d0c6      	beq.n	800b7fa <__sflush_r+0x32>
 800b86c:	2b1d      	cmp	r3, #29
 800b86e:	d001      	beq.n	800b874 <__sflush_r+0xac>
 800b870:	2b16      	cmp	r3, #22
 800b872:	d11e      	bne.n	800b8b2 <__sflush_r+0xea>
 800b874:	602f      	str	r7, [r5, #0]
 800b876:	2000      	movs	r0, #0
 800b878:	e022      	b.n	800b8c0 <__sflush_r+0xf8>
 800b87a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b87e:	b21b      	sxth	r3, r3
 800b880:	e01b      	b.n	800b8ba <__sflush_r+0xf2>
 800b882:	690f      	ldr	r7, [r1, #16]
 800b884:	2f00      	cmp	r7, #0
 800b886:	d0f6      	beq.n	800b876 <__sflush_r+0xae>
 800b888:	0793      	lsls	r3, r2, #30
 800b88a:	680e      	ldr	r6, [r1, #0]
 800b88c:	bf08      	it	eq
 800b88e:	694b      	ldreq	r3, [r1, #20]
 800b890:	600f      	str	r7, [r1, #0]
 800b892:	bf18      	it	ne
 800b894:	2300      	movne	r3, #0
 800b896:	eba6 0807 	sub.w	r8, r6, r7
 800b89a:	608b      	str	r3, [r1, #8]
 800b89c:	f1b8 0f00 	cmp.w	r8, #0
 800b8a0:	dde9      	ble.n	800b876 <__sflush_r+0xae>
 800b8a2:	6a21      	ldr	r1, [r4, #32]
 800b8a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b8a6:	4643      	mov	r3, r8
 800b8a8:	463a      	mov	r2, r7
 800b8aa:	4628      	mov	r0, r5
 800b8ac:	47b0      	blx	r6
 800b8ae:	2800      	cmp	r0, #0
 800b8b0:	dc08      	bgt.n	800b8c4 <__sflush_r+0xfc>
 800b8b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8ba:	81a3      	strh	r3, [r4, #12]
 800b8bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b8c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8c4:	4407      	add	r7, r0
 800b8c6:	eba8 0800 	sub.w	r8, r8, r0
 800b8ca:	e7e7      	b.n	800b89c <__sflush_r+0xd4>
 800b8cc:	20400001 	.word	0x20400001

0800b8d0 <_fflush_r>:
 800b8d0:	b538      	push	{r3, r4, r5, lr}
 800b8d2:	690b      	ldr	r3, [r1, #16]
 800b8d4:	4605      	mov	r5, r0
 800b8d6:	460c      	mov	r4, r1
 800b8d8:	b913      	cbnz	r3, 800b8e0 <_fflush_r+0x10>
 800b8da:	2500      	movs	r5, #0
 800b8dc:	4628      	mov	r0, r5
 800b8de:	bd38      	pop	{r3, r4, r5, pc}
 800b8e0:	b118      	cbz	r0, 800b8ea <_fflush_r+0x1a>
 800b8e2:	6a03      	ldr	r3, [r0, #32]
 800b8e4:	b90b      	cbnz	r3, 800b8ea <_fflush_r+0x1a>
 800b8e6:	f7ff fa4d 	bl	800ad84 <__sinit>
 800b8ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d0f3      	beq.n	800b8da <_fflush_r+0xa>
 800b8f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b8f4:	07d0      	lsls	r0, r2, #31
 800b8f6:	d404      	bmi.n	800b902 <_fflush_r+0x32>
 800b8f8:	0599      	lsls	r1, r3, #22
 800b8fa:	d402      	bmi.n	800b902 <_fflush_r+0x32>
 800b8fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b8fe:	f7ff fc48 	bl	800b192 <__retarget_lock_acquire_recursive>
 800b902:	4628      	mov	r0, r5
 800b904:	4621      	mov	r1, r4
 800b906:	f7ff ff5f 	bl	800b7c8 <__sflush_r>
 800b90a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b90c:	07da      	lsls	r2, r3, #31
 800b90e:	4605      	mov	r5, r0
 800b910:	d4e4      	bmi.n	800b8dc <_fflush_r+0xc>
 800b912:	89a3      	ldrh	r3, [r4, #12]
 800b914:	059b      	lsls	r3, r3, #22
 800b916:	d4e1      	bmi.n	800b8dc <_fflush_r+0xc>
 800b918:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b91a:	f7ff fc3b 	bl	800b194 <__retarget_lock_release_recursive>
 800b91e:	e7dd      	b.n	800b8dc <_fflush_r+0xc>

0800b920 <__swhatbuf_r>:
 800b920:	b570      	push	{r4, r5, r6, lr}
 800b922:	460c      	mov	r4, r1
 800b924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b928:	2900      	cmp	r1, #0
 800b92a:	b096      	sub	sp, #88	@ 0x58
 800b92c:	4615      	mov	r5, r2
 800b92e:	461e      	mov	r6, r3
 800b930:	da0d      	bge.n	800b94e <__swhatbuf_r+0x2e>
 800b932:	89a3      	ldrh	r3, [r4, #12]
 800b934:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b938:	f04f 0100 	mov.w	r1, #0
 800b93c:	bf14      	ite	ne
 800b93e:	2340      	movne	r3, #64	@ 0x40
 800b940:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b944:	2000      	movs	r0, #0
 800b946:	6031      	str	r1, [r6, #0]
 800b948:	602b      	str	r3, [r5, #0]
 800b94a:	b016      	add	sp, #88	@ 0x58
 800b94c:	bd70      	pop	{r4, r5, r6, pc}
 800b94e:	466a      	mov	r2, sp
 800b950:	f000 f848 	bl	800b9e4 <_fstat_r>
 800b954:	2800      	cmp	r0, #0
 800b956:	dbec      	blt.n	800b932 <__swhatbuf_r+0x12>
 800b958:	9901      	ldr	r1, [sp, #4]
 800b95a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b95e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b962:	4259      	negs	r1, r3
 800b964:	4159      	adcs	r1, r3
 800b966:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b96a:	e7eb      	b.n	800b944 <__swhatbuf_r+0x24>

0800b96c <__smakebuf_r>:
 800b96c:	898b      	ldrh	r3, [r1, #12]
 800b96e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b970:	079d      	lsls	r5, r3, #30
 800b972:	4606      	mov	r6, r0
 800b974:	460c      	mov	r4, r1
 800b976:	d507      	bpl.n	800b988 <__smakebuf_r+0x1c>
 800b978:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b97c:	6023      	str	r3, [r4, #0]
 800b97e:	6123      	str	r3, [r4, #16]
 800b980:	2301      	movs	r3, #1
 800b982:	6163      	str	r3, [r4, #20]
 800b984:	b003      	add	sp, #12
 800b986:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b988:	ab01      	add	r3, sp, #4
 800b98a:	466a      	mov	r2, sp
 800b98c:	f7ff ffc8 	bl	800b920 <__swhatbuf_r>
 800b990:	9f00      	ldr	r7, [sp, #0]
 800b992:	4605      	mov	r5, r0
 800b994:	4639      	mov	r1, r7
 800b996:	4630      	mov	r0, r6
 800b998:	f7ff f8dc 	bl	800ab54 <_malloc_r>
 800b99c:	b948      	cbnz	r0, 800b9b2 <__smakebuf_r+0x46>
 800b99e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9a2:	059a      	lsls	r2, r3, #22
 800b9a4:	d4ee      	bmi.n	800b984 <__smakebuf_r+0x18>
 800b9a6:	f023 0303 	bic.w	r3, r3, #3
 800b9aa:	f043 0302 	orr.w	r3, r3, #2
 800b9ae:	81a3      	strh	r3, [r4, #12]
 800b9b0:	e7e2      	b.n	800b978 <__smakebuf_r+0xc>
 800b9b2:	89a3      	ldrh	r3, [r4, #12]
 800b9b4:	6020      	str	r0, [r4, #0]
 800b9b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9ba:	81a3      	strh	r3, [r4, #12]
 800b9bc:	9b01      	ldr	r3, [sp, #4]
 800b9be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b9c2:	b15b      	cbz	r3, 800b9dc <__smakebuf_r+0x70>
 800b9c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b9c8:	4630      	mov	r0, r6
 800b9ca:	f000 f81d 	bl	800ba08 <_isatty_r>
 800b9ce:	b128      	cbz	r0, 800b9dc <__smakebuf_r+0x70>
 800b9d0:	89a3      	ldrh	r3, [r4, #12]
 800b9d2:	f023 0303 	bic.w	r3, r3, #3
 800b9d6:	f043 0301 	orr.w	r3, r3, #1
 800b9da:	81a3      	strh	r3, [r4, #12]
 800b9dc:	89a3      	ldrh	r3, [r4, #12]
 800b9de:	431d      	orrs	r5, r3
 800b9e0:	81a5      	strh	r5, [r4, #12]
 800b9e2:	e7cf      	b.n	800b984 <__smakebuf_r+0x18>

0800b9e4 <_fstat_r>:
 800b9e4:	b538      	push	{r3, r4, r5, lr}
 800b9e6:	4d07      	ldr	r5, [pc, #28]	@ (800ba04 <_fstat_r+0x20>)
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	4604      	mov	r4, r0
 800b9ec:	4608      	mov	r0, r1
 800b9ee:	4611      	mov	r1, r2
 800b9f0:	602b      	str	r3, [r5, #0]
 800b9f2:	f7f6 fa30 	bl	8001e56 <_fstat>
 800b9f6:	1c43      	adds	r3, r0, #1
 800b9f8:	d102      	bne.n	800ba00 <_fstat_r+0x1c>
 800b9fa:	682b      	ldr	r3, [r5, #0]
 800b9fc:	b103      	cbz	r3, 800ba00 <_fstat_r+0x1c>
 800b9fe:	6023      	str	r3, [r4, #0]
 800ba00:	bd38      	pop	{r3, r4, r5, pc}
 800ba02:	bf00      	nop
 800ba04:	20000aa0 	.word	0x20000aa0

0800ba08 <_isatty_r>:
 800ba08:	b538      	push	{r3, r4, r5, lr}
 800ba0a:	4d06      	ldr	r5, [pc, #24]	@ (800ba24 <_isatty_r+0x1c>)
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	4604      	mov	r4, r0
 800ba10:	4608      	mov	r0, r1
 800ba12:	602b      	str	r3, [r5, #0]
 800ba14:	f7f6 fa2f 	bl	8001e76 <_isatty>
 800ba18:	1c43      	adds	r3, r0, #1
 800ba1a:	d102      	bne.n	800ba22 <_isatty_r+0x1a>
 800ba1c:	682b      	ldr	r3, [r5, #0]
 800ba1e:	b103      	cbz	r3, 800ba22 <_isatty_r+0x1a>
 800ba20:	6023      	str	r3, [r4, #0]
 800ba22:	bd38      	pop	{r3, r4, r5, pc}
 800ba24:	20000aa0 	.word	0x20000aa0

0800ba28 <sin>:
 800ba28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ba2a:	ec53 2b10 	vmov	r2, r3, d0
 800ba2e:	4826      	ldr	r0, [pc, #152]	@ (800bac8 <sin+0xa0>)
 800ba30:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ba34:	4281      	cmp	r1, r0
 800ba36:	d807      	bhi.n	800ba48 <sin+0x20>
 800ba38:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800bac0 <sin+0x98>
 800ba3c:	2000      	movs	r0, #0
 800ba3e:	b005      	add	sp, #20
 800ba40:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba44:	f000 b90c 	b.w	800bc60 <__kernel_sin>
 800ba48:	4820      	ldr	r0, [pc, #128]	@ (800bacc <sin+0xa4>)
 800ba4a:	4281      	cmp	r1, r0
 800ba4c:	d908      	bls.n	800ba60 <sin+0x38>
 800ba4e:	4610      	mov	r0, r2
 800ba50:	4619      	mov	r1, r3
 800ba52:	f7f4 fc11 	bl	8000278 <__aeabi_dsub>
 800ba56:	ec41 0b10 	vmov	d0, r0, r1
 800ba5a:	b005      	add	sp, #20
 800ba5c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ba60:	4668      	mov	r0, sp
 800ba62:	f000 f9b9 	bl	800bdd8 <__ieee754_rem_pio2>
 800ba66:	f000 0003 	and.w	r0, r0, #3
 800ba6a:	2801      	cmp	r0, #1
 800ba6c:	d00c      	beq.n	800ba88 <sin+0x60>
 800ba6e:	2802      	cmp	r0, #2
 800ba70:	d011      	beq.n	800ba96 <sin+0x6e>
 800ba72:	b9e8      	cbnz	r0, 800bab0 <sin+0x88>
 800ba74:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba78:	ed9d 0b00 	vldr	d0, [sp]
 800ba7c:	2001      	movs	r0, #1
 800ba7e:	f000 f8ef 	bl	800bc60 <__kernel_sin>
 800ba82:	ec51 0b10 	vmov	r0, r1, d0
 800ba86:	e7e6      	b.n	800ba56 <sin+0x2e>
 800ba88:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba8c:	ed9d 0b00 	vldr	d0, [sp]
 800ba90:	f000 f81e 	bl	800bad0 <__kernel_cos>
 800ba94:	e7f5      	b.n	800ba82 <sin+0x5a>
 800ba96:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba9a:	ed9d 0b00 	vldr	d0, [sp]
 800ba9e:	2001      	movs	r0, #1
 800baa0:	f000 f8de 	bl	800bc60 <__kernel_sin>
 800baa4:	ec53 2b10 	vmov	r2, r3, d0
 800baa8:	4610      	mov	r0, r2
 800baaa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800baae:	e7d2      	b.n	800ba56 <sin+0x2e>
 800bab0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bab4:	ed9d 0b00 	vldr	d0, [sp]
 800bab8:	f000 f80a 	bl	800bad0 <__kernel_cos>
 800babc:	e7f2      	b.n	800baa4 <sin+0x7c>
 800babe:	bf00      	nop
	...
 800bac8:	3fe921fb 	.word	0x3fe921fb
 800bacc:	7fefffff 	.word	0x7fefffff

0800bad0 <__kernel_cos>:
 800bad0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bad4:	ec57 6b10 	vmov	r6, r7, d0
 800bad8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800badc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800bae0:	ed8d 1b00 	vstr	d1, [sp]
 800bae4:	d206      	bcs.n	800baf4 <__kernel_cos+0x24>
 800bae6:	4630      	mov	r0, r6
 800bae8:	4639      	mov	r1, r7
 800baea:	f7f5 f817 	bl	8000b1c <__aeabi_d2iz>
 800baee:	2800      	cmp	r0, #0
 800baf0:	f000 8088 	beq.w	800bc04 <__kernel_cos+0x134>
 800baf4:	4632      	mov	r2, r6
 800baf6:	463b      	mov	r3, r7
 800baf8:	4630      	mov	r0, r6
 800bafa:	4639      	mov	r1, r7
 800bafc:	f7f4 fd74 	bl	80005e8 <__aeabi_dmul>
 800bb00:	4b51      	ldr	r3, [pc, #324]	@ (800bc48 <__kernel_cos+0x178>)
 800bb02:	2200      	movs	r2, #0
 800bb04:	4604      	mov	r4, r0
 800bb06:	460d      	mov	r5, r1
 800bb08:	f7f4 fd6e 	bl	80005e8 <__aeabi_dmul>
 800bb0c:	a340      	add	r3, pc, #256	@ (adr r3, 800bc10 <__kernel_cos+0x140>)
 800bb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb12:	4682      	mov	sl, r0
 800bb14:	468b      	mov	fp, r1
 800bb16:	4620      	mov	r0, r4
 800bb18:	4629      	mov	r1, r5
 800bb1a:	f7f4 fd65 	bl	80005e8 <__aeabi_dmul>
 800bb1e:	a33e      	add	r3, pc, #248	@ (adr r3, 800bc18 <__kernel_cos+0x148>)
 800bb20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb24:	f7f4 fbaa 	bl	800027c <__adddf3>
 800bb28:	4622      	mov	r2, r4
 800bb2a:	462b      	mov	r3, r5
 800bb2c:	f7f4 fd5c 	bl	80005e8 <__aeabi_dmul>
 800bb30:	a33b      	add	r3, pc, #236	@ (adr r3, 800bc20 <__kernel_cos+0x150>)
 800bb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb36:	f7f4 fb9f 	bl	8000278 <__aeabi_dsub>
 800bb3a:	4622      	mov	r2, r4
 800bb3c:	462b      	mov	r3, r5
 800bb3e:	f7f4 fd53 	bl	80005e8 <__aeabi_dmul>
 800bb42:	a339      	add	r3, pc, #228	@ (adr r3, 800bc28 <__kernel_cos+0x158>)
 800bb44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb48:	f7f4 fb98 	bl	800027c <__adddf3>
 800bb4c:	4622      	mov	r2, r4
 800bb4e:	462b      	mov	r3, r5
 800bb50:	f7f4 fd4a 	bl	80005e8 <__aeabi_dmul>
 800bb54:	a336      	add	r3, pc, #216	@ (adr r3, 800bc30 <__kernel_cos+0x160>)
 800bb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb5a:	f7f4 fb8d 	bl	8000278 <__aeabi_dsub>
 800bb5e:	4622      	mov	r2, r4
 800bb60:	462b      	mov	r3, r5
 800bb62:	f7f4 fd41 	bl	80005e8 <__aeabi_dmul>
 800bb66:	a334      	add	r3, pc, #208	@ (adr r3, 800bc38 <__kernel_cos+0x168>)
 800bb68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb6c:	f7f4 fb86 	bl	800027c <__adddf3>
 800bb70:	4622      	mov	r2, r4
 800bb72:	462b      	mov	r3, r5
 800bb74:	f7f4 fd38 	bl	80005e8 <__aeabi_dmul>
 800bb78:	4622      	mov	r2, r4
 800bb7a:	462b      	mov	r3, r5
 800bb7c:	f7f4 fd34 	bl	80005e8 <__aeabi_dmul>
 800bb80:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb84:	4604      	mov	r4, r0
 800bb86:	460d      	mov	r5, r1
 800bb88:	4630      	mov	r0, r6
 800bb8a:	4639      	mov	r1, r7
 800bb8c:	f7f4 fd2c 	bl	80005e8 <__aeabi_dmul>
 800bb90:	460b      	mov	r3, r1
 800bb92:	4602      	mov	r2, r0
 800bb94:	4629      	mov	r1, r5
 800bb96:	4620      	mov	r0, r4
 800bb98:	f7f4 fb6e 	bl	8000278 <__aeabi_dsub>
 800bb9c:	4b2b      	ldr	r3, [pc, #172]	@ (800bc4c <__kernel_cos+0x17c>)
 800bb9e:	4598      	cmp	r8, r3
 800bba0:	4606      	mov	r6, r0
 800bba2:	460f      	mov	r7, r1
 800bba4:	d810      	bhi.n	800bbc8 <__kernel_cos+0xf8>
 800bba6:	4602      	mov	r2, r0
 800bba8:	460b      	mov	r3, r1
 800bbaa:	4650      	mov	r0, sl
 800bbac:	4659      	mov	r1, fp
 800bbae:	f7f4 fb63 	bl	8000278 <__aeabi_dsub>
 800bbb2:	460b      	mov	r3, r1
 800bbb4:	4926      	ldr	r1, [pc, #152]	@ (800bc50 <__kernel_cos+0x180>)
 800bbb6:	4602      	mov	r2, r0
 800bbb8:	2000      	movs	r0, #0
 800bbba:	f7f4 fb5d 	bl	8000278 <__aeabi_dsub>
 800bbbe:	ec41 0b10 	vmov	d0, r0, r1
 800bbc2:	b003      	add	sp, #12
 800bbc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbc8:	4b22      	ldr	r3, [pc, #136]	@ (800bc54 <__kernel_cos+0x184>)
 800bbca:	4921      	ldr	r1, [pc, #132]	@ (800bc50 <__kernel_cos+0x180>)
 800bbcc:	4598      	cmp	r8, r3
 800bbce:	bf8c      	ite	hi
 800bbd0:	4d21      	ldrhi	r5, [pc, #132]	@ (800bc58 <__kernel_cos+0x188>)
 800bbd2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800bbd6:	2400      	movs	r4, #0
 800bbd8:	4622      	mov	r2, r4
 800bbda:	462b      	mov	r3, r5
 800bbdc:	2000      	movs	r0, #0
 800bbde:	f7f4 fb4b 	bl	8000278 <__aeabi_dsub>
 800bbe2:	4622      	mov	r2, r4
 800bbe4:	4680      	mov	r8, r0
 800bbe6:	4689      	mov	r9, r1
 800bbe8:	462b      	mov	r3, r5
 800bbea:	4650      	mov	r0, sl
 800bbec:	4659      	mov	r1, fp
 800bbee:	f7f4 fb43 	bl	8000278 <__aeabi_dsub>
 800bbf2:	4632      	mov	r2, r6
 800bbf4:	463b      	mov	r3, r7
 800bbf6:	f7f4 fb3f 	bl	8000278 <__aeabi_dsub>
 800bbfa:	4602      	mov	r2, r0
 800bbfc:	460b      	mov	r3, r1
 800bbfe:	4640      	mov	r0, r8
 800bc00:	4649      	mov	r1, r9
 800bc02:	e7da      	b.n	800bbba <__kernel_cos+0xea>
 800bc04:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800bc40 <__kernel_cos+0x170>
 800bc08:	e7db      	b.n	800bbc2 <__kernel_cos+0xf2>
 800bc0a:	bf00      	nop
 800bc0c:	f3af 8000 	nop.w
 800bc10:	be8838d4 	.word	0xbe8838d4
 800bc14:	bda8fae9 	.word	0xbda8fae9
 800bc18:	bdb4b1c4 	.word	0xbdb4b1c4
 800bc1c:	3e21ee9e 	.word	0x3e21ee9e
 800bc20:	809c52ad 	.word	0x809c52ad
 800bc24:	3e927e4f 	.word	0x3e927e4f
 800bc28:	19cb1590 	.word	0x19cb1590
 800bc2c:	3efa01a0 	.word	0x3efa01a0
 800bc30:	16c15177 	.word	0x16c15177
 800bc34:	3f56c16c 	.word	0x3f56c16c
 800bc38:	5555554c 	.word	0x5555554c
 800bc3c:	3fa55555 	.word	0x3fa55555
 800bc40:	00000000 	.word	0x00000000
 800bc44:	3ff00000 	.word	0x3ff00000
 800bc48:	3fe00000 	.word	0x3fe00000
 800bc4c:	3fd33332 	.word	0x3fd33332
 800bc50:	3ff00000 	.word	0x3ff00000
 800bc54:	3fe90000 	.word	0x3fe90000
 800bc58:	3fd20000 	.word	0x3fd20000
 800bc5c:	00000000 	.word	0x00000000

0800bc60 <__kernel_sin>:
 800bc60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc64:	ec55 4b10 	vmov	r4, r5, d0
 800bc68:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800bc6c:	b085      	sub	sp, #20
 800bc6e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800bc72:	ed8d 1b02 	vstr	d1, [sp, #8]
 800bc76:	4680      	mov	r8, r0
 800bc78:	d205      	bcs.n	800bc86 <__kernel_sin+0x26>
 800bc7a:	4620      	mov	r0, r4
 800bc7c:	4629      	mov	r1, r5
 800bc7e:	f7f4 ff4d 	bl	8000b1c <__aeabi_d2iz>
 800bc82:	2800      	cmp	r0, #0
 800bc84:	d052      	beq.n	800bd2c <__kernel_sin+0xcc>
 800bc86:	4622      	mov	r2, r4
 800bc88:	462b      	mov	r3, r5
 800bc8a:	4620      	mov	r0, r4
 800bc8c:	4629      	mov	r1, r5
 800bc8e:	f7f4 fcab 	bl	80005e8 <__aeabi_dmul>
 800bc92:	4682      	mov	sl, r0
 800bc94:	468b      	mov	fp, r1
 800bc96:	4602      	mov	r2, r0
 800bc98:	460b      	mov	r3, r1
 800bc9a:	4620      	mov	r0, r4
 800bc9c:	4629      	mov	r1, r5
 800bc9e:	f7f4 fca3 	bl	80005e8 <__aeabi_dmul>
 800bca2:	a342      	add	r3, pc, #264	@ (adr r3, 800bdac <__kernel_sin+0x14c>)
 800bca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca8:	e9cd 0100 	strd	r0, r1, [sp]
 800bcac:	4650      	mov	r0, sl
 800bcae:	4659      	mov	r1, fp
 800bcb0:	f7f4 fc9a 	bl	80005e8 <__aeabi_dmul>
 800bcb4:	a33f      	add	r3, pc, #252	@ (adr r3, 800bdb4 <__kernel_sin+0x154>)
 800bcb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcba:	f7f4 fadd 	bl	8000278 <__aeabi_dsub>
 800bcbe:	4652      	mov	r2, sl
 800bcc0:	465b      	mov	r3, fp
 800bcc2:	f7f4 fc91 	bl	80005e8 <__aeabi_dmul>
 800bcc6:	a33d      	add	r3, pc, #244	@ (adr r3, 800bdbc <__kernel_sin+0x15c>)
 800bcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bccc:	f7f4 fad6 	bl	800027c <__adddf3>
 800bcd0:	4652      	mov	r2, sl
 800bcd2:	465b      	mov	r3, fp
 800bcd4:	f7f4 fc88 	bl	80005e8 <__aeabi_dmul>
 800bcd8:	a33a      	add	r3, pc, #232	@ (adr r3, 800bdc4 <__kernel_sin+0x164>)
 800bcda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcde:	f7f4 facb 	bl	8000278 <__aeabi_dsub>
 800bce2:	4652      	mov	r2, sl
 800bce4:	465b      	mov	r3, fp
 800bce6:	f7f4 fc7f 	bl	80005e8 <__aeabi_dmul>
 800bcea:	a338      	add	r3, pc, #224	@ (adr r3, 800bdcc <__kernel_sin+0x16c>)
 800bcec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf0:	f7f4 fac4 	bl	800027c <__adddf3>
 800bcf4:	4606      	mov	r6, r0
 800bcf6:	460f      	mov	r7, r1
 800bcf8:	f1b8 0f00 	cmp.w	r8, #0
 800bcfc:	d11b      	bne.n	800bd36 <__kernel_sin+0xd6>
 800bcfe:	4602      	mov	r2, r0
 800bd00:	460b      	mov	r3, r1
 800bd02:	4650      	mov	r0, sl
 800bd04:	4659      	mov	r1, fp
 800bd06:	f7f4 fc6f 	bl	80005e8 <__aeabi_dmul>
 800bd0a:	a325      	add	r3, pc, #148	@ (adr r3, 800bda0 <__kernel_sin+0x140>)
 800bd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd10:	f7f4 fab2 	bl	8000278 <__aeabi_dsub>
 800bd14:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd18:	f7f4 fc66 	bl	80005e8 <__aeabi_dmul>
 800bd1c:	4602      	mov	r2, r0
 800bd1e:	460b      	mov	r3, r1
 800bd20:	4620      	mov	r0, r4
 800bd22:	4629      	mov	r1, r5
 800bd24:	f7f4 faaa 	bl	800027c <__adddf3>
 800bd28:	4604      	mov	r4, r0
 800bd2a:	460d      	mov	r5, r1
 800bd2c:	ec45 4b10 	vmov	d0, r4, r5
 800bd30:	b005      	add	sp, #20
 800bd32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd3a:	4b1b      	ldr	r3, [pc, #108]	@ (800bda8 <__kernel_sin+0x148>)
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	f7f4 fc53 	bl	80005e8 <__aeabi_dmul>
 800bd42:	4632      	mov	r2, r6
 800bd44:	4680      	mov	r8, r0
 800bd46:	4689      	mov	r9, r1
 800bd48:	463b      	mov	r3, r7
 800bd4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd4e:	f7f4 fc4b 	bl	80005e8 <__aeabi_dmul>
 800bd52:	4602      	mov	r2, r0
 800bd54:	460b      	mov	r3, r1
 800bd56:	4640      	mov	r0, r8
 800bd58:	4649      	mov	r1, r9
 800bd5a:	f7f4 fa8d 	bl	8000278 <__aeabi_dsub>
 800bd5e:	4652      	mov	r2, sl
 800bd60:	465b      	mov	r3, fp
 800bd62:	f7f4 fc41 	bl	80005e8 <__aeabi_dmul>
 800bd66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd6a:	f7f4 fa85 	bl	8000278 <__aeabi_dsub>
 800bd6e:	a30c      	add	r3, pc, #48	@ (adr r3, 800bda0 <__kernel_sin+0x140>)
 800bd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd74:	4606      	mov	r6, r0
 800bd76:	460f      	mov	r7, r1
 800bd78:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd7c:	f7f4 fc34 	bl	80005e8 <__aeabi_dmul>
 800bd80:	4602      	mov	r2, r0
 800bd82:	460b      	mov	r3, r1
 800bd84:	4630      	mov	r0, r6
 800bd86:	4639      	mov	r1, r7
 800bd88:	f7f4 fa78 	bl	800027c <__adddf3>
 800bd8c:	4602      	mov	r2, r0
 800bd8e:	460b      	mov	r3, r1
 800bd90:	4620      	mov	r0, r4
 800bd92:	4629      	mov	r1, r5
 800bd94:	f7f4 fa70 	bl	8000278 <__aeabi_dsub>
 800bd98:	e7c6      	b.n	800bd28 <__kernel_sin+0xc8>
 800bd9a:	bf00      	nop
 800bd9c:	f3af 8000 	nop.w
 800bda0:	55555549 	.word	0x55555549
 800bda4:	3fc55555 	.word	0x3fc55555
 800bda8:	3fe00000 	.word	0x3fe00000
 800bdac:	5acfd57c 	.word	0x5acfd57c
 800bdb0:	3de5d93a 	.word	0x3de5d93a
 800bdb4:	8a2b9ceb 	.word	0x8a2b9ceb
 800bdb8:	3e5ae5e6 	.word	0x3e5ae5e6
 800bdbc:	57b1fe7d 	.word	0x57b1fe7d
 800bdc0:	3ec71de3 	.word	0x3ec71de3
 800bdc4:	19c161d5 	.word	0x19c161d5
 800bdc8:	3f2a01a0 	.word	0x3f2a01a0
 800bdcc:	1110f8a6 	.word	0x1110f8a6
 800bdd0:	3f811111 	.word	0x3f811111
 800bdd4:	00000000 	.word	0x00000000

0800bdd8 <__ieee754_rem_pio2>:
 800bdd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bddc:	ec57 6b10 	vmov	r6, r7, d0
 800bde0:	4bc5      	ldr	r3, [pc, #788]	@ (800c0f8 <__ieee754_rem_pio2+0x320>)
 800bde2:	b08d      	sub	sp, #52	@ 0x34
 800bde4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800bde8:	4598      	cmp	r8, r3
 800bdea:	4604      	mov	r4, r0
 800bdec:	9704      	str	r7, [sp, #16]
 800bdee:	d807      	bhi.n	800be00 <__ieee754_rem_pio2+0x28>
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	ed80 0b00 	vstr	d0, [r0]
 800bdf8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bdfc:	2500      	movs	r5, #0
 800bdfe:	e028      	b.n	800be52 <__ieee754_rem_pio2+0x7a>
 800be00:	4bbe      	ldr	r3, [pc, #760]	@ (800c0fc <__ieee754_rem_pio2+0x324>)
 800be02:	4598      	cmp	r8, r3
 800be04:	d878      	bhi.n	800bef8 <__ieee754_rem_pio2+0x120>
 800be06:	9b04      	ldr	r3, [sp, #16]
 800be08:	4dbd      	ldr	r5, [pc, #756]	@ (800c100 <__ieee754_rem_pio2+0x328>)
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	4630      	mov	r0, r6
 800be0e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800c0c0 <__ieee754_rem_pio2+0x2e8>)
 800be10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be14:	4639      	mov	r1, r7
 800be16:	dd38      	ble.n	800be8a <__ieee754_rem_pio2+0xb2>
 800be18:	f7f4 fa2e 	bl	8000278 <__aeabi_dsub>
 800be1c:	45a8      	cmp	r8, r5
 800be1e:	4606      	mov	r6, r0
 800be20:	460f      	mov	r7, r1
 800be22:	d01a      	beq.n	800be5a <__ieee754_rem_pio2+0x82>
 800be24:	a3a8      	add	r3, pc, #672	@ (adr r3, 800c0c8 <__ieee754_rem_pio2+0x2f0>)
 800be26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be2a:	f7f4 fa25 	bl	8000278 <__aeabi_dsub>
 800be2e:	4602      	mov	r2, r0
 800be30:	460b      	mov	r3, r1
 800be32:	4680      	mov	r8, r0
 800be34:	4689      	mov	r9, r1
 800be36:	4630      	mov	r0, r6
 800be38:	4639      	mov	r1, r7
 800be3a:	f7f4 fa1d 	bl	8000278 <__aeabi_dsub>
 800be3e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800c0c8 <__ieee754_rem_pio2+0x2f0>)
 800be40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be44:	f7f4 fa18 	bl	8000278 <__aeabi_dsub>
 800be48:	e9c4 8900 	strd	r8, r9, [r4]
 800be4c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800be50:	2501      	movs	r5, #1
 800be52:	4628      	mov	r0, r5
 800be54:	b00d      	add	sp, #52	@ 0x34
 800be56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be5a:	a39d      	add	r3, pc, #628	@ (adr r3, 800c0d0 <__ieee754_rem_pio2+0x2f8>)
 800be5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be60:	f7f4 fa0a 	bl	8000278 <__aeabi_dsub>
 800be64:	a39c      	add	r3, pc, #624	@ (adr r3, 800c0d8 <__ieee754_rem_pio2+0x300>)
 800be66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be6a:	4606      	mov	r6, r0
 800be6c:	460f      	mov	r7, r1
 800be6e:	f7f4 fa03 	bl	8000278 <__aeabi_dsub>
 800be72:	4602      	mov	r2, r0
 800be74:	460b      	mov	r3, r1
 800be76:	4680      	mov	r8, r0
 800be78:	4689      	mov	r9, r1
 800be7a:	4630      	mov	r0, r6
 800be7c:	4639      	mov	r1, r7
 800be7e:	f7f4 f9fb 	bl	8000278 <__aeabi_dsub>
 800be82:	a395      	add	r3, pc, #596	@ (adr r3, 800c0d8 <__ieee754_rem_pio2+0x300>)
 800be84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be88:	e7dc      	b.n	800be44 <__ieee754_rem_pio2+0x6c>
 800be8a:	f7f4 f9f7 	bl	800027c <__adddf3>
 800be8e:	45a8      	cmp	r8, r5
 800be90:	4606      	mov	r6, r0
 800be92:	460f      	mov	r7, r1
 800be94:	d018      	beq.n	800bec8 <__ieee754_rem_pio2+0xf0>
 800be96:	a38c      	add	r3, pc, #560	@ (adr r3, 800c0c8 <__ieee754_rem_pio2+0x2f0>)
 800be98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be9c:	f7f4 f9ee 	bl	800027c <__adddf3>
 800bea0:	4602      	mov	r2, r0
 800bea2:	460b      	mov	r3, r1
 800bea4:	4680      	mov	r8, r0
 800bea6:	4689      	mov	r9, r1
 800bea8:	4630      	mov	r0, r6
 800beaa:	4639      	mov	r1, r7
 800beac:	f7f4 f9e4 	bl	8000278 <__aeabi_dsub>
 800beb0:	a385      	add	r3, pc, #532	@ (adr r3, 800c0c8 <__ieee754_rem_pio2+0x2f0>)
 800beb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb6:	f7f4 f9e1 	bl	800027c <__adddf3>
 800beba:	f04f 35ff 	mov.w	r5, #4294967295
 800bebe:	e9c4 8900 	strd	r8, r9, [r4]
 800bec2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bec6:	e7c4      	b.n	800be52 <__ieee754_rem_pio2+0x7a>
 800bec8:	a381      	add	r3, pc, #516	@ (adr r3, 800c0d0 <__ieee754_rem_pio2+0x2f8>)
 800beca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bece:	f7f4 f9d5 	bl	800027c <__adddf3>
 800bed2:	a381      	add	r3, pc, #516	@ (adr r3, 800c0d8 <__ieee754_rem_pio2+0x300>)
 800bed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed8:	4606      	mov	r6, r0
 800beda:	460f      	mov	r7, r1
 800bedc:	f7f4 f9ce 	bl	800027c <__adddf3>
 800bee0:	4602      	mov	r2, r0
 800bee2:	460b      	mov	r3, r1
 800bee4:	4680      	mov	r8, r0
 800bee6:	4689      	mov	r9, r1
 800bee8:	4630      	mov	r0, r6
 800beea:	4639      	mov	r1, r7
 800beec:	f7f4 f9c4 	bl	8000278 <__aeabi_dsub>
 800bef0:	a379      	add	r3, pc, #484	@ (adr r3, 800c0d8 <__ieee754_rem_pio2+0x300>)
 800bef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef6:	e7de      	b.n	800beb6 <__ieee754_rem_pio2+0xde>
 800bef8:	4b82      	ldr	r3, [pc, #520]	@ (800c104 <__ieee754_rem_pio2+0x32c>)
 800befa:	4598      	cmp	r8, r3
 800befc:	f200 80d1 	bhi.w	800c0a2 <__ieee754_rem_pio2+0x2ca>
 800bf00:	f000 f966 	bl	800c1d0 <fabs>
 800bf04:	ec57 6b10 	vmov	r6, r7, d0
 800bf08:	a375      	add	r3, pc, #468	@ (adr r3, 800c0e0 <__ieee754_rem_pio2+0x308>)
 800bf0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf0e:	4630      	mov	r0, r6
 800bf10:	4639      	mov	r1, r7
 800bf12:	f7f4 fb69 	bl	80005e8 <__aeabi_dmul>
 800bf16:	4b7c      	ldr	r3, [pc, #496]	@ (800c108 <__ieee754_rem_pio2+0x330>)
 800bf18:	2200      	movs	r2, #0
 800bf1a:	f7f4 f9af 	bl	800027c <__adddf3>
 800bf1e:	f7f4 fdfd 	bl	8000b1c <__aeabi_d2iz>
 800bf22:	4605      	mov	r5, r0
 800bf24:	f7f4 faf6 	bl	8000514 <__aeabi_i2d>
 800bf28:	4602      	mov	r2, r0
 800bf2a:	460b      	mov	r3, r1
 800bf2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bf30:	a363      	add	r3, pc, #396	@ (adr r3, 800c0c0 <__ieee754_rem_pio2+0x2e8>)
 800bf32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf36:	f7f4 fb57 	bl	80005e8 <__aeabi_dmul>
 800bf3a:	4602      	mov	r2, r0
 800bf3c:	460b      	mov	r3, r1
 800bf3e:	4630      	mov	r0, r6
 800bf40:	4639      	mov	r1, r7
 800bf42:	f7f4 f999 	bl	8000278 <__aeabi_dsub>
 800bf46:	a360      	add	r3, pc, #384	@ (adr r3, 800c0c8 <__ieee754_rem_pio2+0x2f0>)
 800bf48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf4c:	4682      	mov	sl, r0
 800bf4e:	468b      	mov	fp, r1
 800bf50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf54:	f7f4 fb48 	bl	80005e8 <__aeabi_dmul>
 800bf58:	2d1f      	cmp	r5, #31
 800bf5a:	4606      	mov	r6, r0
 800bf5c:	460f      	mov	r7, r1
 800bf5e:	dc0c      	bgt.n	800bf7a <__ieee754_rem_pio2+0x1a2>
 800bf60:	4b6a      	ldr	r3, [pc, #424]	@ (800c10c <__ieee754_rem_pio2+0x334>)
 800bf62:	1e6a      	subs	r2, r5, #1
 800bf64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf68:	4543      	cmp	r3, r8
 800bf6a:	d006      	beq.n	800bf7a <__ieee754_rem_pio2+0x1a2>
 800bf6c:	4632      	mov	r2, r6
 800bf6e:	463b      	mov	r3, r7
 800bf70:	4650      	mov	r0, sl
 800bf72:	4659      	mov	r1, fp
 800bf74:	f7f4 f980 	bl	8000278 <__aeabi_dsub>
 800bf78:	e00e      	b.n	800bf98 <__ieee754_rem_pio2+0x1c0>
 800bf7a:	463b      	mov	r3, r7
 800bf7c:	4632      	mov	r2, r6
 800bf7e:	4650      	mov	r0, sl
 800bf80:	4659      	mov	r1, fp
 800bf82:	f7f4 f979 	bl	8000278 <__aeabi_dsub>
 800bf86:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bf8a:	9305      	str	r3, [sp, #20]
 800bf8c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bf90:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800bf94:	2b10      	cmp	r3, #16
 800bf96:	dc02      	bgt.n	800bf9e <__ieee754_rem_pio2+0x1c6>
 800bf98:	e9c4 0100 	strd	r0, r1, [r4]
 800bf9c:	e039      	b.n	800c012 <__ieee754_rem_pio2+0x23a>
 800bf9e:	a34c      	add	r3, pc, #304	@ (adr r3, 800c0d0 <__ieee754_rem_pio2+0x2f8>)
 800bfa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfa8:	f7f4 fb1e 	bl	80005e8 <__aeabi_dmul>
 800bfac:	4606      	mov	r6, r0
 800bfae:	460f      	mov	r7, r1
 800bfb0:	4602      	mov	r2, r0
 800bfb2:	460b      	mov	r3, r1
 800bfb4:	4650      	mov	r0, sl
 800bfb6:	4659      	mov	r1, fp
 800bfb8:	f7f4 f95e 	bl	8000278 <__aeabi_dsub>
 800bfbc:	4602      	mov	r2, r0
 800bfbe:	460b      	mov	r3, r1
 800bfc0:	4680      	mov	r8, r0
 800bfc2:	4689      	mov	r9, r1
 800bfc4:	4650      	mov	r0, sl
 800bfc6:	4659      	mov	r1, fp
 800bfc8:	f7f4 f956 	bl	8000278 <__aeabi_dsub>
 800bfcc:	4632      	mov	r2, r6
 800bfce:	463b      	mov	r3, r7
 800bfd0:	f7f4 f952 	bl	8000278 <__aeabi_dsub>
 800bfd4:	a340      	add	r3, pc, #256	@ (adr r3, 800c0d8 <__ieee754_rem_pio2+0x300>)
 800bfd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfda:	4606      	mov	r6, r0
 800bfdc:	460f      	mov	r7, r1
 800bfde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfe2:	f7f4 fb01 	bl	80005e8 <__aeabi_dmul>
 800bfe6:	4632      	mov	r2, r6
 800bfe8:	463b      	mov	r3, r7
 800bfea:	f7f4 f945 	bl	8000278 <__aeabi_dsub>
 800bfee:	4602      	mov	r2, r0
 800bff0:	460b      	mov	r3, r1
 800bff2:	4606      	mov	r6, r0
 800bff4:	460f      	mov	r7, r1
 800bff6:	4640      	mov	r0, r8
 800bff8:	4649      	mov	r1, r9
 800bffa:	f7f4 f93d 	bl	8000278 <__aeabi_dsub>
 800bffe:	9a05      	ldr	r2, [sp, #20]
 800c000:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c004:	1ad3      	subs	r3, r2, r3
 800c006:	2b31      	cmp	r3, #49	@ 0x31
 800c008:	dc20      	bgt.n	800c04c <__ieee754_rem_pio2+0x274>
 800c00a:	e9c4 0100 	strd	r0, r1, [r4]
 800c00e:	46c2      	mov	sl, r8
 800c010:	46cb      	mov	fp, r9
 800c012:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c016:	4650      	mov	r0, sl
 800c018:	4642      	mov	r2, r8
 800c01a:	464b      	mov	r3, r9
 800c01c:	4659      	mov	r1, fp
 800c01e:	f7f4 f92b 	bl	8000278 <__aeabi_dsub>
 800c022:	463b      	mov	r3, r7
 800c024:	4632      	mov	r2, r6
 800c026:	f7f4 f927 	bl	8000278 <__aeabi_dsub>
 800c02a:	9b04      	ldr	r3, [sp, #16]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c032:	f6bf af0e 	bge.w	800be52 <__ieee754_rem_pio2+0x7a>
 800c036:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800c03a:	6063      	str	r3, [r4, #4]
 800c03c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c040:	f8c4 8000 	str.w	r8, [r4]
 800c044:	60a0      	str	r0, [r4, #8]
 800c046:	60e3      	str	r3, [r4, #12]
 800c048:	426d      	negs	r5, r5
 800c04a:	e702      	b.n	800be52 <__ieee754_rem_pio2+0x7a>
 800c04c:	a326      	add	r3, pc, #152	@ (adr r3, 800c0e8 <__ieee754_rem_pio2+0x310>)
 800c04e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c052:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c056:	f7f4 fac7 	bl	80005e8 <__aeabi_dmul>
 800c05a:	4606      	mov	r6, r0
 800c05c:	460f      	mov	r7, r1
 800c05e:	4602      	mov	r2, r0
 800c060:	460b      	mov	r3, r1
 800c062:	4640      	mov	r0, r8
 800c064:	4649      	mov	r1, r9
 800c066:	f7f4 f907 	bl	8000278 <__aeabi_dsub>
 800c06a:	4602      	mov	r2, r0
 800c06c:	460b      	mov	r3, r1
 800c06e:	4682      	mov	sl, r0
 800c070:	468b      	mov	fp, r1
 800c072:	4640      	mov	r0, r8
 800c074:	4649      	mov	r1, r9
 800c076:	f7f4 f8ff 	bl	8000278 <__aeabi_dsub>
 800c07a:	4632      	mov	r2, r6
 800c07c:	463b      	mov	r3, r7
 800c07e:	f7f4 f8fb 	bl	8000278 <__aeabi_dsub>
 800c082:	a31b      	add	r3, pc, #108	@ (adr r3, 800c0f0 <__ieee754_rem_pio2+0x318>)
 800c084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c088:	4606      	mov	r6, r0
 800c08a:	460f      	mov	r7, r1
 800c08c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c090:	f7f4 faaa 	bl	80005e8 <__aeabi_dmul>
 800c094:	4632      	mov	r2, r6
 800c096:	463b      	mov	r3, r7
 800c098:	f7f4 f8ee 	bl	8000278 <__aeabi_dsub>
 800c09c:	4606      	mov	r6, r0
 800c09e:	460f      	mov	r7, r1
 800c0a0:	e764      	b.n	800bf6c <__ieee754_rem_pio2+0x194>
 800c0a2:	4b1b      	ldr	r3, [pc, #108]	@ (800c110 <__ieee754_rem_pio2+0x338>)
 800c0a4:	4598      	cmp	r8, r3
 800c0a6:	d935      	bls.n	800c114 <__ieee754_rem_pio2+0x33c>
 800c0a8:	4632      	mov	r2, r6
 800c0aa:	463b      	mov	r3, r7
 800c0ac:	4630      	mov	r0, r6
 800c0ae:	4639      	mov	r1, r7
 800c0b0:	f7f4 f8e2 	bl	8000278 <__aeabi_dsub>
 800c0b4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c0b8:	e9c4 0100 	strd	r0, r1, [r4]
 800c0bc:	e69e      	b.n	800bdfc <__ieee754_rem_pio2+0x24>
 800c0be:	bf00      	nop
 800c0c0:	54400000 	.word	0x54400000
 800c0c4:	3ff921fb 	.word	0x3ff921fb
 800c0c8:	1a626331 	.word	0x1a626331
 800c0cc:	3dd0b461 	.word	0x3dd0b461
 800c0d0:	1a600000 	.word	0x1a600000
 800c0d4:	3dd0b461 	.word	0x3dd0b461
 800c0d8:	2e037073 	.word	0x2e037073
 800c0dc:	3ba3198a 	.word	0x3ba3198a
 800c0e0:	6dc9c883 	.word	0x6dc9c883
 800c0e4:	3fe45f30 	.word	0x3fe45f30
 800c0e8:	2e000000 	.word	0x2e000000
 800c0ec:	3ba3198a 	.word	0x3ba3198a
 800c0f0:	252049c1 	.word	0x252049c1
 800c0f4:	397b839a 	.word	0x397b839a
 800c0f8:	3fe921fb 	.word	0x3fe921fb
 800c0fc:	4002d97b 	.word	0x4002d97b
 800c100:	3ff921fb 	.word	0x3ff921fb
 800c104:	413921fb 	.word	0x413921fb
 800c108:	3fe00000 	.word	0x3fe00000
 800c10c:	0800cbb8 	.word	0x0800cbb8
 800c110:	7fefffff 	.word	0x7fefffff
 800c114:	ea4f 5528 	mov.w	r5, r8, asr #20
 800c118:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800c11c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800c120:	4630      	mov	r0, r6
 800c122:	460f      	mov	r7, r1
 800c124:	f7f4 fcfa 	bl	8000b1c <__aeabi_d2iz>
 800c128:	f7f4 f9f4 	bl	8000514 <__aeabi_i2d>
 800c12c:	4602      	mov	r2, r0
 800c12e:	460b      	mov	r3, r1
 800c130:	4630      	mov	r0, r6
 800c132:	4639      	mov	r1, r7
 800c134:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c138:	f7f4 f89e 	bl	8000278 <__aeabi_dsub>
 800c13c:	4b22      	ldr	r3, [pc, #136]	@ (800c1c8 <__ieee754_rem_pio2+0x3f0>)
 800c13e:	2200      	movs	r2, #0
 800c140:	f7f4 fa52 	bl	80005e8 <__aeabi_dmul>
 800c144:	460f      	mov	r7, r1
 800c146:	4606      	mov	r6, r0
 800c148:	f7f4 fce8 	bl	8000b1c <__aeabi_d2iz>
 800c14c:	f7f4 f9e2 	bl	8000514 <__aeabi_i2d>
 800c150:	4602      	mov	r2, r0
 800c152:	460b      	mov	r3, r1
 800c154:	4630      	mov	r0, r6
 800c156:	4639      	mov	r1, r7
 800c158:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c15c:	f7f4 f88c 	bl	8000278 <__aeabi_dsub>
 800c160:	4b19      	ldr	r3, [pc, #100]	@ (800c1c8 <__ieee754_rem_pio2+0x3f0>)
 800c162:	2200      	movs	r2, #0
 800c164:	f7f4 fa40 	bl	80005e8 <__aeabi_dmul>
 800c168:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800c16c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800c170:	f04f 0803 	mov.w	r8, #3
 800c174:	2600      	movs	r6, #0
 800c176:	2700      	movs	r7, #0
 800c178:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c17c:	4632      	mov	r2, r6
 800c17e:	463b      	mov	r3, r7
 800c180:	46c2      	mov	sl, r8
 800c182:	f108 38ff 	add.w	r8, r8, #4294967295
 800c186:	f7f4 fc97 	bl	8000ab8 <__aeabi_dcmpeq>
 800c18a:	2800      	cmp	r0, #0
 800c18c:	d1f4      	bne.n	800c178 <__ieee754_rem_pio2+0x3a0>
 800c18e:	4b0f      	ldr	r3, [pc, #60]	@ (800c1cc <__ieee754_rem_pio2+0x3f4>)
 800c190:	9301      	str	r3, [sp, #4]
 800c192:	2302      	movs	r3, #2
 800c194:	9300      	str	r3, [sp, #0]
 800c196:	462a      	mov	r2, r5
 800c198:	4653      	mov	r3, sl
 800c19a:	4621      	mov	r1, r4
 800c19c:	a806      	add	r0, sp, #24
 800c19e:	f000 f81f 	bl	800c1e0 <__kernel_rem_pio2>
 800c1a2:	9b04      	ldr	r3, [sp, #16]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	4605      	mov	r5, r0
 800c1a8:	f6bf ae53 	bge.w	800be52 <__ieee754_rem_pio2+0x7a>
 800c1ac:	e9d4 2100 	ldrd	r2, r1, [r4]
 800c1b0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c1b4:	e9c4 2300 	strd	r2, r3, [r4]
 800c1b8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800c1bc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c1c0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c1c4:	e740      	b.n	800c048 <__ieee754_rem_pio2+0x270>
 800c1c6:	bf00      	nop
 800c1c8:	41700000 	.word	0x41700000
 800c1cc:	0800cc38 	.word	0x0800cc38

0800c1d0 <fabs>:
 800c1d0:	ec51 0b10 	vmov	r0, r1, d0
 800c1d4:	4602      	mov	r2, r0
 800c1d6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c1da:	ec43 2b10 	vmov	d0, r2, r3
 800c1de:	4770      	bx	lr

0800c1e0 <__kernel_rem_pio2>:
 800c1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1e4:	ed2d 8b02 	vpush	{d8}
 800c1e8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800c1ec:	f112 0f14 	cmn.w	r2, #20
 800c1f0:	9306      	str	r3, [sp, #24]
 800c1f2:	9104      	str	r1, [sp, #16]
 800c1f4:	4bc2      	ldr	r3, [pc, #776]	@ (800c500 <__kernel_rem_pio2+0x320>)
 800c1f6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800c1f8:	9008      	str	r0, [sp, #32]
 800c1fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c1fe:	9300      	str	r3, [sp, #0]
 800c200:	9b06      	ldr	r3, [sp, #24]
 800c202:	f103 33ff 	add.w	r3, r3, #4294967295
 800c206:	bfa8      	it	ge
 800c208:	1ed4      	subge	r4, r2, #3
 800c20a:	9305      	str	r3, [sp, #20]
 800c20c:	bfb2      	itee	lt
 800c20e:	2400      	movlt	r4, #0
 800c210:	2318      	movge	r3, #24
 800c212:	fb94 f4f3 	sdivge	r4, r4, r3
 800c216:	f06f 0317 	mvn.w	r3, #23
 800c21a:	fb04 3303 	mla	r3, r4, r3, r3
 800c21e:	eb03 0b02 	add.w	fp, r3, r2
 800c222:	9b00      	ldr	r3, [sp, #0]
 800c224:	9a05      	ldr	r2, [sp, #20]
 800c226:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800c4f0 <__kernel_rem_pio2+0x310>
 800c22a:	eb03 0802 	add.w	r8, r3, r2
 800c22e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c230:	1aa7      	subs	r7, r4, r2
 800c232:	ae20      	add	r6, sp, #128	@ 0x80
 800c234:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c238:	2500      	movs	r5, #0
 800c23a:	4545      	cmp	r5, r8
 800c23c:	dd12      	ble.n	800c264 <__kernel_rem_pio2+0x84>
 800c23e:	9b06      	ldr	r3, [sp, #24]
 800c240:	aa20      	add	r2, sp, #128	@ 0x80
 800c242:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c246:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800c24a:	2700      	movs	r7, #0
 800c24c:	9b00      	ldr	r3, [sp, #0]
 800c24e:	429f      	cmp	r7, r3
 800c250:	dc2e      	bgt.n	800c2b0 <__kernel_rem_pio2+0xd0>
 800c252:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800c4f0 <__kernel_rem_pio2+0x310>
 800c256:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c25a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c25e:	46a8      	mov	r8, r5
 800c260:	2600      	movs	r6, #0
 800c262:	e01b      	b.n	800c29c <__kernel_rem_pio2+0xbc>
 800c264:	42ef      	cmn	r7, r5
 800c266:	d407      	bmi.n	800c278 <__kernel_rem_pio2+0x98>
 800c268:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c26c:	f7f4 f952 	bl	8000514 <__aeabi_i2d>
 800c270:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c274:	3501      	adds	r5, #1
 800c276:	e7e0      	b.n	800c23a <__kernel_rem_pio2+0x5a>
 800c278:	ec51 0b18 	vmov	r0, r1, d8
 800c27c:	e7f8      	b.n	800c270 <__kernel_rem_pio2+0x90>
 800c27e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800c282:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c286:	f7f4 f9af 	bl	80005e8 <__aeabi_dmul>
 800c28a:	4602      	mov	r2, r0
 800c28c:	460b      	mov	r3, r1
 800c28e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c292:	f7f3 fff3 	bl	800027c <__adddf3>
 800c296:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c29a:	3601      	adds	r6, #1
 800c29c:	9b05      	ldr	r3, [sp, #20]
 800c29e:	429e      	cmp	r6, r3
 800c2a0:	dded      	ble.n	800c27e <__kernel_rem_pio2+0x9e>
 800c2a2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c2a6:	3701      	adds	r7, #1
 800c2a8:	ecaa 7b02 	vstmia	sl!, {d7}
 800c2ac:	3508      	adds	r5, #8
 800c2ae:	e7cd      	b.n	800c24c <__kernel_rem_pio2+0x6c>
 800c2b0:	9b00      	ldr	r3, [sp, #0]
 800c2b2:	f8dd 8000 	ldr.w	r8, [sp]
 800c2b6:	aa0c      	add	r2, sp, #48	@ 0x30
 800c2b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c2bc:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2be:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c2c0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c2c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2c6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800c2ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c2cc:	ab98      	add	r3, sp, #608	@ 0x260
 800c2ce:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c2d2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800c2d6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c2da:	ac0c      	add	r4, sp, #48	@ 0x30
 800c2dc:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c2de:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800c2e2:	46a1      	mov	r9, r4
 800c2e4:	46c2      	mov	sl, r8
 800c2e6:	f1ba 0f00 	cmp.w	sl, #0
 800c2ea:	dc77      	bgt.n	800c3dc <__kernel_rem_pio2+0x1fc>
 800c2ec:	4658      	mov	r0, fp
 800c2ee:	ed9d 0b02 	vldr	d0, [sp, #8]
 800c2f2:	f000 fac5 	bl	800c880 <scalbn>
 800c2f6:	ec57 6b10 	vmov	r6, r7, d0
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c300:	4630      	mov	r0, r6
 800c302:	4639      	mov	r1, r7
 800c304:	f7f4 f970 	bl	80005e8 <__aeabi_dmul>
 800c308:	ec41 0b10 	vmov	d0, r0, r1
 800c30c:	f000 fb34 	bl	800c978 <floor>
 800c310:	4b7c      	ldr	r3, [pc, #496]	@ (800c504 <__kernel_rem_pio2+0x324>)
 800c312:	ec51 0b10 	vmov	r0, r1, d0
 800c316:	2200      	movs	r2, #0
 800c318:	f7f4 f966 	bl	80005e8 <__aeabi_dmul>
 800c31c:	4602      	mov	r2, r0
 800c31e:	460b      	mov	r3, r1
 800c320:	4630      	mov	r0, r6
 800c322:	4639      	mov	r1, r7
 800c324:	f7f3 ffa8 	bl	8000278 <__aeabi_dsub>
 800c328:	460f      	mov	r7, r1
 800c32a:	4606      	mov	r6, r0
 800c32c:	f7f4 fbf6 	bl	8000b1c <__aeabi_d2iz>
 800c330:	9002      	str	r0, [sp, #8]
 800c332:	f7f4 f8ef 	bl	8000514 <__aeabi_i2d>
 800c336:	4602      	mov	r2, r0
 800c338:	460b      	mov	r3, r1
 800c33a:	4630      	mov	r0, r6
 800c33c:	4639      	mov	r1, r7
 800c33e:	f7f3 ff9b 	bl	8000278 <__aeabi_dsub>
 800c342:	f1bb 0f00 	cmp.w	fp, #0
 800c346:	4606      	mov	r6, r0
 800c348:	460f      	mov	r7, r1
 800c34a:	dd6c      	ble.n	800c426 <__kernel_rem_pio2+0x246>
 800c34c:	f108 31ff 	add.w	r1, r8, #4294967295
 800c350:	ab0c      	add	r3, sp, #48	@ 0x30
 800c352:	9d02      	ldr	r5, [sp, #8]
 800c354:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c358:	f1cb 0018 	rsb	r0, fp, #24
 800c35c:	fa43 f200 	asr.w	r2, r3, r0
 800c360:	4415      	add	r5, r2
 800c362:	4082      	lsls	r2, r0
 800c364:	1a9b      	subs	r3, r3, r2
 800c366:	aa0c      	add	r2, sp, #48	@ 0x30
 800c368:	9502      	str	r5, [sp, #8]
 800c36a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c36e:	f1cb 0217 	rsb	r2, fp, #23
 800c372:	fa43 f902 	asr.w	r9, r3, r2
 800c376:	f1b9 0f00 	cmp.w	r9, #0
 800c37a:	dd64      	ble.n	800c446 <__kernel_rem_pio2+0x266>
 800c37c:	9b02      	ldr	r3, [sp, #8]
 800c37e:	2200      	movs	r2, #0
 800c380:	3301      	adds	r3, #1
 800c382:	9302      	str	r3, [sp, #8]
 800c384:	4615      	mov	r5, r2
 800c386:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800c38a:	4590      	cmp	r8, r2
 800c38c:	f300 80a1 	bgt.w	800c4d2 <__kernel_rem_pio2+0x2f2>
 800c390:	f1bb 0f00 	cmp.w	fp, #0
 800c394:	dd07      	ble.n	800c3a6 <__kernel_rem_pio2+0x1c6>
 800c396:	f1bb 0f01 	cmp.w	fp, #1
 800c39a:	f000 80c1 	beq.w	800c520 <__kernel_rem_pio2+0x340>
 800c39e:	f1bb 0f02 	cmp.w	fp, #2
 800c3a2:	f000 80c8 	beq.w	800c536 <__kernel_rem_pio2+0x356>
 800c3a6:	f1b9 0f02 	cmp.w	r9, #2
 800c3aa:	d14c      	bne.n	800c446 <__kernel_rem_pio2+0x266>
 800c3ac:	4632      	mov	r2, r6
 800c3ae:	463b      	mov	r3, r7
 800c3b0:	4955      	ldr	r1, [pc, #340]	@ (800c508 <__kernel_rem_pio2+0x328>)
 800c3b2:	2000      	movs	r0, #0
 800c3b4:	f7f3 ff60 	bl	8000278 <__aeabi_dsub>
 800c3b8:	4606      	mov	r6, r0
 800c3ba:	460f      	mov	r7, r1
 800c3bc:	2d00      	cmp	r5, #0
 800c3be:	d042      	beq.n	800c446 <__kernel_rem_pio2+0x266>
 800c3c0:	4658      	mov	r0, fp
 800c3c2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800c4f8 <__kernel_rem_pio2+0x318>
 800c3c6:	f000 fa5b 	bl	800c880 <scalbn>
 800c3ca:	4630      	mov	r0, r6
 800c3cc:	4639      	mov	r1, r7
 800c3ce:	ec53 2b10 	vmov	r2, r3, d0
 800c3d2:	f7f3 ff51 	bl	8000278 <__aeabi_dsub>
 800c3d6:	4606      	mov	r6, r0
 800c3d8:	460f      	mov	r7, r1
 800c3da:	e034      	b.n	800c446 <__kernel_rem_pio2+0x266>
 800c3dc:	4b4b      	ldr	r3, [pc, #300]	@ (800c50c <__kernel_rem_pio2+0x32c>)
 800c3de:	2200      	movs	r2, #0
 800c3e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3e4:	f7f4 f900 	bl	80005e8 <__aeabi_dmul>
 800c3e8:	f7f4 fb98 	bl	8000b1c <__aeabi_d2iz>
 800c3ec:	f7f4 f892 	bl	8000514 <__aeabi_i2d>
 800c3f0:	4b47      	ldr	r3, [pc, #284]	@ (800c510 <__kernel_rem_pio2+0x330>)
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	4606      	mov	r6, r0
 800c3f6:	460f      	mov	r7, r1
 800c3f8:	f7f4 f8f6 	bl	80005e8 <__aeabi_dmul>
 800c3fc:	4602      	mov	r2, r0
 800c3fe:	460b      	mov	r3, r1
 800c400:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c404:	f7f3 ff38 	bl	8000278 <__aeabi_dsub>
 800c408:	f7f4 fb88 	bl	8000b1c <__aeabi_d2iz>
 800c40c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c410:	f849 0b04 	str.w	r0, [r9], #4
 800c414:	4639      	mov	r1, r7
 800c416:	4630      	mov	r0, r6
 800c418:	f7f3 ff30 	bl	800027c <__adddf3>
 800c41c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c420:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c424:	e75f      	b.n	800c2e6 <__kernel_rem_pio2+0x106>
 800c426:	d107      	bne.n	800c438 <__kernel_rem_pio2+0x258>
 800c428:	f108 33ff 	add.w	r3, r8, #4294967295
 800c42c:	aa0c      	add	r2, sp, #48	@ 0x30
 800c42e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c432:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800c436:	e79e      	b.n	800c376 <__kernel_rem_pio2+0x196>
 800c438:	4b36      	ldr	r3, [pc, #216]	@ (800c514 <__kernel_rem_pio2+0x334>)
 800c43a:	2200      	movs	r2, #0
 800c43c:	f7f4 fb5a 	bl	8000af4 <__aeabi_dcmpge>
 800c440:	2800      	cmp	r0, #0
 800c442:	d143      	bne.n	800c4cc <__kernel_rem_pio2+0x2ec>
 800c444:	4681      	mov	r9, r0
 800c446:	2200      	movs	r2, #0
 800c448:	2300      	movs	r3, #0
 800c44a:	4630      	mov	r0, r6
 800c44c:	4639      	mov	r1, r7
 800c44e:	f7f4 fb33 	bl	8000ab8 <__aeabi_dcmpeq>
 800c452:	2800      	cmp	r0, #0
 800c454:	f000 80c1 	beq.w	800c5da <__kernel_rem_pio2+0x3fa>
 800c458:	f108 33ff 	add.w	r3, r8, #4294967295
 800c45c:	2200      	movs	r2, #0
 800c45e:	9900      	ldr	r1, [sp, #0]
 800c460:	428b      	cmp	r3, r1
 800c462:	da70      	bge.n	800c546 <__kernel_rem_pio2+0x366>
 800c464:	2a00      	cmp	r2, #0
 800c466:	f000 808b 	beq.w	800c580 <__kernel_rem_pio2+0x3a0>
 800c46a:	f108 38ff 	add.w	r8, r8, #4294967295
 800c46e:	ab0c      	add	r3, sp, #48	@ 0x30
 800c470:	f1ab 0b18 	sub.w	fp, fp, #24
 800c474:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d0f6      	beq.n	800c46a <__kernel_rem_pio2+0x28a>
 800c47c:	4658      	mov	r0, fp
 800c47e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800c4f8 <__kernel_rem_pio2+0x318>
 800c482:	f000 f9fd 	bl	800c880 <scalbn>
 800c486:	f108 0301 	add.w	r3, r8, #1
 800c48a:	00da      	lsls	r2, r3, #3
 800c48c:	9205      	str	r2, [sp, #20]
 800c48e:	ec55 4b10 	vmov	r4, r5, d0
 800c492:	aa70      	add	r2, sp, #448	@ 0x1c0
 800c494:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800c50c <__kernel_rem_pio2+0x32c>
 800c498:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800c49c:	4646      	mov	r6, r8
 800c49e:	f04f 0a00 	mov.w	sl, #0
 800c4a2:	2e00      	cmp	r6, #0
 800c4a4:	f280 80d1 	bge.w	800c64a <__kernel_rem_pio2+0x46a>
 800c4a8:	4644      	mov	r4, r8
 800c4aa:	2c00      	cmp	r4, #0
 800c4ac:	f2c0 80ff 	blt.w	800c6ae <__kernel_rem_pio2+0x4ce>
 800c4b0:	4b19      	ldr	r3, [pc, #100]	@ (800c518 <__kernel_rem_pio2+0x338>)
 800c4b2:	461f      	mov	r7, r3
 800c4b4:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c4b6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c4ba:	9306      	str	r3, [sp, #24]
 800c4bc:	f04f 0a00 	mov.w	sl, #0
 800c4c0:	f04f 0b00 	mov.w	fp, #0
 800c4c4:	2600      	movs	r6, #0
 800c4c6:	eba8 0504 	sub.w	r5, r8, r4
 800c4ca:	e0e4      	b.n	800c696 <__kernel_rem_pio2+0x4b6>
 800c4cc:	f04f 0902 	mov.w	r9, #2
 800c4d0:	e754      	b.n	800c37c <__kernel_rem_pio2+0x19c>
 800c4d2:	f854 3b04 	ldr.w	r3, [r4], #4
 800c4d6:	bb0d      	cbnz	r5, 800c51c <__kernel_rem_pio2+0x33c>
 800c4d8:	b123      	cbz	r3, 800c4e4 <__kernel_rem_pio2+0x304>
 800c4da:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800c4de:	f844 3c04 	str.w	r3, [r4, #-4]
 800c4e2:	2301      	movs	r3, #1
 800c4e4:	3201      	adds	r2, #1
 800c4e6:	461d      	mov	r5, r3
 800c4e8:	e74f      	b.n	800c38a <__kernel_rem_pio2+0x1aa>
 800c4ea:	bf00      	nop
 800c4ec:	f3af 8000 	nop.w
	...
 800c4fc:	3ff00000 	.word	0x3ff00000
 800c500:	0800cd80 	.word	0x0800cd80
 800c504:	40200000 	.word	0x40200000
 800c508:	3ff00000 	.word	0x3ff00000
 800c50c:	3e700000 	.word	0x3e700000
 800c510:	41700000 	.word	0x41700000
 800c514:	3fe00000 	.word	0x3fe00000
 800c518:	0800cd40 	.word	0x0800cd40
 800c51c:	1acb      	subs	r3, r1, r3
 800c51e:	e7de      	b.n	800c4de <__kernel_rem_pio2+0x2fe>
 800c520:	f108 32ff 	add.w	r2, r8, #4294967295
 800c524:	ab0c      	add	r3, sp, #48	@ 0x30
 800c526:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c52a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c52e:	a90c      	add	r1, sp, #48	@ 0x30
 800c530:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c534:	e737      	b.n	800c3a6 <__kernel_rem_pio2+0x1c6>
 800c536:	f108 32ff 	add.w	r2, r8, #4294967295
 800c53a:	ab0c      	add	r3, sp, #48	@ 0x30
 800c53c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c540:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c544:	e7f3      	b.n	800c52e <__kernel_rem_pio2+0x34e>
 800c546:	a90c      	add	r1, sp, #48	@ 0x30
 800c548:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c54c:	3b01      	subs	r3, #1
 800c54e:	430a      	orrs	r2, r1
 800c550:	e785      	b.n	800c45e <__kernel_rem_pio2+0x27e>
 800c552:	3401      	adds	r4, #1
 800c554:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c558:	2a00      	cmp	r2, #0
 800c55a:	d0fa      	beq.n	800c552 <__kernel_rem_pio2+0x372>
 800c55c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c55e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c562:	eb0d 0503 	add.w	r5, sp, r3
 800c566:	9b06      	ldr	r3, [sp, #24]
 800c568:	aa20      	add	r2, sp, #128	@ 0x80
 800c56a:	4443      	add	r3, r8
 800c56c:	f108 0701 	add.w	r7, r8, #1
 800c570:	3d98      	subs	r5, #152	@ 0x98
 800c572:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800c576:	4444      	add	r4, r8
 800c578:	42bc      	cmp	r4, r7
 800c57a:	da04      	bge.n	800c586 <__kernel_rem_pio2+0x3a6>
 800c57c:	46a0      	mov	r8, r4
 800c57e:	e6a2      	b.n	800c2c6 <__kernel_rem_pio2+0xe6>
 800c580:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c582:	2401      	movs	r4, #1
 800c584:	e7e6      	b.n	800c554 <__kernel_rem_pio2+0x374>
 800c586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c588:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c58c:	f7f3 ffc2 	bl	8000514 <__aeabi_i2d>
 800c590:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800c850 <__kernel_rem_pio2+0x670>
 800c594:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c598:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c59c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c5a0:	46b2      	mov	sl, r6
 800c5a2:	f04f 0800 	mov.w	r8, #0
 800c5a6:	9b05      	ldr	r3, [sp, #20]
 800c5a8:	4598      	cmp	r8, r3
 800c5aa:	dd05      	ble.n	800c5b8 <__kernel_rem_pio2+0x3d8>
 800c5ac:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c5b0:	3701      	adds	r7, #1
 800c5b2:	eca5 7b02 	vstmia	r5!, {d7}
 800c5b6:	e7df      	b.n	800c578 <__kernel_rem_pio2+0x398>
 800c5b8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800c5bc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c5c0:	f7f4 f812 	bl	80005e8 <__aeabi_dmul>
 800c5c4:	4602      	mov	r2, r0
 800c5c6:	460b      	mov	r3, r1
 800c5c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c5cc:	f7f3 fe56 	bl	800027c <__adddf3>
 800c5d0:	f108 0801 	add.w	r8, r8, #1
 800c5d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5d8:	e7e5      	b.n	800c5a6 <__kernel_rem_pio2+0x3c6>
 800c5da:	f1cb 0000 	rsb	r0, fp, #0
 800c5de:	ec47 6b10 	vmov	d0, r6, r7
 800c5e2:	f000 f94d 	bl	800c880 <scalbn>
 800c5e6:	ec55 4b10 	vmov	r4, r5, d0
 800c5ea:	4b9b      	ldr	r3, [pc, #620]	@ (800c858 <__kernel_rem_pio2+0x678>)
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	4620      	mov	r0, r4
 800c5f0:	4629      	mov	r1, r5
 800c5f2:	f7f4 fa7f 	bl	8000af4 <__aeabi_dcmpge>
 800c5f6:	b300      	cbz	r0, 800c63a <__kernel_rem_pio2+0x45a>
 800c5f8:	4b98      	ldr	r3, [pc, #608]	@ (800c85c <__kernel_rem_pio2+0x67c>)
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	4620      	mov	r0, r4
 800c5fe:	4629      	mov	r1, r5
 800c600:	f7f3 fff2 	bl	80005e8 <__aeabi_dmul>
 800c604:	f7f4 fa8a 	bl	8000b1c <__aeabi_d2iz>
 800c608:	4606      	mov	r6, r0
 800c60a:	f7f3 ff83 	bl	8000514 <__aeabi_i2d>
 800c60e:	4b92      	ldr	r3, [pc, #584]	@ (800c858 <__kernel_rem_pio2+0x678>)
 800c610:	2200      	movs	r2, #0
 800c612:	f7f3 ffe9 	bl	80005e8 <__aeabi_dmul>
 800c616:	460b      	mov	r3, r1
 800c618:	4602      	mov	r2, r0
 800c61a:	4629      	mov	r1, r5
 800c61c:	4620      	mov	r0, r4
 800c61e:	f7f3 fe2b 	bl	8000278 <__aeabi_dsub>
 800c622:	f7f4 fa7b 	bl	8000b1c <__aeabi_d2iz>
 800c626:	ab0c      	add	r3, sp, #48	@ 0x30
 800c628:	f10b 0b18 	add.w	fp, fp, #24
 800c62c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c630:	f108 0801 	add.w	r8, r8, #1
 800c634:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800c638:	e720      	b.n	800c47c <__kernel_rem_pio2+0x29c>
 800c63a:	4620      	mov	r0, r4
 800c63c:	4629      	mov	r1, r5
 800c63e:	f7f4 fa6d 	bl	8000b1c <__aeabi_d2iz>
 800c642:	ab0c      	add	r3, sp, #48	@ 0x30
 800c644:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c648:	e718      	b.n	800c47c <__kernel_rem_pio2+0x29c>
 800c64a:	ab0c      	add	r3, sp, #48	@ 0x30
 800c64c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c650:	f7f3 ff60 	bl	8000514 <__aeabi_i2d>
 800c654:	4622      	mov	r2, r4
 800c656:	462b      	mov	r3, r5
 800c658:	f7f3 ffc6 	bl	80005e8 <__aeabi_dmul>
 800c65c:	4652      	mov	r2, sl
 800c65e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800c662:	465b      	mov	r3, fp
 800c664:	4620      	mov	r0, r4
 800c666:	4629      	mov	r1, r5
 800c668:	f7f3 ffbe 	bl	80005e8 <__aeabi_dmul>
 800c66c:	3e01      	subs	r6, #1
 800c66e:	4604      	mov	r4, r0
 800c670:	460d      	mov	r5, r1
 800c672:	e716      	b.n	800c4a2 <__kernel_rem_pio2+0x2c2>
 800c674:	9906      	ldr	r1, [sp, #24]
 800c676:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c67a:	9106      	str	r1, [sp, #24]
 800c67c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800c680:	f7f3 ffb2 	bl	80005e8 <__aeabi_dmul>
 800c684:	4602      	mov	r2, r0
 800c686:	460b      	mov	r3, r1
 800c688:	4650      	mov	r0, sl
 800c68a:	4659      	mov	r1, fp
 800c68c:	f7f3 fdf6 	bl	800027c <__adddf3>
 800c690:	3601      	adds	r6, #1
 800c692:	4682      	mov	sl, r0
 800c694:	468b      	mov	fp, r1
 800c696:	9b00      	ldr	r3, [sp, #0]
 800c698:	429e      	cmp	r6, r3
 800c69a:	dc01      	bgt.n	800c6a0 <__kernel_rem_pio2+0x4c0>
 800c69c:	42ae      	cmp	r6, r5
 800c69e:	dde9      	ble.n	800c674 <__kernel_rem_pio2+0x494>
 800c6a0:	ab48      	add	r3, sp, #288	@ 0x120
 800c6a2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c6a6:	e9c5 ab00 	strd	sl, fp, [r5]
 800c6aa:	3c01      	subs	r4, #1
 800c6ac:	e6fd      	b.n	800c4aa <__kernel_rem_pio2+0x2ca>
 800c6ae:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c6b0:	2b02      	cmp	r3, #2
 800c6b2:	dc0b      	bgt.n	800c6cc <__kernel_rem_pio2+0x4ec>
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	dc35      	bgt.n	800c724 <__kernel_rem_pio2+0x544>
 800c6b8:	d059      	beq.n	800c76e <__kernel_rem_pio2+0x58e>
 800c6ba:	9b02      	ldr	r3, [sp, #8]
 800c6bc:	f003 0007 	and.w	r0, r3, #7
 800c6c0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800c6c4:	ecbd 8b02 	vpop	{d8}
 800c6c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6cc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c6ce:	2b03      	cmp	r3, #3
 800c6d0:	d1f3      	bne.n	800c6ba <__kernel_rem_pio2+0x4da>
 800c6d2:	9b05      	ldr	r3, [sp, #20]
 800c6d4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c6d8:	eb0d 0403 	add.w	r4, sp, r3
 800c6dc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800c6e0:	4625      	mov	r5, r4
 800c6e2:	46c2      	mov	sl, r8
 800c6e4:	f1ba 0f00 	cmp.w	sl, #0
 800c6e8:	dc69      	bgt.n	800c7be <__kernel_rem_pio2+0x5de>
 800c6ea:	4645      	mov	r5, r8
 800c6ec:	2d01      	cmp	r5, #1
 800c6ee:	f300 8087 	bgt.w	800c800 <__kernel_rem_pio2+0x620>
 800c6f2:	9c05      	ldr	r4, [sp, #20]
 800c6f4:	ab48      	add	r3, sp, #288	@ 0x120
 800c6f6:	441c      	add	r4, r3
 800c6f8:	2000      	movs	r0, #0
 800c6fa:	2100      	movs	r1, #0
 800c6fc:	f1b8 0f01 	cmp.w	r8, #1
 800c700:	f300 809c 	bgt.w	800c83c <__kernel_rem_pio2+0x65c>
 800c704:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800c708:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800c70c:	f1b9 0f00 	cmp.w	r9, #0
 800c710:	f040 80a6 	bne.w	800c860 <__kernel_rem_pio2+0x680>
 800c714:	9b04      	ldr	r3, [sp, #16]
 800c716:	e9c3 5600 	strd	r5, r6, [r3]
 800c71a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800c71e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c722:	e7ca      	b.n	800c6ba <__kernel_rem_pio2+0x4da>
 800c724:	9d05      	ldr	r5, [sp, #20]
 800c726:	ab48      	add	r3, sp, #288	@ 0x120
 800c728:	441d      	add	r5, r3
 800c72a:	4644      	mov	r4, r8
 800c72c:	2000      	movs	r0, #0
 800c72e:	2100      	movs	r1, #0
 800c730:	2c00      	cmp	r4, #0
 800c732:	da35      	bge.n	800c7a0 <__kernel_rem_pio2+0x5c0>
 800c734:	f1b9 0f00 	cmp.w	r9, #0
 800c738:	d038      	beq.n	800c7ac <__kernel_rem_pio2+0x5cc>
 800c73a:	4602      	mov	r2, r0
 800c73c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c740:	9c04      	ldr	r4, [sp, #16]
 800c742:	e9c4 2300 	strd	r2, r3, [r4]
 800c746:	4602      	mov	r2, r0
 800c748:	460b      	mov	r3, r1
 800c74a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800c74e:	f7f3 fd93 	bl	8000278 <__aeabi_dsub>
 800c752:	ad4a      	add	r5, sp, #296	@ 0x128
 800c754:	2401      	movs	r4, #1
 800c756:	45a0      	cmp	r8, r4
 800c758:	da2b      	bge.n	800c7b2 <__kernel_rem_pio2+0x5d2>
 800c75a:	f1b9 0f00 	cmp.w	r9, #0
 800c75e:	d002      	beq.n	800c766 <__kernel_rem_pio2+0x586>
 800c760:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c764:	4619      	mov	r1, r3
 800c766:	9b04      	ldr	r3, [sp, #16]
 800c768:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c76c:	e7a5      	b.n	800c6ba <__kernel_rem_pio2+0x4da>
 800c76e:	9c05      	ldr	r4, [sp, #20]
 800c770:	ab48      	add	r3, sp, #288	@ 0x120
 800c772:	441c      	add	r4, r3
 800c774:	2000      	movs	r0, #0
 800c776:	2100      	movs	r1, #0
 800c778:	f1b8 0f00 	cmp.w	r8, #0
 800c77c:	da09      	bge.n	800c792 <__kernel_rem_pio2+0x5b2>
 800c77e:	f1b9 0f00 	cmp.w	r9, #0
 800c782:	d002      	beq.n	800c78a <__kernel_rem_pio2+0x5aa>
 800c784:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c788:	4619      	mov	r1, r3
 800c78a:	9b04      	ldr	r3, [sp, #16]
 800c78c:	e9c3 0100 	strd	r0, r1, [r3]
 800c790:	e793      	b.n	800c6ba <__kernel_rem_pio2+0x4da>
 800c792:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c796:	f7f3 fd71 	bl	800027c <__adddf3>
 800c79a:	f108 38ff 	add.w	r8, r8, #4294967295
 800c79e:	e7eb      	b.n	800c778 <__kernel_rem_pio2+0x598>
 800c7a0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c7a4:	f7f3 fd6a 	bl	800027c <__adddf3>
 800c7a8:	3c01      	subs	r4, #1
 800c7aa:	e7c1      	b.n	800c730 <__kernel_rem_pio2+0x550>
 800c7ac:	4602      	mov	r2, r0
 800c7ae:	460b      	mov	r3, r1
 800c7b0:	e7c6      	b.n	800c740 <__kernel_rem_pio2+0x560>
 800c7b2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800c7b6:	f7f3 fd61 	bl	800027c <__adddf3>
 800c7ba:	3401      	adds	r4, #1
 800c7bc:	e7cb      	b.n	800c756 <__kernel_rem_pio2+0x576>
 800c7be:	ed35 7b02 	vldmdb	r5!, {d7}
 800c7c2:	ed8d 7b00 	vstr	d7, [sp]
 800c7c6:	ed95 7b02 	vldr	d7, [r5, #8]
 800c7ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c7ce:	ec53 2b17 	vmov	r2, r3, d7
 800c7d2:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c7d6:	f7f3 fd51 	bl	800027c <__adddf3>
 800c7da:	4602      	mov	r2, r0
 800c7dc:	460b      	mov	r3, r1
 800c7de:	4606      	mov	r6, r0
 800c7e0:	460f      	mov	r7, r1
 800c7e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c7e6:	f7f3 fd47 	bl	8000278 <__aeabi_dsub>
 800c7ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c7ee:	f7f3 fd45 	bl	800027c <__adddf3>
 800c7f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c7f6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800c7fa:	e9c5 6700 	strd	r6, r7, [r5]
 800c7fe:	e771      	b.n	800c6e4 <__kernel_rem_pio2+0x504>
 800c800:	ed34 7b02 	vldmdb	r4!, {d7}
 800c804:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800c808:	ec51 0b17 	vmov	r0, r1, d7
 800c80c:	4652      	mov	r2, sl
 800c80e:	465b      	mov	r3, fp
 800c810:	ed8d 7b00 	vstr	d7, [sp]
 800c814:	f7f3 fd32 	bl	800027c <__adddf3>
 800c818:	4602      	mov	r2, r0
 800c81a:	460b      	mov	r3, r1
 800c81c:	4606      	mov	r6, r0
 800c81e:	460f      	mov	r7, r1
 800c820:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c824:	f7f3 fd28 	bl	8000278 <__aeabi_dsub>
 800c828:	4652      	mov	r2, sl
 800c82a:	465b      	mov	r3, fp
 800c82c:	f7f3 fd26 	bl	800027c <__adddf3>
 800c830:	3d01      	subs	r5, #1
 800c832:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c836:	e9c4 6700 	strd	r6, r7, [r4]
 800c83a:	e757      	b.n	800c6ec <__kernel_rem_pio2+0x50c>
 800c83c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c840:	f7f3 fd1c 	bl	800027c <__adddf3>
 800c844:	f108 38ff 	add.w	r8, r8, #4294967295
 800c848:	e758      	b.n	800c6fc <__kernel_rem_pio2+0x51c>
 800c84a:	bf00      	nop
 800c84c:	f3af 8000 	nop.w
	...
 800c858:	41700000 	.word	0x41700000
 800c85c:	3e700000 	.word	0x3e700000
 800c860:	9b04      	ldr	r3, [sp, #16]
 800c862:	9a04      	ldr	r2, [sp, #16]
 800c864:	601d      	str	r5, [r3, #0]
 800c866:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800c86a:	605c      	str	r4, [r3, #4]
 800c86c:	609f      	str	r7, [r3, #8]
 800c86e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800c872:	60d3      	str	r3, [r2, #12]
 800c874:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c878:	6110      	str	r0, [r2, #16]
 800c87a:	6153      	str	r3, [r2, #20]
 800c87c:	e71d      	b.n	800c6ba <__kernel_rem_pio2+0x4da>
 800c87e:	bf00      	nop

0800c880 <scalbn>:
 800c880:	b570      	push	{r4, r5, r6, lr}
 800c882:	ec55 4b10 	vmov	r4, r5, d0
 800c886:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c88a:	4606      	mov	r6, r0
 800c88c:	462b      	mov	r3, r5
 800c88e:	b991      	cbnz	r1, 800c8b6 <scalbn+0x36>
 800c890:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c894:	4323      	orrs	r3, r4
 800c896:	d03b      	beq.n	800c910 <scalbn+0x90>
 800c898:	4b33      	ldr	r3, [pc, #204]	@ (800c968 <scalbn+0xe8>)
 800c89a:	4620      	mov	r0, r4
 800c89c:	4629      	mov	r1, r5
 800c89e:	2200      	movs	r2, #0
 800c8a0:	f7f3 fea2 	bl	80005e8 <__aeabi_dmul>
 800c8a4:	4b31      	ldr	r3, [pc, #196]	@ (800c96c <scalbn+0xec>)
 800c8a6:	429e      	cmp	r6, r3
 800c8a8:	4604      	mov	r4, r0
 800c8aa:	460d      	mov	r5, r1
 800c8ac:	da0f      	bge.n	800c8ce <scalbn+0x4e>
 800c8ae:	a326      	add	r3, pc, #152	@ (adr r3, 800c948 <scalbn+0xc8>)
 800c8b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8b4:	e01e      	b.n	800c8f4 <scalbn+0x74>
 800c8b6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c8ba:	4291      	cmp	r1, r2
 800c8bc:	d10b      	bne.n	800c8d6 <scalbn+0x56>
 800c8be:	4622      	mov	r2, r4
 800c8c0:	4620      	mov	r0, r4
 800c8c2:	4629      	mov	r1, r5
 800c8c4:	f7f3 fcda 	bl	800027c <__adddf3>
 800c8c8:	4604      	mov	r4, r0
 800c8ca:	460d      	mov	r5, r1
 800c8cc:	e020      	b.n	800c910 <scalbn+0x90>
 800c8ce:	460b      	mov	r3, r1
 800c8d0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c8d4:	3936      	subs	r1, #54	@ 0x36
 800c8d6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800c8da:	4296      	cmp	r6, r2
 800c8dc:	dd0d      	ble.n	800c8fa <scalbn+0x7a>
 800c8de:	2d00      	cmp	r5, #0
 800c8e0:	a11b      	add	r1, pc, #108	@ (adr r1, 800c950 <scalbn+0xd0>)
 800c8e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8e6:	da02      	bge.n	800c8ee <scalbn+0x6e>
 800c8e8:	a11b      	add	r1, pc, #108	@ (adr r1, 800c958 <scalbn+0xd8>)
 800c8ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8ee:	a318      	add	r3, pc, #96	@ (adr r3, 800c950 <scalbn+0xd0>)
 800c8f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8f4:	f7f3 fe78 	bl	80005e8 <__aeabi_dmul>
 800c8f8:	e7e6      	b.n	800c8c8 <scalbn+0x48>
 800c8fa:	1872      	adds	r2, r6, r1
 800c8fc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c900:	428a      	cmp	r2, r1
 800c902:	dcec      	bgt.n	800c8de <scalbn+0x5e>
 800c904:	2a00      	cmp	r2, #0
 800c906:	dd06      	ble.n	800c916 <scalbn+0x96>
 800c908:	f36f 531e 	bfc	r3, #20, #11
 800c90c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c910:	ec45 4b10 	vmov	d0, r4, r5
 800c914:	bd70      	pop	{r4, r5, r6, pc}
 800c916:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c91a:	da08      	bge.n	800c92e <scalbn+0xae>
 800c91c:	2d00      	cmp	r5, #0
 800c91e:	a10a      	add	r1, pc, #40	@ (adr r1, 800c948 <scalbn+0xc8>)
 800c920:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c924:	dac3      	bge.n	800c8ae <scalbn+0x2e>
 800c926:	a10e      	add	r1, pc, #56	@ (adr r1, 800c960 <scalbn+0xe0>)
 800c928:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c92c:	e7bf      	b.n	800c8ae <scalbn+0x2e>
 800c92e:	3236      	adds	r2, #54	@ 0x36
 800c930:	f36f 531e 	bfc	r3, #20, #11
 800c934:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c938:	4620      	mov	r0, r4
 800c93a:	4b0d      	ldr	r3, [pc, #52]	@ (800c970 <scalbn+0xf0>)
 800c93c:	4629      	mov	r1, r5
 800c93e:	2200      	movs	r2, #0
 800c940:	e7d8      	b.n	800c8f4 <scalbn+0x74>
 800c942:	bf00      	nop
 800c944:	f3af 8000 	nop.w
 800c948:	c2f8f359 	.word	0xc2f8f359
 800c94c:	01a56e1f 	.word	0x01a56e1f
 800c950:	8800759c 	.word	0x8800759c
 800c954:	7e37e43c 	.word	0x7e37e43c
 800c958:	8800759c 	.word	0x8800759c
 800c95c:	fe37e43c 	.word	0xfe37e43c
 800c960:	c2f8f359 	.word	0xc2f8f359
 800c964:	81a56e1f 	.word	0x81a56e1f
 800c968:	43500000 	.word	0x43500000
 800c96c:	ffff3cb0 	.word	0xffff3cb0
 800c970:	3c900000 	.word	0x3c900000
 800c974:	00000000 	.word	0x00000000

0800c978 <floor>:
 800c978:	ec51 0b10 	vmov	r0, r1, d0
 800c97c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c984:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800c988:	2e13      	cmp	r6, #19
 800c98a:	460c      	mov	r4, r1
 800c98c:	4605      	mov	r5, r0
 800c98e:	4680      	mov	r8, r0
 800c990:	dc34      	bgt.n	800c9fc <floor+0x84>
 800c992:	2e00      	cmp	r6, #0
 800c994:	da17      	bge.n	800c9c6 <floor+0x4e>
 800c996:	a332      	add	r3, pc, #200	@ (adr r3, 800ca60 <floor+0xe8>)
 800c998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c99c:	f7f3 fc6e 	bl	800027c <__adddf3>
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	f7f4 f8b0 	bl	8000b08 <__aeabi_dcmpgt>
 800c9a8:	b150      	cbz	r0, 800c9c0 <floor+0x48>
 800c9aa:	2c00      	cmp	r4, #0
 800c9ac:	da55      	bge.n	800ca5a <floor+0xe2>
 800c9ae:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800c9b2:	432c      	orrs	r4, r5
 800c9b4:	2500      	movs	r5, #0
 800c9b6:	42ac      	cmp	r4, r5
 800c9b8:	4c2b      	ldr	r4, [pc, #172]	@ (800ca68 <floor+0xf0>)
 800c9ba:	bf08      	it	eq
 800c9bc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800c9c0:	4621      	mov	r1, r4
 800c9c2:	4628      	mov	r0, r5
 800c9c4:	e023      	b.n	800ca0e <floor+0x96>
 800c9c6:	4f29      	ldr	r7, [pc, #164]	@ (800ca6c <floor+0xf4>)
 800c9c8:	4137      	asrs	r7, r6
 800c9ca:	ea01 0307 	and.w	r3, r1, r7
 800c9ce:	4303      	orrs	r3, r0
 800c9d0:	d01d      	beq.n	800ca0e <floor+0x96>
 800c9d2:	a323      	add	r3, pc, #140	@ (adr r3, 800ca60 <floor+0xe8>)
 800c9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d8:	f7f3 fc50 	bl	800027c <__adddf3>
 800c9dc:	2200      	movs	r2, #0
 800c9de:	2300      	movs	r3, #0
 800c9e0:	f7f4 f892 	bl	8000b08 <__aeabi_dcmpgt>
 800c9e4:	2800      	cmp	r0, #0
 800c9e6:	d0eb      	beq.n	800c9c0 <floor+0x48>
 800c9e8:	2c00      	cmp	r4, #0
 800c9ea:	bfbe      	ittt	lt
 800c9ec:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800c9f0:	4133      	asrlt	r3, r6
 800c9f2:	18e4      	addlt	r4, r4, r3
 800c9f4:	ea24 0407 	bic.w	r4, r4, r7
 800c9f8:	2500      	movs	r5, #0
 800c9fa:	e7e1      	b.n	800c9c0 <floor+0x48>
 800c9fc:	2e33      	cmp	r6, #51	@ 0x33
 800c9fe:	dd0a      	ble.n	800ca16 <floor+0x9e>
 800ca00:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800ca04:	d103      	bne.n	800ca0e <floor+0x96>
 800ca06:	4602      	mov	r2, r0
 800ca08:	460b      	mov	r3, r1
 800ca0a:	f7f3 fc37 	bl	800027c <__adddf3>
 800ca0e:	ec41 0b10 	vmov	d0, r0, r1
 800ca12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca16:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800ca1a:	f04f 37ff 	mov.w	r7, #4294967295
 800ca1e:	40df      	lsrs	r7, r3
 800ca20:	4207      	tst	r7, r0
 800ca22:	d0f4      	beq.n	800ca0e <floor+0x96>
 800ca24:	a30e      	add	r3, pc, #56	@ (adr r3, 800ca60 <floor+0xe8>)
 800ca26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca2a:	f7f3 fc27 	bl	800027c <__adddf3>
 800ca2e:	2200      	movs	r2, #0
 800ca30:	2300      	movs	r3, #0
 800ca32:	f7f4 f869 	bl	8000b08 <__aeabi_dcmpgt>
 800ca36:	2800      	cmp	r0, #0
 800ca38:	d0c2      	beq.n	800c9c0 <floor+0x48>
 800ca3a:	2c00      	cmp	r4, #0
 800ca3c:	da0a      	bge.n	800ca54 <floor+0xdc>
 800ca3e:	2e14      	cmp	r6, #20
 800ca40:	d101      	bne.n	800ca46 <floor+0xce>
 800ca42:	3401      	adds	r4, #1
 800ca44:	e006      	b.n	800ca54 <floor+0xdc>
 800ca46:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	40b3      	lsls	r3, r6
 800ca4e:	441d      	add	r5, r3
 800ca50:	4545      	cmp	r5, r8
 800ca52:	d3f6      	bcc.n	800ca42 <floor+0xca>
 800ca54:	ea25 0507 	bic.w	r5, r5, r7
 800ca58:	e7b2      	b.n	800c9c0 <floor+0x48>
 800ca5a:	2500      	movs	r5, #0
 800ca5c:	462c      	mov	r4, r5
 800ca5e:	e7af      	b.n	800c9c0 <floor+0x48>
 800ca60:	8800759c 	.word	0x8800759c
 800ca64:	7e37e43c 	.word	0x7e37e43c
 800ca68:	bff00000 	.word	0xbff00000
 800ca6c:	000fffff 	.word	0x000fffff

0800ca70 <_init>:
 800ca70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca72:	bf00      	nop
 800ca74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca76:	bc08      	pop	{r3}
 800ca78:	469e      	mov	lr, r3
 800ca7a:	4770      	bx	lr

0800ca7c <_fini>:
 800ca7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca7e:	bf00      	nop
 800ca80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca82:	bc08      	pop	{r3}
 800ca84:	469e      	mov	lr, r3
 800ca86:	4770      	bx	lr
