====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 12030                                  |
| Number of User Hierarchies                              | 1955                                   |
| Sequential Cell Count                                   | 131                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 72                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 1067 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fixSign_DW01_inc_0'
  Processing 'fixSign'
  Processing 'fulladder_0'
  Processing 'shiftAdder_30'
  Processing 'removeSign_2'
  Processing 'tree_multiplier'
  Processing 'tree_multiplier_sequential'
WARNING: cell slow_clk_reg ignores exact_map

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'tree_multiplier_DW01_add_0'
  Processing 'removeSign_3_DW01_inc_0'
  Processing 'removeSign_2_DW01_inc_0_DW01_inc_1'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  111062.0      0.00       0.0       0.0                          
    0:00:05  111062.0      0.00       0.0       0.0                          
    0:00:05  111062.0      0.00       0.0       0.0                          
    0:00:05  111062.0      0.00       0.0       0.0                          
    0:00:05  111062.0      0.00       0.0       0.0                          
    0:00:05   94541.4      0.00       0.0       0.0                          
    0:00:06   94222.5      0.00       0.0       0.0                          
    0:00:06   94222.5      0.00       0.0       0.0                          
    0:00:06   94222.5      0.00       0.0       0.0                          
    0:00:06   94222.5      0.00       0.0       0.0                          
    0:00:06   94222.5      0.00       0.0       0.0                          
    0:00:06   94222.5      0.00       0.0       0.0                          
    0:00:06   94222.5      0.00       0.0       0.0                          
    0:00:06   94222.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   94222.5      0.00       0.0       0.0                          
    0:00:06   94222.5      0.00       0.0       0.0                          
    0:00:06   94222.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   94222.5      0.00       0.0       0.0                          
    0:00:06   94222.5      0.00       0.0       0.0                          
    0:00:06   93477.9      0.00       0.0       0.0                          
    0:00:07   93273.3      0.00       0.0       0.0                          
    0:00:07   93251.2      0.00       0.0       0.0                          
    0:00:07   93229.1      0.00       0.0       0.0                          
    0:00:07   93212.5      0.00       0.0       0.0                          
    0:00:07   93212.5      0.00       0.0       0.0                          
    0:00:07   93212.5      0.00       0.0       0.0                          
    0:00:07   93212.5      0.00       0.0       0.0                          
    0:00:07   93212.5      0.00       0.0       0.0                          
    0:00:07   93212.5      0.00       0.0       0.0                          
    0:00:07   93212.5      0.00       0.0       0.0                          
    0:00:07   93212.5      0.00       0.0       0.0                          
    0:00:07   93212.5      0.00       0.0       0.0                          
Loading db file '/home/user37/Downloads/Lab4/ref/models/saed90nm_typ_ht.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'tree_multiplier_sequential' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'mult/u2[0].sa1/u1[0].fa/cin': 2048 load(s), 1 driver(s)
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
