#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd6a75350 .scope module, "testbench_adder_8bit" "testbench_adder_8bit" 2 1;
 .timescale 0 0;
v0x7fffd6aab1b0_0 .var "a", 7 0;
v0x7fffd6aab2c0_0 .var "b", 7 0;
v0x7fffd6aab390_0 .var "cin", 0 0;
v0x7fffd6aab4b0_0 .net "cout", 0 0, L_0x7fffd6aafc60;  1 drivers
v0x7fffd6aab5a0_0 .net "ovf", 0 0, L_0x7fffd6ab0430;  1 drivers
v0x7fffd6aab690_0 .net "soma", 7 0, L_0x7fffd6ab0090;  1 drivers
S_0x7fffd6a87310 .scope module, "adder" "full_adder_8bit" 2 9, 3 14 0, S_0x7fffd6a75350;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "soma"
    .port_info 4 /OUTPUT 1 "cout"
    .port_info 5 /OUTPUT 1 "ovf"
L_0x7fffd6ab0430 .functor BUFZ 1, L_0x7fffd6aafc60, C4<0>, C4<0>, C4<0>;
o0x7f5bb5b71698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7fffd6aaaaa0_0 name=_s81
v0x7fffd6aaaba0_0 .net "a", 7 0, v0x7fffd6aab1b0_0;  1 drivers
v0x7fffd6aaac80_0 .net "b", 7 0, v0x7fffd6aab2c0_0;  1 drivers
v0x7fffd6aaad40_0 .net "cin", 0 0, v0x7fffd6aab390_0;  1 drivers
v0x7fffd6aaae10_0 .net "cout", 0 0, L_0x7fffd6aafc60;  alias, 1 drivers
v0x7fffd6aaaeb0_0 .net "ovf", 0 0, L_0x7fffd6ab0430;  alias, 1 drivers
v0x7fffd6aaaf50_0 .net "soma", 7 0, L_0x7fffd6ab0090;  alias, 1 drivers
v0x7fffd6aab010_0 .net "temp_cout", 7 0, L_0x7fffd6ab0580;  1 drivers
L_0x7fffd6aabd40 .part v0x7fffd6aab1b0_0, 0, 1;
L_0x7fffd6aabe70 .part v0x7fffd6aab2c0_0, 0, 1;
L_0x7fffd6aac5a0 .part v0x7fffd6aab1b0_0, 1, 1;
L_0x7fffd6aac6d0 .part v0x7fffd6aab2c0_0, 1, 1;
L_0x7fffd6aac830 .part L_0x7fffd6ab0580, 0, 1;
L_0x7fffd6aaced0 .part v0x7fffd6aab1b0_0, 2, 1;
L_0x7fffd6aad0d0 .part v0x7fffd6aab2c0_0, 2, 1;
L_0x7fffd6aad290 .part L_0x7fffd6ab0580, 1, 1;
L_0x7fffd6aad8d0 .part v0x7fffd6aab1b0_0, 3, 1;
L_0x7fffd6aada00 .part v0x7fffd6aab2c0_0, 3, 1;
L_0x7fffd6aadb90 .part L_0x7fffd6ab0580, 2, 1;
L_0x7fffd6aae180 .part v0x7fffd6aab1b0_0, 4, 1;
L_0x7fffd6aae320 .part v0x7fffd6aab2c0_0, 4, 1;
L_0x7fffd6aae450 .part L_0x7fffd6ab0580, 3, 1;
L_0x7fffd6aaeb10 .part v0x7fffd6aab1b0_0, 5, 1;
L_0x7fffd6aaec40 .part v0x7fffd6aab2c0_0, 5, 1;
L_0x7fffd6aaee00 .part L_0x7fffd6ab0580, 4, 1;
L_0x7fffd6aaf470 .part v0x7fffd6aab1b0_0, 6, 1;
L_0x7fffd6aaf640 .part v0x7fffd6aab2c0_0, 6, 1;
L_0x7fffd6aaf6e0 .part L_0x7fffd6ab0580, 5, 1;
L_0x7fffd6aaf5a0 .part v0x7fffd6aab1b0_0, 7, 1;
L_0x7fffd6aafd70 .part v0x7fffd6aab2c0_0, 7, 1;
L_0x7fffd6aaff60 .part L_0x7fffd6ab0580, 6, 1;
LS_0x7fffd6ab0090_0_0 .concat8 [ 1 1 1 1], L_0x7fffd6aab790, L_0x7fffd6aac010, L_0x7fffd6aac9d0, L_0x7fffd6aad480;
LS_0x7fffd6ab0090_0_4 .concat8 [ 1 1 1 1], L_0x7fffd6aadd30, L_0x7fffd6aae690, L_0x7fffd6aaefa0, L_0x7fffd6aaf8a0;
L_0x7fffd6ab0090 .concat8 [ 4 4 0 0], LS_0x7fffd6ab0090_0_0, LS_0x7fffd6ab0090_0_4;
LS_0x7fffd6ab0580_0_0 .concat [ 1 1 1 1], L_0x7fffd6aabc30, L_0x7fffd6aac490, L_0x7fffd6aacdc0, L_0x7fffd6aad7c0;
LS_0x7fffd6ab0580_0_4 .concat [ 1 1 1 1], L_0x7fffd6aae070, L_0x7fffd6aaea00, L_0x7fffd6aaf360, o0x7f5bb5b71698;
L_0x7fffd6ab0580 .concat [ 4 4 0 0], LS_0x7fffd6ab0580_0_0, LS_0x7fffd6ab0580_0_4;
S_0x7fffd6a86f30 .scope module, "c1" "full_adder" 3 24, 3 1 0, S_0x7fffd6a87310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "soma"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fffd6a88010 .functor XOR 1, L_0x7fffd6aabd40, L_0x7fffd6aabe70, C4<0>, C4<0>;
L_0x7fffd6aab790 .functor XOR 1, L_0x7fffd6a88010, v0x7fffd6aab390_0, C4<0>, C4<0>;
L_0x7fffd6aab880 .functor AND 1, L_0x7fffd6aabd40, L_0x7fffd6aabe70, C4<1>, C4<1>;
L_0x7fffd6aab990 .functor AND 1, L_0x7fffd6aabe70, v0x7fffd6aab390_0, C4<1>, C4<1>;
L_0x7fffd6aabac0 .functor OR 1, L_0x7fffd6aab880, L_0x7fffd6aab990, C4<0>, C4<0>;
L_0x7fffd6aabb80 .functor AND 1, L_0x7fffd6aabd40, v0x7fffd6aab390_0, C4<1>, C4<1>;
L_0x7fffd6aabc30 .functor OR 1, L_0x7fffd6aabac0, L_0x7fffd6aabb80, C4<0>, C4<0>;
v0x7fffd6a73240_0 .net *"_s0", 0 0, L_0x7fffd6a88010;  1 drivers
v0x7fffd6a7ed20_0 .net *"_s10", 0 0, L_0x7fffd6aabb80;  1 drivers
v0x7fffd6a7bdd0_0 .net *"_s4", 0 0, L_0x7fffd6aab880;  1 drivers
v0x7fffd6a78e80_0 .net *"_s6", 0 0, L_0x7fffd6aab990;  1 drivers
v0x7fffd6a75f30_0 .net *"_s8", 0 0, L_0x7fffd6aabac0;  1 drivers
v0x7fffd6a72f80_0 .net "a", 0 0, L_0x7fffd6aabd40;  1 drivers
v0x7fffd6aa58f0_0 .net "b", 0 0, L_0x7fffd6aabe70;  1 drivers
v0x7fffd6aa59b0_0 .net "cin", 0 0, v0x7fffd6aab390_0;  alias, 1 drivers
v0x7fffd6aa5a70_0 .net "cout", 0 0, L_0x7fffd6aabc30;  1 drivers
v0x7fffd6aa5b30_0 .net "soma", 0 0, L_0x7fffd6aab790;  1 drivers
S_0x7fffd6aa5c90 .scope module, "c2" "full_adder" 3 25, 3 1 0, S_0x7fffd6a87310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "soma"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fffd6aabfa0 .functor XOR 1, L_0x7fffd6aac5a0, L_0x7fffd6aac6d0, C4<0>, C4<0>;
L_0x7fffd6aac010 .functor XOR 1, L_0x7fffd6aabfa0, L_0x7fffd6aac830, C4<0>, C4<0>;
L_0x7fffd6aac0d0 .functor AND 1, L_0x7fffd6aac5a0, L_0x7fffd6aac6d0, C4<1>, C4<1>;
L_0x7fffd6aac1e0 .functor AND 1, L_0x7fffd6aac6d0, L_0x7fffd6aac830, C4<1>, C4<1>;
L_0x7fffd6aac2d0 .functor OR 1, L_0x7fffd6aac0d0, L_0x7fffd6aac1e0, C4<0>, C4<0>;
L_0x7fffd6aac3e0 .functor AND 1, L_0x7fffd6aac5a0, L_0x7fffd6aac830, C4<1>, C4<1>;
L_0x7fffd6aac490 .functor OR 1, L_0x7fffd6aac2d0, L_0x7fffd6aac3e0, C4<0>, C4<0>;
v0x7fffd6aa5e30_0 .net *"_s0", 0 0, L_0x7fffd6aabfa0;  1 drivers
v0x7fffd6aa5f10_0 .net *"_s10", 0 0, L_0x7fffd6aac3e0;  1 drivers
v0x7fffd6aa5ff0_0 .net *"_s4", 0 0, L_0x7fffd6aac0d0;  1 drivers
v0x7fffd6aa60b0_0 .net *"_s6", 0 0, L_0x7fffd6aac1e0;  1 drivers
v0x7fffd6aa6190_0 .net *"_s8", 0 0, L_0x7fffd6aac2d0;  1 drivers
v0x7fffd6aa6270_0 .net "a", 0 0, L_0x7fffd6aac5a0;  1 drivers
v0x7fffd6aa6330_0 .net "b", 0 0, L_0x7fffd6aac6d0;  1 drivers
v0x7fffd6aa63f0_0 .net "cin", 0 0, L_0x7fffd6aac830;  1 drivers
v0x7fffd6aa64b0_0 .net "cout", 0 0, L_0x7fffd6aac490;  1 drivers
v0x7fffd6aa6600_0 .net "soma", 0 0, L_0x7fffd6aac010;  1 drivers
S_0x7fffd6aa6760 .scope module, "c3" "full_adder" 3 26, 3 1 0, S_0x7fffd6a87310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "soma"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fffd6aac960 .functor XOR 1, L_0x7fffd6aaced0, L_0x7fffd6aad0d0, C4<0>, C4<0>;
L_0x7fffd6aac9d0 .functor XOR 1, L_0x7fffd6aac960, L_0x7fffd6aad290, C4<0>, C4<0>;
L_0x7fffd6aaca70 .functor AND 1, L_0x7fffd6aaced0, L_0x7fffd6aad0d0, C4<1>, C4<1>;
L_0x7fffd6aacb10 .functor AND 1, L_0x7fffd6aad0d0, L_0x7fffd6aad290, C4<1>, C4<1>;
L_0x7fffd6aacc00 .functor OR 1, L_0x7fffd6aaca70, L_0x7fffd6aacb10, C4<0>, C4<0>;
L_0x7fffd6aacd10 .functor AND 1, L_0x7fffd6aaced0, L_0x7fffd6aad290, C4<1>, C4<1>;
L_0x7fffd6aacdc0 .functor OR 1, L_0x7fffd6aacc00, L_0x7fffd6aacd10, C4<0>, C4<0>;
v0x7fffd6aa68e0_0 .net *"_s0", 0 0, L_0x7fffd6aac960;  1 drivers
v0x7fffd6aa69c0_0 .net *"_s10", 0 0, L_0x7fffd6aacd10;  1 drivers
v0x7fffd6aa6aa0_0 .net *"_s4", 0 0, L_0x7fffd6aaca70;  1 drivers
v0x7fffd6aa6b60_0 .net *"_s6", 0 0, L_0x7fffd6aacb10;  1 drivers
v0x7fffd6aa6c40_0 .net *"_s8", 0 0, L_0x7fffd6aacc00;  1 drivers
v0x7fffd6aa6d20_0 .net "a", 0 0, L_0x7fffd6aaced0;  1 drivers
v0x7fffd6aa6de0_0 .net "b", 0 0, L_0x7fffd6aad0d0;  1 drivers
v0x7fffd6aa6ea0_0 .net "cin", 0 0, L_0x7fffd6aad290;  1 drivers
v0x7fffd6aa6f60_0 .net "cout", 0 0, L_0x7fffd6aacdc0;  1 drivers
v0x7fffd6aa70b0_0 .net "soma", 0 0, L_0x7fffd6aac9d0;  1 drivers
S_0x7fffd6aa7210 .scope module, "c4" "full_adder" 3 27, 3 1 0, S_0x7fffd6a87310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "soma"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fffd6aad410 .functor XOR 1, L_0x7fffd6aad8d0, L_0x7fffd6aada00, C4<0>, C4<0>;
L_0x7fffd6aad480 .functor XOR 1, L_0x7fffd6aad410, L_0x7fffd6aadb90, C4<0>, C4<0>;
L_0x7fffd6aad4f0 .functor AND 1, L_0x7fffd6aad8d0, L_0x7fffd6aada00, C4<1>, C4<1>;
L_0x7fffd6aad560 .functor AND 1, L_0x7fffd6aada00, L_0x7fffd6aadb90, C4<1>, C4<1>;
L_0x7fffd6aad600 .functor OR 1, L_0x7fffd6aad4f0, L_0x7fffd6aad560, C4<0>, C4<0>;
L_0x7fffd6aad710 .functor AND 1, L_0x7fffd6aad8d0, L_0x7fffd6aadb90, C4<1>, C4<1>;
L_0x7fffd6aad7c0 .functor OR 1, L_0x7fffd6aad600, L_0x7fffd6aad710, C4<0>, C4<0>;
v0x7fffd6aa7390_0 .net *"_s0", 0 0, L_0x7fffd6aad410;  1 drivers
v0x7fffd6aa7490_0 .net *"_s10", 0 0, L_0x7fffd6aad710;  1 drivers
v0x7fffd6aa7570_0 .net *"_s4", 0 0, L_0x7fffd6aad4f0;  1 drivers
v0x7fffd6aa7660_0 .net *"_s6", 0 0, L_0x7fffd6aad560;  1 drivers
v0x7fffd6aa7740_0 .net *"_s8", 0 0, L_0x7fffd6aad600;  1 drivers
v0x7fffd6aa7820_0 .net "a", 0 0, L_0x7fffd6aad8d0;  1 drivers
v0x7fffd6aa78e0_0 .net "b", 0 0, L_0x7fffd6aada00;  1 drivers
v0x7fffd6aa79a0_0 .net "cin", 0 0, L_0x7fffd6aadb90;  1 drivers
v0x7fffd6aa7a60_0 .net "cout", 0 0, L_0x7fffd6aad7c0;  1 drivers
v0x7fffd6aa7bb0_0 .net "soma", 0 0, L_0x7fffd6aad480;  1 drivers
S_0x7fffd6aa7d10 .scope module, "c5" "full_adder" 3 28, 3 1 0, S_0x7fffd6a87310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "soma"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fffd6aadcc0 .functor XOR 1, L_0x7fffd6aae180, L_0x7fffd6aae320, C4<0>, C4<0>;
L_0x7fffd6aadd30 .functor XOR 1, L_0x7fffd6aadcc0, L_0x7fffd6aae450, C4<0>, C4<0>;
L_0x7fffd6aadda0 .functor AND 1, L_0x7fffd6aae180, L_0x7fffd6aae320, C4<1>, C4<1>;
L_0x7fffd6aade10 .functor AND 1, L_0x7fffd6aae320, L_0x7fffd6aae450, C4<1>, C4<1>;
L_0x7fffd6aadeb0 .functor OR 1, L_0x7fffd6aadda0, L_0x7fffd6aade10, C4<0>, C4<0>;
L_0x7fffd6aadfc0 .functor AND 1, L_0x7fffd6aae180, L_0x7fffd6aae450, C4<1>, C4<1>;
L_0x7fffd6aae070 .functor OR 1, L_0x7fffd6aadeb0, L_0x7fffd6aadfc0, C4<0>, C4<0>;
v0x7fffd6aa7e90_0 .net *"_s0", 0 0, L_0x7fffd6aadcc0;  1 drivers
v0x7fffd6aa7f90_0 .net *"_s10", 0 0, L_0x7fffd6aadfc0;  1 drivers
v0x7fffd6aa8070_0 .net *"_s4", 0 0, L_0x7fffd6aadda0;  1 drivers
v0x7fffd6aa8130_0 .net *"_s6", 0 0, L_0x7fffd6aade10;  1 drivers
v0x7fffd6aa8210_0 .net *"_s8", 0 0, L_0x7fffd6aadeb0;  1 drivers
v0x7fffd6aa8340_0 .net "a", 0 0, L_0x7fffd6aae180;  1 drivers
v0x7fffd6aa8400_0 .net "b", 0 0, L_0x7fffd6aae320;  1 drivers
v0x7fffd6aa84c0_0 .net "cin", 0 0, L_0x7fffd6aae450;  1 drivers
v0x7fffd6aa8580_0 .net "cout", 0 0, L_0x7fffd6aae070;  1 drivers
v0x7fffd6aa86d0_0 .net "soma", 0 0, L_0x7fffd6aadd30;  1 drivers
S_0x7fffd6aa8830 .scope module, "c6" "full_adder" 3 29, 3 1 0, S_0x7fffd6a87310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "soma"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fffd6aae2b0 .functor XOR 1, L_0x7fffd6aaeb10, L_0x7fffd6aaec40, C4<0>, C4<0>;
L_0x7fffd6aae690 .functor XOR 1, L_0x7fffd6aae2b0, L_0x7fffd6aaee00, C4<0>, C4<0>;
L_0x7fffd6aae700 .functor AND 1, L_0x7fffd6aaeb10, L_0x7fffd6aaec40, C4<1>, C4<1>;
L_0x7fffd6aae7a0 .functor AND 1, L_0x7fffd6aaec40, L_0x7fffd6aaee00, C4<1>, C4<1>;
L_0x7fffd6aae840 .functor OR 1, L_0x7fffd6aae700, L_0x7fffd6aae7a0, C4<0>, C4<0>;
L_0x7fffd6aae950 .functor AND 1, L_0x7fffd6aaeb10, L_0x7fffd6aaee00, C4<1>, C4<1>;
L_0x7fffd6aaea00 .functor OR 1, L_0x7fffd6aae840, L_0x7fffd6aae950, C4<0>, C4<0>;
v0x7fffd6aa89b0_0 .net *"_s0", 0 0, L_0x7fffd6aae2b0;  1 drivers
v0x7fffd6aa8ab0_0 .net *"_s10", 0 0, L_0x7fffd6aae950;  1 drivers
v0x7fffd6aa8b90_0 .net *"_s4", 0 0, L_0x7fffd6aae700;  1 drivers
v0x7fffd6aa8c80_0 .net *"_s6", 0 0, L_0x7fffd6aae7a0;  1 drivers
v0x7fffd6aa8d60_0 .net *"_s8", 0 0, L_0x7fffd6aae840;  1 drivers
v0x7fffd6aa8e90_0 .net "a", 0 0, L_0x7fffd6aaeb10;  1 drivers
v0x7fffd6aa8f50_0 .net "b", 0 0, L_0x7fffd6aaec40;  1 drivers
v0x7fffd6aa9010_0 .net "cin", 0 0, L_0x7fffd6aaee00;  1 drivers
v0x7fffd6aa90d0_0 .net "cout", 0 0, L_0x7fffd6aaea00;  1 drivers
v0x7fffd6aa9220_0 .net "soma", 0 0, L_0x7fffd6aae690;  1 drivers
S_0x7fffd6aa9380 .scope module, "c7" "full_adder" 3 30, 3 1 0, S_0x7fffd6a87310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "soma"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fffd6aaef30 .functor XOR 1, L_0x7fffd6aaf470, L_0x7fffd6aaf640, C4<0>, C4<0>;
L_0x7fffd6aaefa0 .functor XOR 1, L_0x7fffd6aaef30, L_0x7fffd6aaf6e0, C4<0>, C4<0>;
L_0x7fffd6aaf010 .functor AND 1, L_0x7fffd6aaf470, L_0x7fffd6aaf640, C4<1>, C4<1>;
L_0x7fffd6aaf0b0 .functor AND 1, L_0x7fffd6aaf640, L_0x7fffd6aaf6e0, C4<1>, C4<1>;
L_0x7fffd6aaf1a0 .functor OR 1, L_0x7fffd6aaf010, L_0x7fffd6aaf0b0, C4<0>, C4<0>;
L_0x7fffd6aaf2b0 .functor AND 1, L_0x7fffd6aaf470, L_0x7fffd6aaf6e0, C4<1>, C4<1>;
L_0x7fffd6aaf360 .functor OR 1, L_0x7fffd6aaf1a0, L_0x7fffd6aaf2b0, C4<0>, C4<0>;
v0x7fffd6aa9500_0 .net *"_s0", 0 0, L_0x7fffd6aaef30;  1 drivers
v0x7fffd6aa9600_0 .net *"_s10", 0 0, L_0x7fffd6aaf2b0;  1 drivers
v0x7fffd6aa96e0_0 .net *"_s4", 0 0, L_0x7fffd6aaf010;  1 drivers
v0x7fffd6aa97d0_0 .net *"_s6", 0 0, L_0x7fffd6aaf0b0;  1 drivers
v0x7fffd6aa98b0_0 .net *"_s8", 0 0, L_0x7fffd6aaf1a0;  1 drivers
v0x7fffd6aa99e0_0 .net "a", 0 0, L_0x7fffd6aaf470;  1 drivers
v0x7fffd6aa9aa0_0 .net "b", 0 0, L_0x7fffd6aaf640;  1 drivers
v0x7fffd6aa9b60_0 .net "cin", 0 0, L_0x7fffd6aaf6e0;  1 drivers
v0x7fffd6aa9c20_0 .net "cout", 0 0, L_0x7fffd6aaf360;  1 drivers
v0x7fffd6aa9d70_0 .net "soma", 0 0, L_0x7fffd6aaefa0;  1 drivers
S_0x7fffd6aa9ed0 .scope module, "c8" "full_adder" 3 31, 3 1 0, S_0x7fffd6a87310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "soma"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fffd6aaf830 .functor XOR 1, L_0x7fffd6aaf5a0, L_0x7fffd6aafd70, C4<0>, C4<0>;
L_0x7fffd6aaf8a0 .functor XOR 1, L_0x7fffd6aaf830, L_0x7fffd6aaff60, C4<0>, C4<0>;
L_0x7fffd6aaf910 .functor AND 1, L_0x7fffd6aaf5a0, L_0x7fffd6aafd70, C4<1>, C4<1>;
L_0x7fffd6aaf9b0 .functor AND 1, L_0x7fffd6aafd70, L_0x7fffd6aaff60, C4<1>, C4<1>;
L_0x7fffd6aafaa0 .functor OR 1, L_0x7fffd6aaf910, L_0x7fffd6aaf9b0, C4<0>, C4<0>;
L_0x7fffd6aafbb0 .functor AND 1, L_0x7fffd6aaf5a0, L_0x7fffd6aaff60, C4<1>, C4<1>;
L_0x7fffd6aafc60 .functor OR 1, L_0x7fffd6aafaa0, L_0x7fffd6aafbb0, C4<0>, C4<0>;
v0x7fffd6aaa0d0_0 .net *"_s0", 0 0, L_0x7fffd6aaf830;  1 drivers
v0x7fffd6aaa1d0_0 .net *"_s10", 0 0, L_0x7fffd6aafbb0;  1 drivers
v0x7fffd6aaa2b0_0 .net *"_s4", 0 0, L_0x7fffd6aaf910;  1 drivers
v0x7fffd6aaa3a0_0 .net *"_s6", 0 0, L_0x7fffd6aaf9b0;  1 drivers
v0x7fffd6aaa480_0 .net *"_s8", 0 0, L_0x7fffd6aafaa0;  1 drivers
v0x7fffd6aaa5b0_0 .net "a", 0 0, L_0x7fffd6aaf5a0;  1 drivers
v0x7fffd6aaa670_0 .net "b", 0 0, L_0x7fffd6aafd70;  1 drivers
v0x7fffd6aaa730_0 .net "cin", 0 0, L_0x7fffd6aaff60;  1 drivers
v0x7fffd6aaa7f0_0 .net "cout", 0 0, L_0x7fffd6aafc60;  alias, 1 drivers
v0x7fffd6aaa940_0 .net "soma", 0 0, L_0x7fffd6aaf8a0;  1 drivers
    .scope S_0x7fffd6a75350;
T_0 ;
    %vpi_call 2 13 "$monitor", "[%0t] a=%b b=%b soma=%b cin=%b cout=%b ovf=%b", $time, v0x7fffd6aab1b0_0, v0x7fffd6aab2c0_0, v0x7fffd6aab690_0, v0x7fffd6aab390_0, v0x7fffd6aab4b0_0, v0x7fffd6aab5a0_0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 145, 0, 8;
    %assign/vec4 v0x7fffd6aab1b0_0, 0;
    %delay 0, 0;
    %pushi/vec4 66, 0, 8;
    %assign/vec4 v0x7fffd6aab2c0_0, 0;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd6aab390_0, 0;
    %delay 5, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7fffd6aab1b0_0, 0;
    %delay 0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fffd6aab2c0_0, 0;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd6aab390_0, 0;
    %delay 5, 0;
    %pushi/vec4 27, 0, 8;
    %assign/vec4 v0x7fffd6aab1b0_0, 0;
    %delay 0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x7fffd6aab2c0_0, 0;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd6aab390_0, 0;
    %delay 5, 0;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x7fffd6aab1b0_0, 0;
    %delay 0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fffd6aab2c0_0, 0;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd6aab390_0, 0;
    %delay 5, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_adder_8bits.v";
    "adder_8bits.v";
